9:07:54 AM
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 09:08:07 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!
Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":85:5:85:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":86:5:86:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":144:1:144:6|Pruning unused bits 7 to 3 of pwmWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":144:1:144:6|Pruning unused bits 7 to 3 of quadWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 09:08:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 09:08:08 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 09:08:08 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 09:08:09 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 09:08:10 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     250  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 250 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 09:08:11 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 09:08:11 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 332 /       250
   2		0h:00m:01s		    -2.54ns		 332 /       250
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":144:1:144:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":144:1:144:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":144:1:144:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":55:1:55:6|Replicating instance SCKr[2] (in view: work.SPI(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":55:1:55:6|Replicating instance SCKr[1] (in view: work.SPI(verilog)) with 49 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.73ns		 342 /       258


   4		0h:00m:01s		    -1.73ns		 341 /       258
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net data_received_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  258        OutReg_esr[10] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 09:08:15 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance2.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance1.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[2]     SPI|CLK       SB_DFF     Q       delayedCh_B[2]     0.796       -1.884
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type         Pin     Net            Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance1.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance0.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance2.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance1.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[11]     SPI|CLK       SB_DFFSR     D       Quad_6[11]     11.105       -1.387
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                                Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I2       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I2       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             6 uses
SB_CARRY        117 uses
SB_DFF          46 uses
SB_DFFE         40 uses
SB_DFFESR       54 uses
SB_DFFESS       10 uses
SB_DFFSR        108 uses
SB_GB           4 uses
VCC             6 uses
SB_LUT4         369 uses

I/O ports: 15
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (25%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 369 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 369 = 369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:04s realtime, 0h:00m:03s cputime
# Wed Sep 16 09:08:15 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 11 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	369
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	369/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	95
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	4
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	214
        LUT, DFF and CARRY	:	48
    Combinational LogicCells
        Only LUT         	:	166
        CARRY Only       	:	27
        LUT with CARRY   	:	42
    LogicCells                  :	497
    PLBs                        :	73/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.5 (sec)

Final Design Statistics
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	497
    PLBs                        :	110/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 66.41 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 34.2 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1844
used logic cells: 497
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1844
used logic cells: 497
Translating sdc file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc
Packer succeeded

Packer run-time: 2 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 593 
I1212: Iteration  1 :   101 unrouted : 2 seconds
I1212: Iteration  2 :    18 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SPI
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --design "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --device_name iCE5LP1K --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --design "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --device_name iCE5LP1K --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 3 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 14:28:18 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v changed - recompiling
Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":85:5:85:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":86:5:86:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":144:1:144:6|Pruning unused bits 7 to 3 of pwmWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":144:1:144:6|Pruning unused bits 7 to 3 of quadWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 14:28:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 14:28:18 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 14:28:18 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 14:28:20 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 14:28:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     250  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 250 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 14:28:21 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 14:28:21 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":144:1:144:6|User-specified initial value defined for instance dataWrite[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 332 /       250
   2		0h:00m:01s		    -2.54ns		 332 /       250
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":144:1:144:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":144:1:144:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":144:1:144:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":55:1:55:6|Replicating instance SCKr[2] (in view: work.SPI(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":55:1:55:6|Replicating instance SCKr[1] (in view: work.SPI(verilog)) with 49 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.73ns		 342 /       258


   4		0h:00m:01s		    -1.73ns		 341 /       258
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net data_received_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  258        OutReg_esr[10] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 14:28:24 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance2.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance1.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[2]     SPI|CLK       SB_DFF     Q       delayedCh_B[2]     0.796       -1.884
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type         Pin     Net            Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance1.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance0.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance2.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance1.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[11]     SPI|CLK       SB_DFFSR     D       Quad_6[11]     11.105       -1.387
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                                Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I2       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I2       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             6 uses
SB_CARRY        117 uses
SB_DFF          46 uses
SB_DFFE         40 uses
SB_DFFESR       54 uses
SB_DFFESS       10 uses
SB_DFFSR        108 uses
SB_GB           4 uses
VCC             6 uses
SB_LUT4         369 uses

I/O ports: 15
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (25%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 369 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 369 = 369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:02s cputime
# Wed Sep 16 14:28:24 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
FPGAMOTOR_Implmnt: newer file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	369
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	369/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	95
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	4
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	214
        LUT, DFF and CARRY	:	48
    Combinational LogicCells
        Only LUT         	:	166
        CARRY Only       	:	27
        LUT with CARRY   	:	42
    LogicCells                  :	497
    PLBs                        :	73/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.0 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.7 (sec)

Final Design Statistics
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	497
    PLBs                        :	110/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 66.41 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1844
used logic cells: 497
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1844
used logic cells: 497
Translating sdc file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 593 
I1212: Iteration  1 :   101 unrouted : 1 seconds
I1212: Iteration  2 :    18 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 4
I1206: Completed routing
I1204: Writing Design SPI
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 1 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	369
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	369/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	95
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	4
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	214
        LUT, DFF and CARRY	:	48
    Combinational LogicCells
        Only LUT         	:	166
        CARRY Only       	:	27
        LUT with CARRY   	:	42
    LogicCells                  :	497
    PLBs                        :	73/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 26.1 (sec)

Final Design Statistics
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	497
    PLBs                        :	110/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 66.41 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 30.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1844
used logic cells: 497
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1844
used logic cells: 497
Translating sdc file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI
Read design time: 1
I1202: Reading Architecture of device iCE5LP1K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 593 
I1212: Iteration  1 :   101 unrouted : 2 seconds
I1212: Iteration  2 :    18 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SPI
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 11 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --design "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --device_name iCE5LP1K --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1847
used logic cells: 497
Design pin: RST illegally placed at package pin: 41
Dedicated IO location is occupied by non SB_IO_OD
Packing failed due to placement violation!
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 15:30:34 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v changed - recompiling
Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":87:5:87:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":88:5:88:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of pwmWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of quadWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:30:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:30:35 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:30:35 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:30:36 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 15:30:37 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     250  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 250 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 15:30:38 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 15:30:38 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|User-specified initial value defined for instance dataWrite[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 332 /       250
   2		0h:00m:01s		    -2.54ns		 332 /       250
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[2] (in view: work.SPI(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[1] (in view: work.SPI(verilog)) with 49 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:02s		    -1.73ns		 342 /       258


   4		0h:00m:02s		    -1.73ns		 341 /       258
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net data_received_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  258        OutReg_esr[10] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 15:30:42 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance2.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance1.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[2]     SPI|CLK       SB_DFF     Q       delayedCh_B[2]     0.796       -1.884
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type         Pin     Net            Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance1.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance0.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance2.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance1.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[11]     SPI|CLK       SB_DFFSR     D       Quad_6[11]     11.105       -1.387
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                                Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I2       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I2       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             6 uses
SB_CARRY        117 uses
SB_DFF          46 uses
SB_DFFE         40 uses
SB_DFFESR       54 uses
SB_DFFESS       10 uses
SB_DFFSR        108 uses
SB_GB           4 uses
VCC             6 uses
SB_LUT4         369 uses

I/O ports: 15
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (25%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 369 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 369 = 369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Sep 16 15:30:42 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 15:32:40 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":87:5:87:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":88:5:88:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of pwmWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of quadWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:32:40 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:32:41 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:32:41 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:32:42 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 15:32:42 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     250  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 250 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 15:32:43 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 15:32:44 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|User-specified initial value defined for instance dataWrite[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 332 /       250
   2		0h:00m:01s		    -2.54ns		 332 /       250
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[2] (in view: work.SPI(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[1] (in view: work.SPI(verilog)) with 49 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.73ns		 342 /       258


   4		0h:00m:01s		    -1.73ns		 341 /       258
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net data_received_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  258        OutReg_esr[10] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 15:32:47 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance2.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance1.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[2]     SPI|CLK       SB_DFF     Q       delayedCh_B[2]     0.796       -1.884
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type         Pin     Net            Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance1.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance0.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance2.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance1.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[11]     SPI|CLK       SB_DFFSR     D       Quad_6[11]     11.105       -1.387
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                                Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I2       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I2       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             6 uses
SB_CARRY        117 uses
SB_DFF          46 uses
SB_DFFE         40 uses
SB_DFFESR       54 uses
SB_DFFESS       10 uses
SB_DFFSR        108 uses
SB_GB           4 uses
VCC             6 uses
SB_LUT4         369 uses

I/O ports: 15
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (25%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 369 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 369 = 369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Sep 16 15:32:47 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
FPGAMOTOR_Implmnt: newer file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	369
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	369/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	95
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	4
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	214
        LUT, DFF and CARRY	:	48
    Combinational LogicCells
        Only LUT         	:	166
        CARRY Only       	:	27
        LUT with CARRY   	:	42
    LogicCells                  :	497
    PLBs                        :	73/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 1.3 (sec)

Phase 4
Error during constrained IO placement
E2792: Instance RST_ibuf incorrectly constrained at SB_IO_OD location
I2723: placment information file is dumped at : C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI.pcf
I2709: Tool unable to complete IOPlacement for the design
E2055: Error while doing placement of the design


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	369
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	369/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	95
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	4
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	214
        LUT, DFF and CARRY	:	48
    Combinational LogicCells
        Only LUT         	:	166
        CARRY Only       	:	27
        LUT with CARRY   	:	42
    LogicCells                  :	497
    PLBs                        :	73/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
Error during constrained IO placement
E2792: Instance RST_ibuf incorrectly constrained at SB_IO_OD location
E2055: Error while doing placement of the design
I2723: placment information file is dumped at : C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI.pcf
I2709: Tool unable to complete IOPlacement for the design
Unrecognizable name SPI
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	369
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	369/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	95
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	4
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	214
        LUT, DFF and CARRY	:	48
    Combinational LogicCells
        Only LUT         	:	166
        CARRY Only       	:	27
        LUT with CARRY   	:	42
    LogicCells                  :	497
    PLBs                        :	73/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 1.4 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.9 (sec)

Phase 6
I2088: Phase 6, elapsed time : 27.2 (sec)

Final Design Statistics
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	497
    PLBs                        :	110/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 66.41 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 31.6 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1844
used logic cells: 497
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1844
used logic cells: 497
Translating sdc file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 593 
I1212: Iteration  1 :   101 unrouted : 2 seconds
I1212: Iteration  2 :    18 unrouted : 1 seconds
I1212: Iteration  3 :    10 unrouted : 0 seconds
I1212: Iteration  4 :     2 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SPI
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1846
used logic cells: 497
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 15:41:23 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":87:5:87:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":88:5:88:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of pwmWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of quadWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:41:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:41:23 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:41:23 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 15:41:24 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 15:41:25 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     250  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 250 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 15:41:25 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 15:41:26 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled
@W: FX1039 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|User-specified initial value defined for instance dataWrite[15:0] is being ignored. 

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 332 /       250
   2		0h:00m:01s		    -2.54ns		 332 /       250
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[2] (in view: work.SPI(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[1] (in view: work.SPI(verilog)) with 49 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.73ns		 342 /       258


   4		0h:00m:01s		    -1.73ns		 341 /       258
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net data_received_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  258        OutReg_esr[10] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 15:41:29 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance2.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance1.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[2]     SPI|CLK       SB_DFF     Q       delayedCh_B[2]     0.796       -1.884
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type         Pin     Net            Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance1.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance0.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance2.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance1.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[11]     SPI|CLK       SB_DFFSR     D       Quad_6[11]     11.105       -1.387
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                                Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I2       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I2       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             6 uses
SB_CARRY        117 uses
SB_DFF          46 uses
SB_DFFE         40 uses
SB_DFFESR       54 uses
SB_DFFESS       10 uses
SB_DFFSR        108 uses
SB_GB           4 uses
VCC             6 uses
SB_LUT4         369 uses

I/O ports: 15
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (25%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 369 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 369 = 369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:03s; CPU Time elapsed 0h:00m:03s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:03s realtime, 0h:00m:03s cputime
# Wed Sep 16 15:41:29 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 10 seconds
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
FPGAMOTOR_Implmnt: newer file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 0 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	369
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	369/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	95
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	4
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	214
        LUT, DFF and CARRY	:	48
    Combinational LogicCells
        Only LUT         	:	166
        CARRY Only       	:	27
        LUT with CARRY   	:	42
    LogicCells                  :	497
    PLBs                        :	73/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 2.1 (sec)

Phase 6
I2088: Phase 6, elapsed time : 33.4 (sec)

Final Design Statistics
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	497
    PLBs                        :	103/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 69.44 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 38.0 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1644
used logic cells: 497
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1644
used logic cells: 497
Translating sdc file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 595 
I1212: Iteration  1 :   105 unrouted : 2 seconds
I1212: Iteration  2 :    27 unrouted : 1 seconds
I1212: Iteration  3 :    19 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SPI
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 12 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd
Netlister succeeded.

Netlister run-time: 7 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 11 seconds
timer succeed.
timer succeeded.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --design "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --device_name iCE5LP1K --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 16:09:45 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v changed - recompiling
Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":87:5:87:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":88:5:88:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of pwmWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of quadWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 74MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:09:45 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:09:46 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:09:46 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:09:47 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 16:09:47 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     250  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 250 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 16:09:48 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 16:09:48 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 332 /       250
   2		0h:00m:01s		    -2.54ns		 332 /       250
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[2] (in view: work.SPI(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[1] (in view: work.SPI(verilog)) with 49 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.73ns		 342 /       258


   4		0h:00m:01s		    -1.73ns		 341 /       258
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net data_received_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  258        OutReg_esr[10] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 16:09:51 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance2.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance1.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[2]     SPI|CLK       SB_DFF     Q       delayedCh_B[2]     0.796       -1.884
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type         Pin     Net            Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance1.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance0.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance2.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance1.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[11]     SPI|CLK       SB_DFFSR     D       Quad_6[11]     11.105       -1.387
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                                Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I2       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I2       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             6 uses
SB_CARRY        117 uses
SB_DFF          46 uses
SB_DFFE         40 uses
SB_DFFESR       54 uses
SB_DFFESS       10 uses
SB_DFFSR        108 uses
SB_GB           4 uses
VCC             6 uses
SB_LUT4         369 uses

I/O ports: 15
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (25%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 369 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 369 = 369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Sep 16 16:09:51 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 8 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 16:10:18 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":87:5:87:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":88:5:88:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of pwmWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of quadWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:10:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:10:19 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:10:19 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:10:20 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 16:10:20 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     250  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 250 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 16:10:21 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 16:10:21 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 332 /       250
   2		0h:00m:01s		    -2.54ns		 332 /       250
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[2] (in view: work.SPI(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[1] (in view: work.SPI(verilog)) with 49 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.73ns		 342 /       258


   4		0h:00m:01s		    -1.73ns		 341 /       258
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net data_received_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  258        OutReg_esr[10] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 16:10:24 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance2.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance1.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[2]     SPI|CLK       SB_DFF     Q       delayedCh_B[2]     0.796       -1.884
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type         Pin     Net            Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance1.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance0.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance2.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance1.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[11]     SPI|CLK       SB_DFFSR     D       Quad_6[11]     11.105       -1.387
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                                Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I2       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I2       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             6 uses
SB_CARRY        117 uses
SB_DFF          46 uses
SB_DFFE         40 uses
SB_DFFESR       54 uses
SB_DFFESS       10 uses
SB_DFFSR        108 uses
SB_GB           4 uses
VCC             6 uses
SB_LUT4         369 uses

I/O ports: 15
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (25%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 369 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 369 = 369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Sep 16 16:10:24 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 16:10:53 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!

Compiler output is up to date.  No re-compile necessary

Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":87:5:87:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":88:5:88:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of pwmWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.
@W: CL271 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":146:1:146:6|Pruning unused bits 7 to 3 of quadWrite[7:0]. If this is not the intended behavior, drive the inputs with valid values, or inputs from the top level.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 69MB peak: 70MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:10:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:10:53 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:10:53 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 16:10:54 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 16:10:54 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     250  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 250 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 48MB peak: 133MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 16:10:55 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 16:10:55 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 134MB peak: 135MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 135MB)


Finished preparing to map (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 133MB peak: 135MB)


Finished technology mapping (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 134MB peak: 135MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:01s		    -2.54ns		 332 /       250
   2		0h:00m:01s		    -2.54ns		 332 /       250
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":146:1:146:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[2] (in view: work.SPI(verilog)) with 31 loads 2 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":57:1:57:6|Replicating instance SCKr[1] (in view: work.SPI(verilog)) with 49 loads 3 times to improve timing.
Timing driven replication report
Added 8 Registers via timing driven replication
Added 3 LUTs via timing driven replication

   3		0h:00m:01s		    -1.73ns		 342 /       258


   4		0h:00m:01s		    -1.73ns		 341 /       258
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net data_received_1_sqmuxa_i.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 136MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 258 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

=========================== Non-Gated/Non-Generated Clocks ============================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance
---------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  258        OutReg_esr[10] 
=======================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 108MB peak: 136MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 133MB peak: 136MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Start final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 16:10:58 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance1.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance2.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance0.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance1.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[1]     SPI|CLK       SB_DFF     Q       delayedCh_B[1]     0.796       -1.884
QuadInstance2.delayedCh_B[2]     SPI|CLK       SB_DFF     Q       delayedCh_B[2]     0.796       -1.884
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                          Required           
Instance                   Reference     Type         Pin     Net            Time         Slack 
                           Clock                                                                
------------------------------------------------------------------------------------------------
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_6[14]     11.105       -1.987
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance1.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance0.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_6[13]     11.105       -1.787
QuadInstance2.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance1.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[12]     SPI|CLK       SB_DFFSR     D       Quad_6[12]     11.105       -1.587
QuadInstance0.Quad[11]     SPI|CLK       SB_DFFSR     D       Quad_6[11]     11.105       -1.387
================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_A_RNICHIP[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_6[14]                                Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance0.delayedCh_A[1] / Q
    Ending point:                            QuadInstance0.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance0.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance0.delayedCh_B_RNIK4UJ[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      I2       In      -         4.427       -         
QuadInstance0.Quad_RNIGEBH1[1]           SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIGEBH1[1]                         Net          -        -       0.905     -           2         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance0.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance0.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance0.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance0.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance0.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance0.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance0.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance0.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance0.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance0.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance0.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance0.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance0.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance0.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0[14]                           Net          -        -       1.371     -           1         
QuadInstance0.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance0.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance0.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.061
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (non-critical) :                 -1.956

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_B_RNIM2H8[2]     SB_LUT4      O        Out     0.661     3.056       -         
un1_count_enable_i_a3_0[1]               Net          -        -       1.371     -           15        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I2       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.558     4.986       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.891       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.270       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.284       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.470       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.484       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.670       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.684       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.870       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.884       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.070       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.084       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.270       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.284       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.470       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.484       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.670       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.684       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.870       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.884       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.070       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.084       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.270       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.284       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.470       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.484       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.670       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.056       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.521       -         
Quad_RNO_0_0[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.892      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.554      -         
Quad_6[14]                               Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.061      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.216 is 5.909(44.7%) logic and 7.307(55.3%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)


Finished timing report (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 135MB peak: 137MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             6 uses
SB_CARRY        117 uses
SB_DFF          46 uses
SB_DFFE         40 uses
SB_DFFESR       54 uses
SB_DFFESS       10 uses
SB_DFFSR        108 uses
SB_GB           4 uses
VCC             6 uses
SB_LUT4         369 uses

I/O ports: 15
I/O primitives: 15
SB_IO          15 uses

I/O Register bits:                  0
Register bits not including I/Os:   258 (25%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 369 (36%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 369 = 369 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 27MB peak: 137MB)

Process took 0h:00m:02s realtime, 0h:00m:02s cputime
# Wed Sep 16 16:10:58 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 9 seconds


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	369
    Number of DFFs      	:	258
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	369/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	95
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	4
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	100
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	214
        LUT, DFF and CARRY	:	48
    Combinational LogicCells
        Only LUT         	:	166
        CARRY Only       	:	27
        LUT with CARRY   	:	42
    LogicCells                  :	497
    PLBs                        :	73/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 1.2 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 1.8 (sec)

Phase 6
I2088: Phase 6, elapsed time : 29.2 (sec)

Final Design Statistics
    Number of LUTs      	:	470
    Number of DFFs      	:	262
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	117
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	15
    Number of GBIOs     	:	0
    Number of GBs       	:	4
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	497
    PLBs                        :	103/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	15/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 69.44 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 33.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1644
used logic cells: 497
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1644
used logic cells: 497
Translating sdc file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc
Packer succeeded

Packer run-time: 0 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 595 
I1212: Iteration  1 :   105 unrouted : 2 seconds
I1212: Iteration  2 :    27 unrouted : 1 seconds
I1212: Iteration  3 :    19 unrouted : 0 seconds
I1212: Iteration  4 :     8 unrouted : 0 seconds
I1212: Iteration  5 :     6 unrouted : 0 seconds
I1212: Iteration  6 :     2 unrouted : 0 seconds
I1212: Iteration  7 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 3
I1206: Completed routing
I1204: Writing Design SPI
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 10 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd
Netlister succeeded.

Netlister run-time: 6 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 10 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --design "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --device_name iCE5LP1K --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --design "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --device_name iCE5LP1K --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 2 (sec)
bitmap succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 1644
used logic cells: 497
Design Rule Checking Succeeded

DRC Checker run-time: 0 (sec)
packer succeed.
"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 17:27:45 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@E: CG308 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":66:19:66:31|Duplicate instance name QuadInstance2
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
1 syntax errors
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 17:27:45 2020

###########################################################]
@END
Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 17:27:45 2020

###########################################################]


Synthesis exit by 2.
Synthesis failed.
Synthesis batch mode runtime 5 seconds"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\synpwrap\synpwrap.exe" -prj "FPGAMOTOR_syn.prj" -log "FPGAMOTOR_Implmnt/FPGAMOTOR.srr"
starting Synthesisrunning SynthesisCopyright (C) 1992-2014 Lattice Semiconductor Corporation. All rights reserved.

==contents of FPGAMOTOR_Implmnt/FPGAMOTOR.srr
#Build: Synplify Pro L-2016.09L+ice40, Build 077R, Dec  2 2016
#install: C:\lscc\iCEcube2.2017.08\synpbase
#OS: Windows 8 6.2
#Hostname: DESKTOP-3G2HVL7

# Wed Sep 16 17:29:10 2020

#Implementation: FPGAMOTOR_Implmnt

Synopsys HDL Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

Synopsys Verilog Compiler, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.

@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\hypermods.v" (library __hyper__lib__)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\umr_capim.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_objects.v" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\synpbase\lib\vlog\scemi_pipes.svh" (library snps_haps)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v" (library work)
@I::"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v" (library work)
Verilog syntax check successful!
Selecting top level module SPI
@N: CG364 :"C:\lscc\iCEcube2.2017.08\synpbase\lib\generic\sb_ice40.v":578:7:578:11|Synthesizing module SB_GB in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\QuadratureDecoder.v":2:7:2:23|Synthesizing module QuadratureDecoder in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\PWM.v":1:7:1:9|Synthesizing module PWM in library work.

@N: CG364 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Synthesizing module SPI in library work.

@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":121:5:121:8|Object test is declared but not assigned. Either assign a value or remove the declaration.
@W: CG133 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":122:5:122:17|Object byte_received is declared but not assigned. Either assign a value or remove the declaration.

At c_ver Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 72MB peak: 77MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 17:29:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 17:29:10 2020

###########################################################]
@END

At c_hdl Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 3MB peak: 4MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 17:29:10 2020

###########################################################]
Synopsys Netlist Linker, version comp2016q3p1, Build 141R, built Dec  5 2016
@N|Running in 64-bit mode
File C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_comp.srs changed - recompiling
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level
@N: NF107 :"C:\lscc\iCEcube2.2017.08\FPGAMOTOR\SPI.v":1:7:1:9|Selected library: work cell: SPI view verilog as top level

At syn_nfilter Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 67MB peak: 68MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime

Process completed successfully.
# Wed Sep 16 17:29:12 2020

###########################################################]
Pre-mapping Report

# Wed Sep 16 17:29:12 2020

Synopsys Lattice Technology Pre-mapping, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@A: MF827 |No constraint file specified.
@L: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt 
Printing clock  summary report in "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR_scck.rpt" file 
@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 102MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 101MB peak: 103MB)

ICG Latch Removal Summary:
Number of ICG latches removed:	0
Number of ICG latches not removed:	0
syn_allowed_resources : blockrams=16  set on top level netlist SPI

Finished netlist restructuring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)



Clock Summary
*****************

Start       Requested     Requested     Clock        Clock                     Clock
Clock       Frequency     Period        Type         Group                     Load 
------------------------------------------------------------------------------------
SPI|CLK     135.6 MHz     7.373         inferred     Autoconstr_clkgroup_0     550  
====================================================================================

@W: MT529 :"c:\lscc\icecube2.2017.08\fpgamotor\quadraturedecoder.v":32:1:32:6|Found inferred clock SPI|CLK which controls 550 sequential elements including QuadInstance0.Quad[15:0]. This clock has no specified timing constraint which may prevent conversion of gated or generated clocks and may adversely impact design performance. 

Finished Pre Mapping Phase.
@N: BN225 |Writing default property annotation file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.sap.

Starting constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 133MB)

None
None

Finished constraint checker (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 133MB peak: 134MB)

Pre-mapping successful!

At Mapper Exit (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 49MB peak: 134MB)

Process took 0h:00m:01s realtime, 0h:00m:01s cputime
# Wed Sep 16 17:29:13 2020

###########################################################]
Map & Optimize Report

# Wed Sep 16 17:29:13 2020

Synopsys Lattice Technology Mapper, Version maplat, Build 1612R, Built Dec  5 2016 10:31:39
Copyright (C) 1994-2016 Synopsys, Inc. All rights reserved. This Synopsys software and all associated documentation are proprietary to Synopsys, Inc. and may only be used pursuant to the terms and conditions of a written license agreement with Synopsys, Inc. All other use, reproduction, modification, or distribution of the Synopsys software or the associated documentation is strictly prohibited.
Product Version L-2016.09L+ice40

Mapper Startup Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 99MB peak: 99MB)

@N: MF248 |Running in 64-bit mode.
@N: MF666 |Clock conversion enabled. (Command "set_option -fix_gated_and_generated_clocks 1" in the project file.)

Design Input Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Mapper Initialization Complete (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 98MB peak: 100MB)


Start loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 100MB)


Finished loading timing files (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 100MB peak: 102MB)



Starting Optimization and Mapping (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 131MB peak: 133MB)


Available hyper_sources - for debug and ip models
	None Found

@N: MT206 |Auto Constrain mode is enabled

Finished RTL optimizations (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)

@N: MF179 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":43:10:43:51|Found 16 by 16 bit equality operator ('==') un1_PWMPulseWidthCount (in view: work.PWM(verilog))

Starting factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 132MB peak: 134MB)


Finished factoring (Real Time elapsed 0h:00m:00s; CPU Time elapsed 0h:00m:00s; Memory used current: 138MB peak: 138MB)


Finished gated-clock and generated-clock conversion (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:00s; Memory used current: 135MB peak: 139MB)


Finished generic timing optimizations - Pass 1 (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 135MB peak: 139MB)


Starting Early Timing Optimization (Real Time elapsed 0h:00m:01s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)


Finished Early Timing Optimization (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:01s; Memory used current: 136MB peak: 139MB)


Finished generic timing optimizations - Pass 2 (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 139MB)


Finished preparing to map (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 136MB peak: 139MB)


Finished technology mapping (Real Time elapsed 0h:00m:02s; CPU Time elapsed 0h:00m:02s; Memory used current: 137MB peak: 139MB)

Pass		 CPU time		Worst Slack		Luts / Registers
------------------------------------------------------------
   1		0h:00m:02s		    -2.26ns		 774 /       550
   2		0h:00m:02s		    -2.26ns		 742 /       550
   3		0h:00m:03s		    -2.26ns		 742 /       550
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":191:1:191:6|Replicating instance pwmWrite[5] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":191:1:191:6|Replicating instance pwmWrite[6] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":191:1:191:6|Replicating instance pwmWrite[7] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":191:1:191:6|Replicating instance pwmWrite[3] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":191:1:191:6|Replicating instance pwmWrite[0] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":191:1:191:6|Replicating instance pwmWrite[1] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":191:1:191:6|Replicating instance pwmWrite[2] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":191:1:191:6|Replicating instance pwmWrite[4] (in view: work.SPI(verilog)) with 20 loads 1 time to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":126:1:126:6|Replicating instance data_received[2] (in view: work.SPI(verilog)) with 51 loads 3 times to improve timing.
@N: FX271 :"c:\lscc\icecube2.2017.08\fpgamotor\spi.v":126:1:126:6|Replicating instance data_received[0] (in view: work.SPI(verilog)) with 51 loads 3 times to improve timing.
Timing driven replication report
Added 14 Registers via timing driven replication
Added 8 LUTs via timing driven replication

   4		0h:00m:03s		    -2.26ns		 750 /       564


   5		0h:00m:03s		    -2.26ns		 750 /       564
@N: FX1017 :|SB_GB inserted on the net RST_c_i.
@N: FX1017 :"c:\lscc\icecube2.2017.08\fpgamotor\pwm.v":16:1:16:6|SB_GB inserted on the net PWMInstance0.N_42.
@N: FX1017 :|SB_GB inserted on the net N_1187.
@N: FX1017 :|SB_GB inserted on the net N_45_0.

Finished technology timing optimizations and critical path resynthesis (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 138MB peak: 139MB)


Finished restoring hierarchy (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 139MB peak: 139MB)



@S |Clock Optimization Summary


#### START OF CLOCK OPTIMIZATION REPORT #####[

1 non-gated/non-generated clock tree(s) driving 564 clock pin(s) of sequential element(s)
0 gated/generated clock tree(s) driving 0 clock pin(s) of sequential element(s)
0 instances converted, 0 sequential instances remain driven by gated/generated clocks

================================ Non-Gated/Non-Generated Clocks =================================
Clock Tree ID     Driving Element     Drive Element Type     Fanout     Sample Instance          
-------------------------------------------------------------------------------------------------
@K:CKID0001       CLK_ibuf            SB_IO                  564        data_received_fast_esr[0]
=================================================================================================


##### END OF CLOCK OPTIMIZATION REPORT ######]


Start Writing Netlists (Real Time elapsed 0h:00m:04s; CPU Time elapsed 0h:00m:04s; Memory used current: 110MB peak: 140MB)

Writing Analyst data base C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\synwork\FPGAMOTOR_m.srm

Finished Writing Netlist Databases (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:04s; Memory used current: 137MB peak: 140MB)

Writing EDIF Netlist and constraint files
@N: BW103 |The default time unit for the Synopsys Constraint File (SDC or FDC) is 1ns.
@N: BW107 |Synopsys Constraint File capacitance units using default value of 1pF 
@N: FX1056 |Writing EDF file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\FPGAMOTOR.edf
L-2016.09L+ice40

Finished Writing EDIF Netlist and constraint files (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 138MB peak: 140MB)


Start final timing analysis (Real Time elapsed 0h:00m:05s; CPU Time elapsed 0h:00m:05s; Memory used current: 138MB peak: 140MB)

@W: MT420 |Found inferred clock SPI|CLK with period 11.26ns. Please declare a user-defined clock on object "p:CLK"


##### START OF TIMING REPORT #####[
# Timing Report written on Wed Sep 16 17:29:19 2020
#


Top view:               SPI
Requested Frequency:    88.8 MHz
Wire load mode:         top
Paths requested:        5
Constraint File(s):    
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.

@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.



Performance Summary
*******************


Worst slack in design: -1.987

                   Requested     Estimated     Requested     Estimated                Clock        Clock                
Starting Clock     Frequency     Frequency     Period        Period        Slack      Type         Group                
------------------------------------------------------------------------------------------------------------------------
SPI|CLK            88.8 MHz      75.5 MHz      11.260        13.247        -1.987     inferred     Autoconstr_clkgroup_0
========================================================================================================================





Clock Relationships
*******************

Clocks             |    rise  to  rise    |    fall  to  fall   |    rise  to  fall   |    fall  to  rise 
----------------------------------------------------------------------------------------------------------
Starting  Ending   |  constraint  slack   |  constraint  slack  |  constraint  slack  |  constraint  slack
----------------------------------------------------------------------------------------------------------
SPI|CLK   SPI|CLK  |  11.260      -1.987  |  No paths    -      |  No paths    -      |  No paths    -    
==========================================================================================================
 Note: 'No paths' indicates there are no paths in the design for that pair of clock edges.
       'Diff grp' indicates that paths exist but the starting clock and ending clock are in different clock groups.



Interface Information 
*********************

No IO constraint found



====================================
Detailed Report for Clock: SPI|CLK
====================================



Starting Points with Worst Slack
********************************

                                 Starting                                            Arrival           
Instance                         Reference     Type       Pin     Net                Time        Slack 
                                 Clock                                                                 
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance2.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance7.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance6.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance3.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance5.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance4.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance0.delayedCh_A[1]     SPI|CLK       SB_DFF     Q       delayedCh_A[1]     0.796       -1.987
QuadInstance6.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
QuadInstance4.delayedCh_A[2]     SPI|CLK       SB_DFF     Q       delayedCh_A[2]     0.796       -1.915
=======================================================================================================


Ending Points with Worst Slack
******************************

                           Starting                                              Required           
Instance                   Reference     Type         Pin     Net                Time         Slack 
                           Clock                                                                    
----------------------------------------------------------------------------------------------------
QuadInstance4.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_RNO_3[14]     11.105       -1.987
QuadInstance2.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_RNO_1[14]     11.105       -1.987
QuadInstance5.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_RNO_4[14]     11.105       -1.987
QuadInstance3.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_RNO_2[14]     11.105       -1.987
QuadInstance1.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_RNO_0[14]     11.105       -1.987
QuadInstance7.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_RNO_6[14]     11.105       -1.987
QuadInstance0.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_RNO[14]       11.105       -1.987
QuadInstance6.Quad[14]     SPI|CLK       SB_DFFSR     D       Quad_RNO_5[14]     11.105       -1.987
QuadInstance6.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_RNO_5[13]     11.105       -1.787
QuadInstance2.Quad[13]     SPI|CLK       SB_DFFSR     D       Quad_RNO_1[13]     11.105       -1.787
====================================================================================================



Worst Path Information
***********************


Path information for path number 1: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance1.delayedCh_A[1] / Q
    Ending point:                            QuadInstance1.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance1.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance1.delayedCh_A_RNIGDO2[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance1.Quad_RNIOH0O[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNIOH0O[1]                          Net          -        -       0.905     -           2         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance1.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance1.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance1.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance1.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance1.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance1.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance1.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance1.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance1.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance1.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance1.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance1.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance1.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance1.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_1[14]                         Net          -        -       1.371     -           1         
QuadInstance1.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance1.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_RNO_0[14]                           Net          -        -       1.507     -           1         
QuadInstance1.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 2: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance2.delayedCh_A[1] / Q
    Ending point:                            QuadInstance2.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance2.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance2.delayedCh_A_RNIK9UB1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance2.Quad_RNI0LLE2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI0LLE2[1]                          Net          -        -       0.905     -           2         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance2.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance2.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance2.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance2.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance2.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance2.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance2.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance2.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance2.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance2.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance2.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance2.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance2.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance2.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_2[14]                          Net          -        -       1.371     -           1         
QuadInstance2.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance2.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_RNO_1[14]                            Net          -        -       1.507     -           1         
QuadInstance2.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 3: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance7.delayedCh_A[1] / Q
    Ending point:                            QuadInstance7.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                         Pin      Pin               Arrival     No. of    
Name                                      Type         Name     Dir     Delay     Time        Fan Out(s)
--------------------------------------------------------------------------------------------------------
QuadInstance7.delayedCh_A[1]              SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                            Net          -        -       1.599     -           3         
QuadInstance7.delayedCh_A_RNI8MRP1[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance7.delayedCh_A_RNI8MRP1[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                              Net          -        -       1.371     -           17        
QuadInstance7.Quad_RNI85VV2[1]            SB_LUT4      I1       In      -         4.427       -         
QuadInstance7.Quad_RNI85VV2[1]            SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI85VV2[1]                          Net          -        -       0.905     -           2         
QuadInstance7.un1_Quad_cry_1_c            SB_CARRY     I0       In      -         5.922       -         
QuadInstance7.un1_Quad_cry_1_c            SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_2_c            SB_CARRY     CI       In      -         6.315       -         
QuadInstance7.un1_Quad_cry_2_c            SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_3_c            SB_CARRY     CI       In      -         6.515       -         
QuadInstance7.un1_Quad_cry_3_c            SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_4_c            SB_CARRY     CI       In      -         6.715       -         
QuadInstance7.un1_Quad_cry_4_c            SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_5_c            SB_CARRY     CI       In      -         6.915       -         
QuadInstance7.un1_Quad_cry_5_c            SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_6_c            SB_CARRY     CI       In      -         7.115       -         
QuadInstance7.un1_Quad_cry_6_c            SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_7_c            SB_CARRY     CI       In      -         7.315       -         
QuadInstance7.un1_Quad_cry_7_c            SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_8_c            SB_CARRY     CI       In      -         7.515       -         
QuadInstance7.un1_Quad_cry_8_c            SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_9_c            SB_CARRY     CI       In      -         7.715       -         
QuadInstance7.un1_Quad_cry_9_c            SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                            Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_10_c           SB_CARRY     CI       In      -         7.915       -         
QuadInstance7.un1_Quad_cry_10_c           SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                           Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_11_c           SB_CARRY     CI       In      -         8.115       -         
QuadInstance7.un1_Quad_cry_11_c           SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                           Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_12_c           SB_CARRY     CI       In      -         8.315       -         
QuadInstance7.un1_Quad_cry_12_c           SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                           Net          -        -       0.014     -           2         
QuadInstance7.un1_Quad_cry_13_c           SB_CARRY     CI       In      -         8.515       -         
QuadInstance7.un1_Quad_cry_13_c           SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                           Net          -        -       0.386     -           2         
QuadInstance7.Quad_RNO_0[14]              SB_LUT4      I3       In      -         9.087       -         
QuadInstance7.Quad_RNO_0[14]              SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_7[14]                          Net          -        -       1.371     -           1         
QuadInstance7.Quad_RNO[14]                SB_LUT4      I0       In      -         10.923      -         
QuadInstance7.Quad_RNO[14]                SB_LUT4      O        Out     0.661     11.585      -         
Quad_RNO_6[14]                            Net          -        -       1.507     -           1         
QuadInstance7.Quad[14]                    SB_DFFSR     D        In      -         13.092      -         
========================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 4: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance6.delayedCh_A[1] / Q
    Ending point:                            QuadInstance6.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance6.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance6.delayedCh_A_RNI4QLG[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance6.delayedCh_A_RNI4QLG[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance6.Quad_RNI02A91[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance6.Quad_RNI02A91[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI02A91[1]                         Net          -        -       0.905     -           2         
QuadInstance6.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance6.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance6.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance6.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance6.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance6.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance6.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance6.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance6.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance6.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance6.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance6.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance6.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance6.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance6.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance6.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance6.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_6[14]                         Net          -        -       1.371     -           1         
QuadInstance6.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance6.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_RNO_5[14]                           Net          -        -       1.507     -           1         
QuadInstance6.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value


Path information for path number 5: 
      Requested Period:                      11.260
    - Setup time:                            0.155
    + Clock delay at ending point:           0.000 (ideal)
    = Required time:                         11.105

    - Propagation time:                      13.092
    - Clock delay at starting point:         0.000 (ideal)
    = Slack (critical) :                     -1.987

    Number of logic level(s):                17
    Starting point:                          QuadInstance3.delayedCh_A[1] / Q
    Ending point:                            QuadInstance3.Quad[14] / D
    The start point is clocked by            SPI|CLK [rising] on pin C
    The end   point is clocked by            SPI|CLK [rising] on pin C

Instance / Net                                        Pin      Pin               Arrival     No. of    
Name                                     Type         Name     Dir     Delay     Time        Fan Out(s)
-------------------------------------------------------------------------------------------------------
QuadInstance3.delayedCh_A[1]             SB_DFF       Q        Out     0.796     0.796       -         
delayedCh_A[1]                           Net          -        -       1.599     -           3         
QuadInstance3.delayedCh_A_RNIO54L[2]     SB_LUT4      I0       In      -         2.395       -         
QuadInstance3.delayedCh_A_RNIO54L[2]     SB_LUT4      O        Out     0.661     3.056       -         
count_enable                             Net          -        -       1.371     -           17        
QuadInstance3.Quad_RNI8OAL1[1]           SB_LUT4      I1       In      -         4.427       -         
QuadInstance3.Quad_RNI8OAL1[1]           SB_LUT4      O        Out     0.589     5.017       -         
Quad_RNI8OAL1[1]                         Net          -        -       0.905     -           2         
QuadInstance3.un1_Quad_cry_1_c           SB_CARRY     I0       In      -         5.922       -         
QuadInstance3.un1_Quad_cry_1_c           SB_CARRY     CO       Out     0.380     6.301       -         
un1_Quad_cry_1                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_2_c           SB_CARRY     CI       In      -         6.315       -         
QuadInstance3.un1_Quad_cry_2_c           SB_CARRY     CO       Out     0.186     6.501       -         
un1_Quad_cry_2                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_3_c           SB_CARRY     CI       In      -         6.515       -         
QuadInstance3.un1_Quad_cry_3_c           SB_CARRY     CO       Out     0.186     6.701       -         
un1_Quad_cry_3                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_4_c           SB_CARRY     CI       In      -         6.715       -         
QuadInstance3.un1_Quad_cry_4_c           SB_CARRY     CO       Out     0.186     6.901       -         
un1_Quad_cry_4                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_5_c           SB_CARRY     CI       In      -         6.915       -         
QuadInstance3.un1_Quad_cry_5_c           SB_CARRY     CO       Out     0.186     7.101       -         
un1_Quad_cry_5                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_6_c           SB_CARRY     CI       In      -         7.115       -         
QuadInstance3.un1_Quad_cry_6_c           SB_CARRY     CO       Out     0.186     7.301       -         
un1_Quad_cry_6                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_7_c           SB_CARRY     CI       In      -         7.315       -         
QuadInstance3.un1_Quad_cry_7_c           SB_CARRY     CO       Out     0.186     7.501       -         
un1_Quad_cry_7                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_8_c           SB_CARRY     CI       In      -         7.515       -         
QuadInstance3.un1_Quad_cry_8_c           SB_CARRY     CO       Out     0.186     7.701       -         
un1_Quad_cry_8                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_9_c           SB_CARRY     CI       In      -         7.715       -         
QuadInstance3.un1_Quad_cry_9_c           SB_CARRY     CO       Out     0.186     7.901       -         
un1_Quad_cry_9                           Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_10_c          SB_CARRY     CI       In      -         7.915       -         
QuadInstance3.un1_Quad_cry_10_c          SB_CARRY     CO       Out     0.186     8.101       -         
un1_Quad_cry_10                          Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_11_c          SB_CARRY     CI       In      -         8.115       -         
QuadInstance3.un1_Quad_cry_11_c          SB_CARRY     CO       Out     0.186     8.301       -         
un1_Quad_cry_11                          Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_12_c          SB_CARRY     CI       In      -         8.315       -         
QuadInstance3.un1_Quad_cry_12_c          SB_CARRY     CO       Out     0.186     8.501       -         
un1_Quad_cry_12                          Net          -        -       0.014     -           2         
QuadInstance3.un1_Quad_cry_13_c          SB_CARRY     CI       In      -         8.515       -         
QuadInstance3.un1_Quad_cry_13_c          SB_CARRY     CO       Out     0.186     8.701       -         
un1_Quad_cry_13                          Net          -        -       0.386     -           2         
QuadInstance3.Quad_RNO_0[14]             SB_LUT4      I3       In      -         9.087       -         
QuadInstance3.Quad_RNO_0[14]             SB_LUT4      O        Out     0.465     9.552       -         
Quad_RNO_0_3[14]                         Net          -        -       1.371     -           1         
QuadInstance3.Quad_RNO[14]               SB_LUT4      I0       In      -         10.923      -         
QuadInstance3.Quad_RNO[14]               SB_LUT4      O        Out     0.661     11.585      -         
Quad_RNO_2[14]                           Net          -        -       1.507     -           1         
QuadInstance3.Quad[14]                   SB_DFFSR     D        In      -         13.092      -         
=======================================================================================================
Total path delay (propagation time + setup) of 13.247 is 5.940(44.8%) logic and 7.307(55.2%) route.
Path delay compensated for clock skew. Clock skew is added to clock-to-out value, and is subtracted from setup time value



##### END OF TIMING REPORT #####]

Timing exceptions that could not be applied
None

Finished final timing analysis (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 138MB peak: 140MB)


Finished timing report (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 138MB peak: 140MB)

---------------------------------------
Resource Usage Report for SPI 

Mapping to part: ice5lp1ksg48
Cell usage:
GND             16 uses
SB_CARRY        312 uses
SB_DFF          86 uses
SB_DFFE         16 uses
SB_DFFESR       164 uses
SB_DFFESS       10 uses
SB_DFFSR        288 uses
SB_GB           5 uses
VCC             16 uses
SB_LUT4         823 uses

I/O ports: 30
I/O primitives: 30
SB_IO          30 uses

I/O Register bits:                  0
Register bits not including I/Os:   564 (56%)
Total load per clock:
   SPI|CLK: 1

@S |Mapping Summary:
Total  LUTs: 823 (82%)

Distribution of All Consumed LUTs = LUT4 
Distribution of All Consumed Luts 823 = 823 

Mapper successful!

At Mapper Exit (Real Time elapsed 0h:00m:06s; CPU Time elapsed 0h:00m:05s; Memory used current: 28MB peak: 140MB)

Process took 0h:00m:06s realtime, 0h:00m:05s cputime
# Wed Sep 16 17:29:19 2020

###########################################################]


Synthesis exit by 0.
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
Synthesis succeed.
Synthesis succeeded.
Synthesis runtime 12 seconds
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt
FPGAMOTOR_Implmnt: newer file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf detected. Need to run "Import P&R Input Files"


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 1 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 2 (sec)
edif parser succeed.
Unrecognizable name SPI


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	823
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	823/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	230
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	9
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	240
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1064
    Number of DFFs      	:	573
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	445
        LUT, DFF and CARRY	:	128
    Combinational LogicCells
        Only LUT         	:	379
        CARRY Only       	:	72
        LUT with CARRY   	:	112
    LogicCells                  :	1136
    PLBs                        :	173/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	30/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 2.6 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 8.5 (sec)

Phase 6
I2088: Phase 6, elapsed time : 48.4 (sec)

Final Design Statistics
    Number of LUTs      	:	1064
    Number of DFFs      	:	573
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	1136
    PLBs                        :	225/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	30/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 63.78 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 61.4 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4475
used logic cells: 1136
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4475
used logic cells: 1136
Translating sdc file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Read device time: 8
I1209: Started routing
I1223: Total Nets : 1370 
I1212: Iteration  1 :   220 unrouted : 5 seconds
I1212: Iteration  2 :    42 unrouted : 2 seconds
I1212: Iteration  3 :    11 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 1 seconds
I1212: Iteration  5 :     2 unrouted : 0 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 9
I1206: Completed routing
I1204: Writing Design SPI
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 17 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd
Netlister succeeded.

Netlister run-time: 15 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 25 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --design "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --device_name iCE5LP1K --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
Unrecognizable name SPI
Current Implementation FPGAMOTOR_Implmnt its sbt path: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/netlist/oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4475
used logic cells: 1136
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\edifparser.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf " "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist" "-pSG48" "-yC:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf " -c --devicename iCE5LP1K
starting edif parserrunning edif parserLattice Semiconductor Corporation  Edif Parser
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:51:25

Parsing edif file: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.edf...
Parsing edif file: C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ipfiles\iCE5LP\rgbsoft.edf...
Parsing constraint file: C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\constraint\SPI_pcf_sbt.pcf ...
start to read sdc/scf file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
sdc_reader OK C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/FPGAMOTOR.scf
Stored edif netlist at C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI...

write Timing Constraint to C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt/Temp/sbt_temp.sdc

EDIF Parser succeeded
Top module is: SPI

EDF Parser run-time: 2 (sec)
edif parser succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtplacer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --package SG48 --deviceMarketName iCE5LP1K --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --effort_level std --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc"
starting placerrunning placerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtplacer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --outdir C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --package SG48 --deviceMarketName iCE5LP1K --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --effort_level std --out-sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc
Lattice Semiconductor Corporation  Placer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:12:23

I2004: Option and Settings Summary
=============================================================
Device file          - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
Package              - SG48
Design database      - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI
SDC file             - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\Temp/sbt_temp.sdc
Output directory     - C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer
Timing library       - C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib
Effort level         - std

I2050: Starting reading inputs for placer
=============================================================
I2100: Reading design library: C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI/BFPGA_DESIGN_ep
I2065: Reading device file : C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev
I2051: Reading of inputs for placer completed successfully

I2053: Starting placement of the design
=============================================================

Input Design Statistics
    Number of LUTs      	:	823
    Number of DFFs      	:	564
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0
    LUT utilization    	:	823/1100


Phase 1
I2077: Start design legalization

Design Legalization Statistics
    Number of feedthru LUTs inserted to legalize input of DFFs     	:	230
    Number of feedthru LUTs inserted for LUTs driving multiple DFFs	:	0
    Number of LUTs replicated for LUTs driving multiple DFFs       	:	0
    Number of feedthru LUTs inserted to legalize output of CARRYs  	:	0
    Number of feedthru LUTs inserted to legalize global signals    	:	1
    Number of feedthru CARRYs inserted to legalize input of CARRYs 	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 01xxxx  	:	9
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 10xxxx  	:	0
    Number of inserted LUTs to Legalize IOs with PIN_TYPE= 11xxxx  	:	0
    Total LUTs inserted                                            	:	240
    Total CARRYs inserted                                          	:	0


I2078: Design legalization is completed successfully
I2088: Phase 1, elapsed time : 0.0 (sec)


Phase 2
I2088: Phase 2, elapsed time : 0.1 (sec)

Phase 3

Design Statistics after Packing
    Number of LUTs      	:	1064
    Number of DFFs      	:	573
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312

Device Utilization Summary after Packing
    Sequential LogicCells
        LUT and DFF      	:	445
        LUT, DFF and CARRY	:	128
    Combinational LogicCells
        Only LUT         	:	379
        CARRY Only       	:	72
        LUT with CARRY   	:	112
    LogicCells                  :	1136
    PLBs                        :	173/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	30/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1


I2088: Phase 3, elapsed time : 2.3 (sec)

Phase 4
I2088: Phase 4, elapsed time : 0.3 (sec)

Phase 5
I2088: Phase 5, elapsed time : 7.6 (sec)

Phase 6
I2088: Phase 6, elapsed time : 41.5 (sec)

Final Design Statistics
    Number of LUTs      	:	1064
    Number of DFFs      	:	573
    Number of DFFs packed to IO	:	0
    Number of Carrys    	:	312
    Number of RAMs      	:	0
    Number of ROMs      	:	0
    Number of IOs       	:	30
    Number of GBIOs     	:	0
    Number of GBs       	:	5
    Number of WarmBoot  	:	0
    Number of PLLs      	:	0
    Number of I2Cs      	:	0
    Number of SPIs      	:	0
    Number of DSPs     	:	0
    Number of SBIOODs     	:	0
    Number of LEDDRVs     	:	0
    Number of RGBDRVs     	:	0
    Number of LEDDIPs     	:	0
    Number of IRDRVs     	:	0
    Number of LFOSCs     	:	0
    Number of HFOSCs     	:	0

Device Utilization Summary
    LogicCells                  :	1136
    PLBs                        :	225/440
    BRAMs                       :	0/16
    IOs and GBIOs               :	30/35
    PLLs                        :	0/1
    I2Cs                        :	0/1
    SPIs                        :	0/1
    DSPs                        :	0/2
    SBIOODs                     :	0/4
    LEDDRVs                     :	0/1
    RGBDRVs                     :	0/1
    IRDRVs                      :	0/1
    LEDDIPs                     :	0/1
    LFOSCs                      :	0/1
    HFOSCs                      :	0/1



#####################################################################
Placement Timing Summary

The timing summary is based on estimated routing delays after
placement. For final timing report, please carry out the timing
analysis after routing.
=====================================================================

#####################################################################
                     Clock Summary 
=====================================================================
Number of clocks: 1
Clock: SPI|CLK | Frequency: 63.78 MHz | Target: 88.81 MHz

=====================================================================
                     End of Clock Summary
#####################################################################

I2054: Placement of design completed successfully

I2076: Placer run-time: 53.1 sec.

placer succeed.
starting IPExporterrunning IPExporterIPExporter succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --DRC_only  --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4475
used logic cells: 1136
Design Rule Checking Succeeded

DRC Checker run-time: 1 (sec)
packer succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\packer.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer" --translator "C:\lscc\iCEcube2.2017.08\sbt_backend\bin\sdc_translator.tcl" --src_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc" --dst_sdc_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --devicename iCE5LP1K
starting packerrunning packerLattice Semiconductor Corporation  Packer
Release:        2017.08.27940
Build Date:     Sep 11 2017 16:52:47

Begin Packing...
initializing finish
Total HPWL cost is 4475
used logic cells: 1136
Translating sdc file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\placer\SPI_pl.sdc...
Translated sdc file is C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc
Packer succeeded

Packer run-time: 1 (sec)
packer succeed.


"C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --outdir "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router" --sdf_file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --pin_permutation
starting routerrunning routerSJRouter....
Executing : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbrouter.exe C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc --outdir C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\router --sdf_file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --pin_permutation 
Lattice Semiconductor Corporation  Router
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:02:50

I1203: Reading Design SPI
Read design time: 0
I1202: Reading Architecture of device iCE5LP1K
Read device time: 7
I1209: Started routing
I1223: Total Nets : 1370 
I1212: Iteration  1 :   220 unrouted : 4 seconds
I1212: Iteration  2 :    42 unrouted : 2 seconds
I1212: Iteration  3 :    11 unrouted : 0 seconds
I1212: Iteration  4 :     4 unrouted : 0 seconds
I1212: Iteration  5 :     2 unrouted : 1 seconds
I1212: Iteration  6 :     0 unrouted : 0 seconds
I1215: Routing is successful
Routing time: 8
I1206: Completed routing
I1204: Writing Design SPI
Lib Closed
I1210: Writing routes
I1218: Exiting the router
I1224: Router run-time : 15 seconds
router succeed.

"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\netlister.exe" --verilog "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v" --vhdl "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd" --lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --view rt --device "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --splitio  --in-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\packer\SPI_pk.sdc" --out-sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc"
starting netlistrunning netlistLattice Semiconductor Corporation  Verilog & VHDL Netlister
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:30:26

Generating Verilog & VHDL netlist files ...
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.v
Writing C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt/sbt/outputs/simulation_netlist\SPI_sbt.vhd
Netlister succeeded.

Netlister run-time: 14 (sec)
netlist succeed.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\sbtimer.exe" --des-lib "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --lib-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib" --sdc-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc" --sdf-file "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf" --report-file "C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt" --device-file "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --timing-summary
starting timerrunning timerExecuting : C:\lscc\iCEcube2.2017.08\sbt_backend\bin\win32\opt\sbtimer.exe --des-lib C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI --lib-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ice40TH4K.lib --sdc-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\netlister\SPI_sbt.sdc --sdf-file C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\simulation_netlist\SPI_sbt.sdf --report-file C:\lscc\iCEcube2.2017.08\FPGAMOTOR\FPGAMOTOR\FPGAMOTOR_Implmnt\sbt\outputs\timer\SPI_timing.rpt --device-file C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev --timing-summary
Lattice Semiconductor Corporation  Timer
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:01:05

Warning-1034: Found non-unate timing arc, from pin "PADIN" to pin "DIN0" of instance "CLK_ibuf_preio", in the clock network. Converting the timing arc to positive-unate
Timer run-time: 21 seconds
timer succeed.
timer succeeded.


"C:/lscc/iCEcube2.2017.08/sbt_backend/bin/win32/opt\bitmap.exe" "C:\lscc\iCEcube2.2017.08\sbt_backend\devices\ICE40T04.dev" --design "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\netlist\oadb-SPI" --device_name iCE5LP1K --package SG48 --outdir "C:/lscc/iCEcube2.2017.08/FPGAMOTOR/FPGAMOTOR/FPGAMOTOR_Implmnt\sbt\outputs\bitmap" --low_power on --init_ram on --init_ram_bank 1111 --frequency low --warm_boot on
starting bitmaprunning bitmapLattice Semiconductor Corporation  Bit Stream Generator
Release:        2017.08.27940
Build Date:     Sep 11 2017 17:29:39

Bit Stream File Size: 570040 (556K 696 Bits)
Bit Stream Generator succeeded

Bitmap run-time: 4 (sec)
bitmap succeed.
12:00:04 AM
