// Seed: 478986190
module module_0;
  wire id_1;
endmodule
module module_1 (
    output wire id_0,
    output uwire id_1,
    input tri0 id_2,
    input tri id_3,
    inout supply1 id_4
);
  supply1 id_6;
  always @(1'h0 or 1) begin
    id_6 = 1;
    $display(1, id_3);
  end
  tri1  id_7 = id_7 >> id_3;
  uwire id_8;
  always @(posedge 1 + id_2 or posedge 1) begin
    id_0 = 1;
  end
  module_0();
  assign id_1 = 1 == id_8++ ? 1 : 1;
endmodule
