{"vcs1":{"timestamp_begin":1742991401.065663421, "rt":2.52, "ut":1.24, "st":0.33}}
{"vcselab":{"timestamp_begin":1742991403.673639522, "rt":0.90, "ut":0.31, "st":0.08}}
{"link":{"timestamp_begin":1742991404.661580112, "rt":0.93, "ut":0.30, "st":0.39}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1742991400.270030173}
{"VCS_COMP_START_TIME": 1742991400.270030173}
{"VCS_COMP_END_TIME": 1742991408.284303483}
{"VCS_USER_OPTIONS": "-full64 -R -sverilog tb.sv CONVEX_syn.v +define+P2 +define+SDF +access+r +neg_tchk +vcs+fsdbon +fsdb+mda +fsdbfile+JAM.fsdb -v /RAID2/COURSE/2025_Spring/DCS/DCSTA01/CBDK_IC_Contest_v2.5/Verilog/tsmc13_neg.v +maxdelays"}
{"vcs1": {"peak_mem": 362448}}
{"stitch_vcselab": {"peak_mem": 242056}}
