/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire [6:0] _01_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [4:0] celloutsig_0_11z;
  wire [12:0] celloutsig_0_12z;
  wire [2:0] celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire [7:0] celloutsig_0_15z;
  wire celloutsig_0_16z;
  reg [8:0] celloutsig_0_17z;
  wire [4:0] celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire [7:0] celloutsig_0_1z;
  wire [5:0] celloutsig_0_20z;
  wire celloutsig_0_21z;
  wire [2:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire [5:0] celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [17:0] celloutsig_0_27z;
  wire [20:0] celloutsig_0_28z;
  wire [12:0] celloutsig_0_29z;
  reg [8:0] celloutsig_0_2z;
  wire [13:0] celloutsig_0_30z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_34z;
  wire [3:0] celloutsig_0_35z;
  wire celloutsig_0_36z;
  wire celloutsig_0_37z;
  wire celloutsig_0_3z;
  wire [3:0] celloutsig_0_41z;
  wire [10:0] celloutsig_0_42z;
  wire [13:0] celloutsig_0_47z;
  wire celloutsig_0_4z;
  wire celloutsig_0_52z;
  wire celloutsig_0_55z;
  wire celloutsig_0_56z;
  wire celloutsig_0_5z;
  wire [3:0] celloutsig_0_6z;
  wire [13:0] celloutsig_0_8z;
  wire [5:0] celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire celloutsig_1_13z;
  wire celloutsig_1_15z;
  wire [3:0] celloutsig_1_18z;
  wire [5:0] celloutsig_1_19z;
  wire [6:0] celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire [18:0] celloutsig_1_3z;
  wire celloutsig_1_4z;
  wire [7:0] celloutsig_1_5z;
  wire [9:0] celloutsig_1_6z;
  wire [3:0] celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_0z = in_data[82] | ~(in_data[33]);
  assign celloutsig_1_2z = in_data[178] | ~(celloutsig_1_0z);
  assign celloutsig_0_32z = _00_ | ~(celloutsig_0_25z[2]);
  assign celloutsig_0_3z = celloutsig_0_0z | celloutsig_0_1z[2];
  assign celloutsig_0_21z = celloutsig_0_12z[4] | celloutsig_0_18z[1];
  assign celloutsig_0_19z = celloutsig_0_16z ^ celloutsig_0_4z;
  reg [6:0] _08_;
  always_ff @(posedge clkin_data[64], posedge celloutsig_1_18z[0])
    if (celloutsig_1_18z[0]) _08_ <= 7'h00;
    else _08_ <= in_data[26:20];
  assign { _01_[6:1], _00_ } = _08_;
  assign celloutsig_0_41z = celloutsig_0_20z[5:2] / { 1'h1, celloutsig_0_35z[1:0], celloutsig_0_34z };
  assign celloutsig_0_47z = { celloutsig_0_8z[9:0], celloutsig_0_35z } / { 1'h1, in_data[81], celloutsig_0_37z, celloutsig_0_42z };
  assign celloutsig_0_8z = { celloutsig_0_1z[6:2], celloutsig_0_4z, celloutsig_0_5z, _01_[6:1], _00_ } / { 1'h1, in_data[18:14], celloutsig_0_1z };
  assign celloutsig_0_13z = celloutsig_0_12z[6:4] / { 1'h1, celloutsig_0_12z[5], celloutsig_0_4z };
  assign celloutsig_0_22z = celloutsig_0_8z[4:2] / { 1'h1, celloutsig_0_15z[5:4] };
  assign celloutsig_0_27z = { celloutsig_0_18z[2:0], celloutsig_0_24z, celloutsig_0_8z } / { 1'h1, celloutsig_0_21z, celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_6z, celloutsig_0_15z };
  assign celloutsig_0_28z = { celloutsig_0_6z[3:2], celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_1z, celloutsig_0_13z } / { 1'h1, celloutsig_0_8z[11:4], celloutsig_0_14z, celloutsig_0_18z, celloutsig_0_9z };
  assign celloutsig_0_10z = celloutsig_0_8z[9:3] > { celloutsig_0_2z[6:2], celloutsig_0_3z, celloutsig_0_3z };
  assign celloutsig_0_26z = { in_data[46], celloutsig_0_25z } > { celloutsig_0_2z[5:0], celloutsig_0_5z };
  assign celloutsig_0_52z = { celloutsig_0_27z[9:6], celloutsig_0_47z } <= { celloutsig_0_15z[7:4], celloutsig_0_42z, celloutsig_0_21z, celloutsig_0_5z, celloutsig_0_16z };
  assign celloutsig_1_13z = { celloutsig_1_3z[10:2], celloutsig_1_9z } <= { in_data[135:125], celloutsig_1_0z, celloutsig_1_4z };
  assign celloutsig_0_33z = ! { celloutsig_0_6z[2:0], celloutsig_0_24z };
  assign celloutsig_0_34z = ! { celloutsig_0_22z, celloutsig_0_32z };
  assign celloutsig_0_56z = ! celloutsig_0_30z[6:1];
  assign celloutsig_1_4z = ! { celloutsig_1_3z[16:12], celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z };
  assign celloutsig_1_3z = { in_data[118:102], celloutsig_1_2z, celloutsig_1_2z } % { 1'h1, celloutsig_1_1z[5:2], celloutsig_1_1z, celloutsig_1_1z };
  assign celloutsig_1_5z = { in_data[186:181], celloutsig_1_0z, celloutsig_1_4z } % { 1'h1, celloutsig_1_1z };
  assign celloutsig_1_18z = { celloutsig_1_6z[8:6], celloutsig_1_15z } % { 1'h1, celloutsig_1_6z[5:4], celloutsig_1_13z };
  assign celloutsig_0_9z = { celloutsig_0_6z, celloutsig_0_4z, celloutsig_0_4z } % { 1'h1, _01_[5:1] };
  assign celloutsig_0_1z = { in_data[42:36], celloutsig_0_0z } % { 1'h1, in_data[19:13] };
  assign celloutsig_0_29z = celloutsig_0_8z[13:1] % { 1'h1, celloutsig_0_1z[4:1], celloutsig_0_15z };
  assign celloutsig_0_30z = { celloutsig_0_28z[20:11], celloutsig_0_26z, celloutsig_0_22z } % { 1'h1, celloutsig_0_28z[12:0] };
  assign celloutsig_0_37z = { celloutsig_0_1z[7:2], celloutsig_0_36z } !== { celloutsig_0_15z[7:5], celloutsig_0_6z };
  assign celloutsig_1_9z = ~ celloutsig_1_5z[6:3];
  assign celloutsig_1_19z = ~ celloutsig_1_5z[5:0];
  assign celloutsig_0_11z = ~ { _01_[4:1], celloutsig_0_0z };
  assign celloutsig_1_6z = { celloutsig_1_1z[5:3], celloutsig_1_1z } | { celloutsig_1_1z[6:4], celloutsig_1_1z };
  assign celloutsig_0_4z = & { celloutsig_0_2z, in_data[46:44], celloutsig_0_0z };
  assign celloutsig_0_55z = & { celloutsig_0_52z, celloutsig_0_41z };
  assign celloutsig_0_24z = | { celloutsig_0_15z[7:3], celloutsig_0_4z };
  assign celloutsig_0_36z = celloutsig_0_0z & celloutsig_0_19z;
  assign celloutsig_1_0z = in_data[167] & in_data[141];
  assign celloutsig_1_15z = ~^ celloutsig_1_5z[5:2];
  assign celloutsig_0_14z = ~^ { celloutsig_0_11z, celloutsig_0_5z };
  assign celloutsig_0_12z = { celloutsig_0_11z[2:0], celloutsig_0_6z, celloutsig_0_9z } >> { in_data[9:4], _01_[6:1], _00_ };
  assign celloutsig_0_20z = { celloutsig_0_17z[6:2], celloutsig_0_0z } >> celloutsig_0_2z[8:3];
  assign celloutsig_0_42z = celloutsig_0_12z[10:0] >> { celloutsig_0_3z, celloutsig_0_22z, celloutsig_0_14z, celloutsig_0_9z };
  assign celloutsig_0_25z = { celloutsig_0_17z[3], celloutsig_0_18z } >> { celloutsig_0_6z[2:0], celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_19z };
  assign celloutsig_0_35z = { celloutsig_0_20z[1:0], celloutsig_0_24z, celloutsig_0_33z } <<< { celloutsig_0_29z[2:0], celloutsig_0_34z };
  assign celloutsig_1_1z = in_data[170:164] - in_data[113:107];
  assign celloutsig_0_6z = { celloutsig_0_4z, celloutsig_0_3z, celloutsig_0_5z, celloutsig_0_3z } - { celloutsig_0_2z[5:3], celloutsig_0_0z };
  assign celloutsig_0_15z = { celloutsig_0_12z[9:3], celloutsig_0_10z } - celloutsig_0_1z;
  assign celloutsig_0_18z = in_data[11:7] - in_data[32:28];
  assign celloutsig_0_5z = ~((celloutsig_0_0z & celloutsig_0_3z) | celloutsig_0_4z);
  assign celloutsig_0_16z = ~((celloutsig_0_1z[6] & celloutsig_0_13z[2]) | celloutsig_0_6z[3]);
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_17z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_17z = { celloutsig_0_11z[2:1], celloutsig_0_3z, celloutsig_0_13z, celloutsig_0_13z };
  always_latch
    if (!celloutsig_1_18z[0]) celloutsig_0_2z = 9'h000;
    else if (clkin_data[32]) celloutsig_0_2z = { in_data[92:88], celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_0z };
  assign _01_[0] = _00_;
  assign { out_data[131:128], out_data[101:96], out_data[32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_55z, celloutsig_0_56z };
endmodule
