--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml dinolight.twx dinolight.ncd -o dinolight.twr dinolight.pcf

Design file:              dinolight.ncd
Physical constraint file: dinolight.pcf
Device,package,speed:     xc6slx25,ftg256,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: NET "hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns 
HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 12.000ns
  Low pulse: 6.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hdmi_averager/Inst_dvid_in/dvid_clk_buffered
--------------------------------------------------------------------------------
Slack: 7.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 12.000ns
  High pulse: 6.000ns
  High pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hdmi_averager/Inst_dvid_in/dvid_clk_buffered
--------------------------------------------------------------------------------
Slack: 10.148ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.852ns (539.957MHz) (Tpllper_CLKIN(Finmax))
  Physical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1
  Logical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: hdmi_averager/Inst_dvid_in/dvid_clk_buffered
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"hdmi_averager/Inst_dvid_in/clock_x10_unbuffered" derived from  NET 
"hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%;  divided by 
10.00 to 1.200 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   0.952ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "hdmi_averager/Inst_dvid_in/clock_x10_unbuffered" derived from
 NET "hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%;
 divided by 10.00 to 1.200 nS  

--------------------------------------------------------------------------------
Slack: 0.248ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 0.952ns (1050.420MHz) (Tbccko_PLLIN)
  Physical resource: hdmi_averager/Inst_dvid_in/BUFPLL_inst/PLLIN
  Logical resource: hdmi_averager/Inst_dvid_in/BUFPLL_inst/PLLIN
  Location pin: BUFPLL_X1Y5.PLLIN
  Clock network: hdmi_averager/Inst_dvid_in/clock_x10_unbuffered
--------------------------------------------------------------------------------
Slack: 0.275ns (period - min period limit)
  Period: 1.200ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: hdmi_averager/Inst_dvid_in/clock_x10_unbuffered
--------------------------------------------------------------------------------
Slack: 318.800ns (max period limit - period)
  Period: 1.200ns
  Max period limit: 320.000ns (3.125MHz) (Tpllper_CLKOUT(Foutmin))
  Physical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Logical resource: hdmi_averager/Inst_dvid_in/PLL_BASE_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: hdmi_averager/Inst_dvid_in/clock_x10_unbuffered
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net "hdmi_averager/Inst_dvid_in/ioclock" 
derived from  PERIOD analysis for net 
"hdmi_averager/Inst_dvid_in/clock_x10_unbuffered" derived from NET 
"hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%; divided by 10.00 
to 1.200 nS    duty cycle corrected to 1.200 nS  HIGH 600 pS  
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"hdmi_averager/Inst_dvid_in/clock_x2_unbuffered" derived from  NET 
"hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%;  divided by 2.00 
to 6 nS   
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1065 paths analyzed, 255 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.541ns.
--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2 (SLICE_X7Y66.A5), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.459ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_1 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.976ns (Levels of Logic = 3)
  Clock Path Skew:      -0.350ns (1.523 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_1 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.BMUX     Tshcko                0.461   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_1
    SLICE_X7Y65.B5       net (fanout=54)       1.836   hdmi_averager/Inst_dvid_in/framing<1>
    SLICE_X7Y65.BMUX     Tilo                  0.313   hdmi_averager/clean_green/cleanSignal_generate[5].cleanSignal/removeBuffer<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT41
    SLICE_X7Y66.B2       net (fanout=1)        0.598   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT4
    SLICE_X7Y66.B        Tilo                  0.259   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT42
    SLICE_X7Y66.A5       net (fanout=1)        0.187   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT41
    SLICE_X7Y66.CLK      Tas                   0.322   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT43
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.976ns (1.355ns logic, 2.621ns route)
                                                       (34.1% logic, 65.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.493ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_1 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.942ns (Levels of Logic = 3)
  Clock Path Skew:      -0.350ns (1.523 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_1 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.BMUX     Tshcko                0.461   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_1
    SLICE_X5Y69.B4       net (fanout=54)       1.329   hdmi_averager/Inst_dvid_in/framing<1>
    SLICE_X5Y69.BMUX     Tilo                  0.313   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011
    SLICE_X7Y66.B1       net (fanout=10)       1.071   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101
    SLICE_X7Y66.B        Tilo                  0.259   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT42
    SLICE_X7Y66.A5       net (fanout=1)        0.187   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT41
    SLICE_X7Y66.CLK      Tas                   0.322   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT43
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.942ns (1.355ns logic, 2.587ns route)
                                                       (34.4% logic, 65.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.743ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_2 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.692ns (Levels of Logic = 3)
  Clock Path Skew:      -0.350ns (1.523 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_2 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.CQ       Tcko                  0.391   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_2
    SLICE_X5Y69.B3       net (fanout=11)       1.149   hdmi_averager/Inst_dvid_in/framing<2>
    SLICE_X5Y69.BMUX     Tilo                  0.313   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011
    SLICE_X7Y66.B1       net (fanout=10)       1.071   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101
    SLICE_X7Y66.B        Tilo                  0.259   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT42
    SLICE_X7Y66.A5       net (fanout=1)        0.187   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT41
    SLICE_X7Y66.CLK      Tas                   0.322   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT43
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_2
    -------------------------------------------------  ---------------------------
    Total                                      3.692ns (1.285ns logic, 2.407ns route)
                                                       (34.8% logic, 65.2% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4 (SLICE_X7Y68.A5), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.504ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_1 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.927ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.519 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_1 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.BMUX     Tshcko                0.461   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_1
    SLICE_X7Y67.A2       net (fanout=54)       1.898   hdmi_averager/Inst_dvid_in/framing<1>
    SLICE_X7Y67.AMUX     Tilo                  0.313   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT7
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT61
    SLICE_X7Y68.B4       net (fanout=1)        0.487   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT6
    SLICE_X7Y68.B        Tilo                  0.259   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<5>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT62
    SLICE_X7Y68.A5       net (fanout=1)        0.187   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT61
    SLICE_X7Y68.CLK      Tas                   0.322   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<5>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT63
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      3.927ns (1.355ns logic, 2.572ns route)
                                                       (34.5% logic, 65.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.857ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_3 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.574ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.519 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_3 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.CMUX     Tshcko                0.461   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_3
    SLICE_X5Y69.A1       net (fanout=11)       1.256   hdmi_averager/Inst_dvid_in/framing<3>
    SLICE_X5Y69.A        Tilo                  0.259   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1021
    SLICE_X7Y68.B2       net (fanout=10)       0.830   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT102
    SLICE_X7Y68.B        Tilo                  0.259   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<5>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT62
    SLICE_X7Y68.A5       net (fanout=1)        0.187   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT61
    SLICE_X7Y68.CLK      Tas                   0.322   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<5>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT63
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      3.574ns (1.301ns logic, 2.273ns route)
                                                       (36.4% logic, 63.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     2.004ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_1 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.427ns (Levels of Logic = 3)
  Clock Path Skew:      -0.354ns (1.519 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_1 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.BMUX     Tshcko                0.461   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_1
    SLICE_X5Y69.B4       net (fanout=54)       1.329   hdmi_averager/Inst_dvid_in/framing<1>
    SLICE_X5Y69.BMUX     Tilo                  0.313   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011
    SLICE_X7Y68.B3       net (fanout=10)       0.556   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101
    SLICE_X7Y68.B        Tilo                  0.259   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<5>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT62
    SLICE_X7Y68.A5       net (fanout=1)        0.187   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT61
    SLICE_X7Y68.CLK      Tas                   0.322   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<5>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT63
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_4
    -------------------------------------------------  ---------------------------
    Total                                      3.427ns (1.355ns logic, 2.072ns route)
                                                       (39.5% logic, 60.5% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0 (SLICE_X6Y65.A5), 18 paths
--------------------------------------------------------------------------------
Slack (setup path):     1.518ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_1 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.918ns (Levels of Logic = 3)
  Clock Path Skew:      -0.349ns (1.524 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_1 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.BMUX     Tshcko                0.461   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_1
    SLICE_X5Y69.B4       net (fanout=54)       1.329   hdmi_averager/Inst_dvid_in/framing<1>
    SLICE_X5Y69.BMUX     Tilo                  0.313   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011
    SLICE_X6Y65.B2       net (fanout=10)       1.101   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101
    SLICE_X6Y65.B        Tilo                  0.203   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT22
    SLICE_X6Y65.A5       net (fanout=1)        0.222   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT21
    SLICE_X6Y65.CLK      Tas                   0.289   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT23
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      3.918ns (1.266ns logic, 2.652ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.671ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_1 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.765ns (Levels of Logic = 3)
  Clock Path Skew:      -0.349ns (1.524 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_1 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.BMUX     Tshcko                0.461   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_1
    SLICE_X5Y69.B4       net (fanout=54)       1.329   hdmi_averager/Inst_dvid_in/framing<1>
    SLICE_X5Y69.B        Tilo                  0.259   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1031
    SLICE_X6Y65.B3       net (fanout=10)       1.002   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103
    SLICE_X6Y65.B        Tilo                  0.203   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT22
    SLICE_X6Y65.A5       net (fanout=1)        0.222   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT21
    SLICE_X6Y65.CLK      Tas                   0.289   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT23
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      3.765ns (1.212ns logic, 2.553ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     1.768ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/framing_2 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      3.668ns (Levels of Logic = 3)
  Clock Path Skew:      -0.349ns (1.524 - 1.873)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/framing_2 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.CQ       Tcko                  0.391   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_2
    SLICE_X5Y69.B3       net (fanout=11)       1.149   hdmi_averager/Inst_dvid_in/framing<2>
    SLICE_X5Y69.BMUX     Tilo                  0.313   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT103
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT1011
    SLICE_X6Y65.B2       net (fanout=10)       1.101   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT101
    SLICE_X6Y65.B        Tilo                  0.203   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT22
    SLICE_X6Y65.A5       net (fanout=1)        0.222   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT21
    SLICE_X6Y65.CLK      Tas                   0.289   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT23
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0
    -------------------------------------------------  ---------------------------
    Total                                      3.668ns (1.196ns logic, 2.472ns route)
                                                       (32.6% logic, 67.4% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "hdmi_averager/Inst_dvid_in/clock_x2_unbuffered" derived from
 NET "hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%;
 divided by 2.00 to 6 nS  

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out_5 (SLICE_X3Y73.C6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.341ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_averager/Inst_dvid_in/framing_1 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out_5 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.637ns (Levels of Logic = 1)
  Clock Path Skew:      0.081ns (0.988 - 0.907)
  Source Clock:         clk_pixel rising at 0.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 0.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmi_averager/Inst_dvid_in/framing_1 to hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out_5
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X3Y72.BMUX     Tshcko                0.244   hdmi_averager/Inst_dvid_in/framing<2>
                                                       hdmi_averager/Inst_dvid_in/framing_1
    SLICE_X3Y73.C6       net (fanout=54)       0.178   hdmi_averager/Inst_dvid_in/framing<1>
    SLICE_X3Y73.CLK      Tah         (-Th)    -0.215   hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out<5>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/Mmux_framing[3]_framing[3]_mux_2_OUT73
                                                       hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/data_out_5
    -------------------------------------------------  ---------------------------
    Total                                      0.637ns (0.459ns logic, 0.178ns route)
                                                       (72.1% logic, 27.9% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other (SLICE_X0Y74.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.413ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.413ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other to hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X0Y74.AQ       Tcko                  0.200   hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other
                                                       hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other
    SLICE_X0Y74.A6       net (fanout=4)        0.023   hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other
    SLICE_X0Y74.CLK      Tah         (-Th)    -0.190   hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other
                                                       hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other_INV_44_o1_INV_0
                                                       hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/every_other
    -------------------------------------------------  ---------------------------
    Total                                      0.413ns (0.390ns logic, 0.023ns route)
                                                       (94.4% logic, 5.6% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other (SLICE_X5Y76.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.435ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.435ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Destination Clock:    hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other to hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y76.AQ       Tcko                  0.198   hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other
                                                       hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other
    SLICE_X5Y76.A6       net (fanout=4)        0.022   hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other
    SLICE_X5Y76.CLK      Tah         (-Th)    -0.215   hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other
                                                       hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other_INV_44_o1_INV_0
                                                       hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/every_other
    -------------------------------------------------  ---------------------------
    Total                                      0.435ns (0.413ns logic, 0.022ns route)
                                                       (94.9% logic, 5.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "hdmi_averager/Inst_dvid_in/clock_x2_unbuffered" derived from
 NET "hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%;
 divided by 2.00 to 6 nS  

--------------------------------------------------------------------------------
Slack: 4.270ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmi_averager/Inst_dvid_in/BUFG_pclockx2/I0
  Logical resource: hdmi_averager/Inst_dvid_in/BUFG_pclockx2/I0
  Location pin: BUFGMUX_X2Y3.I0
  Clock network: hdmi_averager/Inst_dvid_in/clock_x2_unbuffered
--------------------------------------------------------------------------------
Slack: 5.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/joined<9>/CLK
  Logical resource: hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/Mshreg_joined_9/CLK
  Location pin: SLICE_X2Y73.CLK
  Clock network: hdmi_averager/Inst_dvid_in/clock_x2
--------------------------------------------------------------------------------
Slack: 5.000ns (period - min period limit)
  Period: 6.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi_averager/Inst_dvid_in/input_channel_c1/i_gearbox/joined<9>/CLK
  Logical resource: hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/Mshreg_joined_9/CLK
  Location pin: SLICE_X2Y73.CLK
  Clock network: hdmi_averager/Inst_dvid_in/clock_x2
--------------------------------------------------------------------------------

================================================================================
Timing constraint: PERIOD analysis for net 
"hdmi_averager/Inst_dvid_in/clock_x1_unbuffered" derived from  NET 
"hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%; 
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 99926 paths analyzed, 15770 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.373ns.
--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_6 (SLICE_X24Y65.CX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     0.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_6 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_6 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.324ns (Levels of Logic = 0)
  Clock Path Skew:      -0.476ns (1.387 - 1.863)
  Source Clock:         hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Destination Clock:    clk_pixel rising at 12.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_6 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y68.AQ       Tcko                  0.408   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<7>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_6
    SLICE_X24Y65.CX      net (fanout=4)        3.780   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<6>
    SLICE_X24Y65.CLK     Tdick                 0.136   hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed<7>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_6
    -------------------------------------------------  ---------------------------
    Total                                      4.324ns (0.544ns logic, 3.780ns route)
                                                       (12.6% logic, 87.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_7 (SLICE_X24Y65.DX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.097ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_7 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_7 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.212ns (Levels of Logic = 0)
  Clock Path Skew:      -0.476ns (1.387 - 1.863)
  Source Clock:         hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Destination Clock:    clk_pixel rising at 12.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_7 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y68.CQ       Tcko                  0.408   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<7>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_7
    SLICE_X24Y65.DX      net (fanout=3)        3.668   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<7>
    SLICE_X24Y65.CLK     Tdick                 0.136   hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed<7>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_7
    -------------------------------------------------  ---------------------------
    Total                                      4.212ns (0.544ns logic, 3.668ns route)
                                                       (12.9% logic, 87.1% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_0 (SLICE_X24Y64.AX), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     1.168ns (requirement - (data path - clock path skew + uncertainty))
  Source:               hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_0 (FF)
  Requirement:          6.000ns
  Data Path Delay:      4.143ns (Levels of Logic = 0)
  Clock Path Skew:      -0.474ns (1.388 - 1.862)
  Source Clock:         hdmi_averager/Inst_dvid_in/clock_x2 rising at 6.666ns
  Destination Clock:    clk_pixel rising at 12.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Maximum Data Path at Slow Process Corner: hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X6Y65.AQ       Tcko                  0.447   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_0
    SLICE_X24Y64.AX      net (fanout=4)        3.560   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<0>
    SLICE_X24Y64.CLK     Tdick                 0.136   hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/data_delayed_0
    -------------------------------------------------  ---------------------------
    Total                                      4.143ns (0.583ns logic, 3.560ns route)
                                                       (14.1% logic, 85.9% route)

--------------------------------------------------------------------------------

Hold Paths: PERIOD analysis for net "hdmi_averager/Inst_dvid_in/clock_x1_unbuffered" derived from
 NET "hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%;

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_0 (SLICE_X6Y73.AX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.175ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_0 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.466ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.965 - 0.889)
  Source Clock:         hdmi_averager/Inst_dvid_in/clock_x2 rising at 12.666ns
  Destination Clock:    clk_pixel rising at 12.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_0 to hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.AQ       Tcko                  0.198   hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_0
    SLICE_X6Y73.AX       net (fanout=4)        0.227   hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out<0>
    SLICE_X6Y73.CLK      Tckdi       (-Th)    -0.041   hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_0
    -------------------------------------------------  ---------------------------
    Total                                      0.466ns (0.239ns logic, 0.227ns route)
                                                       (51.3% logic, 48.7% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8 (SLICE_X6Y71.BI), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.231ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_8 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.514ns (Levels of Logic = 0)
  Clock Path Skew:      0.068ns (0.963 - 0.895)
  Source Clock:         hdmi_averager/Inst_dvid_in/clock_x2 rising at 12.666ns
  Destination Clock:    clk_pixel rising at 12.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_8 to hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y69.AQ       Tcko                  0.200   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<9>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out_8
    SLICE_X6Y71.BI       net (fanout=4)        0.285   hdmi_averager/Inst_dvid_in/input_channel_c2/i_gearbox/data_out<8>
    SLICE_X6Y71.CLK      Tdh         (-Th)    -0.029   hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/sometimes_inverted<8>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8
    -------------------------------------------------  ---------------------------
    Total                                      0.514ns (0.229ns logic, 0.285ns route)
                                                       (44.6% logic, 55.4% route)

--------------------------------------------------------------------------------

Paths for end point hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_1 (SLICE_X6Y73.BX), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.310ns (requirement - (clock path skew + uncertainty - data path))
  Source:               hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_1 (FF)
  Destination:          hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.601ns (Levels of Logic = 0)
  Clock Path Skew:      0.076ns (0.965 - 0.889)
  Source Clock:         hdmi_averager/Inst_dvid_in/clock_x2 rising at 12.666ns
  Destination Clock:    clk_pixel rising at 12.666ns
  Clock Uncertainty:    0.215ns

  Clock Uncertainty:          0.215ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.177ns
    Phase Error (PE):           0.120ns

  Minimum Data Path at Fast Process Corner: hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_1 to hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X7Y74.CQ       Tcko                  0.198   hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out<1>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out_1
    SLICE_X6Y73.BX       net (fanout=5)        0.362   hdmi_averager/Inst_dvid_in/input_channel_c0/i_gearbox/data_out<1>
    SLICE_X6Y73.CLK      Tckdi       (-Th)    -0.041   hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed<3>
                                                       hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/data_delayed_1
    -------------------------------------------------  ---------------------------
    Total                                      0.601ns (0.239ns logic, 0.362ns route)
                                                       (39.8% logic, 60.2% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: PERIOD analysis for net "hdmi_averager/Inst_dvid_in/clock_x1_unbuffered" derived from
 NET "hdmi_averager/Inst_dvid_in/dvid_clk" PERIOD = 12 ns HIGH 50%;

--------------------------------------------------------------------------------
Slack: 10.270ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: hdmi_averager/Inst_dvid_in/BUFG_pclock/I0
  Logical resource: hdmi_averager/Inst_dvid_in/BUFG_pclock/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: hdmi_averager/Inst_dvid_in/clock_x1_unbuffered
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi_averager/clean_vsync/removeBuffer<3>/CLK
  Logical resource: hdmi_averager/clean_vsync/Mshreg_removeBuffer_0/CLK
  Location pin: SLICE_X6Y63.CLK
  Clock network: clk_pixel
--------------------------------------------------------------------------------
Slack: 11.000ns (period - min period limit)
  Period: 12.000ns
  Min period limit: 1.000ns (1000.000MHz) (Tcp)
  Physical resource: hdmi_averager/Inst_dvid_in/input_channel_c0/i_tmds_decode/sometimes_inverted<8>/CLK
  Logical resource: hdmi_averager/Inst_dvid_in/input_channel_c2/i_tmds_decode/Mshreg_sometimes_inverted_8/CLK
  Location pin: SLICE_X6Y71.CLK
  Clock network: clk_pixel
--------------------------------------------------------------------------------

================================================================================
Timing constraint: NET "clk_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 32688 paths analyzed, 14174 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   9.590ns.
--------------------------------------------------------------------------------

Paths for end point neoPixel/pixelGenerator/blockCountRegister_184 (SLICE_X47Y8.D1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.410ns (requirement - (data path - clock path skew + uncertainty))
  Source:               run_neopixel (FF)
  Destination:          neoPixel/pixelGenerator/blockCountRegister_184 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.578ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.411 - 0.388)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: run_neopixel to neoPixel/pixelGenerator/blockCountRegister_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.AQ      Tcko                  0.391   run_neopixel
                                                       run_neopixel
    SLICE_X12Y2.B4       net (fanout=782)      3.573   run_neopixel
    SLICE_X12Y2.B        Tilo                  0.205   neoPixel/pixelGenerator/valid_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd11-In1
    SLICE_X47Y8.D1       net (fanout=256)      5.087   neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o
    SLICE_X47Y8.CLK      Tas                   0.322   neoPixel/pixelGenerator/blockCountRegister<184>
                                                       neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT<184>1
                                                       neoPixel/pixelGenerator/blockCountRegister_184
    -------------------------------------------------  ---------------------------
    Total                                      9.578ns (0.918ns logic, 8.660ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.715ns (requirement - (data path - clock path skew + uncertainty))
  Source:               neoPixel/pixelGenerator/state_FSM_FFd12 (FF)
  Destination:          neoPixel/pixelGenerator/blockCountRegister_184 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.161ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (0.411 - 0.500)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: neoPixel/pixelGenerator/state_FSM_FFd12 to neoPixel/pixelGenerator/blockCountRegister_184
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   neoPixel/pixelGenerator/last_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd12
    SLICE_X12Y2.B6       net (fanout=779)      0.156   neoPixel/pixelGenerator/state_FSM_FFd12
    SLICE_X12Y2.B        Tilo                  0.205   neoPixel/pixelGenerator/valid_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd11-In1
    SLICE_X47Y8.D1       net (fanout=256)      5.087   neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o
    SLICE_X47Y8.CLK      Tas                   0.322   neoPixel/pixelGenerator/blockCountRegister<184>
                                                       neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT<184>1
                                                       neoPixel/pixelGenerator/blockCountRegister_184
    -------------------------------------------------  ---------------------------
    Total                                      6.161ns (0.918ns logic, 5.243ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------

Paths for end point neoPixel/pixelGenerator/blockCountRegister_183 (SLICE_X47Y8.C1), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.453ns (requirement - (data path - clock path skew + uncertainty))
  Source:               run_neopixel (FF)
  Destination:          neoPixel/pixelGenerator/blockCountRegister_183 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.535ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.411 - 0.388)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: run_neopixel to neoPixel/pixelGenerator/blockCountRegister_183
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.AQ      Tcko                  0.391   run_neopixel
                                                       run_neopixel
    SLICE_X12Y2.B4       net (fanout=782)      3.573   run_neopixel
    SLICE_X12Y2.B        Tilo                  0.205   neoPixel/pixelGenerator/valid_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd11-In1
    SLICE_X47Y8.C1       net (fanout=256)      5.044   neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o
    SLICE_X47Y8.CLK      Tas                   0.322   neoPixel/pixelGenerator/blockCountRegister<184>
                                                       neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT<183>1
                                                       neoPixel/pixelGenerator/blockCountRegister_183
    -------------------------------------------------  ---------------------------
    Total                                      9.535ns (0.918ns logic, 8.617ns route)
                                                       (9.6% logic, 90.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.758ns (requirement - (data path - clock path skew + uncertainty))
  Source:               neoPixel/pixelGenerator/state_FSM_FFd12 (FF)
  Destination:          neoPixel/pixelGenerator/blockCountRegister_183 (FF)
  Requirement:          20.000ns
  Data Path Delay:      6.118ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (0.411 - 0.500)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: neoPixel/pixelGenerator/state_FSM_FFd12 to neoPixel/pixelGenerator/blockCountRegister_183
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   neoPixel/pixelGenerator/last_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd12
    SLICE_X12Y2.B6       net (fanout=779)      0.156   neoPixel/pixelGenerator/state_FSM_FFd12
    SLICE_X12Y2.B        Tilo                  0.205   neoPixel/pixelGenerator/valid_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd11-In1
    SLICE_X47Y8.C1       net (fanout=256)      5.044   neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o
    SLICE_X47Y8.CLK      Tas                   0.322   neoPixel/pixelGenerator/blockCountRegister<184>
                                                       neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT<183>1
                                                       neoPixel/pixelGenerator/blockCountRegister_183
    -------------------------------------------------  ---------------------------
    Total                                      6.118ns (0.918ns logic, 5.200ns route)
                                                       (15.0% logic, 85.0% route)

--------------------------------------------------------------------------------

Paths for end point neoPixel/pixelGenerator/blockCountRegister_191 (SLICE_X47Y7.C2), 2 paths
--------------------------------------------------------------------------------
Slack (setup path):     10.647ns (requirement - (data path - clock path skew + uncertainty))
  Source:               run_neopixel (FF)
  Destination:          neoPixel/pixelGenerator/blockCountRegister_191 (FF)
  Requirement:          20.000ns
  Data Path Delay:      9.341ns (Levels of Logic = 2)
  Clock Path Skew:      0.023ns (0.411 - 0.388)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: run_neopixel to neoPixel/pixelGenerator/blockCountRegister_191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X23Y25.AQ      Tcko                  0.391   run_neopixel
                                                       run_neopixel
    SLICE_X12Y2.B4       net (fanout=782)      3.573   run_neopixel
    SLICE_X12Y2.B        Tilo                  0.205   neoPixel/pixelGenerator/valid_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd11-In1
    SLICE_X47Y7.C2       net (fanout=256)      4.850   neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o
    SLICE_X47Y7.CLK      Tas                   0.322   neoPixel/pixelGenerator/blockCountRegister<192>
                                                       neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT<191>1
                                                       neoPixel/pixelGenerator/blockCountRegister_191
    -------------------------------------------------  ---------------------------
    Total                                      9.341ns (0.918ns logic, 8.423ns route)
                                                       (9.8% logic, 90.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     13.952ns (requirement - (data path - clock path skew + uncertainty))
  Source:               neoPixel/pixelGenerator/state_FSM_FFd12 (FF)
  Destination:          neoPixel/pixelGenerator/blockCountRegister_191 (FF)
  Requirement:          20.000ns
  Data Path Delay:      5.924ns (Levels of Logic = 2)
  Clock Path Skew:      -0.089ns (0.411 - 0.500)
  Source Clock:         clk_50_BUFGP rising at 0.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: neoPixel/pixelGenerator/state_FSM_FFd12 to neoPixel/pixelGenerator/blockCountRegister_191
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X13Y2.AQ       Tcko                  0.391   neoPixel/pixelGenerator/last_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd12
    SLICE_X12Y2.B6       net (fanout=779)      0.156   neoPixel/pixelGenerator/state_FSM_FFd12
    SLICE_X12Y2.B        Tilo                  0.205   neoPixel/pixelGenerator/valid_pixel
                                                       neoPixel/pixelGenerator/state_FSM_FFd11-In1
    SLICE_X47Y7.C2       net (fanout=256)      4.850   neoPixel/pixelGenerator/GND_9_o_nextState[3]_equal_26_o
    SLICE_X47Y7.CLK      Tas                   0.322   neoPixel/pixelGenerator/blockCountRegister<192>
                                                       neoPixel/pixelGenerator/blockCountRegister[255]_pixelBlockCount[0]_mux_28_OUT<191>1
                                                       neoPixel/pixelGenerator/blockCountRegister_191
    -------------------------------------------------  ---------------------------
    Total                                      5.924ns (0.918ns logic, 5.006ns route)
                                                       (15.5% logic, 84.5% route)

--------------------------------------------------------------------------------

Hold Paths: NET "clk_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAMB8_X0Y4.ADDRAWRADDR10), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               neoPixel/pixelGenerator/pixelBlockRegister_0 (FF)
  Destination:          neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: neoPixel/pixelGenerator/pixelBlockRegister_0 to neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
    Location                 Delay type         Delay(ns)  Physical Resource
                                                           Logical Resource(s)
    -----------------------------------------------------  -------------------
    SLICE_X3Y9.AQ            Tcko                  0.198   neoPixel/pixelGenerator/pixelBlockRegister<3>
                                                           neoPixel/pixelGenerator/pixelBlockRegister_0
    RAMB8_X0Y4.ADDRAWRADDR10 net (fanout=2)        0.129   neoPixel/pixelGenerator/pixelBlockRegister<0>
    RAMB8_X0Y4.CLKAWRCLK     Trckc_ADDRA (-Th)     0.066   neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
                                                           neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
    -----------------------------------------------------  ---------------------------
    Total                                          0.261ns (0.132ns logic, 0.129ns route)
                                                           (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAMB8_X0Y4.ADDRAWRADDR8), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               neoPixel/pixelGenerator/pixelBlockRegister_2 (FF)
  Destination:          neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: neoPixel/pixelGenerator/pixelBlockRegister_2 to neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y9.CQ           Tcko                  0.198   neoPixel/pixelGenerator/pixelBlockRegister<3>
                                                          neoPixel/pixelGenerator/pixelBlockRegister_2
    RAMB8_X0Y4.ADDRAWRADDR8 net (fanout=2)        0.129   neoPixel/pixelGenerator/pixelBlockRegister<2>
    RAMB8_X0Y4.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
                                                          neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
    ----------------------------------------------------  ---------------------------
    Total                                         0.261ns (0.132ns logic, 0.129ns route)
                                                          (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Paths for end point neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAMB8_X0Y4.ADDRAWRADDR9), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.261ns (requirement - (clock path skew + uncertainty - data path))
  Source:               neoPixel/pixelGenerator/pixelBlockRegister_1 (FF)
  Destination:          neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1 (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.261ns (Levels of Logic = 0)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_50_BUFGP rising at 20.000ns
  Destination Clock:    clk_50_BUFGP rising at 20.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: neoPixel/pixelGenerator/pixelBlockRegister_1 to neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X3Y9.BQ           Tcko                  0.198   neoPixel/pixelGenerator/pixelBlockRegister<3>
                                                          neoPixel/pixelGenerator/pixelBlockRegister_1
    RAMB8_X0Y4.ADDRAWRADDR9 net (fanout=2)        0.129   neoPixel/pixelGenerator/pixelBlockRegister<1>
    RAMB8_X0Y4.CLKAWRCLK    Trckc_ADDRA (-Th)     0.066   neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
                                                          neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1
    ----------------------------------------------------  ---------------------------
    Total                                         0.261ns (0.132ns logic, 0.129ns route)
                                                          (50.6% logic, 49.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: NET "clk_50_BUFGP/IBUFG" PERIOD = 20 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: neoPixel_neopixel_drive/Mram_data_in[8]_PWR_12_o_wide_mux_5_OUT/CLKAWRCLK
  Logical resource: neoPixel_neopixel_drive/Mram_data_in[8]_PWR_12_o_wide_mux_5_OUT/CLKAWRCLK
  Location pin: RAMB8_X0Y2.CLKAWRCLK
  Clock network: clk_50_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKA(Fmax))
  Physical resource: neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1/CLKAWRCLK
  Logical resource: neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1/CLKAWRCLK
  Location pin: RAMB8_X0Y4.CLKAWRCLK
  Clock network: clk_50_BUFGP
--------------------------------------------------------------------------------
Slack: 16.876ns (period - min period limit)
  Period: 20.000ns
  Min period limit: 3.124ns (320.102MHz) (Trper_CLKB(Fmax))
  Physical resource: neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1/CLKBRDCLK
  Logical resource: neoPixel_neopixel_drive/Mram_data_in[0]_PWR_12_o_wide_mux_4_OUT1/CLKBRDCLK
  Location pin: RAMB8_X0Y4.CLKBRDCLK
  Clock network: clk_50_BUFGP
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for hdmi_averager/Inst_dvid_in/dvid_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|hdmi_averager/Inst_dvid_in/dvid|     12.000ns|      5.000ns|     10.373ns|            0|            0|            0|       100991|
|_clk                           |             |             |             |             |             |             |             |
| hdmi_averager/Inst_dvid_in/clo|      1.200ns|      0.952ns|          N/A|            0|            0|            0|            0|
| ck_x10_unbuffered             |             |             |             |             |             |             |             |
|  hdmi_averager/Inst_dvid_in/io|      1.200ns|          N/A|          N/A|            0|            0|            0|            0|
|  clock                        |             |             |             |             |             |             |             |
| hdmi_averager/Inst_dvid_in/clo|      6.000ns|      4.541ns|          N/A|            0|            0|         1065|            0|
| ck_x2_unbuffered              |             |             |             |             |             |             |             |
| hdmi_averager/Inst_dvid_in/clo|     12.000ns|     10.373ns|          N/A|            0|            0|        99926|            0|
| ck_x1_unbuffered              |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk_50
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk_50         |    9.590|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in_n<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmi_in_n<3>   |   10.373|         |         |         |
hdmi_in_p<3>   |   10.373|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in_p<3>
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
hdmi_in_n<3>   |   10.373|         |         |         |
hdmi_in_p<3>   |   10.373|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 133679 paths, 0 nets, and 26282 connections

Design statistics:
   Minimum period:  10.373ns{1}   (Maximum frequency:  96.404MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Thu Mar 15 22:13:37 2018 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 537 MB



