#-----------------------------------------------------------
# Vivado v2018.1 (64-bit)
# SW Build 2188600 on Wed Apr  4 18:40:38 MDT 2018
# IP Build 2185939 on Wed Apr  4 20:55:05 MDT 2018
# Start of session at: Fri Sep 21 00:06:45 2018
# Process ID: 10612
# Current directory: E:/vendor/project_vendor
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent10768 E:\vendor\project_vendor\project_vendor.xpr
# Log file: E:/vendor/project_vendor/vivado.log
# Journal file: E:/vendor/project_vendor\vivado.jou
#-----------------------------------------------------------
start_gui
open_project E:/vendor/project_vendor/project_vendor.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'E:/vivado/Vivado/2018.1/data/ip'.
open_project: Time (s): cpu = 00:00:21 ; elapsed = 00:00:13 . Memory (MB): peak = 770.668 ; gain = 116.410
update_compile_order -fileset sources_1
open_hw
connect_hw_server
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2018.1
  **** Build date : Apr  4 2018-19:32:53
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.


connect_hw_server: Time (s): cpu = 00:00:02 ; elapsed = 00:00:05 . Memory (MB): peak = 785.254 ; gain = 4.832
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210292747051A
set_property PROGRAM.FILE {E:/vendor/project_vendor/project_vendor.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
current_hw_device [get_hw_devices xc7a100t_0]
refresh_hw_device -update_hw_probes false [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
set_property PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property FULL_PROBES.FILE {} [get_hw_devices xc7a100t_0]
set_property PROGRAM.FILE {E:/vendor/project_vendor/project_vendor.runs/impl_1/main.bit} [get_hw_devices xc7a100t_0]
program_hw_devices [get_hw_devices xc7a100t_0]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7a100t_0] 0]
INFO: [Labtools 27-1434] Device xc7a100t (JTAG device index = 0) is programmed with a design that has no supported debug core(s) in it.
WARNING: [Labtools 27-3361] The debug hub core was not detected.
Resolution: 
1. Make sure the clock connected to the debug hub (dbg_hub) core is a free running clock and is active.
2. Make sure the BSCAN_SWITCH_USER_MASK device property in Vivado Hardware Manager reflects the user scan chain setting in the design and refresh the device.  To determine the user scan chain setting in the design, open the implemented design and use 'get_property C_USER_SCAN_CHAIN [get_debug_cores dbg_hub]'.
For more details on setting the scan chain property, consult the Vivado Debug and Programming User Guide (UG908).
close_hw
open_run synth_1 -name synth_1
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7a100tcsg324-1
INFO: [Netlist 29-17] Analyzing 49 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [E:/vendor/project_vendor/project_vendor.srcs/constrs_1/imports/vendor/Nexys4DDR.xdc]
Finished Parsing XDC File [E:/vendor/project_vendor/project_vendor.srcs/constrs_1/imports/vendor/Nexys4DDR.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:26 ; elapsed = 00:00:25 . Memory (MB): peak = 1903.805 ; gain = 422.094
synth_design -rtl -name rtl_1
Command: synth_design -rtl -name rtl_1
Starting synth_design
Using part: xc7a100tcsg324-1
Top: main
WARNING: [Synth 8-2507] parameter declaration becomes local in divide_clk with formal parameter declaration list [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/divide_clk.v:10]
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:08 ; elapsed = 00:00:08 . Memory (MB): peak = 2466.383 ; gain = 108.945
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'main' [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/main.v:3]
INFO: [Synth 8-6157] synthesizing module 'fsm' [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/fsm.v:3]
	Parameter s_off bound to: 0 - type: integer 
	Parameter s_open bound to: 1 - type: integer 
	Parameter confirm_goods1 bound to: 2 - type: integer 
	Parameter confirm_goods2 bound to: 3 - type: integer 
	Parameter goods1 bound to: 4 - type: integer 
	Parameter goods2 bound to: 5 - type: integer 
	Parameter buy1 bound to: 6 - type: integer 
	Parameter buy2 bound to: 7 - type: integer 
	Parameter get1 bound to: 8 - type: integer 
	Parameter get2 bound to: 9 - type: integer 
	Parameter temp_to_echo_remain bound to: 10 - type: integer 
	Parameter echo_remain bound to: 11 - type: integer 
	Parameter temp_to_charge bound to: 12 - type: integer 
	Parameter charge bound to: 13 - type: integer 
	Parameter temp_to_s_open1 bound to: 14 - type: integer 
	Parameter temp_to_s_open2 bound to: 15 - type: integer 
	Parameter test bound to: 16 - type: integer 
	Parameter valid0 bound to: 17 - type: integer 
	Parameter valid1 bound to: 18 - type: integer 
	Parameter stop_goods1 bound to: 19 - type: integer 
	Parameter stop_goods2 bound to: 20 - type: integer 
INFO: [Synth 8-155] case statement is not full and has no default [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/fsm.v:44]
INFO: [Synth 8-155] case statement is not full and has no default [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/fsm.v:204]
INFO: [Synth 8-6155] done synthesizing module 'fsm' (1#1) [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/fsm.v:3]
INFO: [Synth 8-6157] synthesizing module 'show' [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/show.v:3]
	Parameter s_off bound to: 0 - type: integer 
	Parameter s_open bound to: 1 - type: integer 
	Parameter confirm_goods1 bound to: 2 - type: integer 
	Parameter confirm_goods2 bound to: 3 - type: integer 
	Parameter goods1 bound to: 4 - type: integer 
	Parameter goods2 bound to: 5 - type: integer 
	Parameter buy1 bound to: 6 - type: integer 
	Parameter buy2 bound to: 7 - type: integer 
	Parameter get1 bound to: 8 - type: integer 
	Parameter get2 bound to: 9 - type: integer 
	Parameter temp_to_echo_remain bound to: 10 - type: integer 
	Parameter echo_remain bound to: 11 - type: integer 
	Parameter temp_to_charge bound to: 12 - type: integer 
	Parameter charge bound to: 13 - type: integer 
	Parameter temp_to_s_open1 bound to: 14 - type: integer 
	Parameter temp_to_s_open2 bound to: 15 - type: integer 
	Parameter test bound to: 16 - type: integer 
	Parameter valid0 bound to: 17 - type: integer 
	Parameter valid1 bound to: 18 - type: integer 
	Parameter stop_goods1 bound to: 19 - type: integer 
	Parameter stop_goods2 bound to: 20 - type: integer 
	Parameter div bound to: 10 - type: integer 
	Parameter delay bound to: 10000 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'divide_clk' [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/divide_clk.v:3]
	Parameter delay bound to: 10000 - type: integer 
	Parameter delay1 bound to: 5000 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'divide_clk' (2#1) [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/divide_clk.v:3]
INFO: [Synth 8-6157] synthesizing module 'display_num' [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/display_num.v:3]
INFO: [Synth 8-6157] synthesizing module 'decoder3_8' [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/display_num.v:16]
INFO: [Synth 8-226] default block is never used [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/display_num.v:26]
INFO: [Synth 8-6155] done synthesizing module 'decoder3_8' (3#1) [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/display_num.v:16]
INFO: [Synth 8-6157] synthesizing module 'pattern' [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/display_num.v:42]
INFO: [Synth 8-226] default block is never used [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/display_num.v:49]
INFO: [Synth 8-6155] done synthesizing module 'pattern' (4#1) [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/display_num.v:42]
INFO: [Synth 8-6155] done synthesizing module 'display_num' (5#1) [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/display_num.v:3]
INFO: [Synth 8-6155] done synthesizing module 'show' (6#1) [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/show.v:3]
INFO: [Synth 8-6155] done synthesizing module 'main' (7#1) [E:/vendor/project_vendor/project_vendor.srcs/sources_1/new/main.v:3]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:10 ; elapsed = 00:00:09 . Memory (MB): peak = 2510.289 ; gain = 152.852
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.289 ; gain = 152.852
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:10 ; elapsed = 00:00:10 . Memory (MB): peak = 2510.289 ; gain = 152.852
---------------------------------------------------------------------------------
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [E:/vendor/project_vendor/project_vendor.srcs/constrs_1/imports/vendor/Nexys4DDR.xdc]
Finished Parsing XDC File [E:/vendor/project_vendor/project_vendor.srcs/constrs_1/imports/vendor/Nexys4DDR.xdc]
Completed Processing XDC Constraints

INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

RTL Elaboration Complete:  : Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.410 ; gain = 308.973
21 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:15 . Memory (MB): peak = 2666.410 ; gain = 308.973
exit
INFO: [Common 17-206] Exiting Vivado at Fri Sep 21 03:49:23 2018...
