UHS_basic:
  description: UHS_basic
  addressOffset: 0x0
  resetValue: 0xA01F0000
  fields:
    reg_init_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_af_en:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_config_req:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reg_config_gnt:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    reserved_4_7:
      bitOffset: 4
      bitWidth: 4
      access: read-only
    reg_mode_reg:
      bitOffset: 8
      bitWidth: 8
      access: read-write
    reg_addrMB_msk:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    reserved_24_27:
      bitOffset: 24
      bitWidth: 4
      access: read-only
    reg_linear_bnd_b:
      bitOffset: 28
      bitWidth: 4
      access: read-write
UHS_cmd:
  description: UHS_cmd
  addressOffset: 0x4
  resetValue: 0x00000000
  fields:
    reg_glbr_pulse:
      bitOffset: 0
      bitWidth: 1
      access: write-only
    reg_srfi_pulse:
      bitOffset: 1
      bitWidth: 1
      access: write-only
    reg_srfo_pulse:
      bitOffset: 2
      bitWidth: 1
      access: write-only
    reg_regw_pulse:
      bitOffset: 3
      bitWidth: 1
      access: write-only
    reg_regr_pulse:
      bitOffset: 4
      bitWidth: 1
      access: write-only
    reserved_5_7:
      bitOffset: 5
      bitWidth: 3
      access: read-only
    sts_glbr_done:
      bitOffset: 8
      bitWidth: 1
      access: read-only
    sts_srfi_done:
      bitOffset: 9
      bitWidth: 1
      access: read-only
    sts_srfo_done:
      bitOffset: 10
      bitWidth: 1
      access: read-only
    sts_regw_done:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    sts_regr_done:
      bitOffset: 12
      bitWidth: 1
      access: read-only
    sts_init_done:
      bitOffset: 13
      bitWidth: 1
      access: read-only
    reserved_14_23:
      bitOffset: 14
      bitWidth: 10
      access: read-only
    sts_config_read:
      bitOffset: 24
      bitWidth: 8
      access: read-only
UHS_fifo_thre:
  description: UHS_fifo_thre
  addressOffset: 0x8
  resetValue: 0x00000000
  fields:
    reg_mask_w_fifo_cnt:
      bitOffset: 0
      bitWidth: 16
      access: read-write
    reg_mask_r_fifo_rem:
      bitOffset: 16
      bitWidth: 16
      access: read-write
UHS_manual:
  description: UHS_manual
  addressOffset: 0xC
  resetValue: 0x4000001C
  fields:
    reg_force_ceb_low:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_force_ceb_high:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    reg_psram_resetb:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reg_x16_mode:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    reg_wrap2incr_en:
      bitOffset: 4
      bitWidth: 1
      access: read-write
    reserved_5_15:
      bitOffset: 5
      bitWidth: 11
      access: read-only
    reg_pck_s_div:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    reserved_19_23:
      bitOffset: 19
      bitWidth: 5
      access: read-only
    reg_pck_t_div:
      bitOffset: 24
      bitWidth: 8
      access: read-write
UHS_auto_fresh_1:
  description: UHS_auto_fresh_1
  addressOffset: 0x10
  resetValue: 0x00027100
  fields:
    reg_win_cycle:
      bitOffset: 0
      bitWidth: 28
      access: read-write
    reserved_28_31:
      bitOffset: 28
      bitWidth: 4
      access: read-only
UHS_auto_fresh_2:
  description: UHS_auto_fresh_2
  addressOffset: 0x14
  resetValue: 0x10000027
  fields:
    reg_refi_cycle:
      bitOffset: 0
      bitWidth: 16
      access: read-write
    reg_win_ref_cnt:
      bitOffset: 16
      bitWidth: 13
      access: read-write
    reserved_29_31:
      bitOffset: 29
      bitWidth: 3
      access: read-only
UHS_auto_fresh_3:
  description: UHS_auto_fresh_3
  addressOffset: 0x18
  resetValue: 0x00000000
  fields:
    reg_auto_ref_thre:
      bitOffset: 0
      bitWidth: 12
      access: read-write
    reserved_12_15:
      bitOffset: 12
      bitWidth: 4
      access: read-only
    auto_refresh_level:
      bitOffset: 16
      bitWidth: 12
      access: read-only
    reserved_28_31:
      bitOffset: 28
      bitWidth: 4
      access: read-only
UHS_auto_fresh_4:
  description: UHS_auto_fresh_4
  addressOffset: 0x1C
  resetValue: 0x0000001D
  fields:
    reg_bust_cycle:
      bitOffset: 0
      bitWidth: 7
      access: read-write
    reserved_7_31:
      bitOffset: 7
      bitWidth: 25
      access: read-only
UHS_psram_configure:
  description: UHS_psram_configure
  addressOffset: 0x20
  resetValue: 0x000000A5
  fields:
    reg_uhs_latency:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    reg_uhs_drive_st:
      bitOffset: 4
      bitWidth: 4
      access: read-write
    reg_uhs_bl_16:
      bitOffset: 8
      bitWidth: 1
      access: read-write
    reg_uhs_bl_32:
      bitOffset: 9
      bitWidth: 1
      access: read-write
    reg_uhs_bl_64:
      bitOffset: 10
      bitWidth: 1
      access: read-write
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
UHS_psram_status:
  description: UHS_psram_status
  addressOffset: 0x24
  resetValue: 0x000000A5
  fields:
    sts_uhs_latency:
      bitOffset: 0
      bitWidth: 3
      access: read-only
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    sts_uhs_drive_st:
      bitOffset: 4
      bitWidth: 4
      access: read-only
    sts_uhs_bl_16:
      bitOffset: 8
      bitWidth: 1
      access: read-only
    sts_uhs_bl_32:
      bitOffset: 9
      bitWidth: 1
      access: read-only
    sts_uhs_bl_64:
      bitOffset: 10
      bitWidth: 1
      access: read-only
    reserved_11_31:
      bitOffset: 11
      bitWidth: 21
      access: read-only
UHS_timing_ctrl:
  description: UHS_timing_ctrl
  addressOffset: 0x30
  resetValue: 0x00000000
  fields:
    reg_trc_cycle:
      bitOffset: 0
      bitWidth: 8
      access: read-write
    reg_tcphr_cycle:
      bitOffset: 8
      bitWidth: 8
      access: read-write
    reg_tcphw_cycle:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    reg_trfc_cycle:
      bitOffset: 24
      bitWidth: 8
      access: read-write
UHS_rsvd_reg:
  description: UHS_rsvd_reg
  addressOffset: 0x34
  resetValue: 0x00000000
  fields:
    reg_mr0_7:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reg_mr2_2_0:
      bitOffset: 1
      bitWidth: 3
      access: read-write
    reg_mr2_7_6:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_31:
      bitOffset: 6
      bitWidth: 26
      access: read-only
UHS_dbg_sel:
  description: UHS_dbg_sel
  addressOffset: 0xC0
  resetValue: 0x00000000
  fields:
    reg_psram_dbg_en:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    reserved_1_3:
      bitOffset: 1
      bitWidth: 3
      access: read-only
    reg_psram_dbg_sel:
      bitOffset: 4
      bitWidth: 4
      access: read-write
    reserved_8_31:
      bitOffset: 8
      bitWidth: 24
      access: read-only
UHS_dummy_reg:
  description: UHS_dummy_reg
  addressOffset: 0xF0
  resetValue: 0xFFFF0000
  fields:
    reg_psram_dummy_reg:
      bitOffset: 0
      bitWidth: 32
      access: read-write
phy_cfg_00:
  description: phy_cfg_00
  addressOffset: 0x100
  resetValue: 0x80080000
  fields:
    dqs_rdy:
      bitOffset: 0
      bitWidth: 1
      access: read-only
    reserved_1_7:
      bitOffset: 1
      bitWidth: 7
      access: read-only
    ck_sr:
      bitOffset: 8
      bitWidth: 2
      access: read-write
    reserved_10_14:
      bitOffset: 10
      bitWidth: 5
      access: read-only
    clk0_polarity:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    ck_dly_drv:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    cen_sr:
      bitOffset: 20
      bitWidth: 2
      access: read-write
    reserved_22_27:
      bitOffset: 22
      bitWidth: 6
      access: read-only
    cen_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_04:
  description: phy_cfg_04
  addressOffset: 0x104
  resetValue: 0x80008000
  fields:
    reserved_0_3:
      bitOffset: 0
      bitWidth: 4
      access: read-only
    dm1_sr:
      bitOffset: 4
      bitWidth: 2
      access: read-write
    reserved_6_11:
      bitOffset: 6
      bitWidth: 6
      access: read-only
    dm1_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    reserved_16_19:
      bitOffset: 16
      bitWidth: 4
      access: read-only
    dm0_sr:
      bitOffset: 20
      bitWidth: 2
      access: read-write
    reserved_22_27:
      bitOffset: 22
      bitWidth: 6
      access: read-only
    dm0_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_08:
  description: phy_cfg_08
  addressOffset: 0x108
  resetValue: 0x81008100
  fields:
    dq1_sr:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    dq1_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dq1_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    dq0_sr:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    dq0_dly_rx:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dq0_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_0C:
  description: phy_cfg_0C
  addressOffset: 0x10C
  resetValue: 0x81008100
  fields:
    dq3_sr:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    dq3_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dq3_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    dq2_sr:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    dq2_dly_rx:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dq2_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_10:
  description: phy_cfg_10
  addressOffset: 0x110
  resetValue: 0x81008100
  fields:
    dq5_sr:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    dq5_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dq5_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    dq4_sr:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    dq4_dly_rx:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dq4_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_14:
  description: phy_cfg_14
  addressOffset: 0x114
  resetValue: 0x81008100
  fields:
    dq7_sr:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    dq7_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dq7_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    dq6_sr:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    dq6_dly_rx:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dq6_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_18:
  description: phy_cfg_18
  addressOffset: 0x118
  resetValue: 0x81008100
  fields:
    dq9_sr:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    dq9_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dq9_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    dq8_sr:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    dq8_dly_rx:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dq8_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_1C:
  description: phy_cfg_1C
  addressOffset: 0x11C
  resetValue: 0x81008100
  fields:
    dq11_sr:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    dq11_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dq11_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    dq10_sr:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    dq10_dly_rx:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dq10_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_20:
  description: phy_cfg_20
  addressOffset: 0x120
  resetValue: 0x81008100
  fields:
    dq13_sr:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    dq13_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dq13_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    dq12_sr:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    dq12_dly_rx:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dq12_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_24:
  description: phy_cfg_24
  addressOffset: 0x124
  resetValue: 0x81008100
  fields:
    dq15_sr:
      bitOffset: 0
      bitWidth: 2
      access: read-write
    reserved_2_7:
      bitOffset: 2
      bitWidth: 6
      access: read-only
    dq15_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dq15_dly_drv:
      bitOffset: 12
      bitWidth: 4
      access: read-write
    dq14_sr:
      bitOffset: 16
      bitWidth: 2
      access: read-write
    reserved_18_23:
      bitOffset: 18
      bitWidth: 6
      access: read-only
    dq14_dly_rx:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dq14_dly_drv:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_28:
  description: phy_cfg_28
  addressOffset: 0x128
  resetValue: 0x38300300
  fields:
    reserved_0_7:
      bitOffset: 0
      bitWidth: 8
      access: read-only
    dqs0n_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dqs0_sr:
      bitOffset: 12
      bitWidth: 2
      access: read-write
    dqs0_sel:
      bitOffset: 14
      bitWidth: 2
      access: read-write
    reserved_16_19:
      bitOffset: 16
      bitWidth: 4
      access: read-only
    dqs0_dly_rx:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    dqs0_dly_drv:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dqs0_diff_dly_rx:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_2C:
  description: phy_cfg_2C
  addressOffset: 0x12C
  resetValue: 0x38300306
  fields:
    ipp5un_lpddr:
      bitOffset: 0
      bitWidth: 1
      access: read-write
    en_rx_fe:
      bitOffset: 1
      bitWidth: 1
      access: read-write
    en_bias:
      bitOffset: 2
      bitWidth: 1
      access: read-write
    reserved_3_7:
      bitOffset: 3
      bitWidth: 5
      access: read-only
    dqs1n_dly_rx:
      bitOffset: 8
      bitWidth: 4
      access: read-write
    dqs1_sr:
      bitOffset: 12
      bitWidth: 2
      access: read-write
    dqs1_sel:
      bitOffset: 14
      bitWidth: 2
      access: read-write
    reserved_16_19:
      bitOffset: 16
      bitWidth: 4
      access: read-only
    dqs1_dly_rx:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    dqs1_dly_drv:
      bitOffset: 24
      bitWidth: 4
      access: read-write
    dqs1_diff_dly_rx:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_30:
  description: phy_cfg_30
  addressOffset: 0x130
  resetValue: 0xAA331020
  fields:
    phy_wl_dq_dig:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    phy_wl_dq_ana:
      bitOffset: 4
      bitWidth: 3
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    phy_wl_dig:
      bitOffset: 8
      bitWidth: 3
      access: read-write
    reserved_11:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    phy_wl_ana:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    reserved_15:
      bitOffset: 15
      bitWidth: 1
      access: read-only
    phy_rl_dig:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    phy_rl_ana:
      bitOffset: 20
      bitWidth: 3
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    oe_timer:
      bitOffset: 24
      bitWidth: 2
      access: read-write
    vref_mode:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    oe_ctrl_hw:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    odt_sel:
      bitOffset: 28
      bitWidth: 4
      access: read-write
phy_cfg_34:
  description: phy_cfg_34
  addressOffset: 0x134
  resetValue: 0x05000101
  fields:
    reg_timer_dqs_start:
      bitOffset: 0
      bitWidth: 8
      access: read-write
    reg_timer_dqs_array_stop:
      bitOffset: 8
      bitWidth: 8
      access: read-write
    reg_timer_array_write:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    reg_timer_array_read:
      bitOffset: 24
      bitWidth: 8
      access: read-write
phy_cfg_38:
  description: phy_cfg_38
  addressOffset: 0x138
  resetValue: 0x02080107
  fields:
    reg_timer_auto_refresh:
      bitOffset: 0
      bitWidth: 8
      access: read-write
    reg_timer_reg_write:
      bitOffset: 8
      bitWidth: 8
      access: read-write
    reg_timer_reg_read:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    reg_timer_dqs_stop:
      bitOffset: 24
      bitWidth: 8
      access: read-write
phy_cfg_3C:
  description: phy_cfg_3C
  addressOffset: 0x13C
  resetValue: 0x02720808
  fields:
    reg_timer_self_refresh1_in:
      bitOffset: 0
      bitWidth: 8
      access: read-write
    reg_timer_self_refresh1_exit:
      bitOffset: 8
      bitWidth: 8
      access: read-write
    reg_timer_global_rst:
      bitOffset: 16
      bitWidth: 14
      access: read-write
    reserved_30_31:
      bitOffset: 30
      bitWidth: 2
      access: read-only
phy_cfg_40:
  description: phy_cfg_40
  addressOffset: 0x140
  resetValue: 0xA2FF0000
  fields:
    vref_sel:
      bitOffset: 0
      bitWidth: 4
      access: read-write
    vref_dq_sel:
      bitOffset: 4
      bitWidth: 4
      access: read-write
    reg_uhs_dmy0:
      bitOffset: 8
      bitWidth: 8
      access: read-write
    reg_uhs_dmy1:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    reg_uhs_phy_ten:
      bitOffset: 24
      bitWidth: 1
      access: read-write
    soc_en_aon:
      bitOffset: 25
      bitWidth: 1
      access: read-write
    ten_uhs_phy:
      bitOffset: 26
      bitWidth: 1
      access: read-write
    ten_uhs_phy_dig:
      bitOffset: 27
      bitWidth: 1
      access: read-write
    reserved_28:
      bitOffset: 28
      bitWidth: 1
      access: read-only
    tx_clktree_gate_hw:
      bitOffset: 29
      bitWidth: 1
      access: read-write
    uhs_dc_tp_out_en:
      bitOffset: 30
      bitWidth: 1
      access: read-write
    uhs_phy_dqs_diff:
      bitOffset: 31
      bitWidth: 1
      access: read-write
phy_cfg_44:
  description: phy_cfg_44
  addressOffset: 0x144
  resetValue: 0x040B0308
  fields:
    reg_timer_array_read_busy:
      bitOffset: 0
      bitWidth: 8
      access: read-write
    reg_timer_array_write_busy:
      bitOffset: 8
      bitWidth: 8
      access: read-write
    reg_timer_reg_read_busy:
      bitOffset: 16
      bitWidth: 8
      access: read-write
    reg_timer_reg_write_busy:
      bitOffset: 24
      bitWidth: 8
      access: read-write
phy_cfg_48:
  description: phy_cfg_48
  addressOffset: 0x148
  resetValue: 0x00208908
  fields:
    tmux:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    chip_en_33:
      bitOffset: 3
      bitWidth: 1
      access: read-write
    tmux_uhs_phy_dig:
      bitOffset: 4
      bitWidth: 3
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    psram_type:
      bitOffset: 8
      bitWidth: 2
      access: read-write
    reserved_10:
      bitOffset: 10
      bitWidth: 1
      access: read-only
    pu_uhs_pw1p8:
      bitOffset: 11
      bitWidth: 1
      access: read-write
    reg_test_div_sel:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    en_rx_fe_hw:
      bitOffset: 15
      bitWidth: 1
      access: read-write
    reg_test_mux_sel:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    force_fsm:
      bitOffset: 19
      bitWidth: 1
      access: read-write
    en_rx_fe_dly:
      bitOffset: 20
      bitWidth: 4
      access: read-write
    reserved_24_31:
      bitOffset: 24
      bitWidth: 8
      access: read-only
phy_cfg_4C:
  description: phy_cfg_4C
  addressOffset: 0x14C
  resetValue: 0x00130000
  fields:
    tout_uhs_phy_dig:
      bitOffset: 0
      bitWidth: 16
      access: read-only
    odt_sel_dly:
      bitOffset: 16
      bitWidth: 4
      access: read-write
    odt_sel_hw:
      bitOffset: 20
      bitWidth: 1
      access: read-write
    reserved_21_31:
      bitOffset: 21
      bitWidth: 11
      access: read-only
phy_cfg_50:
  description: phy_cfg_50
  addressOffset: 0x150
  resetValue: 0x01444444
  fields:
    dq_oe_up_p_reg:
      bitOffset: 0
      bitWidth: 3
      access: read-write
    reserved_3:
      bitOffset: 3
      bitWidth: 1
      access: read-only
    dq_oe_up_n_reg:
      bitOffset: 4
      bitWidth: 3
      access: read-write
    reserved_7:
      bitOffset: 7
      bitWidth: 1
      access: read-only
    dq_oe_mid_p_reg:
      bitOffset: 8
      bitWidth: 3
      access: read-write
    reserved_11:
      bitOffset: 11
      bitWidth: 1
      access: read-only
    dq_oe_mid_n_reg:
      bitOffset: 12
      bitWidth: 3
      access: read-write
    reserved_15:
      bitOffset: 15
      bitWidth: 1
      access: read-only
    dq_oe_dn_p_reg:
      bitOffset: 16
      bitWidth: 3
      access: read-write
    reserved_19:
      bitOffset: 19
      bitWidth: 1
      access: read-only
    dq_oe_dn_n_reg:
      bitOffset: 20
      bitWidth: 3
      access: read-write
    reserved_23:
      bitOffset: 23
      bitWidth: 1
      access: read-only
    phy_wl_cen_ana:
      bitOffset: 24
      bitWidth: 3
      access: read-write
    reserved_27_31:
      bitOffset: 27
      bitWidth: 5
      access: read-only
