

================================================================
== Vivado HLS Report for 'devnull'
================================================================
* Date:           Mon Nov 27 23:35:25 2017

* Version:        2017.2 (Build 1909853 on Thu Jun 15 18:55:24 MDT 2017)
* Project:        devnulldata
* Solution:       zybe
* Product family: zynq
* Target device:  xc7z010clg225-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |   4.00|      3.26|        0.50|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |    ?|    ?|    ?|    ?|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- loop    |    ?|    ?|         2|          -|          -|     ?|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+-------+-------+
|       Name      | BRAM_18K| DSP48E|   FF  |  LUT  |
+-----------------+---------+-------+-------+-------+
|DSP              |        -|      -|      -|      -|
|Expression       |        -|      -|    101|     53|
|FIFO             |        -|      -|      -|      -|
|Instance         |        -|      -|      -|      -|
|Memory           |        -|      -|      -|      -|
|Multiplexer      |        -|      -|      -|     60|
|Register         |        -|      -|    100|      -|
+-----------------+---------+-------+-------+-------+
|Total            |        0|      0|    201|    113|
+-----------------+---------+-------+-------+-------+
|Available        |      120|     80|  35200|  17600|
+-----------------+---------+-------+-------+-------+
|Utilization (%)  |        0|      0|   ~0  |   ~0  |
+-----------------+---------+-------+-------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------+----------+-------+-----+----+------------+------------+
    |    Variable Name   | Operation| DSP48E|  FF | LUT| Bitwidth P0| Bitwidth P1|
    +--------------------+----------+-------+-----+----+------------+------------+
    |counter_V_fu_59_p2  |     +    |      0|  101|  37|          32|           1|
    |exitcond_fu_54_p2   |   icmp   |      0|    0|  16|          32|          32|
    +--------------------+----------+-------+-----+----+------------+------------+
    |Total               |          |      0|  101|  53|          64|          33|
    +--------------------+----------+-------+-----+----+------------+------------+

    * Multiplexer: 
    +----------------------+----+-----------+-----+-----------+
    |         Name         | LUT| Input Size| Bits| Total Bits|
    +----------------------+----+-----------+-----+-----------+
    |ap_NS_fsm             |  27|          5|    1|          5|
    |params_V_Addr_A_orig  |  15|          3|   32|         96|
    |params_V_WEN_A        |   9|          2|    4|          8|
    |t_V_reg_43            |   9|          2|   32|         64|
    +----------------------+----+-----------+-----+-----------+
    |Total                 |  60|         12|   69|        173|
    +----------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------+----+----+-----+-----------+
    |       Name       | FF | LUT| Bits| Const Bits|
    +------------------+----+----+-----+-----------+
    |ap_CS_fsm         |   4|   0|    4|          0|
    |counter_V_reg_83  |  32|   0|   32|          0|
    |max_V_reg_70      |  32|   0|   32|          0|
    |t_V_reg_43        |  32|   0|   32|          0|
    +------------------+----+----+-----+-----------+
    |Total             | 100|   0|  100|          0|
    +------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------+-----+-----+------------+--------------+--------------+
|    RTL Ports    | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------+-----+-----+------------+--------------+--------------+
|ap_clk           |  in |    1| ap_ctrl_hs |    devnull   | return value |
|ap_rst           |  in |    1| ap_ctrl_hs |    devnull   | return value |
|ap_start         |  in |    1| ap_ctrl_hs |    devnull   | return value |
|ap_done          | out |    1| ap_ctrl_hs |    devnull   | return value |
|ap_idle          | out |    1| ap_ctrl_hs |    devnull   | return value |
|ap_ready         | out |    1| ap_ctrl_hs |    devnull   | return value |
|params_V_Addr_A  | out |   32|    bram    |   params_V   |     array    |
|params_V_EN_A    | out |    1|    bram    |   params_V   |     array    |
|params_V_WEN_A   | out |    4|    bram    |   params_V   |     array    |
|params_V_Din_A   | out |   32|    bram    |   params_V   |     array    |
|params_V_Dout_A  |  in |   32|    bram    |   params_V   |     array    |
+-----------------+-----+-----+------------+--------------+--------------+

