<!DOCTYPE html>
<html lang="en">
<head>
    <meta charset="UTF-8">
    <meta name="viewport" content="width=device-width, initial-scale=1.0">
    <title>Intel® Stratix® 10 GX FPGA</title>

    <link rel="stylesheet" href="/css/mv_product/intel_stratix_10_GX_FPGA_overview.css">
    
    <link rel="stylesheet" href="/css/yatri.css">
    <!-- ***** Bootstrap *****  -->
    <link href="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/css/bootstrap.min.css" rel="stylesheet" integrity="sha384-EVSTQN3/azprG1Anm3QDgpJLIm9Nao0Yz1ztcQTwFspd3yD65VohhpuuCOmLASjC" crossorigin="anonymous">
    <!-- ***** Fontawesome *****  -->
    <link rel="stylesheet" href="https://cdnjs.cloudflare.com/ajax/libs/font-awesome/6.6.0/css/all.min.css" integrity="sha512-Kc323vGBEqzTmouAECnVceyQqyqdsSiqLQISBL29aUW4U/M7pSPA/gEUZQqv1cwx4OnYxTxve5UMg5GT6L4JJg==" crossorigin="anonymous" referrerpolicy="no-referrer" />
    <!-- ***** Google Fonts *****  -->
    <link rel="stylesheet" href="https://fonts.googleapis.com/css2?family=Material+Symbols+Outlined:opsz,wght,FILL,GRAD@24,400,0,0" />

    <style>
        nav{
            position: relative !important;
        }
    </style>
</head>
<body>

    <!-- header -->
    <header>
        <div id="navbar"></div>
    </header> 

    <!-- --------------------------------------------------------------------- -->
    <section>
        <nav class="mb_sub_nv">
            <div class="mv_breadcrumb">
                <ol class="mv_spark_breadcrumb_items">
                    <li><a href="/y_index/Intel_Products.html">Intel® Products</a></li>
                    <li><a href="/Product/B8_FPGA_CPLD.html">Altera® FPGA, SoC FPGA and CPLD</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_max_series_max_series.html">Intel® MAX® Series FPGAs and CPLDs - Intel® FPGA</a></li>
                    <li><a href="/vaidikhtml/mv_product/FPGAs_SoC_FPGAs_and_CPLDs_stratix_series_stratix_series_stratix_10_FPGAs_and_SoC_FPGAs_overview.html">Intel® Stratix® 10 FPGA and SoC FPGA</a></li>
                    <li><p class="mb-0">Intel® Stratix® 10 GX FPGA</p></li>
                </ol>
            </div>
        </nav>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------------- Agilex™ FPG ---------------------------->
    <section>
        <div class="mv_intel_data_bg_color">
            <div class="container">
                <div class="row">
                    <div class="mv_intel_data_content col-lg-9 col-md-12"">
                        <h1>Intel® Stratix® 10 GX FPGA</h1>
                        <div class=" mv_intel_data_respomsive_image">
                            <img src="/img/mv_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                        </div>
                        <p>Intel® Stratix® 10 GX FPGA contains up to 10.2 million LEs and features 96 general-purpose transceivers on separate chiplets. With 2666 Mbps DDR4 external memory interface performance, these devices are optimized for FPGA applications requiring the highest transceiver, IO bandwidth, and core fabric performance.</p>
                        <p><a href="">Read the Intel® Stratix® 10 GX FPGA product table ›</a></p>
                    </div>
                    <div class="mv_intel_data_image col-lg-3 col-md-12">
                        <img src="/img/mv_image/stratix-10-framed-badge_1920-1080.webp" alt="">
                    </div>
                </div>
            </div>  
        </div>
        <div class="mv_key_bg_color">
            <div class="container">
                <ul class="nav nav-pills mv_nav_pills_key_features" id="pills-tab" role="tablist">
                    <li class="nav-item" role="presentation">
                        <button class="nav-link mv_nav_link_key_features active" id="pills-home-tab"
                            data-bs-toggle="pill" data-bs-target="#pills-home" type="button" role="tab"
                            aria-controls="pills-home" aria-selected="true">Overview</button>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="/vaidikhtml/mv_product/intel_stratix_10_GX_FPGA_product.html" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Products</a>
                    </li>
                    <li class="nav-item" role="presentation">
                        <a href="" class="nav-link mv_nav_link_key_features" id="pills-profile-tab" role="tab">Documentation</a>
                    </li>
                </ul>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->
    
    <!---------------------------------- Low Power ---------------------------->
    <section>
        <div class="mv_not_all_padd">
            <div class="container">
                <h2 style="font-weight: 350; text-align: center;">Meet High-Performance Demands</h2>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!----------------------------- Benefits -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Benefits</h2>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">High Clock Performance and Lower Power Consumption</h4>
                        <p class="mb-0">Intel® Stratix® 10 FPGAs and SoC FPGAs use the Intel® Hyperflex™ core architecture, delivering higher throughput, improved power efficiency, greater design functionality, and increased designer productivity compared to previous generations.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">First Intel® FPGA to Run on the Hyperflex™ FPGA Architecture</h4>
                        <p class="mb-2">The Intel® Hyperflex™ FPGA Architecture introduces bypassable Hyper-Registers throughout the FPGA fabric on every interconnect routing segment and at the inputs of all functional blocks. Hyper-registers enable three key design techniques to achieve core performance increases: Hyper-Retiming to eliminate critical paths, Hyper-Pipelining to eliminate routing delays, and Hyper-Optimization to achieve the best performance.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;">Enabling Next-Generation Chiplets Using Intel’s 3D System-in-Package Technology</h4>
                        <p class="mb-0">The patented Embedded Multi-Die Interconnect Bridge (EMIB) technology provides a simple integration flow and offers an ultra-high density interconnect between heterogeneous dies in the same package. It also enables in-package functionality that was either too complex or too cost-prohibitive to implement with alternative in-package integration solutions.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!---------------------------------- Use Cases ------------------------------------->
    <section>
        <div class="mv_learn_how_padd text-white">
            <div class="container">
                <h2 style="font-weight: 350; text-align: center;">Applications</h2>
                <div class="row">
                    <div style="padding:16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <img class="w-100 mb-3" src="/img/mv_image/adobestock-174933461.jpeg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Wireline and Wireless Communication Infrastructure</h4>
                        <p>With the introduction of the Intel® HyperFlex™ FPGA Architecture, fMAX over 700MHz is achieved, enabling high-speed networking standards like 400GB Ethernet. These features empower our FPGAs to efficiently handle complex tasks, bridging protocols, aggregating data, and optimizing wireline and wireless communication infrastructure at a fraction of the power.</p>
                    </div>
                    <div style="padding:16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <img class="w-100 mb-3" src="/img/mv_image/gettyimages-536058563.jpg.rendition.intel.web.720.405.jpg" alt="">
                        <h4 style="font-weight: 350;">Military Radar and Secure Communication System</h4>
                        <p>This FPGA excels in rapid signal processing and encryption, with up to 10 TFLOPS of IEEE 754-compliant single-precision floating-point performance and core frequencies of up to 1 GHz. Its beam former IP ensures high-throughput beam processing for precise radar beam steering. It features Secure Device Manager (SDM) with security services like Sector-based authentication, Multi-factor authentication, Physically Unclonable Function (PUF), and enhanced resilience to single-event upsets (SEUs), supporting fault-tolerant designs for uninterrupted operation during hardware failures or attacks.</p>
                    </div>
                    <div style="padding:16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <img class="w-100 mb-3" src="/img/mv_image/adobestock-314348719-recropped_1920-1080.avif" alt="">
                        <h4 style="font-weight: 350;">Application Specific Integrated Circuits (ASIC) Prototyping</h4>
                        <p>The Intel® Stratix® 10 GX FPGA, with up to 10.2 million LEs, streamlines ASIC prototyping. Its monolithic FPGA fabric increases productivity by lowering design partitioning complexity, while maximum I/O counts and integrated IP for writeback and readback enhance flexibility and debug productivity. This allows designers to refine their ASIC designs before committing to costly fabrication.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!----------------------------- Key Features -------------------------------->
    <section>
        <div style="background-color: #fff;" class="mv_learn_more_padd">
            <div class="container">
                <div class="mv_intel_satrix_10">
                    <h2>Key Features</h2>
                </div>
                <div class="row">
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Intel® Hyperflex™ FPGA Architecture</a></h4>
                        <p class="mb-0">The core architecture delivers many advantages: higher throughput, improved power efficiency, greater design functionality, increased designer productivity and incorporates bypassable hyper-registers.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Heterogeneous 3D SiP Transceiver Tiles</a></h4>
                        <p class="mb-2">The transceivers are on the heterogeneous 3D System-in-Package (SiP) transceiver tiles, each containing 24 full-duplex transceiver channels offering solutions for connectivity needs and future flexibility and scalability needs as data rates, modulation schemes, and protocol IPs evolve.</p>
                    </div>
                    <div style="padding: 16px;" class="col-xl-4 col-lg-4 col-md-6 col-sm-6">
                        <h4 style="font-weight: 350;"><a class="b_special_a2" href="">Secure Device Manager (SDM)</a></h4>
                        <p class="mb-0">SDM controls key operations, such as configuration, device security, single event upset (SEU) responses, and power management. It creates a unified, secure management system for the entire device, including the FPGA fabric, hard processor system (HPS) in SoCs, embedded hard IP blocks, and I/O blocks.</p>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------------- -->

    <!-------------------------------- Related Links ---------------------------------->
    <section>
        <div class="mv_discover_more_padd">
            <div class="container">
                <h2 class="mb-3" style="font-weight: 350; color: #fff;">Related Links</h2>
                <div class="row mv_intel_tiber_content">
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Intel® Stratix® 10 GX FPGA device overview​</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Intel® Stratix® 10 GX FPGA datasheet</a>
                            </div>
                        </div>
                    </div>
                    <div class="mv_intel_tiber col-xxl-4 col-md-6">
                        <div class="mv_intel_card">
                            <div class="mv_intel_tiber_img">
                                <i class="fa-regular fa-file"></i>
                            </div>
                            <div style="align-content: center;">
                                <a href="" class="dk_issue">Intel FPGA community</a>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- ------------------------------------------------------------------------- -->

    <!------------------------- Additional Resources --------------------------->
    <section>
        <div class="mv_add_padd">
            <div class="container">
                <div class="mv_add_main">
                    <h1 style="font-weight: 350;">Additional Resources</h2>
                    <p>Explore more content related to Altera® FPGA devices such as development boards, intellectual property, support and more.</p>
                    <div class="row">
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/support-resources-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_developer_learn/developer_get_help_FPGA_support.html">Support Resources</a></h4>
                                    <p>Resource center for training, documentation, downloads, tools and support options.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/development-kits-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Development Boards</a></h4>
                                    <p>Get started with our FPGA and accelerate your time-to-market with Altera-validated hardware and designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/intellectual-property-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Intellectual Property</a></h4>
                                    <p>Shorten your design cycle with a broad portfolio of Altera-validated IP cores and reference designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/design-tools-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/Product/B10_intel_Quarts.html">FPGA Design Software</a></h4>
                                    <p>Explore Quartus Prime Software and our suite of productivity-enhancing tools to help you rapidly complete your hardware and software designs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/contact-sales-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="/vaidikhtml/mv_product/agilex_5_FPGAs_and_SoC_FPGAs_contact_us.html">Contact Sales</a></h4>
                                    <p>Get in touch with sales for your Altera® FPGA product design and acceleration needs.</p>
                                </div>
                            </div>
                        </div>
                        <div class="col-xxl-3 col-xl-4 col-lg-6 col-md-6 mb-3">
                            <div class="mv_add_con">
                                <div class="mv_add_img">
                                    <img src="/img/mv_image/where-to-buy-trans-icon_1440-1080.webp" alt="">
                                </div>
                                <div class="mv_add_text">
                                    <h4><a class="b_special_a" href="">Where to Buy</a></h4>
                                    <p>Contact an Altera® Authorized Distributor today.</p>
                                </div>
                            </div>
                        </div>
                    </div>
                </div>
            </div>
        </div>
    </section>
    <!-- --------------------------------------------------------------------- -->

    <!-- footer -->
    <footer>
        <div id="footer"></div>
    </footer>

</body>

    <script src="https://cdn.jsdelivr.net/npm/bootstrap@5.0.2/dist/js/bootstrap.bundle.min.js" integrity="sha384-MrcW6ZMFYlzcLA8Nl+NtUVF0sA7MsXsP1UyJoMp4YLEuNSfAP+JcXn/tWtIaxVXM" crossorigin="anonymous"></script>

    <script>
        // navbar include
        fetch('/y_index/y_navbar.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('navbar').innerHTML = data;
            });
        // footer include 
        fetch('/y_index/y_footer.html')
            .then(response => response.text())
            .then(data => {
                document.getElementById('footer').innerHTML = data;
            });
    </script>

</html>