<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
<title>Timing Analysis Report</title>
<style type="text/css">
body { font-family: Verdana, Arial, sans-serif; font-size: 12px; }
div#content { width: 100%; margin: }
hr { margin-top: 30px; margin-bottom: 30px; }
h1, h3 { text-align: center; }
h1 {margin-top: 50px; }
table, th, td {white-space:pre; border: 1px solid #aaa; }
table { border-collapse:collapse; margin-top: 10px; margin-bottom: 20px; width: 100%; }
th, td { padding: 5px 5px 5px 5px; }
th { color: #fff; font-weight: bold; background-color: #0084ff; }
table.summary_table td.label { width: 24%; min-width: 200px; background-color: #dee8f4; }
table.detail_table th.label {  min-width: 8%; width: 8%; }
</style>
</head>
<body>
<div id="content">
<h1><a name="Message">Timing Messages</a></h1>
<table class="summary_table">
<tr>
<td class="label">Report Title</td>
<td>Timing Analysis Report</td>
</tr>
<tr>
<td class="label">Design File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\impl\gwsynthesis\T_Mapper_MSX.vg</td>
</tr>
<tr>
<td class="label">Physical Constraints File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\tang9k.cst</td>
</tr>
<tr>
<td class="label">Timing Constraint File</td>
<td>D:\datos\proyectos\42_Tang_Nano_9k\30_T_Mapper_MSX_nuevas_tang\timing.sdc</td>
</tr>
<tr>
<td class="label">Version</td>
<td>V1.9.8.10</td>
</tr>
<tr>
<td class="label">Part Number</td>
<td>GW1NR-LV9QN88PC6/I5</td>
</tr>
<tr>
<td class="label">Device</td>
<td>GW1NR-9</td>
</tr>
<tr>
<td class="label">Device Version</td>
<td>C</td>
</tr>
<tr>
<td class="label">Created Time</td>
<td>Sat Jul 29 17:54:49 2023
</td>
</tr>
<tr>
<td class="label">Legal Announcement</td>
<td>Copyright (C)2014-2022 Gowin Semiconductor Corporation. All rights reserved.</td>
</tr>
</table>
<h1><a name="Summary">Timing Summaries</a></h1>
<h2><a name="STA_Tool_Run_Summary">STA Tool Run Summary:</a></h2>
<table class="summary_table">
<tr>
<td class="label">Setup Delay Model</td>
<td>Slow 1.14V 85C C6/I5</td>
</tr>
<tr>
<td class="label">Hold Delay Model</td>
<td>Fast 1.26V 0C C6/I5</td>
</tr>
<tr>
<td class="label">Numbers of Paths Analyzed</td>
<td>1305</td>
</tr>
<tr>
<td class="label">Numbers of Endpoints Analyzed</td>
<td>734</td>
</tr>
<tr>
<td class="label">Numbers of Falling Endpoints</td>
<td>96</td>
</tr>
<tr>
<td class="label">Numbers of Setup Violated Endpoints</td>
<td>88</td>
</tr>
<tr>
<td class="label">Numbers of Hold Violated Endpoints</td>
<td>14</td>
</tr>
</table>
<h2><a name="Clock_Report">Clock Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Type</th>
<th class="label">Period</th>
<th class="label">Frequency(MHz)</th>
<th class="label">Rise</th>
<th class="label">Fall</th>
<th class="label">Source</th>
<th class="label">Master</th>
<th class="label">Objects</th>
</tr>
<tr>
<td>clock_27m</td>
<td>Base</td>
<td>37.037</td>
<td>27.000
<td>0.000</td>
<td>18.518</td>
<td></td>
<td></td>
<td>ex_clk_27m </td>
</tr>
<tr>
<td>clock_72m</td>
<td>Generated</td>
<td>13.889</td>
<td>72.000
<td>0.000</td>
<td>6.944</td>
<td>ex_clk_27m </td>
<td>clock_27m</td>
<td>clk_72m </td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Base</td>
<td>20.000</td>
<td>50.000
<td>0.000</td>
<td>10.000</td>
<td></td>
<td></td>
<td>mapper_reg_write_s1/F </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Generated</td>
<td>13.889</td>
<td>72.000
<td>3.472</td>
<td>10.417</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTP </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Generated</td>
<td>27.778</td>
<td>36.000
<td>0.000</td>
<td>13.889</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTD </td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Generated</td>
<td>41.667</td>
<td>24.000
<td>0.000</td>
<td>20.833</td>
<td>ex_clk_27m_ibuf/I</td>
<td>clock_27m</td>
<td>clock1/rpll_inst/CLKOUTD3 </td>
</tr>
</table>
<h2><a name="Max_Frequency_Report">Max Frequency Summary:</a></h2>
<table>
<tr>
<th>NO.</th>
<th>Clock Name</th>
<th>Constraint</th>
<th>Actual Fmax</th>
<th>Logic Level</th>
<th>Entity</th>
</tr>
<tr>
<td>1</td>
<td>clock_27m</td>
<td>27.000(MHz)</td>
<td>177.076(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
<tr>
<td>2</td>
<td>clock_72m</td>
<td>72.000(MHz)</td>
<td>119.592(MHz)</td>
<td>4</td>
<td>TOP</td>
</tr>
</table>
<h4>No timing paths to get frequency of mapper_reg_write!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTP.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTD.default_gen_clk!</h4>
<h4>No timing paths to get frequency of clock1/rpll_inst/CLKOUTD3.default_gen_clk!</h4>
<h2><a name="Total_Negative_Slack_Report">Total Negative Slack Summary:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Clock Name</th>
<th class="label">Analysis Type</th>
<th class="label">Endpoints TNS</th>
<th class="label">Number of Endpoints</th>
</tr>
<tr>
<td>clock_27m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_27m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_72m</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock_72m</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>mapper_reg_write</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTP.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Setup</td>
<td>0.000</td>
<td>0</td>
</tr>
<tr>
<td>clock1/rpll_inst/CLKOUTD3.default_gen_clk</td>
<td>Hold</td>
<td>0.000</td>
<td>0</td>
</tr>
</table>
<h1><a name="Detail">Timing Details</a></h1>
<h2><a name="All_Path_Slack_Table">Path Slacks Table:</a></h2>
<h3><a name="Setup_Slack_Table">Setup Paths Table</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-3.894</td>
<td>mapper_reg0_7_s1/Q</td>
<td>psram_addr_21_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.483</td>
<td>2.536</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-3.882</td>
<td>mapper_reg1_6_s1/Q</td>
<td>psram_addr_20_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.483</td>
<td>2.524</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-3.815</td>
<td>mapper_reg2_3_s1/Q</td>
<td>psram_addr_17_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.483</td>
<td>2.457</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-3.815</td>
<td>mapper_reg0_5_s1/Q</td>
<td>psram_addr_19_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.483</td>
<td>2.457</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-3.605</td>
<td>mapper_reg0_2_s1/Q</td>
<td>psram_addr_16_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.483</td>
<td>2.247</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-3.501</td>
<td>mapper_reg0_1_s1/Q</td>
<td>psram_addr_15_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.483</td>
<td>2.143</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-3.431</td>
<td>mapper_reg1_4_s1/Q</td>
<td>psram_addr_18_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.483</td>
<td>2.073</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-3.348</td>
<td>mapper_reg3_0_s1/Q</td>
<td>psram_addr_14_s0/D</td>
<td>mapper_reg_write:[F]</td>
<td>clock_72m:[R]</td>
<td>0.555</td>
<td>1.483</td>
<td>1.990</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-1.944</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_2_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.910</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-1.944</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_3_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.910</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-1.856</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.821</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-1.856</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.821</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-1.785</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.394</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-1.785</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.394</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-1.729</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.338</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-1.593</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.202</td>
</tr>
<tr style="color: #FF0000;">
<td>17</td>
<td>-1.541</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.506</td>
</tr>
<tr style="color: #FF0000;">
<td>18</td>
<td>-1.541</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_1_s1/CE</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.506</td>
</tr>
<tr style="color: #FF0000;">
<td>19</td>
<td>-1.353</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.962</td>
</tr>
<tr style="color: #FF0000;">
<td>20</td>
<td>-1.306</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.914</td>
</tr>
<tr style="color: #FF0000;">
<td>21</td>
<td>-1.306</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.914</td>
</tr>
<tr style="color: #FF0000;">
<td>22</td>
<td>-1.296</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.905</td>
</tr>
<tr style="color: #FF0000;">
<td>23</td>
<td>-1.256</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.865</td>
</tr>
<tr style="color: #FF0000;">
<td>24</td>
<td>-1.256</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.865</td>
</tr>
<tr style="color: #FF0000;">
<td>25</td>
<td>-1.256</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.864</td>
</tr>
</table>
<h3><a name="Hold_Slack_Table">Hold Paths Table</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.101</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.966</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.095</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.973</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.082</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.986</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.082</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.986</td>
</tr>
<tr>
<td>5</td>
<td>0.076</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.143</td>
</tr>
<tr>
<td>6</td>
<td>0.098</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.165</td>
</tr>
<tr>
<td>7</td>
<td>0.098</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.165</td>
</tr>
<tr>
<td>8</td>
<td>0.098</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_0_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.165</td>
</tr>
<tr>
<td>9</td>
<td>0.186</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.254</td>
</tr>
<tr>
<td>10</td>
<td>0.186</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.254</td>
</tr>
<tr>
<td>11</td>
<td>0.186</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.254</td>
</tr>
<tr>
<td>12</td>
<td>0.186</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.254</td>
</tr>
<tr>
<td>13</td>
<td>0.186</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_6_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.254</td>
</tr>
<tr>
<td>14</td>
<td>0.186</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.254</td>
</tr>
<tr>
<td>15</td>
<td>0.189</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.257</td>
</tr>
<tr>
<td>16</td>
<td>0.189</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.257</td>
</tr>
<tr>
<td>17</td>
<td>0.190</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.258</td>
</tr>
<tr>
<td>18</td>
<td>0.192</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.259</td>
</tr>
<tr>
<td>19</td>
<td>0.213</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_2_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.280</td>
</tr>
<tr>
<td>20</td>
<td>0.213</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_3_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.281</td>
</tr>
<tr>
<td>21</td>
<td>0.216</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.284</td>
</tr>
<tr>
<td>22</td>
<td>0.233</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.300</td>
</tr>
<tr>
<td>23</td>
<td>0.244</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.312</td>
</tr>
<tr>
<td>24</td>
<td>0.244</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.312</td>
</tr>
<tr>
<td>25</td>
<td>0.244</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/D</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.312</td>
</tr>
</table>
<h3><a name="Recovery_Slack_Table">Recovery Paths Table</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-1.436</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.401</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-1.288</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.253</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-1.288</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_1_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.253</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-1.288</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_0_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.253</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-1.288</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_1_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.253</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-1.282</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.248</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-1.282</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>3.248</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.462</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.428</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.462</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.428</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.458</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.423</td>
</tr>
<tr style="color: #FF0000;">
<td>11</td>
<td>-0.458</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.423</td>
</tr>
<tr style="color: #FF0000;">
<td>12</td>
<td>-0.458</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.423</td>
</tr>
<tr style="color: #FF0000;">
<td>13</td>
<td>-0.458</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.423</td>
</tr>
<tr style="color: #FF0000;">
<td>14</td>
<td>-0.139</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.105</td>
</tr>
<tr style="color: #FF0000;">
<td>15</td>
<td>-0.139</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.105</td>
</tr>
<tr style="color: #FF0000;">
<td>16</td>
<td>-0.139</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>2.105</td>
</tr>
<tr>
<td>17</td>
<td>0.186</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.779</td>
</tr>
<tr>
<td>18</td>
<td>0.325</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.640</td>
</tr>
<tr>
<td>19</td>
<td>0.325</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.640</td>
</tr>
<tr>
<td>20</td>
<td>0.325</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.640</td>
</tr>
<tr>
<td>21</td>
<td>0.325</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.640</td>
</tr>
<tr>
<td>22</td>
<td>0.345</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.620</td>
</tr>
<tr>
<td>23</td>
<td>0.656</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.310</td>
</tr>
<tr>
<td>24</td>
<td>0.656</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.310</td>
</tr>
<tr>
<td>25</td>
<td>0.656</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.556</td>
<td>-1.483</td>
<td>1.310</td>
</tr>
</table>
<h3><a name="Removal_Slack_Table">Removal Paths Table</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<table class="detail_table">
<tr>
<th class="label">Path Number</th>
<th class="label">Path Slack</th>
<th class="label">From Node</th>
<th class="label">To Node</th>
<th class="label">From Clock</th>
<th class="label">To Clock</th>
<th class="label">Relation</th>
<th class="label">Clock Skew</th>
<th class="label">Data Delay</th>
</tr>
<tr style="color: #FF0000;">
<td>1</td>
<td>-0.509</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.573</td>
</tr>
<tr style="color: #FF0000;">
<td>2</td>
<td>-0.509</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.573</td>
</tr>
<tr style="color: #FF0000;">
<td>3</td>
<td>-0.242</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.841</td>
</tr>
<tr style="color: #FF0000;">
<td>4</td>
<td>-0.242</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.841</td>
</tr>
<tr style="color: #FF0000;">
<td>5</td>
<td>-0.233</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.849</td>
</tr>
<tr style="color: #FF0000;">
<td>6</td>
<td>-0.233</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_1_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.849</td>
</tr>
<tr style="color: #FF0000;">
<td>7</td>
<td>-0.233</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.849</td>
</tr>
<tr style="color: #FF0000;">
<td>8</td>
<td>-0.233</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_0_s1/PRESET</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.849</td>
</tr>
<tr style="color: #FF0000;">
<td>9</td>
<td>-0.233</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.849</td>
</tr>
<tr style="color: #FF0000;">
<td>10</td>
<td>-0.233</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>0.849</td>
</tr>
<tr>
<td>11</td>
<td>0.022</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_0_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.105</td>
</tr>
<tr>
<td>12</td>
<td>0.065</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.148</td>
</tr>
<tr>
<td>13</td>
<td>0.078</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.160</td>
</tr>
<tr>
<td>14</td>
<td>0.078</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_2_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.160</td>
</tr>
<tr>
<td>15</td>
<td>0.078</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_3_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.160</td>
</tr>
<tr>
<td>16</td>
<td>0.078</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.160</td>
</tr>
<tr>
<td>17</td>
<td>0.329</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.411</td>
</tr>
<tr>
<td>18</td>
<td>0.329</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg1_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.411</td>
</tr>
<tr>
<td>19</td>
<td>0.329</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg0_4_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.411</td>
</tr>
<tr>
<td>20</td>
<td>0.376</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.459</td>
</tr>
<tr>
<td>21</td>
<td>0.376</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.459</td>
</tr>
<tr>
<td>22</td>
<td>0.376</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_5_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.459</td>
</tr>
<tr>
<td>23</td>
<td>0.376</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_6_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.459</td>
</tr>
<tr>
<td>24</td>
<td>0.380</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg3_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.463</td>
</tr>
<tr>
<td>25</td>
<td>0.380</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
<td>mapper_reg2_7_s1/CLEAR</td>
<td>clock_72m:[R]</td>
<td>mapper_reg_write:[F]</td>
<td>0.000</td>
<td>-1.037</td>
<td>1.463</td>
</tr>
</table>
<h2><a name="MIN_PULSE_WIDTH_TABLE">Minimum Pulse Width Table:</a></h2>
<table class="detail_table">
<tr>
<th class="label">Number</th>
<th class="label">Slack</th>
<th class="label">Actual Width</th>
<th class="label">Required Width</th>
<th class="label">Type</th>
<th class="label">Clock</th>
<th class="label">Objects</th>
</tr>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<tr>
<td>1</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_status_3_s0</td>
</tr>
<tr>
<td>2</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_status_2_s0</td>
</tr>
<tr>
<td>3</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_status_1_s0</td>
</tr>
<tr>
<td>4</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_status_0_s0</td>
</tr>
<tr>
<td>5</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>fsm_addr_15_s0</td>
</tr>
<tr>
<td>6</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>psram_addr_13_s0</td>
</tr>
<tr>
<td>7</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>denoise8_2/denoise_8[3].denoise8/data_prev_s1</td>
</tr>
<tr>
<td>8</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>pram1/dout_11_s0</td>
</tr>
<tr>
<td>9</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>pram1/dout_12_s0</td>
</tr>
<tr>
<td>10</td>
<td>5.617</td>
<td>6.867</td>
<td>1.250</td>
<td>Low Pulse Width</td>
<td>clock_72m</td>
<td>denoise8_2/denoise_8[3].denoise8/data_out_s0</td>
</tr>
</table>
<h2><a name="Timing_Report_by_Analysis_Type">Timing Report By Analysis Type:</a></h2>
<h3><a name="Setup_Analysis">Setup Analysis Report</a></h3>
<h4>Report Command:report_timing -setup -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.894</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.263</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_21_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>432.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/Q</td>
</tr>
<tr>
<td>433.473</td>
<td>1.288</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n331_s6/I0</td>
</tr>
<tr>
<td>434.099</td>
<td>0.626</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n331_s6/F</td>
</tr>
<tr>
<td>434.099</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>n331_s5/I0</td>
</tr>
<tr>
<td>434.248</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" background: #97FFFF;">n331_s5/O</td>
</tr>
<tr>
<td>434.263</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td style=" font-weight:bold;">psram_addr_21_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>psram_addr_21_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_21_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[1][A]</td>
<td>psram_addr_21_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.775, 30.560%; route: 1.303, 51.366%; tC2Q: 0.458, 18.073%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.882</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.251</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_20_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>432.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/Q</td>
</tr>
<tr>
<td>432.988</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>n332_s6/I1</td>
</tr>
<tr>
<td>434.087</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n332_s6/F</td>
</tr>
<tr>
<td>434.087</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>n332_s5/I0</td>
</tr>
<tr>
<td>434.236</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" background: #97FFFF;">n332_s5/O</td>
</tr>
<tr>
<td>434.251</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td style=" font-weight:bold;">psram_addr_20_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>psram_addr_20_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_20_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[2][A]</td>
<td>psram_addr_20_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.248, 49.437%; route: 0.818, 32.407%; tC2Q: 0.458, 18.156%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_17_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>432.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/Q</td>
</tr>
<tr>
<td>432.988</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td>n335_s7/I0</td>
</tr>
<tr>
<td>434.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][B]</td>
<td style=" background: #97FFFF;">n335_s7/F</td>
</tr>
<tr>
<td>434.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>n335_s5/I1</td>
</tr>
<tr>
<td>434.169</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" background: #97FFFF;">n335_s5/O</td>
</tr>
<tr>
<td>434.184</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td style=" font-weight:bold;">psram_addr_17_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>psram_addr_17_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_17_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[2][A]</td>
<td>psram_addr_17_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 48.059%; route: 0.818, 33.290%; tC2Q: 0.458, 18.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.815</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>434.184</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_19_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>432.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/Q</td>
</tr>
<tr>
<td>432.988</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>n333_s6/I0</td>
</tr>
<tr>
<td>434.020</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n333_s6/F</td>
</tr>
<tr>
<td>434.020</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>n333_s5/I0</td>
</tr>
<tr>
<td>434.169</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" background: #97FFFF;">n333_s5/O</td>
</tr>
<tr>
<td>434.184</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td style=" font-weight:bold;">psram_addr_19_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>psram_addr_19_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_19_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[2][A]</td>
<td>psram_addr_19_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 48.059%; route: 0.818, 33.290%; tC2Q: 0.458, 18.651%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.605</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.974</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_16_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>mapper_reg0_2_s1/G</td>
</tr>
<tr>
<td>432.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s1/Q</td>
</tr>
<tr>
<td>432.988</td>
<td>0.803</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n336_s6/I0</td>
</tr>
<tr>
<td>433.810</td>
<td>0.822</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n336_s6/F</td>
</tr>
<tr>
<td>433.810</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>n336_s5/I0</td>
</tr>
<tr>
<td>433.959</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" background: #97FFFF;">n336_s5/O</td>
</tr>
<tr>
<td>433.974</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td style=" font-weight:bold;">psram_addr_16_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>psram_addr_16_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_16_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[0][A]</td>
<td>psram_addr_16_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.971, 43.205%; route: 0.818, 36.401%; tC2Q: 0.458, 20.394%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.501</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.870</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_15_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>432.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/Q</td>
</tr>
<tr>
<td>432.674</td>
<td>0.489</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>n337_s6/I0</td>
</tr>
<tr>
<td>433.706</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">n337_s6/F</td>
</tr>
<tr>
<td>433.706</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>n337_s5/I0</td>
</tr>
<tr>
<td>433.855</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" background: #97FFFF;">n337_s5/O</td>
</tr>
<tr>
<td>433.870</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td style=" font-weight:bold;">psram_addr_15_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>psram_addr_15_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_15_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C29[0][A]</td>
<td>psram_addr_15_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 55.107%; route: 0.504, 23.507%; tC2Q: 0.458, 21.386%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.431</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.800</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_18_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>432.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/Q</td>
</tr>
<tr>
<td>432.604</td>
<td>0.419</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>n334_s6/I1</td>
</tr>
<tr>
<td>433.636</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">n334_s6/F</td>
</tr>
<tr>
<td>433.636</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>n334_s5/I0</td>
</tr>
<tr>
<td>433.785</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" background: #97FFFF;">n334_s5/O</td>
</tr>
<tr>
<td>433.800</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td style=" font-weight:bold;">psram_addr_18_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>psram_addr_18_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_18_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[1][A]</td>
<td>psram_addr_18_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 56.971%; route: 0.434, 20.919%; tC2Q: 0.458, 22.110%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-3.348</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>433.717</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>430.369</td>
</tr>
<tr>
<td class="label">From</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">To</td>
<td>psram_addr_14_s0</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>clock_72m:[R]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.000</td>
<td>430.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>430.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>431.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>432.185</td>
<td>0.458</td>
<td>tC2Q</td>
<td>FR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/Q</td>
</tr>
<tr>
<td>432.521</td>
<td>0.336</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td>n338_s7/I1</td>
</tr>
<tr>
<td>433.553</td>
<td>1.032</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C28[2][B]</td>
<td style=" background: #97FFFF;">n338_s7/F</td>
</tr>
<tr>
<td>433.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>n338_s5/I1</td>
</tr>
<tr>
<td>433.702</td>
<td>0.149</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" background: #97FFFF;">n338_s5/O</td>
</tr>
<tr>
<td>433.717</td>
<td>0.015</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td style=" font-weight:bold;">psram_addr_14_s0/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>430.555</td>
<td>430.555</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>430.555</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>430.799</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>psram_addr_14_s0/CLK</td>
</tr>
<tr>
<td>430.769</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>psram_addr_14_s0</td>
</tr>
<tr>
<td>430.369</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[2][A]</td>
<td>psram_addr_14_s0</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>-1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.555</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.181, 59.336%; route: 0.351, 17.636%; tC2Q: 0.458, 23.028%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.005</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>n270_s5/I0</td>
</tr>
<tr>
<td>72.066</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n270_s5/F</td>
</tr>
<tr>
<td>73.598</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 27.138%; route: 2.390, 61.139%; tC2Q: 0.458, 11.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.944</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.598</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.005</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][B]</td>
<td>n270_s5/I0</td>
</tr>
<tr>
<td>72.066</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C28[2][B]</td>
<td style=" background: #97FFFF;">n270_s5/F</td>
</tr>
<tr>
<td>73.598</td>
<td>1.532</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 27.138%; route: 2.390, 61.139%; tC2Q: 0.458, 11.723%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.178</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>n246_s5/I1</td>
</tr>
<tr>
<td>71.980</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">n246_s5/F</td>
</tr>
<tr>
<td>73.509</td>
<td>1.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 20.990%; route: 2.561, 67.015%; tC2Q: 0.458, 11.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.856</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.509</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.178</td>
<td>1.031</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[3][A]</td>
<td>n246_s5/I1</td>
</tr>
<tr>
<td>71.980</td>
<td>0.802</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R13C30[3][A]</td>
<td style=" background: #97FFFF;">n246_s5/F</td>
</tr>
<tr>
<td>73.509</td>
<td>1.529</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.802, 20.990%; route: 2.561, 67.015%; tC2Q: 0.458, 11.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.983</td>
<td>1.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>n143_s5/I1</td>
</tr>
<tr>
<td>73.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" background: #97FFFF;">n143_s5/F</td>
</tr>
<tr>
<td>73.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.382%; route: 1.837, 54.113%; tC2Q: 0.458, 13.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.785</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.082</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.983</td>
<td>1.837</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>n142_s5/I1</td>
</tr>
<tr>
<td>73.082</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">n142_s5/F</td>
</tr>
<tr>
<td>73.082</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.382%; route: 1.837, 54.113%; tC2Q: 0.458, 13.505%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.729</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.026</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.927</td>
<td>1.780</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>n144_s5/I2</td>
</tr>
<tr>
<td>73.026</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>73.026</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 32.928%; route: 1.780, 53.340%; tC2Q: 0.458, 13.732%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.593</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.890</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.791</td>
<td>1.644</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>n151_s5/I1</td>
</tr>
<tr>
<td>72.890</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" background: #97FFFF;">n151_s5/F</td>
</tr>
<tr>
<td>72.890</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 34.326%; route: 1.644, 51.358%; tC2Q: 0.458, 14.316%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.005</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n294_s5/I1</td>
</tr>
<tr>
<td>72.066</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.195</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 30.261%; route: 1.987, 56.667%; tC2Q: 0.458, 13.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.541</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.195</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.005</td>
<td>0.858</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[2][A]</td>
<td>n294_s5/I1</td>
</tr>
<tr>
<td>72.066</td>
<td>1.061</td>
<td>tINS</td>
<td>FR</td>
<td>8</td>
<td>R14C28[2][A]</td>
<td style=" background: #97FFFF;">n294_s5/F</td>
</tr>
<tr>
<td>73.195</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s1/CE</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.061, 30.261%; route: 1.987, 56.667%; tC2Q: 0.458, 13.072%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.353</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.650</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C27[1][A]</td>
<td>denoise8_4/denoise_8[5].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C27[1][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[5].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.618</td>
<td>1.472</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>n152_s5/I2</td>
</tr>
<tr>
<td>72.650</td>
<td>1.032</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" background: #97FFFF;">n152_s5/F</td>
</tr>
<tr>
<td>72.650</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>mapper_reg0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.032, 34.842%; route: 1.472, 49.683%; tC2Q: 0.458, 15.474%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.504</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>n147_s5/I0</td>
</tr>
<tr>
<td>72.603</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">n147_s5/F</td>
</tr>
<tr>
<td>72.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 37.710%; route: 1.357, 46.564%; tC2Q: 0.458, 15.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.306</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.603</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.504</td>
<td>1.357</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>n145_s5/I0</td>
</tr>
<tr>
<td>72.603</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" background: #97FFFF;">n145_s5/F</td>
</tr>
<tr>
<td>72.603</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 37.710%; route: 1.357, 46.564%; tC2Q: 0.458, 15.727%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.296</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.593</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.494</td>
<td>1.347</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>n146_s5/I1</td>
</tr>
<tr>
<td>72.593</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n146_s5/F</td>
</tr>
<tr>
<td>72.593</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 37.835%; route: 1.347, 46.387%; tC2Q: 0.458, 15.779%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.454</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>n156_s5/I2</td>
</tr>
<tr>
<td>72.553</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">n156_s5/F</td>
</tr>
<tr>
<td>72.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 38.362%; route: 1.307, 45.639%; tC2Q: 0.458, 15.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C25[0][A]</td>
<td>denoise8_4/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R13C25[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.454</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>n148_s5/I2</td>
</tr>
<tr>
<td>72.553</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">n148_s5/F</td>
</tr>
<tr>
<td>72.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 38.362%; route: 1.307, 45.639%; tC2Q: 0.458, 15.999%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.256</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.553</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.297</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>5</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[7].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.454</td>
<td>1.307</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>n150_s5/I2</td>
</tr>
<tr>
<td>72.553</td>
<td>1.099</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">n150_s5/F</td>
</tr>
<tr>
<td>72.553</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>71.297</td>
<td>-0.400</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 1.099, 38.368%; route: 1.307, 45.631%; tC2Q: 0.458, 16.001%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3><a name="Hold_Analysis">Hold Analysis Report</a></h3>
<h4>Report Command:report_timing -hold -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.101</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.151</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.779</td>
<td>0.261</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td>n140_s6/I1</td>
</tr>
<tr>
<td>251.151</td>
<td>0.372</td>
<td>tINS</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" background: #97FFFF;">n140_s6/F</td>
</tr>
<tr>
<td>251.151</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[1][B]</td>
<td>mapper_reg2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.501%; route: 0.261, 27.000%; tC2Q: 0.333, 34.499%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.095</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.157</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[7].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.785</td>
<td>0.267</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>n142_s5/I2</td>
</tr>
<tr>
<td>251.157</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" background: #97FFFF;">n142_s5/F</td>
</tr>
<tr>
<td>251.157</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 38.247%; route: 0.267, 27.481%; tC2Q: 0.333, 34.272%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.798</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>n131_s6/I0</td>
</tr>
<tr>
<td>251.170</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" background: #97FFFF;">n131_s6/F</td>
</tr>
<tr>
<td>251.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.727%; route: 0.281, 28.467%; tC2Q: 0.333, 33.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.082</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.170</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.798</td>
<td>0.281</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>n130_s6/I0</td>
</tr>
<tr>
<td>251.170</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" background: #97FFFF;">n130_s6/F</td>
</tr>
<tr>
<td>251.170</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 37.727%; route: 0.281, 28.467%; tC2Q: 0.333, 33.806%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.076</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.327</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RF</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.771</td>
<td>0.254</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>n149_s5/I0</td>
</tr>
<tr>
<td>251.327</td>
<td>0.556</td>
<td>tINS</td>
<td>FR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" background: #97FFFF;">n149_s5/F</td>
</tr>
<tr>
<td>251.327</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>mapper_reg1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 48.636%; route: 0.254, 22.206%; tC2Q: 0.333, 29.158%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.794</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>n133_s6/I1</td>
</tr>
<tr>
<td>251.350</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" background: #97FFFF;">n133_s6/F</td>
</tr>
<tr>
<td>251.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 47.713%; route: 0.276, 23.682%; tC2Q: 0.333, 28.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.794</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>n132_s6/I1</td>
</tr>
<tr>
<td>251.350</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" background: #97FFFF;">n132_s6/F</td>
</tr>
<tr>
<td>251.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 47.713%; route: 0.276, 23.682%; tC2Q: 0.333, 28.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.098</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.350</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.794</td>
<td>0.276</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>n141_s6/I0</td>
</tr>
<tr>
<td>251.350</td>
<td>0.556</td>
<td>tINS</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" background: #97FFFF;">n141_s6/F</td>
</tr>
<tr>
<td>251.350</td>
<td>0.000</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>mapper_reg2_0_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>mapper_reg2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.556, 47.713%; route: 0.276, 23.682%; tC2Q: 0.333, 28.605%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.066</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>n150_s5/I0</td>
</tr>
<tr>
<td>251.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" background: #97FFFF;">n150_s5/F</td>
</tr>
<tr>
<td>251.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.676%; route: 0.548, 43.732%; tC2Q: 0.333, 26.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.066</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>n128_s6/I0</td>
</tr>
<tr>
<td>251.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" background: #97FFFF;">n128_s6/F</td>
</tr>
<tr>
<td>251.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.676%; route: 0.548, 43.732%; tC2Q: 0.333, 26.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.066</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>n127_s6/I0</td>
</tr>
<tr>
<td>251.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" background: #97FFFF;">n127_s6/F</td>
</tr>
<tr>
<td>251.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.676%; route: 0.548, 43.732%; tC2Q: 0.333, 26.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.066</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>n136_s6/I1</td>
</tr>
<tr>
<td>251.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" background: #97FFFF;">n136_s6/F</td>
</tr>
<tr>
<td>251.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg2_5_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.676%; route: 0.548, 43.732%; tC2Q: 0.333, 26.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.066</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>n135_s6/I1</td>
</tr>
<tr>
<td>251.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" background: #97FFFF;">n135_s6/F</td>
</tr>
<tr>
<td>251.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>mapper_reg2_6_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>mapper_reg2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.676%; route: 0.548, 43.732%; tC2Q: 0.333, 26.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.438</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.066</td>
<td>0.548</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>n152_s5/I0</td>
</tr>
<tr>
<td>251.438</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" background: #97FFFF;">n152_s5/F</td>
</tr>
<tr>
<td>251.438</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>mapper_reg0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.676%; route: 0.548, 43.732%; tC2Q: 0.333, 26.592%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.069</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>n146_s5/I2</td>
</tr>
<tr>
<td>251.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" background: #97FFFF;">n146_s5/F</td>
</tr>
<tr>
<td>251.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.603%; route: 0.551, 43.871%; tC2Q: 0.333, 26.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.189</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.441</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[2][A]</td>
<td>denoise8_2/denoise_8[0].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[2][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[0].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.069</td>
<td>0.551</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>n153_s5/I1</td>
</tr>
<tr>
<td>251.441</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" background: #97FFFF;">n153_s5/F</td>
</tr>
<tr>
<td>251.441</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>mapper_reg0_4_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>mapper_reg0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.603%; route: 0.551, 43.871%; tC2Q: 0.333, 26.526%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.190</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.442</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[2].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.070</td>
<td>0.552</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>n147_s5/I2</td>
</tr>
<tr>
<td>251.442</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" background: #97FFFF;">n147_s5/F</td>
</tr>
<tr>
<td>251.442</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.575%; route: 0.552, 43.923%; tC2Q: 0.333, 26.501%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.192</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.443</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C32[0][A]</td>
<td>denoise8_4/denoise_8[7].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R16C32[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[7].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.072</td>
<td>0.554</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>n134_s6/I2</td>
</tr>
<tr>
<td>251.443</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" background: #97FFFF;">n134_s6/F</td>
</tr>
<tr>
<td>251.443</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mapper_reg2_7_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mapper_reg2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.543%; route: 0.554, 43.985%; tC2Q: 0.333, 26.472%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[2][A]</td>
<td>denoise8_4/denoise_8[2].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C26[2][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[2].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.093</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>n139_s6/I2</td>
</tr>
<tr>
<td>251.465</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" background: #97FFFF;">n139_s6/F</td>
</tr>
<tr>
<td>251.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.052%; route: 0.575, 44.915%; tC2Q: 0.333, 26.033%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.213</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.465</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C26[0][A]</td>
<td>denoise8_4/denoise_8[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>5</td>
<td>R13C26[0][A]</td>
<td style=" font-weight:bold;">denoise8_4/denoise_8[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.093</td>
<td>0.575</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>n138_s6/I2</td>
</tr>
<tr>
<td>251.465</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" background: #97FFFF;">n138_s6/F</td>
</tr>
<tr>
<td>251.465</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 29.046%; route: 0.575, 44.927%; tC2Q: 0.333, 26.027%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.216</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.096</td>
<td>0.579</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>n129_s6/I0</td>
</tr>
<tr>
<td>251.468</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" background: #97FFFF;">n129_s6/F</td>
</tr>
<tr>
<td>251.468</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.972%; route: 0.579, 45.067%; tC2Q: 0.333, 25.961%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.485</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.113</td>
<td>0.595</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>n126_s6/I0</td>
</tr>
<tr>
<td>251.485</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" background: #97FFFF;">n126_s6/F</td>
</tr>
<tr>
<td>251.485</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.606%; route: 0.595, 45.762%; tC2Q: 0.333, 25.632%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.124</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>n156_s5/I0</td>
</tr>
<tr>
<td>251.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" background: #97FFFF;">n156_s5/F</td>
</tr>
<tr>
<td>251.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.360%; route: 0.606, 46.227%; tC2Q: 0.333, 25.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.124</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>n148_s5/I0</td>
</tr>
<tr>
<td>251.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" background: #97FFFF;">n148_s5/F</td>
</tr>
<tr>
<td>251.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.360%; route: 0.606, 46.227%; tC2Q: 0.333, 25.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.244</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.496</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.252</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[0][A]</td>
<td>denoise8_2/denoise_8[1].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>37</td>
<td>R13C27[0][A]</td>
<td style=" font-weight:bold;">denoise8_2/denoise_8[1].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.124</td>
<td>0.606</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>n144_s5/I0</td>
</tr>
<tr>
<td>251.496</td>
<td>0.372</td>
<td>tINS</td>
<td>RF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" background: #97FFFF;">n144_s5/F</td>
</tr>
<tr>
<td>251.496</td>
<td>0.000</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/D</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>251.252</td>
<td>0.000</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>2</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.372, 28.360%; route: 0.606, 46.227%; tC2Q: 0.333, 25.412%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3><a name="Recovery_Analysis">Recovery Analysis Report</a></h3>
<h4>Report Command:report_timing -recovery -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.436</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>73.090</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>73.090</td>
<td>2.943</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg3_4_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_4_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C29[0][A]</td>
<td>mapper_reg3_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.943, 86.525%; tC2Q: 0.458, 13.475%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.941</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>mapper_reg3_0_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_0_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][A]</td>
<td>mapper_reg3_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.795, 85.910%; tC2Q: 0.458, 14.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.941</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>mapper_reg3_1_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_1_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[0][B]</td>
<td>mapper_reg3_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.795, 85.910%; tC2Q: 0.458, 14.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.941</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>mapper_reg2_0_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_0_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[1][A]</td>
<td>mapper_reg2_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.795, 85.910%; tC2Q: 0.458, 14.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.288</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.941</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.941</td>
<td>2.795</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_1_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C28[1][B]</td>
<td>mapper_reg2_1_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_1_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C28[1][B]</td>
<td>mapper_reg2_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.795, 85.910%; tC2Q: 0.458, 14.090%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.936</td>
<td>2.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg2_2_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_2_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][A]</td>
<td>mapper_reg2_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.789, 85.887%; tC2Q: 0.458, 14.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-1.282</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.936</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.936</td>
<td>2.789</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg2_3_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_3_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C28[1][B]</td>
<td>mapper_reg2_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 2.789, 85.887%; tC2Q: 0.458, 14.113%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.116</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.969, 81.121%; tC2Q: 0.458, 18.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.462</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.116</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.116</td>
<td>1.969</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mapper_reg2_7_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mapper_reg2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.969, 81.121%; tC2Q: 0.458, 18.879%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.111</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 81.085%; tC2Q: 0.458, 18.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.111</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 81.085%; tC2Q: 0.458, 18.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.111</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg2_5_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 81.085%; tC2Q: 0.458, 18.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.458</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>72.111</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>72.111</td>
<td>1.965</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>mapper_reg2_6_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>mapper_reg2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.965, 81.085%; tC2Q: 0.458, 18.915%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.793</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.646, 78.225%; tC2Q: 0.458, 21.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.793</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.646, 78.225%; tC2Q: 0.458, 21.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.139</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.793</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.793</td>
<td>1.646</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>mapper_reg0_4_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>mapper_reg0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.646, 78.225%; tC2Q: 0.458, 21.775%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.186</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.468</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.468</td>
<td>1.321</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>mapper_reg1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.321, 74.239%; tC2Q: 0.458, 25.761%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.328</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>mapper_reg2_4_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>mapper_reg2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 72.051%; tC2Q: 0.458, 27.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.328</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 72.051%; tC2Q: 0.458, 27.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.328</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 72.051%; tC2Q: 0.458, 27.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.325</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.328</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.328</td>
<td>1.182</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.182, 72.051%; tC2Q: 0.458, 27.949%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.345</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>71.309</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>71.309</td>
<td>1.162</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.162, 71.712%; tC2Q: 0.458, 28.288%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>70.998</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>70.998</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.656</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>70.998</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>71.654</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>69.444</td>
<td>69.444</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>69.444</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>69.688</td>
<td>0.244</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>70.147</td>
<td>0.458</td>
<td>tC2Q</td>
<td>RF</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>70.998</td>
<td>0.851</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>70.000</td>
<td>70.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>70.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>71.727</td>
<td>1.727</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>71.697</td>
<td>-0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>71.654</td>
<td>-0.043</td>
<td>tSu</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.483</td>
</tr>
<tr>
<td class="label">Setup Relationship </td>
<td>0.556</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.244, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.851, 65.005%; tC2Q: 0.458, 34.995%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.727, 100.000%</td>
</tr>
</table>
<h3><a name="Removal_Analysis">Removal Analysis Report</a></h3>
<h4>Report Command:report_timing -removal -max_paths 25 -max_common_paths 1</h4>
<h3>Path1</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.758</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>mapper_reg0_7_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_7_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][A]</td>
<td>mapper_reg0_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path2</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.509</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>250.758</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>250.758</td>
<td>0.240</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>mapper_reg0_5_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_5_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C31[0][B]</td>
<td>mapper_reg0_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.240, 41.854%; tC2Q: 0.333, 58.146%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path3</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.025</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg3_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>mapper_reg3_2_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_2_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][A]</td>
<td>mapper_reg3_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.354%; tC2Q: 0.333, 39.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path4</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.242</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.025</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.025</td>
<td>0.507</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td style=" font-weight:bold;">mapper_reg3_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>mapper_reg3_3_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_3_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C29[1][B]</td>
<td>mapper_reg3_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.507, 60.354%; tC2Q: 0.333, 39.646%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path5</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg0_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_1_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][B]</td>
<td>mapper_reg0_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path6</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td style=" font-weight:bold;">mapper_reg1_1_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_1_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][B]</td>
<td>mapper_reg1_1_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path7</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_5_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[1][A]</td>
<td>mapper_reg1_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path8</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_0_s1/PRESET</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg0_0_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_0_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[2][A]</td>
<td>mapper_reg0_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path9</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>mapper_reg0_2_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_2_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][A]</td>
<td>mapper_reg0_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path10</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>-0.233</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.034</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.034</td>
<td>0.516</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg0_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_3_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_3_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C30[0][B]</td>
<td>mapper_reg0_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.516, 60.759%; tC2Q: 0.333, 39.241%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path11</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.022</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.289</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.289</td>
<td>0.771</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td style=" font-weight:bold;">mapper_reg1_0_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>mapper_reg1_0_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_0_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R13C27[1][A]</td>
<td>mapper_reg1_0_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.771, 69.821%; tC2Q: 0.333, 30.179%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path12</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.065</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.332</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.332</td>
<td>0.814</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg0_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg0_6_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_6_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C30[0][A]</td>
<td>mapper_reg0_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.814, 70.956%; tC2Q: 0.333, 29.044%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path13</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.344</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>mapper_reg2_4_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_4_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[1][A]</td>
<td>mapper_reg2_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.267%; tC2Q: 0.333, 28.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path14</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.344</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td style=" font-weight:bold;">mapper_reg1_2_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_2_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_2_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][B]</td>
<td>mapper_reg1_2_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.267%; tC2Q: 0.333, 28.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path15</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.344</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_3_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>mapper_reg1_3_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_3_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[0][A]</td>
<td>mapper_reg1_3_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.267%; tC2Q: 0.333, 28.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path16</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.078</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.344</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.344</td>
<td>0.827</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td style=" font-weight:bold;">mapper_reg1_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_4_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_4_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C30[2][A]</td>
<td>mapper_reg1_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.827, 71.267%; tC2Q: 0.333, 28.733%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path17</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.596</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td style=" font-weight:bold;">mapper_reg1_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_6_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_6_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][A]</td>
<td>mapper_reg1_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.383%; tC2Q: 0.333, 23.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path18</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.596</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td style=" font-weight:bold;">mapper_reg1_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>mapper_reg1_7_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg1_7_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R16C30[0][B]</td>
<td>mapper_reg1_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.383%; tC2Q: 0.333, 23.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path19</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.329</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.596</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.596</td>
<td>1.078</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td style=" font-weight:bold;">mapper_reg0_4_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>mapper_reg0_4_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg0_4_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R14C31[2][A]</td>
<td>mapper_reg0_4_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.078, 76.383%; tC2Q: 0.333, 23.617%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path20</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.643</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td style=" font-weight:bold;">mapper_reg3_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_5_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_5_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][A]</td>
<td>mapper_reg3_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.126, 77.154%; tC2Q: 0.333, 22.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path21</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.643</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td style=" font-weight:bold;">mapper_reg3_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_6_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_6_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[0][B]</td>
<td>mapper_reg3_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.126, 77.154%; tC2Q: 0.333, 22.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path22</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.643</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td style=" font-weight:bold;">mapper_reg2_5_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg2_5_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_5_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][A]</td>
<td>mapper_reg2_5_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.126, 77.154%; tC2Q: 0.333, 22.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path23</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.376</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.643</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.643</td>
<td>1.126</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td style=" font-weight:bold;">mapper_reg2_6_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>mapper_reg2_6_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_6_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C29[1][B]</td>
<td>mapper_reg2_6_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.126, 77.154%; tC2Q: 0.333, 22.846%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path24</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.647</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td style=" font-weight:bold;">mapper_reg3_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg3_7_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg3_7_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[2][A]</td>
<td>mapper_reg3_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 77.212%; tC2Q: 0.333, 22.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h3>Path25</h3>
<p><b>Path Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack</td>
<td>0.380</td>
</tr>
<tr>
<td class="label">Data Arrival Time</td>
<td>251.647</td>
</tr>
<tr>
<td class="label">Data Required Time</td>
<td>251.267</td>
</tr>
<tr>
<td class="label">From</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0</td>
</tr>
<tr>
<td class="label">To</td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td class="label">Launch Clk</td>
<td>clock_72m:[R]</td>
</tr>
<tr>
<td class="label">Latch Clk</td>
<td>mapper_reg_write:[F]</td>
</tr>
</table>
<p><b>Data Arrival Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>285</td>
<td>PLL_R</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>250.184</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R13C31[2][A]</td>
<td>denoise8_1/denoise[3].denoise8/data_out_s0/CLK</td>
</tr>
<tr>
<td>250.518</td>
<td>0.333</td>
<td>tC2Q</td>
<td>RR</td>
<td>62</td>
<td>R13C31[2][A]</td>
<td style=" font-weight:bold;">denoise8_1/denoise[3].denoise8/data_out_s0/Q</td>
</tr>
<tr>
<td>251.647</td>
<td>1.129</td>
<td>tNET</td>
<td>RR</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td style=" font-weight:bold;">mapper_reg2_7_s1/CLEAR</td>
</tr>
</table>
<p><b>Data Required Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th class="label">FANOUT</th>
<th class="label">LOC</th>
<th>NODE</th>
</tr>
<tr>
<td>250.000</td>
<td>250.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td></td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg_write</td>
</tr>
<tr>
<td>250.000</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>32</td>
<td>R16C28[0][B]</td>
<td>mapper_reg_write_s1/F</td>
</tr>
<tr>
<td>251.222</td>
<td>1.222</td>
<td>tNET</td>
<td>FF</td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mapper_reg2_7_s1/G</td>
</tr>
<tr>
<td>251.252</td>
<td>0.030</td>
<td>tUnc</td>
<td></td>
<td></td>
<td></td>
<td>mapper_reg2_7_s1</td>
</tr>
<tr>
<td>251.267</td>
<td>0.015</td>
<td>tHld</td>
<td></td>
<td>1</td>
<td>R15C28[0][A]</td>
<td>mapper_reg2_7_s1</td>
</tr>
</table>
<p><b>Path Statistics:</b></p>
<table class="summary_table">
<tr>
<td class="label">Clock Skew</td>
<td>1.037</td>
</tr>
<tr>
<td class="label">Hold Relationship </td>
<td>0.000</td>
</tr>
<tr>
<td class="label">Logic Level</td>
<td>1</td>
</tr>
<tr>
<td class="label">Arrival Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 0.185, 100.000%</td>
</tr>
<tr>
<td class="label">Arrival Data Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.129, 77.212%; tC2Q: 0.333, 22.788%</td>
</tr>
<tr>
<td class="label">Required Clock Path Delay</td>
<td>cell: 0.000, 0.000%; route: 1.222, 100.000%</td>
</tr>
</table>
<h2><a name="Minimum_Pulse_Width_Report">Minimum Pulse Width Report:</a></h2>
<h4>Report Command:report_min_pulse_width -nworst 10 -detail</h4>
<h3>MPW1</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_status_3_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_status_3_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_status_3_s0/CLK</td>
</tr>
</table>
<h3>MPW2</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_status_2_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_status_2_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_status_2_s0/CLK</td>
</tr>
</table>
<h3>MPW3</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_status_1_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_status_1_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_status_1_s0/CLK</td>
</tr>
</table>
<h3>MPW4</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_status_0_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_status_0_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_status_0_s0/CLK</td>
</tr>
</table>
<h3>MPW5</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>fsm_addr_15_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>fsm_addr_15_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>fsm_addr_15_s0/CLK</td>
</tr>
</table>
<h3>MPW6</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>psram_addr_13_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>psram_addr_13_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>psram_addr_13_s0/CLK</td>
</tr>
</table>
<h3>MPW7</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>denoise8_2/denoise_8[3].denoise8/data_prev_s1</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>denoise8_2/denoise_8[3].denoise8/data_prev_s1/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>denoise8_2/denoise_8[3].denoise8/data_prev_s1/CLK</td>
</tr>
</table>
<h3>MPW8</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pram1/dout_11_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>pram1/dout_11_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>pram1/dout_11_s0/CLK</td>
</tr>
</table>
<h3>MPW9</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>pram1/dout_12_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>pram1/dout_12_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>pram1/dout_12_s0/CLK</td>
</tr>
</table>
<h3>MPW10</h3>
<p><b>MPW Summary:</b></p>
<table class="summary_table">
<tr>
<td class="label">Slack:</td>
<td>5.617</td>
</tr>
<tr>
<td class="label">Actual Width:</td>
<td>6.867</td>
</tr>
<tr>
<td class="label">Required Width:</td>
<td>1.250</td>
</tr>
<tr>
<td class="label">Type:</td>
<td>Low Pulse Width</td>
</tr>
<tr>
<td class="label">Clock:</td>
<td>clock_72m</td>
</tr>
<tr>
<td class="label"> Objects:</td>
<td>denoise8_2/denoise_8[3].denoise8/data_out_s0</td>
</tr>
</table>
<p><b>Late clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>6.944</td>
<td>0.000</td>
<td>tCL</td>
<td>FF</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>7.207</td>
<td>0.262</td>
<td>tNET</td>
<td>FF</td>
<td>denoise8_2/denoise_8[3].denoise8/data_out_s0/CLK</td>
</tr>
</table>
<p><b>Early clock Path:</b></p>
<table class="detail_table">
<tr>
<th class="label">AT</th>
<th class="label">DELAY</th>
<th class="label">TYPE</th>
<th class="label">RF</th>
<th>NODE</th>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>active clock edge time</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td></td>
<td></td>
<td>clock_72m</td>
</tr>
<tr>
<td>13.889</td>
<td>0.000</td>
<td>tCL</td>
<td>RR</td>
<td>clock1/rpll_inst/CLKOUT</td>
</tr>
<tr>
<td>14.073</td>
<td>0.185</td>
<td>tNET</td>
<td>RR</td>
<td>denoise8_2/denoise_8[3].denoise8/data_out_s0/CLK</td>
</tr>
</table>
<h2><a name="High_Fanout_Nets_Report">High Fanout Nets Report:</a></h2>
<h4>Report Command:report_high_fanout_nets -max_nets 10</h4>
<table class="detail_table">
<tr>
<th class="label">FANOUT</th>
<th class="label">NET NAME</th>
<th class="label">WORST SLACK</th>
<th class="label">MAX DELAY</th>
</tr>
<tr>
<td>285</td>
<td>clk_72m</td>
<td>-1.944</td>
<td>0.262</td>
</tr>
<tr>
<td>62</td>
<td>control_bus_29[3]</td>
<td>1.080</td>
<td>4.258</td>
</tr>
<tr>
<td>37</td>
<td>bus_addr[0]</td>
<td>-1.944</td>
<td>1.960</td>
</tr>
<tr>
<td>37</td>
<td>bus_addr_28[1]</td>
<td>-1.919</td>
<td>1.839</td>
</tr>
<tr>
<td>32</td>
<td>mapper_reg_write</td>
<td>-3.894</td>
<td>1.727</td>
</tr>
<tr>
<td>31</td>
<td>n1293_5</td>
<td>6.034</td>
<td>1.376</td>
</tr>
<tr>
<td>29</td>
<td>n1075_5</td>
<td>7.549</td>
<td>1.834</td>
</tr>
<tr>
<td>27</td>
<td>ex_clk_27m_d</td>
<td>31.390</td>
<td>0.262</td>
</tr>
<tr>
<td>26</td>
<td>n7_6</td>
<td>31.617</td>
<td>3.114</td>
</tr>
<tr>
<td>24</td>
<td>n858_3</td>
<td>6.967</td>
<td>1.817</td>
</tr>
</table>
<h2><a name="Route_Congestions_Report">Route Congestions Report:</a></h2>
<h4>Report Command:report_route_congestion -max_grids 10</h4>
<table class="detail_table">
<tr>
<th class="label">GRID LOC</th>
<th class="label">ROUTE CONGESTIONS</th>
</tr>
<tr>
<td>R13C30</td>
<td>84.72%</td>
</tr>
<tr>
<td>R13C20</td>
<td>83.33%</td>
</tr>
<tr>
<td>R14C21</td>
<td>80.56%</td>
</tr>
<tr>
<td>R13C13</td>
<td>80.56%</td>
</tr>
<tr>
<td>R16C35</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C36</td>
<td>79.17%</td>
</tr>
<tr>
<td>R16C37</td>
<td>79.17%</td>
</tr>
<tr>
<td>R15C15</td>
<td>77.78%</td>
</tr>
<tr>
<td>R14C23</td>
<td>77.78%</td>
</tr>
<tr>
<td>R13C21</td>
<td>77.78%</td>
</tr>
</table>
<h2><a name="Timing_Exceptions_Report">Timing Exceptions Report:</a></h2>
<h3><a name="Setup_Analysis_Exceptions">Setup Analysis Report</a></h3>
<h4>Report Command:report_exceptions -setup -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Hold_Analysis_Exceptions">Hold Analysis Report</a></h3>
<h4>Report Command:report_exceptions -hold -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Recovery_Analysis_Exceptions">Recovery Analysis Report</a></h3>
<h4>Report Command:report_exceptions -recovery -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h3><a name="Removal_Analysis_Exceptions">Removal Analysis Report</a></h3>
<h4>Report Command:report_exceptions -removal -max_paths 5 -max_common_paths 1</h4>
<h4>No timing exceptions to report!</h4>
<h2><a name="SDC_Report">Timing Constraints Report:</a></h2>
<table class="detail_table">
<tr>
<th class="label">SDC Command Type</th>
<th class="label">State</th>
<th class="label">Detail Command</th>
</tr>
<tr>
<td>TC_CLOCK</td>
<td>Actived</td>
<td>create_clock -name clock_27m -period 37.037 -waveform {0 18.518} [get_ports {ex_clk_27m}]</td>
</tr>
<tr>
<td>TC_GENERATED_CLOCK</td>
<td>Actived</td>
<td>create_generated_clock -name clock_72m -source [get_ports {ex_clk_27m}] -master_clock clock_27m -multiply_by 8 -divide_by 3 [get_nets {clk_72m}]</td>
</tr>
</table>
</div><!-- content -->
</body>
</html>
