// Seed: 2836761993
module module_0 (
    input wand id_0,
    input wand id_1,
    output uwire id_2,
    input tri id_3,
    input uwire id_4,
    input uwire id_5,
    input wire id_6,
    input uwire id_7,
    output wire id_8,
    input wand id_9,
    output tri0 id_10,
    input supply1 id_11,
    input wor id_12,
    input tri0 id_13,
    input wand id_14,
    output uwire id_15,
    input uwire id_16,
    output wor id_17
);
  assign id_8 = id_9;
endmodule
module module_1 (
    output uwire id_0,
    input supply1 id_1,
    output uwire id_2,
    input wand id_3,
    output tri1 id_4,
    output tri1 id_5,
    input tri id_6,
    id_9,
    input wand id_7
);
  id_10(
      (-1 + -1), -1 * 1'h0, -1, -1
  );
  always id_9 <= 1;
  supply1 id_11, id_12, id_13;
  assign id_12 = -1;
  assign id_2  = -1;
  wire id_14;
  wire id_15;
  wire id_16;
  module_0 modCall_1 (
      id_6,
      id_1,
      id_0,
      id_1,
      id_1,
      id_1,
      id_7,
      id_3,
      id_0,
      id_7,
      id_2,
      id_7,
      id_6,
      id_3,
      id_1,
      id_2,
      id_3,
      id_2
  );
  assign modCall_1.type_0 = 0;
endmodule
