// Seed: 2831026929
module module_0 (
    input supply1 id_0,
    input supply1 id_1,
    input supply1 id_2,
    output uwire id_3,
    output supply1 id_4,
    input supply1 id_5,
    input supply1 id_6,
    input wor id_7,
    input tri id_8,
    input uwire id_9,
    output supply0 id_10,
    input uwire id_11,
    output tri0 id_12,
    output supply1 id_13,
    input tri0 id_14,
    input supply1 id_15,
    input tri id_16,
    output supply0 id_17,
    input tri1 id_18,
    input supply1 id_19,
    input tri0 id_20,
    input tri1 id_21,
    output uwire id_22,
    output tri0 id_23,
    output uwire id_24,
    input tri0 id_25
);
  logic id_27;
  assign module_1.id_2 = 0;
endmodule
module module_1 (
    output supply0 id_0,
    input wand id_1,
    output tri0 id_2,
    input wand id_3,
    input wand id_4
);
  wire id_6;
  ;
  and primCall (id_0, id_4, id_3, id_6, id_1);
  module_0 modCall_1 (
      id_3,
      id_4,
      id_3,
      id_0,
      id_0,
      id_3,
      id_4,
      id_4,
      id_3,
      id_1,
      id_0,
      id_1,
      id_2,
      id_0,
      id_3,
      id_4,
      id_4,
      id_2,
      id_1,
      id_3,
      id_3,
      id_4,
      id_0,
      id_0,
      id_2,
      id_4
  );
endmodule
