#-----------------------------------------------------------
# Vivado v2018.2 (64-bit)
# SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
# IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
# Start of session at: Mon Dec  2 23:39:12 2019
# Process ID: 22180
# Current directory: C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog
# Command line: vivado.exe -notrace -mode batch -source run_vivado.tcl
# Log file: C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/vivado.log
# Journal file: C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog\vivado.jou
#-----------------------------------------------------------
source run_vivado.tcl -notrace
[Mon Dec  2 23:39:19 2019] Launched synth_1...
Run output will be captured here: C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/synth_1/runme.log
[Mon Dec  2 23:39:19 2019] Waiting for synth_1 to finish...

*** Running vivado
    with args -log CNN.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source CNN.tcl


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CNN.tcl -notrace
Command: synth_design -top CNN -part xc7k325tffg676-2 -directive sdx_optimization_effort_high -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k325t'
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 1432 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 424.922 ; gain = 112.617
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'CNN' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.v:12]
INFO: [Synth 8-6157] synthesizing module 'CNN_mean_removed_fYi' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mean_removed_fYi_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 56 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mean_removed_fYi_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mean_removed_fYi_memcore_ram' (1#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mean_removed_fYi_memcore' (2#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mean_removed_fYi' (3#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_0_V.v:11]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_0_V_memcore.v:66]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_0_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_0_V_memcore_ram' (4#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_0_V_memcore' (5#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_0_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_0_V' (6#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_1_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_1_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_1_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_1_V_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 30 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_1_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_1_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 30 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_1_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_1_V_memcore_ram' (7#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_1_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_1_V_memcore' (8#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_1_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_1_V' (9#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_1_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_0_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_0_0_V.v:11]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 784 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_0_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_0_0_V_memcore.v:66]
	Parameter DataWidth bound to: 18 - type: integer 
	Parameter AddressRange bound to: 1568 - type: integer 
	Parameter AddressWidth bound to: 11 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_0_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_0_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 18 - type: integer 
	Parameter AWIDTH bound to: 11 - type: integer 
	Parameter MEM_SIZE bound to: 1568 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_0_0_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_0_0_V_memcore_ram' (10#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_0_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_0_0_V_memcore' (11#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_0_0_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_0_0_V' (12#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_0_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_conv_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_conv_0_V.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_conv_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_conv_0_V_memcore.v:66]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 56 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_conv_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_conv_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_conv_0_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_conv_0_V_memcore_ram' (13#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_conv_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_conv_0_V_memcore' (14#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_conv_0_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_conv_0_V' (15#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_conv_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_batchnorm_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_batchnorm_0_V.v:11]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_batchnorm_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_batchnorm_0_V_memcore.v:66]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 56 - type: integer 
	Parameter AddressWidth bound to: 6 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_batchnorm_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_batchnorm_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 6 - type: integer 
	Parameter MEM_SIZE bound to: 56 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_batchnorm_0_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_batchnorm_0_V_memcore_ram' (16#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_batchnorm_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_batchnorm_0_V_memcore' (17#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_batchnorm_0_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_batchnorm_0_V' (18#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_batchnorm_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_ReLU_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_ReLU_0_V.v:11]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_ReLU_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_ReLU_0_V_memcore.v:58]
	Parameter DataWidth bound to: 48 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_ReLU_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_ReLU_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 48 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_ReLU_0_V_memcore.v:25]
INFO: [Synth 8-6155] done synthesizing module 'CNN_ReLU_0_V_memcore_ram' (19#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_ReLU_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_ReLU_0_V_memcore' (20#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_ReLU_0_V_memcore.v:58]
INFO: [Synth 8-6155] done synthesizing module 'CNN_ReLU_0_V' (21#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_ReLU_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_maxpool_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_maxpool_0_V.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 14 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_maxpool_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_maxpool_0_V_memcore.v:66]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 28 - type: integer 
	Parameter AddressWidth bound to: 5 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_maxpool_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_maxpool_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 5 - type: integer 
	Parameter MEM_SIZE bound to: 28 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "distributed" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_maxpool_0_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_maxpool_0_V_memcore_ram' (22#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_maxpool_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_maxpool_0_V_memcore' (23#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_maxpool_0_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_maxpool_0_V' (24#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_maxpool_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_0_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_0_V.v:11]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_0_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_0_V_memcore.v:66]
	Parameter DataWidth bound to: 1 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_0_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_0_V_memcore.v:9]
	Parameter DWIDTH bound to: 1 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_0_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_0_V_memcore_ram' (25#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_0_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_0_V_memcore' (26#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_0_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_0_V' (27#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_0_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_1_V' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_1_V.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_1_V_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_1_V_memcore.v:66]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 16 - type: integer 
	Parameter AddressWidth bound to: 4 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_padded_L2_1_V_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_1_V_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 4 - type: integer 
	Parameter MEM_SIZE bound to: 16 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_1_V_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_1_V_memcore_ram' (28#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_1_V_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_1_V_memcore' (29#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_1_V_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_padded_L2_1_V' (30#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_padded_L2_1_V.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_Hfu' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_L2_Hfu.v:11]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 588 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
	Parameter BufferCount bound to: 2 - type: integer 
	Parameter MemLatency bound to: 1 - type: integer 
	Parameter IndexWidth bound to: 1 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_Hfu_memcore' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_L2_Hfu_memcore.v:66]
	Parameter DataWidth bound to: 25 - type: integer 
	Parameter AddressRange bound to: 588 - type: integer 
	Parameter AddressWidth bound to: 10 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_resampled_L2_Hfu_memcore_ram' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_L2_Hfu_memcore.v:9]
	Parameter DWIDTH bound to: 25 - type: integer 
	Parameter AWIDTH bound to: 10 - type: integer 
	Parameter MEM_SIZE bound to: 588 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* ram_style = "block" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_L2_Hfu_memcore.v:27]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_Hfu_memcore_ram' (31#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_L2_Hfu_memcore.v:9]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_Hfu_memcore' (32#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_L2_Hfu_memcore.v:66]
INFO: [Synth 8-6155] done synthesizing module 'CNN_resampled_L2_Hfu' (33#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_resampled_L2_Hfu.v:11]
INFO: [Synth 8-6157] synthesizing module 'zero_mean_1chan' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/zero_mean_1chan.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/zero_mean_1chan.v:708]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_285_18_1_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_285_18_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 18 - type: integer 
	Parameter din3_WIDTH bound to: 18 - type: integer 
	Parameter din4_WIDTH bound to: 18 - type: integer 
	Parameter din5_WIDTH bound to: 18 - type: integer 
	Parameter din6_WIDTH bound to: 18 - type: integer 
	Parameter din7_WIDTH bound to: 18 - type: integer 
	Parameter din8_WIDTH bound to: 18 - type: integer 
	Parameter din9_WIDTH bound to: 18 - type: integer 
	Parameter din10_WIDTH bound to: 18 - type: integer 
	Parameter din11_WIDTH bound to: 18 - type: integer 
	Parameter din12_WIDTH bound to: 18 - type: integer 
	Parameter din13_WIDTH bound to: 18 - type: integer 
	Parameter din14_WIDTH bound to: 18 - type: integer 
	Parameter din15_WIDTH bound to: 18 - type: integer 
	Parameter din16_WIDTH bound to: 18 - type: integer 
	Parameter din17_WIDTH bound to: 18 - type: integer 
	Parameter din18_WIDTH bound to: 18 - type: integer 
	Parameter din19_WIDTH bound to: 18 - type: integer 
	Parameter din20_WIDTH bound to: 18 - type: integer 
	Parameter din21_WIDTH bound to: 18 - type: integer 
	Parameter din22_WIDTH bound to: 18 - type: integer 
	Parameter din23_WIDTH bound to: 18 - type: integer 
	Parameter din24_WIDTH bound to: 18 - type: integer 
	Parameter din25_WIDTH bound to: 18 - type: integer 
	Parameter din26_WIDTH bound to: 18 - type: integer 
	Parameter din27_WIDTH bound to: 18 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 18 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_285_18_1_1' (34#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_285_18_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/zero_mean_1chan.v:2055]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/zero_mean_1chan.v:2117]
INFO: [Synth 8-6155] done synthesizing module 'zero_mean_1chan' (35#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/zero_mean_1chan.v:10]
INFO: [Synth 8-6157] synthesizing module 'efficient_pad_n_1cha' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/efficient_pad_n_1cha.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state7 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/efficient_pad_n_1cha.v:894]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/efficient_pad_n_1cha.v:3023]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/efficient_pad_n_1cha.v:3089]
INFO: [Synth 8-6155] done synthesizing module 'efficient_pad_n_1cha' (36#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/efficient_pad_n_1cha.v:10]
INFO: [Synth 8-6157] synthesizing module 'resample' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample.v:576]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample.v:2593]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample.v:2599]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample.v:2601]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample.v:2605]
INFO: [Synth 8-6155] done synthesizing module 'resample' (37#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_3x3_1chan_rev' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:398]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_mul_18s_1bkb' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_18s_1bkb.v:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_mul_18s_1bkb_DSP48_0' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_18s_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_mul_18s_1bkb_DSP48_0' (38#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_18s_1bkb.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_mul_18s_1bkb' (39#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_18s_1bkb.v:26]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_18cud' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter din2_WIDTH bound to: 35 - type: integer 
	Parameter dout_WIDTH bound to: 35 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_18cud_DSP48_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_18cud_DSP48_1' (40#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_18cud' (41#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:44]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:2084]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:2088]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_3x3_1chan_rev' (42#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:10]
INFO: [Synth 8-6157] synthesizing module 'batch_norm' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/batch_norm.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state7 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/batch_norm.v:517]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_285_25_1_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_285_25_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter din3_WIDTH bound to: 25 - type: integer 
	Parameter din4_WIDTH bound to: 25 - type: integer 
	Parameter din5_WIDTH bound to: 25 - type: integer 
	Parameter din6_WIDTH bound to: 25 - type: integer 
	Parameter din7_WIDTH bound to: 25 - type: integer 
	Parameter din8_WIDTH bound to: 25 - type: integer 
	Parameter din9_WIDTH bound to: 25 - type: integer 
	Parameter din10_WIDTH bound to: 25 - type: integer 
	Parameter din11_WIDTH bound to: 25 - type: integer 
	Parameter din12_WIDTH bound to: 25 - type: integer 
	Parameter din13_WIDTH bound to: 25 - type: integer 
	Parameter din14_WIDTH bound to: 25 - type: integer 
	Parameter din15_WIDTH bound to: 25 - type: integer 
	Parameter din16_WIDTH bound to: 25 - type: integer 
	Parameter din17_WIDTH bound to: 25 - type: integer 
	Parameter din18_WIDTH bound to: 25 - type: integer 
	Parameter din19_WIDTH bound to: 25 - type: integer 
	Parameter din20_WIDTH bound to: 25 - type: integer 
	Parameter din21_WIDTH bound to: 25 - type: integer 
	Parameter din22_WIDTH bound to: 25 - type: integer 
	Parameter din23_WIDTH bound to: 25 - type: integer 
	Parameter din24_WIDTH bound to: 25 - type: integer 
	Parameter din25_WIDTH bound to: 25 - type: integer 
	Parameter din26_WIDTH bound to: 25 - type: integer 
	Parameter din27_WIDTH bound to: 25 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_285_25_1_1' (43#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_285_25_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_18dEe' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18dEe.v:44]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 18 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter din2_WIDTH bound to: 34 - type: integer 
	Parameter dout_WIDTH bound to: 37 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mac_muladd_18dEe_DSP48_2' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_18dEe_DSP48_2' (44#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18dEe.v:10]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mac_muladd_18dEe' (45#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18dEe.v:44]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/batch_norm.v:1664]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/batch_norm.v:1668]
INFO: [Synth 8-6155] done synthesizing module 'batch_norm' (46#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/batch_norm.v:10]
INFO: [Synth 8-6157] synthesizing module 'relu' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/relu.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_state5 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/relu.v:541]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_285_48_1_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_285_48_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 48 - type: integer 
	Parameter din1_WIDTH bound to: 48 - type: integer 
	Parameter din2_WIDTH bound to: 48 - type: integer 
	Parameter din3_WIDTH bound to: 48 - type: integer 
	Parameter din4_WIDTH bound to: 48 - type: integer 
	Parameter din5_WIDTH bound to: 48 - type: integer 
	Parameter din6_WIDTH bound to: 48 - type: integer 
	Parameter din7_WIDTH bound to: 48 - type: integer 
	Parameter din8_WIDTH bound to: 48 - type: integer 
	Parameter din9_WIDTH bound to: 48 - type: integer 
	Parameter din10_WIDTH bound to: 48 - type: integer 
	Parameter din11_WIDTH bound to: 48 - type: integer 
	Parameter din12_WIDTH bound to: 48 - type: integer 
	Parameter din13_WIDTH bound to: 48 - type: integer 
	Parameter din14_WIDTH bound to: 48 - type: integer 
	Parameter din15_WIDTH bound to: 48 - type: integer 
	Parameter din16_WIDTH bound to: 48 - type: integer 
	Parameter din17_WIDTH bound to: 48 - type: integer 
	Parameter din18_WIDTH bound to: 48 - type: integer 
	Parameter din19_WIDTH bound to: 48 - type: integer 
	Parameter din20_WIDTH bound to: 48 - type: integer 
	Parameter din21_WIDTH bound to: 48 - type: integer 
	Parameter din22_WIDTH bound to: 48 - type: integer 
	Parameter din23_WIDTH bound to: 48 - type: integer 
	Parameter din24_WIDTH bound to: 48 - type: integer 
	Parameter din25_WIDTH bound to: 48 - type: integer 
	Parameter din26_WIDTH bound to: 48 - type: integer 
	Parameter din27_WIDTH bound to: 48 - type: integer 
	Parameter din28_WIDTH bound to: 5 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_285_48_1_1' (47#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_285_48_1_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/relu.v:2191]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/relu.v:2195]
WARNING: [Synth 8-6014] Unused sequential element exitcond_flatten_reg_1131_pp0_iter1_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/relu.v:770]
INFO: [Synth 8-6155] done synthesizing module 'relu' (48#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/relu.v:10]
INFO: [Synth 8-6157] synthesizing module 'max_pool_1chan' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:10]
	Parameter ap_ST_fsm_state1 bound to: 2'b01 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 2'b10 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:567]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:1912]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:2030]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:2090]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:2092]
INFO: [Synth 8-6155] done synthesizing module 'max_pool_1chan' (49#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:10]
INFO: [Synth 8-6157] synthesizing module 'pad_for_conv2' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/pad_for_conv2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 6'b000001 
	Parameter ap_ST_fsm_state2 bound to: 6'b000010 
	Parameter ap_ST_fsm_state3 bound to: 6'b000100 
	Parameter ap_ST_fsm_state4 bound to: 6'b001000 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 6'b010000 
	Parameter ap_ST_fsm_state8 bound to: 6'b100000 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/pad_for_conv2.v:488]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_144_25_2_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_144_25_2_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 25 - type: integer 
	Parameter din2_WIDTH bound to: 25 - type: integer 
	Parameter din3_WIDTH bound to: 25 - type: integer 
	Parameter din4_WIDTH bound to: 25 - type: integer 
	Parameter din5_WIDTH bound to: 25 - type: integer 
	Parameter din6_WIDTH bound to: 25 - type: integer 
	Parameter din7_WIDTH bound to: 25 - type: integer 
	Parameter din8_WIDTH bound to: 25 - type: integer 
	Parameter din9_WIDTH bound to: 25 - type: integer 
	Parameter din10_WIDTH bound to: 25 - type: integer 
	Parameter din11_WIDTH bound to: 25 - type: integer 
	Parameter din12_WIDTH bound to: 25 - type: integer 
	Parameter din13_WIDTH bound to: 25 - type: integer 
	Parameter din14_WIDTH bound to: 4 - type: integer 
	Parameter dout_WIDTH bound to: 25 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_144_25_2_1' (50#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_144_25_2_1.v:11]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/pad_for_conv2.v:1778]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/pad_for_conv2.v:1814]
INFO: [Synth 8-6155] done synthesizing module 'pad_for_conv2' (51#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/pad_for_conv2.v:10]
INFO: [Synth 8-6157] synthesizing module 'resample_for_conv2' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample_for_conv2.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample_for_conv2.v:342]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample_for_conv2.v:1783]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample_for_conv2.v:1789]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample_for_conv2.v:1791]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample_for_conv2.v:1795]
INFO: [Synth 8-6155] done synthesizing module 'resample_for_conv2' (52#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/resample_for_conv2.v:10]
INFO: [Synth 8-6157] synthesizing module 'conv2d_3x3_4chan_rev' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:10]
	Parameter ap_ST_fsm_state1 bound to: 3'b001 
	Parameter ap_ST_fsm_pp0_stage0 bound to: 3'b010 
	Parameter ap_ST_fsm_pp0_stage1 bound to: 3'b100 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:292]
INFO: [Synth 8-6157] synthesizing module 'CNN_mux_42_48_1_1' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_42_48_1_1.v:11]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 1 - type: integer 
	Parameter din0_WIDTH bound to: 48 - type: integer 
	Parameter din1_WIDTH bound to: 48 - type: integer 
	Parameter din2_WIDTH bound to: 48 - type: integer 
	Parameter din3_WIDTH bound to: 48 - type: integer 
	Parameter din4_WIDTH bound to: 2 - type: integer 
	Parameter dout_WIDTH bound to: 48 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'CNN_mux_42_48_1_1' (53#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mux_42_48_1_1.v:11]
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_mul_25s_1eOg' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:26]
	Parameter ID bound to: 1 - type: integer 
	Parameter NUM_STAGE bound to: 2 - type: integer 
	Parameter din0_WIDTH bound to: 25 - type: integer 
	Parameter din1_WIDTH bound to: 18 - type: integer 
	Parameter dout_WIDTH bound to: 41 - type: integer 
INFO: [Synth 8-6157] synthesizing module 'CNN_mul_mul_25s_1eOg_DSP48_3' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_mul_25s_1eOg_DSP48_3' (54#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:4]
INFO: [Synth 8-6155] done synthesizing module 'CNN_mul_mul_25s_1eOg' (55#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:26]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1554]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1566]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1642]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1650]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1724]
WARNING: [Synth 8-589] replacing case/wildcard equality operator === with logical equality operator == [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1728]
INFO: [Synth 8-6155] done synthesizing module 'conv2d_3x3_4chan_rev' (56#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:10]
WARNING: [Synth 8-6014] Unused sequential element batch_norm_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.v:14843]
WARNING: [Synth 8-6014] Unused sequential element conv2d_3x3_1chan_rev_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.v:14851]
WARNING: [Synth 8-6014] Unused sequential element conv2d_3x3_4chan_rev_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.v:14859]
WARNING: [Synth 8-6014] Unused sequential element zero_mean_1chan_U0_ap_ready_count_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.v:14867]
INFO: [Synth 8-6155] done synthesizing module 'CNN' (57#1) [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.v:12]
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_ce1 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_0_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d0[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_we0 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_address1[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_address1[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_address1[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_address1[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_address1[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_ce1 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[6] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[5] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[4] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[3] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[2] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[1] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_d1[0] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_1_V_we1 driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[17] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[16] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[15] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[14] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[13] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[12] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[11] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[10] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[9] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[8] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[7] driven by constant 0
WARNING: [Synth 8-3917] design CNN has port in_image_2_V_d0[6] driven by constant 0
INFO: [Common 17-14] Message 'Synth 8-3917' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
WARNING: [Synth 8-3331] design CNN_mul_mul_25s_1eOg_DSP48_3 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_mac_muladd_18dEe_DSP48_2 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_mac_muladd_18cud_DSP48_1 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_mul_mul_18s_1bkb_DSP48_0 has unconnected port rst
WARNING: [Synth 8-3331] design CNN_resampled_L2_Hfu_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_padded_L2_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_padded_L2_1_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_maxpool_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_ReLU_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_batchnorm_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_conv_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_resampled_0_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_padded_0_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_padded_1_V_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN_mean_removed_fYi_memcore has unconnected port reset
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[17]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[16]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[15]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[14]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[13]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[12]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[11]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[10]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[9]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[8]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[7]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[6]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[5]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[4]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[3]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[2]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[1]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_0_V_q1[0]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[17]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[16]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[15]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[14]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[13]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[12]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[11]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[10]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[9]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[8]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[7]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[6]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[5]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[4]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[3]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[2]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[1]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_1_V_q1[0]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[17]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[16]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[15]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[14]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[13]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[12]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[11]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[10]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[9]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[8]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[7]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[6]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[5]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[4]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[3]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[2]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[1]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_2_V_q1[0]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[17]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[16]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[15]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[14]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[13]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[12]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[11]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[10]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[9]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[8]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[7]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[6]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[5]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[4]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[3]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[2]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[1]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_3_V_q1[0]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[17]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[16]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[15]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[14]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[13]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[12]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[11]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[10]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[9]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[8]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[7]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[6]
WARNING: [Synth 8-3331] design CNN has unconnected port in_image_4_V_q1[5]
INFO: [Common 17-14] Message 'Synth 8-3331' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 584.613 ; gain = 272.309
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 584.613 ; gain = 272.309
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 584.613 ; gain = 272.309
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.896 . Memory (MB): peak = 1089.406 ; gain = 10.563
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1089.406 ; gain = 777.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k325tffg676-2
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1089.406 ; gain = 777.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:35 ; elapsed = 00:00:39 . Memory (MB): peak = 1089.406 ; gain = 777.102
---------------------------------------------------------------------------------
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
WARNING: [Synth 8-5557] Skipped directive 'ram_style', Block implementation is mandatory for this RAM (ram_reg)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1512_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_1688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1778_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_s_fu_2681_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_850_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18dEe.v:31]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_45_cast_reg_1187_reg' and it is trimmed from '21' to '18' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/batch_norm.v:774]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_23_fu_1017_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_999_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_5_fu_1005_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_987_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_p_Val2_6_reg_1222_reg[47:0]' into 'ap_phi_reg_pp0_iter1_p_Val2_4_reg_1179_reg[47:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:956]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_p_Val2_8_reg_1255_reg[47:0]' into 'ap_phi_reg_pp0_iter1_p_Val2_4_reg_1179_reg[47:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:958]
INFO: [Synth 8-4471] merging register 'ap_phi_reg_pp0_iter1_p_Val2_s_reg_1146_reg[47:0]' into 'ap_phi_reg_pp0_iter1_p_Val2_4_reg_1179_reg[47:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:959]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_p_Val2_6_reg_1222_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:956]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_p_Val2_8_reg_1255_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:958]
WARNING: [Synth 8-6014] Unused sequential element ap_phi_reg_pp0_iter1_p_Val2_s_reg_1146_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/max_pool_1chan.v:959]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1467_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "tmp_fu_935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_1549_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5544] ROM "tmp_s_fu_1549_p2" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ap_NS_fsm" won't be mapped to Block RAM because address size (1) smaller than threshold (5)
INFO: [Synth 8-4471] merging register 'tmp3_reg_1512_reg[6:0]' into 'tmp2_reg_1507_reg[6:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1652]
INFO: [Synth 8-4471] merging register 'tmp6_reg_1517_reg[6:0]' into 'tmp2_reg_1507_reg[6:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1658]
INFO: [Synth 8-4471] merging register 'tmp4_reg_1522_reg[6:0]' into 'tmp2_reg_1507_reg[6:0]' [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:1644]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_1417_pp0_iter3_reg_reg' and it is trimmed from '7' to '6' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:829]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_1417_pp0_iter2_reg_reg' and it is trimmed from '7' to '6' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:828]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_7_reg_1417_reg' and it is trimmed from '7' to '6' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:827]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_8_reg_1308_reg' and it is trimmed from '7' to '6' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:791]
WARNING: [Synth 8-3936] Found unconnected internal register 'tmp_19_reg_1150_reg' and it is trimmed from '3' to '2' bits. [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:824]
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_830_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal ram_reg was recognized as a true dual port RAM template.
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:41 ; elapsed = 00:00:46 . Memory (MB): peak = 1089.406 ; gain = 777.102
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |CNN__GB0      |           1|     40190|
|2     |CNN__GB1      |           1|     24855|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     50 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 2     
	   3 Input     48 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 4     
	   3 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 12    
	   2 Input      9 Bit       Adders := 2     
	   2 Input      8 Bit       Adders := 5     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 15    
	   2 Input      4 Bit       Adders := 5     
	   2 Input      3 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 184   
	   2 Input      1 Bit       Adders := 368   
+---XORs : 
	   2 Input      1 Bit         XORs := 372   
+---Registers : 
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 192   
	               41 Bit    Registers := 15    
	               37 Bit    Registers := 3     
	               35 Bit    Registers := 9     
	               32 Bit    Registers := 5     
	               25 Bit    Registers := 184   
	               18 Bit    Registers := 305   
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 19    
	                9 Bit    Registers := 4     
	                8 Bit    Registers := 11    
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 6     
	                5 Bit    Registers := 40    
	                4 Bit    Registers := 17    
	                3 Bit    Registers := 7     
	                2 Bit    Registers := 190   
	                1 Bit    Registers := 1117  
+---RAMs : 
	              27K Bit         RAMs := 9     
	              14K Bit         RAMs := 6     
	               2K Bit         RAMs := 28    
	               1K Bit         RAMs := 84    
	             1008 Bit         RAMs := 28    
	              700 Bit         RAMs := 14    
	              540 Bit         RAMs := 56    
	              400 Bit         RAMs := 28    
	               30 Bit         RAMs := 4     
	               16 Bit         RAMs := 4     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 204   
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 189   
	   2 Input     18 Bit        Muxes := 311   
	   2 Input     10 Bit        Muxes := 30    
	   2 Input      9 Bit        Muxes := 2     
	   2 Input      8 Bit        Muxes := 12    
	   3 Input      6 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 281   
	   2 Input      4 Bit        Muxes := 89    
	   6 Input      3 Bit        Muxes := 4     
	   2 Input      3 Bit        Muxes := 5     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 195   
	   5 Input      2 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 1596  
	  28 Input      1 Bit        Muxes := 1     
	  14 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module CNN 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 372   
+---Registers : 
	                1 Bit    Registers := 188   
+---Muxes : 
	   2 Input      1 Bit        Muxes := 10    
Module CNN_mean_removed_fYi_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_mean_removed_fYi_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	             1008 Bit         RAMs := 1     
Module CNN_mean_removed_fYi 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_padded_0_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               30 Bit         RAMs := 1     
Module CNN_padded_0_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               30 Bit         RAMs := 1     
Module CNN_padded_0_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module CNN_padded_1_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_1_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              540 Bit         RAMs := 1     
Module CNN_padded_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 8     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_0_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               30 Bit         RAMs := 1     
Module CNN_padded_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               30 Bit         RAMs := 1     
Module CNN_padded_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module CNN_resampled_0_0_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_resampled_0_0_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_resampled_0_0_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_resampled_0_0_V_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_resampled_0_0_V_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_resampled_0_0_V_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_resampled_0_0_V_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_resampled_0_0_V_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_resampled_0_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               18 Bit    Registers := 2     
+---RAMs : 
	              27K Bit         RAMs := 1     
Module CNN_resampled_0_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_padded_L2_0_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module CNN_padded_L2_0_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module CNN_padded_L2_0_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module CNN_padded_L2_1_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_1_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              400 Bit         RAMs := 1     
Module CNN_padded_L2_1_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_padded_L2_0_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module CNN_padded_L2_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 2     
+---RAMs : 
	               16 Bit         RAMs := 1     
Module CNN_padded_L2_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input      4 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 21    
Module CNN_resampled_L2_Hfu_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module CNN_resampled_L2_Hfu_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module CNN_resampled_L2_Hfu__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_resampled_L2_Hfu_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module CNN_resampled_L2_Hfu_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module CNN_resampled_L2_Hfu__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_resampled_L2_Hfu_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module CNN_resampled_L2_Hfu_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              14K Bit         RAMs := 1     
Module CNN_resampled_L2_Hfu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 8     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 13    
Module CNN_mux_285_18_1_1__2 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 27    
Module CNN_mux_285_18_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 27    
Module zero_mean_1chan 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input     19 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               18 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                5 Bit    Registers := 7     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module CNN_mux_285_18_1_1__1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     18 Bit        Muxes := 27    
Module efficient_pad_n_1cha 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               10 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                1 Bit    Registers := 6     
+---Muxes : 
	   2 Input     10 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 5     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module resample 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 3     
	   2 Input      5 Bit       Adders := 3     
+---Registers : 
	               18 Bit    Registers := 9     
	               10 Bit    Registers := 8     
	                5 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     18 Bit        Muxes := 6     
	   2 Input     10 Bit        Muxes := 7     
	   2 Input      5 Bit        Muxes := 33    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  28 Input      1 Bit        Muxes := 1     
Module CNN_mux_144_25_2_1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 4     
	                2 Bit    Registers := 1     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 13    
Module pad_for_conv2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 2     
+---Registers : 
	                8 Bit    Registers := 2     
	                6 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                4 Bit    Registers := 7     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 3     
	   3 Input      6 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 5     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module resample_for_conv2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      9 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 3     
	   2 Input      4 Bit       Adders := 3     
+---Registers : 
	               25 Bit    Registers := 9     
	                8 Bit    Registers := 7     
	                4 Bit    Registers := 5     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input     25 Bit        Muxes := 9     
	   2 Input      8 Bit        Muxes := 7     
	   2 Input      4 Bit        Muxes := 19    
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 9     
	  14 Input      1 Bit        Muxes := 1     
Module CNN_mux_42_48_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 3     
Module conv2d_3x3_4chan_rev 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     50 Bit       Adders := 1     
	   2 Input     48 Bit       Adders := 2     
	   3 Input     48 Bit       Adders := 3     
	   2 Input     32 Bit       Adders := 2     
	   2 Input     10 Bit       Adders := 3     
	   2 Input      9 Bit       Adders := 1     
	   4 Input      6 Bit       Adders := 1     
	   2 Input      3 Bit       Adders := 1     
+---Registers : 
	               55 Bit    Registers := 1     
	               48 Bit    Registers := 4     
	               41 Bit    Registers := 15    
	               32 Bit    Registers := 5     
	               25 Bit    Registers := 6     
	               18 Bit    Registers := 9     
	               10 Bit    Registers := 3     
	                9 Bit    Registers := 4     
	                7 Bit    Registers := 1     
	                6 Bit    Registers := 4     
	                4 Bit    Registers := 4     
	                3 Bit    Registers := 3     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 13    
+---Muxes : 
	   2 Input     32 Bit        Muxes := 4     
	   2 Input     10 Bit        Muxes := 4     
	   2 Input      9 Bit        Muxes := 2     
	   5 Input      3 Bit        Muxes := 1     
	   2 Input      3 Bit        Muxes := 3     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 7     
Module max_pool_1chan 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 6     
	               25 Bit    Registers := 4     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 4     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 12    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 4     
	   2 Input     25 Bit        Muxes := 4     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      5 Bit        Muxes := 4     
	   5 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 2     
	   2 Input      1 Bit        Muxes := 9     
Module CNN_mux_285_48_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     48 Bit        Muxes := 27    
Module relu 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               48 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 6     
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module CNN_mux_285_25_1_1 
Detailed RTL Component Info : 
+---Muxes : 
	   2 Input     25 Bit        Muxes := 27    
Module CNN_mac_muladd_18dEe_DSP48_2 
Detailed RTL Component Info : 
+---Registers : 
	               37 Bit    Registers := 1     
Module batch_norm 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     10 Bit       Adders := 1     
	   2 Input      5 Bit       Adders := 2     
+---Registers : 
	               37 Bit    Registers := 2     
	               25 Bit    Registers := 1     
	               18 Bit    Registers := 1     
	               16 Bit    Registers := 1     
	               10 Bit    Registers := 1     
	                5 Bit    Registers := 10    
	                3 Bit    Registers := 1     
	                1 Bit    Registers := 9     
+---Muxes : 
	   2 Input      5 Bit        Muxes := 1     
	   6 Input      3 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 6     
Module CNN_mac_muladd_18cud_DSP48_1__1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module CNN_mac_muladd_18cud_DSP48_1__2 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module CNN_mac_muladd_18cud_DSP48_1__3 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module CNN_mac_muladd_18cud_DSP48_1__4 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module CNN_mac_muladd_18cud_DSP48_1__5 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module CNN_mac_muladd_18cud_DSP48_1__6 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module CNN_mac_muladd_18cud_DSP48_1__7 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module CNN_mac_muladd_18cud_DSP48_1 
Detailed RTL Component Info : 
+---Registers : 
	               35 Bit    Registers := 1     
Module conv2d_3x3_1chan_rev 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     56 Bit       Adders := 1     
	   2 Input     32 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
+---Registers : 
	               48 Bit    Registers := 13    
	               35 Bit    Registers := 1     
	               25 Bit    Registers := 8     
	               18 Bit    Registers := 99    
	               10 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 27    
+---Muxes : 
	   2 Input     48 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 8     
Module CNN_maxpool_0_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_maxpool_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	              700 Bit         RAMs := 1     
Module CNN_maxpool_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_ReLU_0_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__29 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__28 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__31 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__30 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__33 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__32 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__35 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__34 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__37 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__36 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__39 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__38 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__41 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__40 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__43 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__42 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__45 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__44 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__47 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__46 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__49 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__48 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__51 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__50 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__53 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__52 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__55 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram__54 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_ReLU_0_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_ReLU_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 5     
+---Muxes : 
	   2 Input     48 Bit        Muxes := 6     
	   2 Input      5 Bit        Muxes := 4     
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 11    
Module CNN_batchnorm_0_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_batchnorm_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               48 Bit    Registers := 2     
+---RAMs : 
	               2K Bit         RAMs := 1     
Module CNN_batchnorm_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__1 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__1 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__2 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__3 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__3 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__4 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__4 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__5 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__5 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__6 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__6 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__7 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__7 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__8 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__8 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__9 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__9 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__10 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__10 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__11 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__11 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__12 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__12 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__13 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__13 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__14 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__14 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__15 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__15 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__16 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__16 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__17 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__17 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__18 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__18 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__19 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__19 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__20 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__20 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__21 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__21 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__22 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__22 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__23 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__23 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__24 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__24 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__25 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__25 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__26 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__26 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram__27 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V__27 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
Module CNN_conv_0_V_memcore_ram 
Detailed RTL Component Info : 
+---Registers : 
	               25 Bit    Registers := 2     
+---RAMs : 
	               1K Bit         RAMs := 1     
Module CNN_conv_0_V 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      2 Bit       Adders := 1     
	   2 Input      1 Bit       Adders := 2     
+---Registers : 
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 5     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 840 (col length:140)
BRAMs: 890 (col length: RAMB18 140 RAMB36 70)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1512_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_1688_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1778_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_2686_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "tmp_fu_935_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1015_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1554_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_830_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U463/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U458/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U465/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U464/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U460/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U459/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U466/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U461/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_25s_1eOg_U462/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_25s_1eOg.v:17]
WARNING: [Synth 8-6014] Unused sequential element in_image_0_V_load_2_reg_1258_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:583]
WARNING: [Synth 8-6014] Unused sequential element kernel_1_V_load_reg_1357_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:584]
WARNING: [Synth 8-6014] Unused sequential element reg_663_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:508]
WARNING: [Synth 8-6014] Unused sequential element kernel_0_V_load_reg_1248_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:509]
WARNING: [Synth 8-6014] Unused sequential element reg_667_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:523]
WARNING: [Synth 8-6014] Unused sequential element kernel_3_V_load_reg_1367_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:614]
WARNING: [Synth 8-6014] Unused sequential element kernel_2_V_load_reg_1362_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:599]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_V_load_3_reg_1283_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:538]
WARNING: [Synth 8-6014] Unused sequential element kernel_5_V_load_reg_1278_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:539]
WARNING: [Synth 8-6014] Unused sequential element kernel_4_V_load_reg_1273_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:524]
WARNING: [Synth 8-6014] Unused sequential element reg_671_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:553]
WARNING: [Synth 8-6014] Unused sequential element kernel_8_V_load_reg_1412_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:629]
WARNING: [Synth 8-6014] Unused sequential element kernel_6_V_load_reg_1288_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:554]
WARNING: [Synth 8-6014] Unused sequential element in_image_2_V_load_2_reg_1298_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:568]
WARNING: [Synth 8-6014] Unused sequential element kernel_7_V_load_reg_1293_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_4chan_rev.v:569]
DSP Report: Generating DSP p_Val2_9_1_reg_1487_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_1_V_load_reg_1357_reg is absorbed into DSP p_Val2_9_1_reg_1487_reg.
DSP Report: register in_image_0_V_load_2_reg_1258_reg is absorbed into DSP p_Val2_9_1_reg_1487_reg.
DSP Report: register p_Val2_9_1_reg_1487_reg is absorbed into DSP p_Val2_9_1_reg_1487_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U463/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_1_reg_1487_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U463/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_1_reg_1487_reg.
DSP Report: Generating DSP p_Val2_9_reg_1422_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_0_V_load_reg_1248_reg is absorbed into DSP p_Val2_9_reg_1422_reg.
DSP Report: register reg_663_reg is absorbed into DSP p_Val2_9_reg_1422_reg.
DSP Report: register p_Val2_9_reg_1422_reg is absorbed into DSP p_Val2_9_reg_1422_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U458/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_reg_1422_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U458/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_reg_1422_reg.
DSP Report: Generating DSP p_Val2_9_3_reg_1497_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_3_V_load_reg_1367_reg is absorbed into DSP p_Val2_9_3_reg_1497_reg.
DSP Report: register reg_667_reg is absorbed into DSP p_Val2_9_3_reg_1497_reg.
DSP Report: register p_Val2_9_3_reg_1497_reg is absorbed into DSP p_Val2_9_3_reg_1497_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U465/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_3_reg_1497_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U465/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_3_reg_1497_reg.
DSP Report: Generating DSP p_Val2_9_2_reg_1492_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_2_V_load_reg_1362_reg is absorbed into DSP p_Val2_9_2_reg_1492_reg.
DSP Report: register reg_663_reg is absorbed into DSP p_Val2_9_2_reg_1492_reg.
DSP Report: register p_Val2_9_2_reg_1492_reg is absorbed into DSP p_Val2_9_2_reg_1492_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U464/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_2_reg_1492_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U464/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_2_reg_1492_reg.
DSP Report: Generating DSP p_Val2_9_5_reg_1462_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_5_V_load_reg_1278_reg is absorbed into DSP p_Val2_9_5_reg_1462_reg.
DSP Report: register in_image_1_V_load_3_reg_1283_reg is absorbed into DSP p_Val2_9_5_reg_1462_reg.
DSP Report: register p_Val2_9_5_reg_1462_reg is absorbed into DSP p_Val2_9_5_reg_1462_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U460/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_5_reg_1462_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U460/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_5_reg_1462_reg.
DSP Report: Generating DSP p_Val2_9_4_reg_1457_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_4_V_load_reg_1273_reg is absorbed into DSP p_Val2_9_4_reg_1457_reg.
DSP Report: register reg_667_reg is absorbed into DSP p_Val2_9_4_reg_1457_reg.
DSP Report: register p_Val2_9_4_reg_1457_reg is absorbed into DSP p_Val2_9_4_reg_1457_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U459/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_4_reg_1457_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U459/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_4_reg_1457_reg.
DSP Report: Generating DSP p_Val2_9_8_reg_1502_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_8_V_load_reg_1412_reg is absorbed into DSP p_Val2_9_8_reg_1502_reg.
DSP Report: register reg_671_reg is absorbed into DSP p_Val2_9_8_reg_1502_reg.
DSP Report: register p_Val2_9_8_reg_1502_reg is absorbed into DSP p_Val2_9_8_reg_1502_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U466/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_8_reg_1502_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U466/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_8_reg_1502_reg.
DSP Report: Generating DSP p_Val2_9_6_reg_1467_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_6_V_load_reg_1288_reg is absorbed into DSP p_Val2_9_6_reg_1467_reg.
DSP Report: register reg_671_reg is absorbed into DSP p_Val2_9_6_reg_1467_reg.
DSP Report: register p_Val2_9_6_reg_1467_reg is absorbed into DSP p_Val2_9_6_reg_1467_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U461/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_6_reg_1467_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U461/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_6_reg_1467_reg.
DSP Report: Generating DSP p_Val2_9_7_reg_1472_reg, operation Mode is: (A2*B2)'.
DSP Report: register kernel_7_V_load_reg_1293_reg is absorbed into DSP p_Val2_9_7_reg_1472_reg.
DSP Report: register in_image_2_V_load_2_reg_1298_reg is absorbed into DSP p_Val2_9_7_reg_1472_reg.
DSP Report: register p_Val2_9_7_reg_1472_reg is absorbed into DSP p_Val2_9_7_reg_1472_reg.
DSP Report: register CNN_mul_mul_25s_1eOg_U462/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg_reg is absorbed into DSP p_Val2_9_7_reg_1472_reg.
DSP Report: operator CNN_mul_mul_25s_1eOg_U462/CNN_mul_mul_25s_1eOg_DSP48_3_U/p_reg0 is absorbed into DSP p_Val2_9_7_reg_1472_reg.
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_1467_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_987_p2" won't be mapped to RAM because it is too sparse
INFO: [Synth 8-5546] ROM "exitcond_flatten_fu_999_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18dEe_U245/CNN_mac_muladd_18dEe_DSP48_2_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18dEe.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18dEe_U245/CNN_mac_muladd_18dEe_DSP48_2_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18dEe.v:31]
WARNING: [Synth 8-6014] Unused sequential element OP2_V_reg_1182_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/batch_norm.v:773]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_1384_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/batch_norm.v:663]
DSP Report: Generating DSP p_Val2_s_24_reg_1394_reg, operation Mode is: (C+(A2*B2)')'.
DSP Report: register OP2_V_reg_1182_reg is absorbed into DSP p_Val2_s_24_reg_1394_reg.
DSP Report: register tmp_13_reg_1384_reg is absorbed into DSP p_Val2_s_24_reg_1394_reg.
DSP Report: register p_Val2_s_24_reg_1394_reg is absorbed into DSP p_Val2_s_24_reg_1394_reg.
DSP Report: register CNN_mac_muladd_18dEe_U245/CNN_mac_muladd_18dEe_DSP48_2_U/m_reg_reg is absorbed into DSP p_Val2_s_24_reg_1394_reg.
DSP Report: operator CNN_mac_muladd_18dEe_U245/CNN_mac_muladd_18dEe_DSP48_2_U/p is absorbed into DSP p_Val2_s_24_reg_1394_reg.
DSP Report: operator CNN_mac_muladd_18dEe_U245/CNN_mac_muladd_18dEe_DSP48_2_U/m is absorbed into DSP p_Val2_s_24_reg_1394_reg.
INFO: [Synth 8-5546] ROM "tmp_fu_850_p2" won't be mapped to RAM because it is too sparse
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:31]
WARNING: [Synth 8-6014] Unused sequential element CNN_mul_mul_18s_1bkb_U186/CNN_mul_mul_18s_1bkb_DSP48_0_U/p_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mul_mul_18s_1bkb.v:17]
WARNING: [Synth 8-6014] Unused sequential element kernel_8_V_read_reg_1338_pp0_iter8_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1086]
WARNING: [Synth 8-6014] Unused sequential element kernel_8_V_read_reg_1338_pp0_iter9_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:789]
WARNING: [Synth 8-6014] Unused sequential element in_image_2_2_V_loa_reg_1397_pp0_iter8_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1050]
WARNING: [Synth 8-6014] Unused sequential element in_image_2_2_V_loa_reg_1397_pp0_iter9_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:790]
WARNING: [Synth 8-6014] Unused sequential element tmp_15_reg_1527_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1094]
WARNING: [Synth 8-6014] Unused sequential element kernel_7_V_read_reg_1328_pp0_iter7_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1078]
WARNING: [Synth 8-6014] Unused sequential element kernel_7_V_read_reg_1328_pp0_iter8_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:772]
WARNING: [Synth 8-6014] Unused sequential element in_image_2_1_V_loa_reg_1392_pp0_iter7_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1042]
WARNING: [Synth 8-6014] Unused sequential element in_image_2_1_V_loa_reg_1392_pp0_iter8_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:773]
WARNING: [Synth 8-6014] Unused sequential element tmp_14_reg_1512_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1093]
WARNING: [Synth 8-6014] Unused sequential element kernel_6_V_read_reg_1318_pp0_iter6_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1071]
WARNING: [Synth 8-6014] Unused sequential element kernel_6_V_read_reg_1318_pp0_iter7_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:755]
WARNING: [Synth 8-6014] Unused sequential element in_image_2_0_V_loa_reg_1387_pp0_iter6_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1035]
WARNING: [Synth 8-6014] Unused sequential element in_image_2_0_V_loa_reg_1387_pp0_iter7_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:756]
WARNING: [Synth 8-6014] Unused sequential element tmp_13_reg_1497_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1092]
WARNING: [Synth 8-6014] Unused sequential element kernel_5_V_read_reg_1308_pp0_iter5_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1065]
WARNING: [Synth 8-6014] Unused sequential element kernel_5_V_read_reg_1308_pp0_iter6_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:738]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_2_V_loa_reg_1382_pp0_iter5_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1029]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_2_V_loa_reg_1382_pp0_iter6_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:739]
WARNING: [Synth 8-6014] Unused sequential element tmp_12_reg_1482_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1091]
WARNING: [Synth 8-6014] Unused sequential element kernel_4_V_read_reg_1298_pp0_iter4_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1060]
WARNING: [Synth 8-6014] Unused sequential element kernel_4_V_read_reg_1298_pp0_iter5_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:721]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_1_V_loa_reg_1377_pp0_iter4_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1024]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_1_V_loa_reg_1377_pp0_iter5_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:722]
WARNING: [Synth 8-6014] Unused sequential element tmp_11_reg_1467_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1090]
WARNING: [Synth 8-6014] Unused sequential element kernel_3_V_read_reg_1288_pp0_iter3_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1056]
WARNING: [Synth 8-6014] Unused sequential element kernel_3_V_read_reg_1288_pp0_iter4_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:704]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_0_V_loa_reg_1372_pp0_iter3_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1020]
WARNING: [Synth 8-6014] Unused sequential element in_image_1_0_V_loa_reg_1372_pp0_iter4_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:705]
WARNING: [Synth 8-6014] Unused sequential element tmp_10_reg_1452_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1089]
WARNING: [Synth 8-6014] Unused sequential element kernel_2_V_read_reg_1278_pp0_iter2_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1053]
WARNING: [Synth 8-6014] Unused sequential element kernel_2_V_read_reg_1278_pp0_iter3_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:687]
WARNING: [Synth 8-6014] Unused sequential element in_image_0_2_V_loa_reg_1367_pp0_iter2_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1017]
WARNING: [Synth 8-6014] Unused sequential element in_image_0_2_V_loa_reg_1367_pp0_iter3_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:688]
WARNING: [Synth 8-6014] Unused sequential element tmp_9_reg_1437_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1096]
WARNING: [Synth 8-6014] Unused sequential element kernel_1_V_read_reg_1268_pp0_iter1_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1136]
WARNING: [Synth 8-6014] Unused sequential element kernel_1_V_read_reg_1268_pp0_iter2_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:670]
WARNING: [Synth 8-6014] Unused sequential element in_image_0_1_V_loa_reg_1362_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1125]
WARNING: [Synth 8-6014] Unused sequential element in_image_0_1_V_loa_reg_1362_pp0_iter2_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:671]
WARNING: [Synth 8-6014] Unused sequential element kernel_0_V_read_reg_1258_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:1133]
WARNING: [Synth 8-6014] Unused sequential element kernel_0_V_read_reg_1258_pp0_iter1_reg_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:654]
WARNING: [Synth 8-6014] Unused sequential element in_image_0_0_V_loa_reg_1357_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/conv2d_3x3_1chan_rev.v:655]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:30]
WARNING: [Synth 8-6014] Unused sequential element  was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mac_muladd_18cud.v:30]
DSP Report: Generating DSP p_Val2_s_reg_1412_reg, operation Mode is: (A''*B2)'.
DSP Report: register in_image_0_0_V_loa_reg_1357_reg is absorbed into DSP p_Val2_s_reg_1412_reg.
DSP Report: register kernel_0_V_read_reg_1258_reg is absorbed into DSP p_Val2_s_reg_1412_reg.
DSP Report: register kernel_0_V_read_reg_1258_pp0_iter1_reg_reg is absorbed into DSP p_Val2_s_reg_1412_reg.
DSP Report: register p_Val2_s_reg_1412_reg is absorbed into DSP p_Val2_s_reg_1412_reg.
DSP Report: register CNN_mul_mul_18s_1bkb_U186/CNN_mul_mul_18s_1bkb_DSP48_0_U/p_reg_reg is absorbed into DSP p_Val2_s_reg_1412_reg.
DSP Report: operator CNN_mul_mul_18s_1bkb_U186/CNN_mul_mul_18s_1bkb_DSP48_0_U/p_reg0 is absorbed into DSP p_Val2_s_reg_1412_reg.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C+(A''*B'')'.
DSP Report: register in_image_0_1_V_loa_reg_1362_reg is absorbed into DSP CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_1_V_loa_reg_1362_pp0_iter2_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_1_V_read_reg_1268_pp0_iter1_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_1_V_read_reg_1268_pp0_iter2_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U187/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register in_image_0_2_V_loa_reg_1367_pp0_iter2_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_0_2_V_loa_reg_1367_pp0_iter3_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_2_V_read_reg_1278_pp0_iter2_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_2_V_read_reg_1278_pp0_iter3_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U188/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register in_image_1_0_V_loa_reg_1372_pp0_iter3_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_0_V_loa_reg_1372_pp0_iter4_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_3_V_read_reg_1288_pp0_iter3_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_3_V_read_reg_1288_pp0_iter4_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U189/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register in_image_1_1_V_loa_reg_1377_pp0_iter4_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_1_V_loa_reg_1377_pp0_iter5_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_4_V_read_reg_1298_pp0_iter4_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_4_V_read_reg_1298_pp0_iter5_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U190/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register in_image_1_2_V_loa_reg_1382_pp0_iter5_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_1_2_V_loa_reg_1382_pp0_iter6_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_5_V_read_reg_1308_pp0_iter5_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_5_V_read_reg_1308_pp0_iter6_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U191/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register in_image_2_0_V_loa_reg_1387_pp0_iter6_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_2_0_V_loa_reg_1387_pp0_iter7_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_6_V_read_reg_1318_pp0_iter6_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_6_V_read_reg_1318_pp0_iter7_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U192/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register in_image_2_1_V_loa_reg_1392_pp0_iter7_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_2_1_V_loa_reg_1392_pp0_iter8_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_7_V_read_reg_1328_pp0_iter7_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_7_V_read_reg_1328_pp0_iter8_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U193/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: Generating DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p, operation Mode is: C'+(A''*B'')'.
DSP Report: register in_image_2_2_V_loa_reg_1397_pp0_iter8_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register in_image_2_2_V_loa_reg_1397_pp0_iter9_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_8_V_read_reg_1338_pp0_iter8_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register kernel_8_V_read_reg_1338_pp0_iter9_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register C is absorbed into DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: register CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/m_reg_reg is absorbed into DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/m is absorbed into DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p.
DSP Report: operator CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p is absorbed into DSP CNN_mac_muladd_18cud_U194/CNN_mac_muladd_18cud_DSP48_1_U/p.
WARNING: [Synth 8-6014] Unused sequential element mean_removed_0_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element mean_removed_0_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg was removed. 
WARNING: [Synth 8-6014] Unused sequential element mean_removed_1_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/q0_reg was removed.  [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN_mean_removed_fYi_memcore.v:39]
WARNING: [Synth 8-6014] Unused sequential element mean_removed_1_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg was removed. 
INFO: [Common 17-14] Message 'Synth 8-6014' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_0_V_memcore_U/CNN_padded_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_0_V_memcore_U/CNN_padded_L2_0_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[0].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Synth 8-3971] The signal gen_buffer[1].CNN_padded_L2_1_V_memcore_U/CNN_padded_L2_1_V_memcore_ram_U/ram_reg was recognized as a true dual port RAM template.
INFO: [Common 17-14] Message 'Synth 8-3971' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_27_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_26_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_25_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_24_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_23_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_22_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_21_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_20_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_19_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_18_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_17_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_16_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_15_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_14_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_13_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_12_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_11_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_10_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_9_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_8_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_7_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_6_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_4_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_3_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_2_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_1_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-5784] Optimized 11 bits of RAM "batchnorm_0_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg" due to constant propagation. Old ram width 48 bits, new ram width 37 bits.
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/x_mid2_reg_1137_reg[3]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_10_reg_1229_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/x_mid2_reg_1137_reg[2]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_10_reg_1229_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/x_mid2_reg_1137_reg[0]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_10_reg_1229_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/x_mid2_reg_1137_reg[1]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_10_reg_1229_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_9_reg_1224_reg[0]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_19_reg_1150_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_9_reg_1224_reg[1]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_19_reg_1150_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[0]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_6_cast_reg_1173_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[1]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_6_cast_reg_1173_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[2]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_6_cast_reg_1173_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[3]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[4]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[5]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[6]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[7]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[7]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[8]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[8]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[9]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[10]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[11]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[12]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[13]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[14]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[15]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[16]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[17]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[18]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[19]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[20]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[21]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[22]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[23]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[24]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[25]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[26]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[27]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[28]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[29]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[30]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[31]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[32]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[33]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[34]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[35]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[36]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[37]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[38]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[39]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[40]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[41]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[42]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[43]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[44]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[45]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[46]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[47]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[48]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[49]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[50]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[51]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[52]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[53]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[54]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[55]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[56]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[57]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[58]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[59]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[60]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[61]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[62]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_20_reg_1158_reg[63]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_6_cast_reg_1173_reg[0]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_6_cast_reg_1173_reg[1]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp_6_cast_reg_1173_reg[2]' (FDE) to 'i_7_0/conv2d_3x3_4chan_rev_U0/i_mid2_reg_1132_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[0]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[1]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[2]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[3]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[4]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3886] merging instance 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[5]' (FD) to 'i_7_0/conv2d_3x3_4chan_rev_U0/tmp2_reg_1507_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7_0/conv2d_3x3_4chan_rev_U0/\tmp2_reg_1507_reg[6] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7_0/conv2d_3x3_4chan_rev_U0/ap_done_reg_reg)
WARNING: [Synth 8-3332] Sequential element (ap_done_reg_reg) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[31]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[30]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[29]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[28]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[27]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[26]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[25]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[24]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[23]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[22]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[21]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[20]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[19]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[18]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[17]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[16]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[15]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[14]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[13]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[12]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[11]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[10]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[9]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[8]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[7]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[6]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[5]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_mid2_reg_1137_reg[4]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[31]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[30]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[29]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[28]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[27]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[26]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[25]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[24]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[23]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[22]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[21]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[20]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[19]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[18]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[17]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[16]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[15]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[14]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[13]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[12]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[11]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[10]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[9]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[8]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[7]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[6]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[5]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (p_x_1_8_reg_1323_reg[4]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[31]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[30]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[29]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[28]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[27]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[26]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[25]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[24]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[23]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[22]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[21]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[20]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[19]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[18]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[17]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[16]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[15]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[14]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[13]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[12]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[11]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[10]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[9]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[8]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[7]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[6]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[5]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (x_reg_593_reg[4]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (tmp_12_reg_1313_reg[0]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (tmp_12_reg_1313_pp0_iter1_reg_reg[0]) is unused and will be removed from module conv2d_3x3_4chan_rev.
WARNING: [Synth 8-3332] Sequential element (tmp_12_reg_1313_pp0_iter2_reg_reg[0]) is unused and will be removed from module conv2d_3x3_4chan_rev.
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[0]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[1]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[2]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[3]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[4]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[5]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[6]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[7]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[8]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[9]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[10]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[11]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[12]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[13]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3886] merging instance 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[14]' (FD) to 'i_7_1/batch_norm_U0/tmp_45_cast_reg_1187_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7_1/batch_norm_U0/\tmp_45_cast_reg_1187_reg[15] )
INFO: [Synth 8-3886] merging instance 'i_7_1/relu_U0/tmp_9_reg_1323_reg[0]' (FDE) to 'i_7_1/relu_U0/tmp_9_reg_1323_reg[1]'
INFO: [Synth 8-3886] merging instance 'i_7_1/relu_U0/tmp_9_reg_1323_reg[1]' (FDE) to 'i_7_1/relu_U0/tmp_9_reg_1323_reg[2]'
INFO: [Synth 8-3886] merging instance 'i_7_1/relu_U0/tmp_9_reg_1323_reg[2]' (FDE) to 'i_7_1/relu_U0/tmp_9_reg_1323_reg[3]'
INFO: [Synth 8-3886] merging instance 'i_7_1/relu_U0/tmp_9_reg_1323_reg[3]' (FDE) to 'i_7_1/relu_U0/tmp_9_reg_1323_reg[4]'
INFO: [Synth 8-3886] merging instance 'i_7_1/relu_U0/tmp_9_reg_1323_reg[4]' (FDE) to 'i_7_1/relu_U0/tmp_9_reg_1323_reg[5]'
INFO: [Synth 8-3886] merging instance 'i_7_1/relu_U0/tmp_9_reg_1323_reg[5]' (FDE) to 'i_7_1/relu_U0/tmp_9_reg_1323_reg[6]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_7_1/relu_U0/\tmp_9_reg_1323_reg[10] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (i_7_1/max_pool_1chan_U0/\tmp_41_t_reg_1766_reg[0] )
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[22]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[21]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[20]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[19]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[18]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[17]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[16]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[15]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[14]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[13]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[12]) is unused and will be removed from module max_pool_1chan.
WARNING: [Synth 8-3332] Sequential element (ap_phi_reg_pp0_iter2_p_Val2_s_reg_1146_reg[11]) is unused and will be removed from module max_pool_1chan.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Removed BRAM instance from module CNN_padded_0_V__1 due to constant propagation
Removed 1 RAM instances from module CNN_padded_0_V__1 due to constant propagation
Removed BRAM instance from module CNN_padded_0_V__1 due to constant propagation
Removed 1 RAM instances from module CNN_padded_0_V__1 due to constant propagation
Removed BRAM instance from module CNN_padded_0_V due to constant propagation
Removed 1 RAM instances from module CNN_padded_0_V due to constant propagation
Removed BRAM instance from module CNN_padded_0_V due to constant propagation
Removed 1 RAM instances from module CNN_padded_0_V due to constant propagation
Removed BRAM instance from module CNN_padded_L2_0_V__1 due to constant propagation
Removed 1 RAM instances from module CNN_padded_L2_0_V__1 due to constant propagation
Removed BRAM instance from module CNN_padded_L2_0_V__1 due to constant propagation
Removed 1 RAM instances from module CNN_padded_L2_0_V__1 due to constant propagation
Removed BRAM instance from module CNN_padded_L2_0_V due to constant propagation
Removed 1 RAM instances from module CNN_padded_L2_0_V due to constant propagation
Removed BRAM instance from module CNN_padded_L2_0_V due to constant propagation
Removed 1 RAM instances from module CNN_padded_L2_0_V due to constant propagation
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:45 ; elapsed = 00:01:52 . Memory (MB): peak = 1089.406 ; gain = 777.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Preliminary Mapping  Report (see note below)
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN                               | batchnorm_27_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_26_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_25_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_24_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_23_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_22_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_21_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_20_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_19_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_18_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_17_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_16_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_15_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_14_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_13_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_12_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_11_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_10_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_9_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_8_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_7_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_6_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_4_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_3_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_2_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_1_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_0_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | conv_27_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_26_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_25_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_24_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_23_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_22_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_21_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_20_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_19_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_18_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_17_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_16_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_15_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_14_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_13_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_12_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_11_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_10_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_9_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_8_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_7_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_6_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_5_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_4_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_3_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_2_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_1_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_0_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+

Note: The tale above is a preliminary report that shows the Block RAMs at the current stage of the synthesis flow. Some Block RAMs may be reimplemented as non Block RAM primitives later in the synthesis flow. Multiple instantiated Block RAMs are reported only once. 

Distributed RAM: Preliminary Mapping  Report (see note below)
+------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                    | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|CNN         | mean_removed_0_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_1_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_2_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_3_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_4_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_5_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_6_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_7_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_8_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_9_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_10_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_11_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_12_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_13_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_14_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_15_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_16_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_17_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_18_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_19_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_20_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_21_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_22_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_23_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_24_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_25_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_26_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_27_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | maxpool_13_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_12_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_11_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_10_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_9_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_8_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_7_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_6_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_4_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_3_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_2_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_1_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_0_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
+------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

Note: The table above is a preliminary report that shows the Distributed RAMs at the current stage of the synthesis flow. Some Distributed RAMs may be reimplemented as non Distributed RAM primitives later in the synthesis flow. Multiple instantiated RAMs are reported only once.

DSP: Preliminary Mapping  Report (see note below)
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|Module Name          | DSP Mapping   | A Size | B Size | C Size | D Size | P Size | AREG | BREG | CREG | DREG | ADREG | MREG | PREG | 
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_4chan_rev | (A2*B2)'      | 25     | 18     | -      | -      | 43     | 1    | 1    | -    | -    | -     | 1    | 1    | 
|batch_norm           | (C+(A2*B2)')' | 25     | 18     | 34     | -      | 37     | 1    | 1    | 0    | -    | -     | 1    | 1    | 
|conv2d_3x3_1chan_rev | (A''*B2)'     | 18     | 18     | -      | -      | 36     | 2    | 1    | -    | -    | -     | 1    | 1    | 
|conv2d_3x3_1chan_rev | C+(A''*B'')'  | 18     | 18     | 35     | -      | 35     | 2    | 2    | 0    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')' | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')' | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')' | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')' | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')' | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')' | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
|conv2d_3x3_1chan_rev | C'+(A''*B'')' | 18     | 18     | 35     | -      | 35     | 2    | 2    | 1    | -    | -     | 1    | 0    | 
+---------------------+---------------+--------+--------+--------+--------+--------+------+------+------+------+-------+------+------+

Note: The table above is a preliminary report that shows the DSPs inferred at the current stage of the synthesis flow. Some DSP may be reimplemented as non DSP primitives later in the synthesis flow. Multiple instantiated DSPs are reported only once.
---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_1_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_1_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_1_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_1_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_2_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_2_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_2_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_2_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_3_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_3_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_3_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_3_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_4_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_4_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_4_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_4_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_5_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_5_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_5_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_5_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_6_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_6_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_6_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_6_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_7_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_7_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_7_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_7_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_8_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_8_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_8_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_8_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_9_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_9_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_9_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_9_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_10_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_10_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_10_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_10_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_11_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_11_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_11_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_11_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_12_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_12_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_12_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_12_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_13_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_13_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_13_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_13_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_14_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_14_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_14_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_14_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_15_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_15_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_15_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_15_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_16_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_16_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_16_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_16_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_17_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_17_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_17_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_17_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_18_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_18_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_18_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_18_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_19_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_19_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_19_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_19_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_20_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_20_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_20_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_20_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_21_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_21_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_21_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_21_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_22_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_22_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_22_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_22_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_23_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_23_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_23_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_23_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_24_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_24_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_24_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_24_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_25_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_25_V_U/i_7_0/gen_buffer[0].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_25_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-4480] The timing for the instance i_7_0/padded_25_V_U/i_7_1/gen_buffer[1].CNN_padded_1_V_memcore_U/CNN_padded_1_V_memcore_ram_U/ram_reg (implemented as a block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Common 17-14] Message 'Synth 8-4480' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |CNN__GB0      |           1|     42106|
|2     |CNN__GB1      |           1|     25697|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:02:01 ; elapsed = 00:02:09 . Memory (MB): peak = 1089.406 ; gain = 777.102
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:04:09 ; elapsed = 00:04:18 . Memory (MB): peak = 1196.809 ; gain = 884.504
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Block RAM: Final Mapping  Report
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|Module Name                       | RTL Object                                                                           | PORT A (Depth x Width) | W | R | PORT B (Depth x Width) | W | R | Ports driving FF | RAMB18 | RAMB36 | 
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_L2_Hfu_memcore_ram: | ram_reg                                                                              | 1 K x 25(WRITE_FIRST)  | W | R | 1 K x 25(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN_padded_L2_1_V_memcore_ram:    | ram_reg                                                                              | 16 x 25(WRITE_FIRST)   | W | R | 16 x 25(WRITE_FIRST)   | W | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_27_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_26_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_25_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_24_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_23_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_22_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_21_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_20_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_19_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_18_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_17_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_16_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_15_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_14_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_13_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_12_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_11_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_10_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_9_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_8_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_7_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_6_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_5_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_4_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_3_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_2_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_1_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | batchnorm_0_V_U/CNN_batchnorm_0_V_memcore_U/CNN_batchnorm_0_V_memcore_ram_U/ram_reg  | 64 x 48(READ_FIRST)    | W |   | 64 x 48(WRITE_FIRST)   |   | R | Port A and B     | 0      | 1      | 
|CNN                               | conv_0_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_1_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_2_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_3_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_4_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_5_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_6_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_7_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_8_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_9_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                 | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_10_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_11_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_12_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_13_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_14_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_15_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_16_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_17_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_18_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_19_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_20_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_21_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_22_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_23_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_24_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_25_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_26_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN                               | conv_27_V_U/CNN_conv_0_V_memcore_U/CNN_conv_0_V_memcore_ram_U/ram_reg                | 64 x 25(READ_FIRST)    | W |   | 64 x 25(WRITE_FIRST)   |   | R | Port A and B     | 1      | 0      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_ReLU_0_V_memcore_ram:         | ram_reg                                                                              | 32 x 48(WRITE_FIRST)   | W | R | 32 x 48(WRITE_FIRST)   |   | R | Port A and B     | 1      | 1      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_padded_1_V_memcore_ram:       | ram_reg                                                                              | 32 x 18(WRITE_FIRST)   | W | R | 32 x 18(WRITE_FIRST)   | W | R | Port A and B     | 1      | 0      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
|CNN_resampled_0_0_V_memcore_ram:  | ram_reg                                                                              | 2 K x 18(WRITE_FIRST)  | W | R | 2 K x 18(WRITE_FIRST)  | W | R | Port A and B     | 0      | 1      | 
+----------------------------------+--------------------------------------------------------------------------------------+------------------------+---+---+------------------------+---+---+------------------+--------+--------+


Distributed RAM: Final Mapping  Report
+------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|Module Name | RTL Object                                                                                    | Inference      | Size (Depth x Width) | Primitives   | 
+------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+--------------+
|CNN         | maxpool_0_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_1_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_2_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_3_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_4_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_5_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_6_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_7_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_8_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_9_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                 | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_10_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_11_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_12_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | maxpool_13_V_U/CNN_maxpool_0_V_memcore_U/CNN_maxpool_0_V_memcore_ram_U/ram_reg                | User Attribute | 32 x 25              | RAM32M x 5   | 
|CNN         | mean_removed_27_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_26_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_25_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_24_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_23_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_22_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_21_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_20_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_19_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_18_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_17_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_16_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_15_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_14_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_13_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_12_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_11_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_10_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_9_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_8_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_7_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_6_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_5_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_4_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_3_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_2_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_1_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
|CNN         | mean_removed_0_V_U/CNN_mean_removed_fYi_memcore_U/CNN_mean_removed_fYi_memcore_ram_U/ram_reg  | User Attribute | 64 x 18              | RAM64M x 6   | 
+------------+-----------------------------------------------------------------------------------------------+----------------+----------------------+--------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Report RTL Partitions: 
+------+--------------+------------+----------+
|      |RTL Partition |Replication |Instances |
+------+--------------+------------+----------+
|1     |CNN_GT3       |           1|        14|
|2     |CNN_GT5       |           1|        28|
|3     |CNN_GT6       |           1|        28|
|4     |CNN_GT0       |           1|     20514|
|5     |CNN_GT1       |           1|     47217|
+------+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:04:27 ; elapsed = 00:04:36 . Memory (MB): peak = 1391.316 ; gain = 1079.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:04:31 ; elapsed = 00:04:40 . Memory (MB): peak = 1391.316 ; gain = 1079.012
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:04:32 ; elapsed = 00:04:41 . Memory (MB): peak = 1391.316 ; gain = 1079.012
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:04:35 ; elapsed = 00:04:44 . Memory (MB): peak = 1391.316 ; gain = 1079.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:04:36 ; elapsed = 00:04:45 . Memory (MB): peak = 1391.316 ; gain = 1079.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:04:36 ; elapsed = 00:04:46 . Memory (MB): peak = 1391.316 ; gain = 1079.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:04:37 ; elapsed = 00:04:46 . Memory (MB): peak = 1391.316 ; gain = 1079.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|CNN         | conv2d_3x3_4chan_rev_U0/exitcond_flatten_reg_1343_pp0_iter3_reg_reg[0]    | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | conv2d_3x3_4chan_rev_U0/tmp_7_reg_1417_pp0_iter3_reg_reg[5]               | 3      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|CNN         | conv2d_3x3_4chan_rev_U0/tmp_10_reg_1229_pp0_iter3_reg_reg[3]              | 3      | 4     | NO           | NO                 | YES               | 4      | 0       | 
|CNN         | conv2d_3x3_4chan_rev_U0/tmp_12_reg_1313_pp0_iter2_reg_reg[47]             | 3      | 40    | NO           | NO                 | YES               | 40     | 0       | 
|CNN         | conv2d_3x3_4chan_rev_U0/tmp_78_8_reg_1527_reg[5]                          | 4      | 6     | NO           | NO                 | YES               | 6      | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/tmp_reg_1353_pp0_iter11_reg_reg[0]                | 10     | 1     | NO           | NO                 | YES               | 1      | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/kernel_5_V_read_reg_1308_pp0_iter4_reg_reg[17]    | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/in_image_1_2_V_loa_reg_1382_pp0_iter4_reg_reg[17] | 3      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/kernel_6_V_read_reg_1318_pp0_iter5_reg_reg[17]    | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/in_image_2_0_V_loa_reg_1387_pp0_iter5_reg_reg[17] | 4      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/kernel_7_V_read_reg_1328_pp0_iter6_reg_reg[17]    | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/in_image_2_1_V_loa_reg_1392_pp0_iter6_reg_reg[17] | 5      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/kernel_8_V_read_reg_1338_pp0_iter7_reg_reg[17]    | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/in_image_2_2_V_loa_reg_1397_pp0_iter7_reg_reg[17] | 6      | 18    | NO           | NO                 | YES               | 18     | 0       | 
|CNN         | conv2d_3x3_1chan_rev_U0/bias_V222_phi_reg_791_pp0_iter11_reg_reg[47]      | 10     | 18    | NO           | NO                 | YES               | 18     | 0       | 
+------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-----------+------+
|      |Cell       |Count |
+------+-----------+------+
|1     |CARRY4     |   146|
|2     |DSP48E1    |    10|
|3     |DSP48E1_1  |     1|
|4     |DSP48E1_3  |     6|
|5     |DSP48E1_4  |     1|
|6     |DSP48E1_5  |     1|
|7     |LUT1       |    52|
|8     |LUT2       |  2202|
|9     |LUT3       |  6728|
|10    |LUT4       |   938|
|11    |LUT5       |  3673|
|12    |LUT6       |  5276|
|13    |MUXF7      |  1055|
|14    |MUXF8      |   112|
|15    |RAM32M     |    70|
|16    |RAM64M     |   168|
|17    |RAMB18E1   |   112|
|18    |RAMB18E1_1 |    28|
|19    |RAMB36E1   |     1|
|20    |RAMB36E1_1 |    90|
|21    |RAMB36E1_2 |    28|
|22    |RAMB36E1_3 |     8|
|23    |SRL16E     |   220|
|24    |FDRE       |  4622|
|25    |FDSE       |   194|
+------+-----------+------+

Report Instance Areas: 
+------+---------------------------------------------------+-------------------------------------+------+
|      |Instance                                           |Module                               |Cells |
+------+---------------------------------------------------+-------------------------------------+------+
|1     |top                                                |                                     | 25742|
|2     |  ReLU_0_V_U                                       |CNN_ReLU_0_V                         |   104|
|3     |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_671             |     8|
|4     |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_674         |     8|
|5     |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_672             |    82|
|6     |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_673         |    82|
|7     |  ReLU_10_V_U                                      |CNN_ReLU_0_V_0                       |   106|
|8     |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_667             |     8|
|9     |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_670         |     8|
|10    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_668             |    82|
|11    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_669         |    82|
|12    |  ReLU_11_V_U                                      |CNN_ReLU_0_V_1                       |   127|
|13    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_663             |     9|
|14    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_666         |     9|
|15    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_664             |   104|
|16    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_665         |   104|
|17    |  ReLU_12_V_U                                      |CNN_ReLU_0_V_2                       |   104|
|18    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_659             |     8|
|19    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_662         |     8|
|20    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_660             |    82|
|21    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_661         |    82|
|22    |  ReLU_13_V_U                                      |CNN_ReLU_0_V_3                       |   127|
|23    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_655             |     8|
|24    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_658         |     8|
|25    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_656             |   105|
|26    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_657         |   105|
|27    |  ReLU_14_V_U                                      |CNN_ReLU_0_V_4                       |   108|
|28    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_651             |     8|
|29    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_654         |     8|
|30    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_652             |    82|
|31    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_653         |    82|
|32    |  ReLU_15_V_U                                      |CNN_ReLU_0_V_5                       |   128|
|33    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_647             |     8|
|34    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_650         |     8|
|35    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_648             |   105|
|36    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_649         |   105|
|37    |  ReLU_16_V_U                                      |CNN_ReLU_0_V_6                       |   104|
|38    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_643             |     8|
|39    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_646         |     8|
|40    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_644             |    82|
|41    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_645         |    82|
|42    |  ReLU_17_V_U                                      |CNN_ReLU_0_V_7                       |   128|
|43    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_639             |     8|
|44    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_642         |     8|
|45    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_640             |   105|
|46    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_641         |   105|
|47    |  ReLU_18_V_U                                      |CNN_ReLU_0_V_8                       |   106|
|48    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_635             |     8|
|49    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_638         |     8|
|50    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_636             |    82|
|51    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_637         |    82|
|52    |  ReLU_19_V_U                                      |CNN_ReLU_0_V_9                       |   127|
|53    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_631             |     8|
|54    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_634         |     8|
|55    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_632             |   105|
|56    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_633         |   105|
|57    |  ReLU_1_V_U                                       |CNN_ReLU_0_V_10                      |   127|
|58    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_627             |     9|
|59    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_630         |     9|
|60    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_628             |   104|
|61    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_629         |   104|
|62    |  ReLU_20_V_U                                      |CNN_ReLU_0_V_11                      |   104|
|63    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_623             |     8|
|64    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_626         |     8|
|65    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_624             |    82|
|66    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_625         |    82|
|67    |  ReLU_21_V_U                                      |CNN_ReLU_0_V_12                      |   128|
|68    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_619             |     8|
|69    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_622         |     8|
|70    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_620             |   105|
|71    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_621         |   105|
|72    |  ReLU_22_V_U                                      |CNN_ReLU_0_V_13                      |   104|
|73    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_615             |     8|
|74    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_618         |     8|
|75    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_616             |    82|
|76    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_617         |    82|
|77    |  ReLU_23_V_U                                      |CNN_ReLU_0_V_14                      |   127|
|78    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_611             |     8|
|79    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_614         |     8|
|80    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_612             |   105|
|81    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_613         |   105|
|82    |  ReLU_24_V_U                                      |CNN_ReLU_0_V_15                      |    33|
|83    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_607             |     8|
|84    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_610         |     8|
|85    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_608             |     9|
|86    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_609         |     9|
|87    |  ReLU_25_V_U                                      |CNN_ReLU_0_V_16                      |   128|
|88    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_603             |     8|
|89    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_606         |     8|
|90    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_604             |   105|
|91    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_605         |   105|
|92    |  ReLU_26_V_U                                      |CNN_ReLU_0_V_17                      |   106|
|93    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_599             |    81|
|94    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_602         |    81|
|95    |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_600             |     9|
|96    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_601         |     9|
|97    |  ReLU_27_V_U                                      |CNN_ReLU_0_V_18                      |   127|
|98    |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_595             |     8|
|99    |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_598         |     8|
|100   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_596             |   105|
|101   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_597         |   105|
|102   |  ReLU_2_V_U                                       |CNN_ReLU_0_V_19                      |   105|
|103   |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_591             |     8|
|104   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_594         |     8|
|105   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_592             |    82|
|106   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_593         |    82|
|107   |  ReLU_3_V_U                                       |CNN_ReLU_0_V_20                      |   129|
|108   |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_587             |     9|
|109   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_590         |     9|
|110   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_588             |   104|
|111   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_589         |   104|
|112   |  ReLU_4_V_U                                       |CNN_ReLU_0_V_21                      |   104|
|113   |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_583             |     8|
|114   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_586         |     8|
|115   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_584             |    82|
|116   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_585         |    82|
|117   |  ReLU_5_V_U                                       |CNN_ReLU_0_V_22                      |   127|
|118   |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_579             |     8|
|119   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_582         |     8|
|120   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_580             |   105|
|121   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_581         |   105|
|122   |  ReLU_6_V_U                                       |CNN_ReLU_0_V_23                      |   105|
|123   |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_575             |     8|
|124   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_578         |     8|
|125   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_576             |    82|
|126   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_577         |    82|
|127   |  ReLU_7_V_U                                       |CNN_ReLU_0_V_24                      |   129|
|128   |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_571             |     9|
|129   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_574         |     9|
|130   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_572             |   104|
|131   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_573         |   104|
|132   |  ReLU_8_V_U                                       |CNN_ReLU_0_V_25                      |   104|
|133   |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_567             |     8|
|134   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_570         |     8|
|135   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_568             |    82|
|136   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_569         |    82|
|137   |  ReLU_9_V_U                                       |CNN_ReLU_0_V_26                      |   127|
|138   |    \gen_buffer[0].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore                 |     9|
|139   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram_566         |     9|
|140   |    \gen_buffer[1].CNN_ReLU_0_V_memcore_U          |CNN_ReLU_0_V_memcore_565             |   104|
|141   |      CNN_ReLU_0_V_memcore_ram_U                   |CNN_ReLU_0_V_memcore_ram             |   104|
|142   |  batch_norm_U0                                    |batch_norm                           |   467|
|143   |  batchnorm_0_V_U                                  |CNN_batchnorm_0_V                    |    14|
|144   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_563        |     1|
|145   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_564    |     1|
|146   |  batchnorm_10_V_U                                 |CNN_batchnorm_0_V_27                 |    15|
|147   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_561        |     1|
|148   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_562    |     1|
|149   |  batchnorm_11_V_U                                 |CNN_batchnorm_0_V_28                 |    15|
|150   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_559        |     1|
|151   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_560    |     1|
|152   |  batchnorm_12_V_U                                 |CNN_batchnorm_0_V_29                 |    14|
|153   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_557        |     1|
|154   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_558    |     1|
|155   |  batchnorm_13_V_U                                 |CNN_batchnorm_0_V_30                 |    14|
|156   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_555        |     1|
|157   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_556    |     1|
|158   |  batchnorm_14_V_U                                 |CNN_batchnorm_0_V_31                 |    18|
|159   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_553        |     1|
|160   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_554    |     1|
|161   |  batchnorm_15_V_U                                 |CNN_batchnorm_0_V_32                 |    14|
|162   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_551        |     1|
|163   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_552    |     1|
|164   |  batchnorm_16_V_U                                 |CNN_batchnorm_0_V_33                 |    14|
|165   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_549        |     1|
|166   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_550    |     1|
|167   |  batchnorm_17_V_U                                 |CNN_batchnorm_0_V_34                 |    15|
|168   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_547        |     1|
|169   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_548    |     1|
|170   |  batchnorm_18_V_U                                 |CNN_batchnorm_0_V_35                 |    15|
|171   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_545        |     1|
|172   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_546    |     1|
|173   |  batchnorm_19_V_U                                 |CNN_batchnorm_0_V_36                 |    15|
|174   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_543        |     1|
|175   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_544    |     1|
|176   |  batchnorm_1_V_U                                  |CNN_batchnorm_0_V_37                 |    14|
|177   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_541        |     1|
|178   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_542    |     1|
|179   |  batchnorm_20_V_U                                 |CNN_batchnorm_0_V_38                 |    14|
|180   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_539        |     1|
|181   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_540    |     1|
|182   |  batchnorm_21_V_U                                 |CNN_batchnorm_0_V_39                 |    15|
|183   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_537        |     1|
|184   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_538    |     1|
|185   |  batchnorm_22_V_U                                 |CNN_batchnorm_0_V_40                 |    15|
|186   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_535        |     1|
|187   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_536    |     1|
|188   |  batchnorm_23_V_U                                 |CNN_batchnorm_0_V_41                 |    14|
|189   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_533        |     1|
|190   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_534    |     1|
|191   |  batchnorm_24_V_U                                 |CNN_batchnorm_0_V_42                 |    16|
|192   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_531        |     1|
|193   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_532    |     1|
|194   |  batchnorm_25_V_U                                 |CNN_batchnorm_0_V_43                 |    15|
|195   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_529        |     1|
|196   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_530    |     1|
|197   |  batchnorm_26_V_U                                 |CNN_batchnorm_0_V_44                 |    14|
|198   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_527        |     1|
|199   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_528    |     1|
|200   |  batchnorm_27_V_U                                 |CNN_batchnorm_0_V_45                 |    16|
|201   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_525        |     1|
|202   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_526    |     1|
|203   |  batchnorm_2_V_U                                  |CNN_batchnorm_0_V_46                 |    14|
|204   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_523        |     1|
|205   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_524    |     1|
|206   |  batchnorm_3_V_U                                  |CNN_batchnorm_0_V_47                 |    16|
|207   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_521        |     1|
|208   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_522    |     1|
|209   |  batchnorm_4_V_U                                  |CNN_batchnorm_0_V_48                 |    14|
|210   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_519        |     1|
|211   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_520    |     1|
|212   |  batchnorm_5_V_U                                  |CNN_batchnorm_0_V_49                 |    14|
|213   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_517        |     1|
|214   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_518    |     1|
|215   |  batchnorm_6_V_U                                  |CNN_batchnorm_0_V_50                 |    17|
|216   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_515        |     1|
|217   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_516    |     1|
|218   |  batchnorm_7_V_U                                  |CNN_batchnorm_0_V_51                 |    15|
|219   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_513        |     1|
|220   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_514    |     1|
|221   |  batchnorm_8_V_U                                  |CNN_batchnorm_0_V_52                 |    14|
|222   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore_511        |     1|
|223   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram_512    |     1|
|224   |  batchnorm_9_V_U                                  |CNN_batchnorm_0_V_53                 |    14|
|225   |    CNN_batchnorm_0_V_memcore_U                    |CNN_batchnorm_0_V_memcore            |     1|
|226   |      CNN_batchnorm_0_V_memcore_ram_U              |CNN_batchnorm_0_V_memcore_ram        |     1|
|227   |  conv2d_3x3_1chan_rev_U0                          |conv2d_3x3_1chan_rev                 |  1112|
|228   |    CNN_mac_muladd_18cud_U187                      |CNN_mac_muladd_18cud                 |     2|
|229   |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_510     |     2|
|230   |    CNN_mac_muladd_18cud_U188                      |CNN_mac_muladd_18cud_497             |     1|
|231   |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_509     |     1|
|232   |    CNN_mac_muladd_18cud_U189                      |CNN_mac_muladd_18cud_498             |     1|
|233   |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_508     |     1|
|234   |    CNN_mac_muladd_18cud_U190                      |CNN_mac_muladd_18cud_499             |     1|
|235   |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_507     |     1|
|236   |    CNN_mac_muladd_18cud_U191                      |CNN_mac_muladd_18cud_500             |     1|
|237   |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_506     |     1|
|238   |    CNN_mac_muladd_18cud_U192                      |CNN_mac_muladd_18cud_501             |     1|
|239   |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_505     |     1|
|240   |    CNN_mac_muladd_18cud_U193                      |CNN_mac_muladd_18cud_502             |     1|
|241   |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1_504     |     1|
|242   |    CNN_mac_muladd_18cud_U194                      |CNN_mac_muladd_18cud_503             |    11|
|243   |      CNN_mac_muladd_18cud_DSP48_1_U               |CNN_mac_muladd_18cud_DSP48_1         |    11|
|244   |  conv2d_3x3_4chan_rev_U0                          |conv2d_3x3_4chan_rev                 |  1329|
|245   |    CNN_mux_42_48_1_1_U457                         |CNN_mux_42_48_1_1                    |    46|
|246   |  conv_0_V_U                                       |CNN_conv_0_V                         |    12|
|247   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_495             |     1|
|248   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_496         |     1|
|249   |  conv_10_V_U                                      |CNN_conv_0_V_54                      |    14|
|250   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_493             |     1|
|251   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_494         |     1|
|252   |  conv_11_V_U                                      |CNN_conv_0_V_55                      |    15|
|253   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_491             |     1|
|254   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_492         |     1|
|255   |  conv_12_V_U                                      |CNN_conv_0_V_56                      |    12|
|256   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_489             |     1|
|257   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_490         |     1|
|258   |  conv_13_V_U                                      |CNN_conv_0_V_57                      |    12|
|259   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_487             |     1|
|260   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_488         |     1|
|261   |  conv_14_V_U                                      |CNN_conv_0_V_58                      |    13|
|262   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_485             |     1|
|263   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_486         |     1|
|264   |  conv_15_V_U                                      |CNN_conv_0_V_59                      |    12|
|265   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_483             |     1|
|266   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_484         |     1|
|267   |  conv_16_V_U                                      |CNN_conv_0_V_60                      |    12|
|268   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_481             |     1|
|269   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_482         |     1|
|270   |  conv_17_V_U                                      |CNN_conv_0_V_61                      |    12|
|271   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_479             |     1|
|272   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_480         |     1|
|273   |  conv_18_V_U                                      |CNN_conv_0_V_62                      |    16|
|274   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_477             |     1|
|275   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_478         |     1|
|276   |  conv_19_V_U                                      |CNN_conv_0_V_63                      |    12|
|277   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_475             |     1|
|278   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_476         |     1|
|279   |  conv_1_V_U                                       |CNN_conv_0_V_64                      |    12|
|280   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_473             |     1|
|281   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_474         |     1|
|282   |  conv_20_V_U                                      |CNN_conv_0_V_65                      |    12|
|283   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_471             |     1|
|284   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_472         |     1|
|285   |  conv_21_V_U                                      |CNN_conv_0_V_66                      |    13|
|286   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_469             |     1|
|287   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_470         |     1|
|288   |  conv_22_V_U                                      |CNN_conv_0_V_67                      |    13|
|289   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_467             |     1|
|290   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_468         |     1|
|291   |  conv_23_V_U                                      |CNN_conv_0_V_68                      |    13|
|292   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_465             |     1|
|293   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_466         |     1|
|294   |  conv_24_V_U                                      |CNN_conv_0_V_69                      |    12|
|295   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_463             |     1|
|296   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_464         |     1|
|297   |  conv_25_V_U                                      |CNN_conv_0_V_70                      |    14|
|298   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_461             |     1|
|299   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_462         |     1|
|300   |  conv_26_V_U                                      |CNN_conv_0_V_71                      |    13|
|301   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_459             |     1|
|302   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_460         |     1|
|303   |  conv_27_V_U                                      |CNN_conv_0_V_72                      |    12|
|304   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_457             |     1|
|305   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_458         |     1|
|306   |  conv_2_V_U                                       |CNN_conv_0_V_73                      |    15|
|307   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_455             |     1|
|308   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_456         |     1|
|309   |  conv_3_V_U                                       |CNN_conv_0_V_74                      |    13|
|310   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_453             |     1|
|311   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_454         |     1|
|312   |  conv_4_V_U                                       |CNN_conv_0_V_75                      |    13|
|313   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_451             |     1|
|314   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_452         |     1|
|315   |  conv_5_V_U                                       |CNN_conv_0_V_76                      |    12|
|316   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_449             |     1|
|317   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_450         |     1|
|318   |  conv_6_V_U                                       |CNN_conv_0_V_77                      |    12|
|319   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_447             |     1|
|320   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_448         |     1|
|321   |  conv_7_V_U                                       |CNN_conv_0_V_78                      |    15|
|322   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_445             |     1|
|323   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_446         |     1|
|324   |  conv_8_V_U                                       |CNN_conv_0_V_79                      |    12|
|325   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore_443             |     1|
|326   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram_444         |     1|
|327   |  conv_9_V_U                                       |CNN_conv_0_V_80                      |    12|
|328   |    CNN_conv_0_V_memcore_U                         |CNN_conv_0_V_memcore                 |     1|
|329   |      CNN_conv_0_V_memcore_ram_U                   |CNN_conv_0_V_memcore_ram             |     1|
|330   |  efficient_pad_n_1cha_U0                          |efficient_pad_n_1cha                 |  1610|
|331   |  max_pool_1chan_U0                                |max_pool_1chan                       |  1720|
|332   |  maxpool_0_V_U                                    |CNN_maxpool_0_V                      |    43|
|333   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_441          |    30|
|334   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_442      |    30|
|335   |  maxpool_10_V_U                                   |CNN_maxpool_0_V_81                   |    41|
|336   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_439          |    30|
|337   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_440      |    30|
|338   |  maxpool_11_V_U                                   |CNN_maxpool_0_V_82                   |    43|
|339   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_437          |    30|
|340   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_438      |    30|
|341   |  maxpool_12_V_U                                   |CNN_maxpool_0_V_83                   |    42|
|342   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_435          |    30|
|343   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_436      |    30|
|344   |  maxpool_13_V_U                                   |CNN_maxpool_0_V_84                   |    66|
|345   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_433          |    55|
|346   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_434      |    55|
|347   |  maxpool_1_V_U                                    |CNN_maxpool_0_V_85                   |    41|
|348   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_431          |    30|
|349   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_432      |    30|
|350   |  maxpool_2_V_U                                    |CNN_maxpool_0_V_86                   |    41|
|351   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_429          |    30|
|352   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_430      |    30|
|353   |  maxpool_3_V_U                                    |CNN_maxpool_0_V_87                   |    43|
|354   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_427          |    30|
|355   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_428      |    30|
|356   |  maxpool_4_V_U                                    |CNN_maxpool_0_V_88                   |    41|
|357   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_425          |    30|
|358   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_426      |    30|
|359   |  maxpool_5_V_U                                    |CNN_maxpool_0_V_89                   |    41|
|360   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_423          |    30|
|361   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_424      |    30|
|362   |  maxpool_6_V_U                                    |CNN_maxpool_0_V_90                   |    43|
|363   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_421          |    30|
|364   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_422      |    30|
|365   |  maxpool_7_V_U                                    |CNN_maxpool_0_V_91                   |    42|
|366   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_419          |    30|
|367   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_420      |    30|
|368   |  maxpool_8_V_U                                    |CNN_maxpool_0_V_92                   |    41|
|369   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore_417          |    30|
|370   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram_418      |    30|
|371   |  maxpool_9_V_U                                    |CNN_maxpool_0_V_93                   |    41|
|372   |    CNN_maxpool_0_V_memcore_U                      |CNN_maxpool_0_V_memcore              |    30|
|373   |      CNN_maxpool_0_V_memcore_ram_U                |CNN_maxpool_0_V_memcore_ram          |    30|
|374   |  mean_removed_0_V_U                               |CNN_mean_removed_fYi                 |    37|
|375   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_415     |    24|
|376   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_416 |    24|
|377   |  mean_removed_10_V_U                              |CNN_mean_removed_fYi_94              |    36|
|378   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_413     |    24|
|379   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_414 |    24|
|380   |  mean_removed_11_V_U                              |CNN_mean_removed_fYi_95              |    35|
|381   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_411     |    24|
|382   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_412 |    24|
|383   |  mean_removed_12_V_U                              |CNN_mean_removed_fYi_96              |    36|
|384   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_409     |    24|
|385   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_410 |    24|
|386   |  mean_removed_13_V_U                              |CNN_mean_removed_fYi_97              |    36|
|387   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_407     |    24|
|388   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_408 |    24|
|389   |  mean_removed_14_V_U                              |CNN_mean_removed_fYi_98              |    36|
|390   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_405     |    24|
|391   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_406 |    24|
|392   |  mean_removed_15_V_U                              |CNN_mean_removed_fYi_99              |    36|
|393   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_403     |    24|
|394   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_404 |    24|
|395   |  mean_removed_16_V_U                              |CNN_mean_removed_fYi_100             |    36|
|396   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_401     |    24|
|397   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_402 |    24|
|398   |  mean_removed_17_V_U                              |CNN_mean_removed_fYi_101             |    36|
|399   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_399     |    24|
|400   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_400 |    24|
|401   |  mean_removed_18_V_U                              |CNN_mean_removed_fYi_102             |    35|
|402   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_397     |    24|
|403   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_398 |    24|
|404   |  mean_removed_19_V_U                              |CNN_mean_removed_fYi_103             |    35|
|405   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_395     |    24|
|406   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_396 |    24|
|407   |  mean_removed_1_V_U                               |CNN_mean_removed_fYi_104             |    35|
|408   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_393     |    24|
|409   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_394 |    24|
|410   |  mean_removed_20_V_U                              |CNN_mean_removed_fYi_105             |    36|
|411   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_391     |    24|
|412   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_392 |    24|
|413   |  mean_removed_21_V_U                              |CNN_mean_removed_fYi_106             |    38|
|414   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_389     |    24|
|415   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_390 |    24|
|416   |  mean_removed_22_V_U                              |CNN_mean_removed_fYi_107             |    35|
|417   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_387     |    24|
|418   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_388 |    24|
|419   |  mean_removed_23_V_U                              |CNN_mean_removed_fYi_108             |    36|
|420   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_385     |    24|
|421   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_386 |    24|
|422   |  mean_removed_24_V_U                              |CNN_mean_removed_fYi_109             |    35|
|423   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_383     |    24|
|424   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_384 |    24|
|425   |  mean_removed_25_V_U                              |CNN_mean_removed_fYi_110             |    35|
|426   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_381     |    24|
|427   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_382 |    24|
|428   |  mean_removed_26_V_U                              |CNN_mean_removed_fYi_111             |    39|
|429   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_379     |    24|
|430   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_380 |    24|
|431   |  mean_removed_27_V_U                              |CNN_mean_removed_fYi_112             |    36|
|432   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_377     |    24|
|433   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_378 |    24|
|434   |  mean_removed_2_V_U                               |CNN_mean_removed_fYi_113             |    35|
|435   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_375     |    24|
|436   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_376 |    24|
|437   |  mean_removed_3_V_U                               |CNN_mean_removed_fYi_114             |    35|
|438   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_373     |    24|
|439   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_374 |    24|
|440   |  mean_removed_4_V_U                               |CNN_mean_removed_fYi_115             |    35|
|441   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_371     |    24|
|442   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_372 |    24|
|443   |  mean_removed_5_V_U                               |CNN_mean_removed_fYi_116             |    39|
|444   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_369     |    24|
|445   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_370 |    24|
|446   |  mean_removed_6_V_U                               |CNN_mean_removed_fYi_117             |    36|
|447   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_367     |    24|
|448   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_368 |    24|
|449   |  mean_removed_7_V_U                               |CNN_mean_removed_fYi_118             |    36|
|450   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_365     |    24|
|451   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_366 |    24|
|452   |  mean_removed_8_V_U                               |CNN_mean_removed_fYi_119             |    36|
|453   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore_363     |    24|
|454   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram_364 |    24|
|455   |  mean_removed_9_V_U                               |CNN_mean_removed_fYi_120             |    35|
|456   |    CNN_mean_removed_fYi_memcore_U                 |CNN_mean_removed_fYi_memcore         |    24|
|457   |      CNN_mean_removed_fYi_memcore_ram_U           |CNN_mean_removed_fYi_memcore_ram     |    24|
|458   |  pad_for_conv2_U0                                 |pad_for_conv2                        |  1137|
|459   |    CNN_mux_144_25_2_1_U406                        |CNN_mux_144_25_2_1                   |   902|
|460   |  padded_0_V_U                                     |CNN_padded_0_V                       |     9|
|461   |  padded_10_V_U                                    |CNN_padded_1_V                       |    59|
|462   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_359           |     4|
|463   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_362       |     4|
|464   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_360           |    41|
|465   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_361       |    41|
|466   |  padded_11_V_U                                    |CNN_padded_1_V_121                   |    91|
|467   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_355           |     4|
|468   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_358       |     4|
|469   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_356           |    75|
|470   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_357       |    75|
|471   |  padded_12_V_U                                    |CNN_padded_1_V_122                   |    57|
|472   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_351           |     4|
|473   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_354       |     4|
|474   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_352           |    41|
|475   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_353       |    41|
|476   |  padded_13_V_U                                    |CNN_padded_1_V_123                   |    91|
|477   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_347           |     4|
|478   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_350       |     4|
|479   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_348           |    75|
|480   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_349       |    75|
|481   |  padded_14_V_U                                    |CNN_padded_1_V_124                   |    58|
|482   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_343           |     4|
|483   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_346       |     4|
|484   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_344           |    41|
|485   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_345       |    41|
|486   |  padded_15_V_U                                    |CNN_padded_1_V_125                   |    92|
|487   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_339           |     4|
|488   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_342       |     4|
|489   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_340           |    76|
|490   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_341       |    76|
|491   |  padded_16_V_U                                    |CNN_padded_1_V_126                   |    57|
|492   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_335           |     3|
|493   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_338       |     3|
|494   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_336           |    41|
|495   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_337       |    41|
|496   |  padded_17_V_U                                    |CNN_padded_1_V_127                   |    90|
|497   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_331           |     3|
|498   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_334       |     3|
|499   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_332           |    74|
|500   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_333       |    74|
|501   |  padded_18_V_U                                    |CNN_padded_1_V_128                   |    57|
|502   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_327           |     4|
|503   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_330       |     4|
|504   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_328           |    41|
|505   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_329       |    41|
|506   |  padded_19_V_U                                    |CNN_padded_1_V_129                   |    93|
|507   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_323           |     4|
|508   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_326       |     4|
|509   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_324           |    77|
|510   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_325       |    77|
|511   |  padded_1_V_U                                     |CNN_padded_1_V_130                   |    76|
|512   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_319           |    22|
|513   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_322       |    22|
|514   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_320           |    41|
|515   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_321       |    41|
|516   |  padded_20_V_U                                    |CNN_padded_1_V_131                   |    57|
|517   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_315           |     4|
|518   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_318       |     4|
|519   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_316           |    41|
|520   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_317       |    41|
|521   |  padded_21_V_U                                    |CNN_padded_1_V_132                   |    94|
|522   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_311           |     4|
|523   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_314       |     4|
|524   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_312           |    77|
|525   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_313       |    77|
|526   |  padded_22_V_U                                    |CNN_padded_1_V_133                   |    57|
|527   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_307           |     4|
|528   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_310       |     4|
|529   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_308           |    41|
|530   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_309       |    41|
|531   |  padded_23_V_U                                    |CNN_padded_1_V_134                   |    94|
|532   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_303           |     4|
|533   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_306       |     4|
|534   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_304           |    78|
|535   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_305       |    78|
|536   |  padded_24_V_U                                    |CNN_padded_1_V_135                   |    58|
|537   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_299           |     4|
|538   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_302       |     4|
|539   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_300           |    42|
|540   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_301       |    42|
|541   |  padded_25_V_U                                    |CNN_padded_1_V_136                   |    95|
|542   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_295           |     4|
|543   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_298       |     4|
|544   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_296           |    77|
|545   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_297       |    77|
|546   |  padded_26_V_U                                    |CNN_padded_1_V_137                   |    57|
|547   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_291           |     4|
|548   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_294       |     4|
|549   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_292           |    41|
|550   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_293       |    41|
|551   |  padded_27_V_U                                    |CNN_padded_1_V_138                   |    94|
|552   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_287           |     4|
|553   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_290       |     4|
|554   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_288           |    77|
|555   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_289       |    77|
|556   |  padded_28_V_U                                    |CNN_padded_1_V_139                   |    58|
|557   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_283           |     4|
|558   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_286       |     4|
|559   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_284           |    42|
|560   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_285       |    42|
|561   |  padded_29_V_U                                    |CNN_padded_0_V_140                   |     9|
|562   |  padded_2_V_U                                     |CNN_padded_1_V_141                   |    57|
|563   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_279           |     4|
|564   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_282       |     4|
|565   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_280           |    41|
|566   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_281       |    41|
|567   |  padded_3_V_U                                     |CNN_padded_1_V_142                   |    91|
|568   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_275           |     4|
|569   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_278       |     4|
|570   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_276           |    75|
|571   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_277       |    75|
|572   |  padded_4_V_U                                     |CNN_padded_1_V_143                   |    57|
|573   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_271           |     4|
|574   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_274       |     4|
|575   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_272           |    41|
|576   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_273       |    41|
|577   |  padded_5_V_U                                     |CNN_padded_1_V_144                   |    92|
|578   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_267           |     4|
|579   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_270       |     4|
|580   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_268           |    75|
|581   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_269       |    75|
|582   |  padded_6_V_U                                     |CNN_padded_1_V_145                   |    57|
|583   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_263           |     4|
|584   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_266       |     4|
|585   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_264           |    41|
|586   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_265       |    41|
|587   |  padded_7_V_U                                     |CNN_padded_1_V_146                   |    92|
|588   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_259           |     4|
|589   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_262       |     4|
|590   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_260           |    76|
|591   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_261       |    76|
|592   |  padded_8_V_U                                     |CNN_padded_1_V_147                   |    56|
|593   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_255           |     3|
|594   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_258       |     3|
|595   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_256           |    41|
|596   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_257       |    41|
|597   |  padded_9_V_U                                     |CNN_padded_1_V_148                   |    91|
|598   |    \gen_buffer[0].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore               |     3|
|599   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram_254       |     3|
|600   |    \gen_buffer[1].CNN_padded_1_V_memcore_U        |CNN_padded_1_V_memcore_253           |    74|
|601   |      CNN_padded_1_V_memcore_ram_U                 |CNN_padded_1_V_memcore_ram           |    74|
|602   |  padded_L2_0_V_U                                  |CNN_padded_L2_0_V                    |    10|
|603   |  padded_L2_10_V_U                                 |CNN_padded_L2_1_V                    |    73|
|604   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_249        |     4|
|605   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_252    |     4|
|606   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_250        |    56|
|607   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_251    |    56|
|608   |  padded_L2_11_V_U                                 |CNN_padded_L2_1_V_149                |   123|
|609   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_245        |     4|
|610   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_248    |     4|
|611   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_246        |   106|
|612   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_247    |   106|
|613   |  padded_L2_12_V_U                                 |CNN_padded_L2_1_V_150                |    98|
|614   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_241        |    29|
|615   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_244    |    29|
|616   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_242        |    56|
|617   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_243    |    56|
|618   |  padded_L2_13_V_U                                 |CNN_padded_L2_1_V_151                |    74|
|619   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_237        |     4|
|620   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_240    |     4|
|621   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_238        |    56|
|622   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_239    |    56|
|623   |  padded_L2_14_V_U                                 |CNN_padded_L2_1_V_152                |   124|
|624   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_233        |     4|
|625   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_236    |     4|
|626   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_234        |   106|
|627   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_235    |   106|
|628   |  padded_L2_15_V_U                                 |CNN_padded_L2_0_V_153                |     9|
|629   |  padded_L2_1_V_U                                  |CNN_padded_L2_1_V_154                |   123|
|630   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_229        |    54|
|631   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_232    |    54|
|632   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_230        |    56|
|633   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_231    |    56|
|634   |  padded_L2_2_V_U                                  |CNN_padded_L2_1_V_155                |    73|
|635   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_225        |     4|
|636   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_228    |     4|
|637   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_226        |    56|
|638   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_227    |    56|
|639   |  padded_L2_3_V_U                                  |CNN_padded_L2_1_V_156                |   124|
|640   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_221        |     4|
|641   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_224    |     4|
|642   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_222        |   106|
|643   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_223    |   106|
|644   |  padded_L2_4_V_U                                  |CNN_padded_L2_1_V_157                |    73|
|645   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_217        |     4|
|646   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_220    |     4|
|647   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_218        |    56|
|648   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_219    |    56|
|649   |  padded_L2_5_V_U                                  |CNN_padded_L2_1_V_158                |   125|
|650   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_213        |     4|
|651   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_216    |     4|
|652   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_214        |   106|
|653   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_215    |   106|
|654   |  padded_L2_6_V_U                                  |CNN_padded_L2_1_V_159                |    74|
|655   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_209        |     4|
|656   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_212    |     4|
|657   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_210        |    56|
|658   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_211    |    56|
|659   |  padded_L2_7_V_U                                  |CNN_padded_L2_1_V_160                |   123|
|660   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_205        |     4|
|661   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_208    |     4|
|662   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_206        |   106|
|663   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_207    |   106|
|664   |  padded_L2_8_V_U                                  |CNN_padded_L2_1_V_161                |    74|
|665   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_201        |     4|
|666   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_204    |     4|
|667   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_202        |    56|
|668   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_203    |    56|
|669   |  padded_L2_9_V_U                                  |CNN_padded_L2_1_V_162                |   123|
|670   |    \gen_buffer[0].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore            |     4|
|671   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram_200    |     4|
|672   |    \gen_buffer[1].CNN_padded_L2_1_V_memcore_U     |CNN_padded_L2_1_V_memcore_199        |   106|
|673   |      CNN_padded_L2_1_V_memcore_ram_U              |CNN_padded_L2_1_V_memcore_ram        |   106|
|674   |  relu_U0                                          |relu                                 |  2906|
|675   |  resample_U0                                      |resample                             |  2911|
|676   |  resample_for_conv2_U0                            |resample_for_conv2                   |  2208|
|677   |  resampled_0_0_V_U                                |CNN_resampled_0_0_V                  |    12|
|678   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore_197      |     1|
|679   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram_198  |     1|
|680   |  resampled_0_1_V_U                                |CNN_resampled_0_0_V_163              |    12|
|681   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore_195      |     1|
|682   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram_196  |     1|
|683   |  resampled_0_2_V_U                                |CNN_resampled_0_0_V_164              |    11|
|684   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore_193      |     1|
|685   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram_194  |     1|
|686   |  resampled_1_0_V_U                                |CNN_resampled_0_0_V_165              |    12|
|687   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore_191      |     1|
|688   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram_192  |     1|
|689   |  resampled_1_1_V_U                                |CNN_resampled_0_0_V_166              |    11|
|690   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore_189      |     1|
|691   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram_190  |     1|
|692   |  resampled_1_2_V_U                                |CNN_resampled_0_0_V_167              |    12|
|693   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore_187      |     1|
|694   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram_188  |     1|
|695   |  resampled_2_0_V_U                                |CNN_resampled_0_0_V_168              |    11|
|696   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore_185      |     1|
|697   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram_186  |     1|
|698   |  resampled_2_1_V_U                                |CNN_resampled_0_0_V_169              |    12|
|699   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore_183      |     1|
|700   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram_184  |     1|
|701   |  resampled_2_2_V_U                                |CNN_resampled_0_0_V_170              |    12|
|702   |    CNN_resampled_0_0_V_memcore_U                  |CNN_resampled_0_0_V_memcore          |     1|
|703   |      CNN_resampled_0_0_V_memcore_ram_U            |CNN_resampled_0_0_V_memcore_ram      |     1|
|704   |  resampled_L2_0_V_U                               |CNN_resampled_L2_Hfu                 |    71|
|705   |    \gen_buffer[0].CNN_resampled_L2_Hfu_memcore_U  |CNN_resampled_L2_Hfu_memcore_179     |     3|
|706   |      CNN_resampled_L2_Hfu_memcore_ram_U           |CNN_resampled_L2_Hfu_memcore_ram_182 |     3|
|707   |    \gen_buffer[1].CNN_resampled_L2_Hfu_memcore_U  |CNN_resampled_L2_Hfu_memcore_180     |    53|
|708   |      CNN_resampled_L2_Hfu_memcore_ram_U           |CNN_resampled_L2_Hfu_memcore_ram_181 |    53|
|709   |  resampled_L2_1_V_U                               |CNN_resampled_L2_Hfu_171             |    71|
|710   |    \gen_buffer[0].CNN_resampled_L2_Hfu_memcore_U  |CNN_resampled_L2_Hfu_memcore_175     |     3|
|711   |      CNN_resampled_L2_Hfu_memcore_ram_U           |CNN_resampled_L2_Hfu_memcore_ram_178 |     3|
|712   |    \gen_buffer[1].CNN_resampled_L2_Hfu_memcore_U  |CNN_resampled_L2_Hfu_memcore_176     |    53|
|713   |      CNN_resampled_L2_Hfu_memcore_ram_U           |CNN_resampled_L2_Hfu_memcore_ram_177 |    53|
|714   |  resampled_L2_2_V_U                               |CNN_resampled_L2_Hfu_172             |    73|
|715   |    \gen_buffer[0].CNN_resampled_L2_Hfu_memcore_U  |CNN_resampled_L2_Hfu_memcore         |     3|
|716   |      CNN_resampled_L2_Hfu_memcore_ram_U           |CNN_resampled_L2_Hfu_memcore_ram_174 |     3|
|717   |    \gen_buffer[1].CNN_resampled_L2_Hfu_memcore_U  |CNN_resampled_L2_Hfu_memcore_173     |    53|
|718   |      CNN_resampled_L2_Hfu_memcore_ram_U           |CNN_resampled_L2_Hfu_memcore_ram     |    53|
|719   |  zero_mean_1chan_U0                               |zero_mean_1chan                      |   743|
+------+---------------------------------------------------+-------------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:04:37 ; elapsed = 00:04:46 . Memory (MB): peak = 1391.316 ; gain = 1079.012
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 6990 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:04:05 ; elapsed = 00:04:23 . Memory (MB): peak = 1391.316 ; gain = 574.219
Synthesis Optimization Complete : Time (s): cpu = 00:04:37 ; elapsed = 00:04:46 . Memory (MB): peak = 1391.316 ; gain = 1079.012
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 1837 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 70 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 168 instances

INFO: [Common 17-83] Releasing license: Synthesis
543 Infos, 438 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:04:52 ; elapsed = 00:05:02 . Memory (MB): peak = 1391.316 ; gain = 1091.836
WARNING: [Constraints 18-5210] No constraint will be written out.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/synth_1/CNN.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:09 ; elapsed = 00:00:07 . Memory (MB): peak = 1391.316 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CNN_utilization_synth.rpt -pb CNN_utilization_synth.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.401 . Memory (MB): peak = 1391.316 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 23:44:35 2019...
[Mon Dec  2 23:44:37 2019] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:05:18 . Memory (MB): peak = 312.559 ; gain = 0.000
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k325tffg676-2
INFO: [Netlist 29-17] Analyzing 1837 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.xdc]
Finished Parsing XDC File [C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/CNN.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 70 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 168 instances

open_run: Time (s): cpu = 00:00:17 ; elapsed = 00:00:19 . Memory (MB): peak = 815.125 ; gain = 502.566
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.360 . Memory (MB): peak = 815.125 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:22 ; elapsed = 00:00:22 . Memory (MB): peak = 1446.469 ; gain = 631.344
INFO: [Timing 38-480] Writing timing data to binary archive.
[Mon Dec  2 23:45:25 2019] Launched impl_1...
Run output will be captured here: C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 1502.887 ; gain = 56.418
[Mon Dec  2 23:45:25 2019] Waiting for impl_1 to finish...

*** Running vivado
    with args -log CNN.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source CNN.tcl -notrace


****** Vivado v2018.2 (64-bit)
  **** SW Build 2258646 on Thu Jun 14 20:03:12 MDT 2018
  **** IP Build 2256618 on Thu Jun 14 22:10:49 MDT 2018
    ** Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.

source CNN.tcl -notrace
Command: open_checkpoint C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/CNN.dcp

Starting open_checkpoint Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 238.004 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1837 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Device 21-403] Loading part xc7k325tffg676-2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 70 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 168 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2018.2 (64-bit) build 2258646
open_checkpoint: Time (s): cpu = 00:00:29 ; elapsed = 00:00:35 . Memory (MB): peak = 1462.898 ; gain = 1234.063
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:03 ; elapsed = 00:00:01 . Memory (MB): peak = 1462.898 ; gain = 0.000

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: deb4b86f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.106 . Memory (MB): peak = 1462.898 ; gain = 0.000

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1e3ee818c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1462.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1ec83e93c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1462.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 138f58f17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:04 . Memory (MB): peak = 1462.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 138f58f17

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 1462.898 ; gain = 0.000
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: ec9f95cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: ec9f95cc

Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1462.898 ; gain = 0.000
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.088 . Memory (MB): peak = 1462.898 ; gain = 0.000
Ending Logic Optimization Task | Checksum: ec9f95cc

Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1462.898 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.503 | TNS=0.000 |
Running Vector-less Activity Propagation...
INFO: [Pwropt 34-9] Applying IDT optimizations ...

Finished Running Vector-less Activity Propagation
INFO: [Pwropt 34-10] Applying ODC optimizations ...


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 9 BRAM(s) out of a total of 267 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 534
Ending PowerOpt Patch Enables Task | Checksum: ec9f95cc

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2172.141 ; gain = 0.000
Ending Power Optimization Task | Checksum: ec9f95cc

Time (s): cpu = 00:00:51 ; elapsed = 00:00:34 . Memory (MB): peak = 2172.141 ; gain = 709.242

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: ec9f95cc

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
32 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:01:01 ; elapsed = 00:00:43 . Memory (MB): peak = 2172.141 ; gain = 709.242
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/CNN_opt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file CNN_drc_opted.rpt -pb CNN_drc_opted.pb -rpx CNN_drc_opted.rpx
Command: report_drc -file CNN_drc_opted.rpt -pb CNN_drc_opted.pb -rpx CNN_drc_opted.rpx
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'A:/Xilinx/Vivado/2018.2/data/ip'.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/CNN_drc_opted.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 2172.141 ; gain = 0.000
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: c1fd7c8f

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.152 . Memory (MB): peak = 2172.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.076 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 5000ccd3

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 5ea5a4b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 5ea5a4b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 1 Placer Initialization | Checksum: 5ea5a4b1

Time (s): cpu = 00:00:18 ; elapsed = 00:00:14 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 114a16d38

Time (s): cpu = 00:00:22 ; elapsed = 00:00:16 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-76] Pass 1. Identified 1 candidate net for fanout optimization.
INFO: [Physopt 32-81] Processed net resample_U0/i3_reg_1306_reg[0]_0[0]. Replicated 6 times.
INFO: [Physopt 32-232] Optimized 1 net. Created 6 new instances.
INFO: [Physopt 32-775] End 1 Pass. Optimized 1 net or cell. Created 6 new cells, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.249 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Physopt 32-117] Net ReLU_13_V_U/gen_buffer[1].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/buf_ce0[1]_2 could not be optimized because driver ReLU_13_V_U/gen_buffer[1].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/ram_reg_0_i_1__28 could not be replicated
INFO: [Physopt 32-117] Net ReLU_13_V_U/gen_buffer[1].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/ram_reg_0_i_2__40_n_7 could not be optimized because driver ReLU_13_V_U/gen_buffer[1].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/ram_reg_0_i_2__40 could not be replicated
INFO: [Physopt 32-117] Net ReLU_15_V_U/gen_buffer[0].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/buf_ce0[0]_1 could not be optimized because driver ReLU_15_V_U/gen_buffer[0].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/ram_reg_0_i_1__23 could not be replicated
INFO: [Physopt 32-117] Net ReLU_15_V_U/gen_buffer[0].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/buf_ce1[0]_0 could not be optimized because driver ReLU_15_V_U/gen_buffer[0].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/ram_reg_0_i_2__11 could not be replicated
INFO: [Physopt 32-117] Net ReLU_21_V_U/gen_buffer[1].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/ram_reg_0_i_2__48_n_7 could not be optimized because driver ReLU_21_V_U/gen_buffer[1].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/ram_reg_0_i_2__48 could not be replicated
INFO: [Physopt 32-117] Net ReLU_21_V_U/gen_buffer[1].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/buf_ce0[1]_2 could not be optimized because driver ReLU_21_V_U/gen_buffer[1].CNN_ReLU_0_V_memcore_U/CNN_ReLU_0_V_memcore_ram_U/ram_reg_0_i_1__12 could not be replicated
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2172.141 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout   |            6  |              0  |                     1  |           0  |           1  |  00:00:01  |
|  Critical Cell      |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |            6  |              0  |                     1  |           0  |           2  |  00:00:01  |
-----------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 12278f124

Time (s): cpu = 00:01:14 ; elapsed = 00:00:50 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 2 Global Placement | Checksum: 10f0bd940

Time (s): cpu = 00:01:16 ; elapsed = 00:00:52 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 10f0bd940

Time (s): cpu = 00:01:17 ; elapsed = 00:00:52 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: eb98e38e

Time (s): cpu = 00:01:26 ; elapsed = 00:00:58 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1bf25a018

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 1d2b4fa77

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1d2b4fa77

Time (s): cpu = 00:01:27 ; elapsed = 00:00:59 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 103a8d5cd

Time (s): cpu = 00:01:28 ; elapsed = 00:01:00 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.7 Small Shape Detail Placement
Phase 3.7 Small Shape Detail Placement | Checksum: 1127f80e1

Time (s): cpu = 00:01:39 ; elapsed = 00:01:11 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: d4dba7ae

Time (s): cpu = 00:01:41 ; elapsed = 00:01:13 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.9 Pipeline Register Optimization
Phase 3.9 Pipeline Register Optimization | Checksum: d4dba7ae

Time (s): cpu = 00:01:41 ; elapsed = 00:01:14 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3.10 Fast Optimization
Phase 3.10 Fast Optimization | Checksum: 1020140e4

Time (s): cpu = 00:01:56 ; elapsed = 00:01:23 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 3 Detail Placement | Checksum: 1020140e4

Time (s): cpu = 00:01:56 ; elapsed = 00:01:23 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 11832ae4c

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-31] BUFG insertion identified 0 candidate nets, 0 success, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason.
Phase 4.1.1.1 BUFG Insertion | Checksum: 11832ae4c

Time (s): cpu = 00:02:08 ; elapsed = 00:01:31 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.203. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 1c593ea51

Time (s): cpu = 00:02:56 ; elapsed = 00:02:18 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 4.1 Post Commit Optimization | Checksum: 1c593ea51

Time (s): cpu = 00:02:57 ; elapsed = 00:02:18 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c593ea51

Time (s): cpu = 00:02:57 ; elapsed = 00:02:19 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 1c593ea51

Time (s): cpu = 00:02:57 ; elapsed = 00:02:19 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: 1df5d037f

Time (s): cpu = 00:02:58 ; elapsed = 00:02:19 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1df5d037f

Time (s): cpu = 00:02:58 ; elapsed = 00:02:19 . Memory (MB): peak = 2172.141 ; gain = 0.000
Ending Placer Task | Checksum: 168989ee3

Time (s): cpu = 00:02:58 ; elapsed = 00:02:19 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
66 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:09 ; elapsed = 00:02:26 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/CNN_placed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:13 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_io -file CNN_io_placed.rpt
report_io: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.109 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_utilization -file CNN_utilization_placed.rpt -pb CNN_utilization_placed.pb
report_utilization: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_control_sets -verbose -file CNN_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.108 . Memory (MB): peak = 2172.141 ; gain = 0.000
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2172.141 ; gain = 0.000

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.203 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=0.203 | TNS=0.000 |

Phase 2 Fanout Optimization
INFO: [Physopt 32-670] No setup violation found.  Fanout Optimization was not performed.
Phase 2 Fanout Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-670] No setup violation found.  Placement Based Optimization was not performed.
Phase 3 Placement Based Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-670] No setup violation found.  Rewire was not performed.
Phase 4 Rewire | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Cell Optimization was not performed.
Phase 5 Critical Cell Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
Phase 6 DSP Register Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
Phase 7 BRAM Register Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 8 URAM Register Optimization
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
Phase 8 URAM Register Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 9 Shift Register Optimization
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
Phase 9 Shift Register Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 10 Critical Pin Optimization
INFO: [Physopt 32-670] No setup violation found.  Critical Pin Optimization was not performed.
Phase 10 Critical Pin Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:06 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 11 Very High Fanout Optimization
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Phase 11 Very High Fanout Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 12 BRAM Enable Optimization
Phase 12 BRAM Enable Optimization | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.141 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.075 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=0.203 | TNS=0.000 |

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization       |  WNS Gain (ns)  |  TNS Gain (ns)  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------
|  Fanout             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Placement Based    |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Rewire             |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Cell      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  DSP Register       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register      |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register     |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Critical Pin       |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout   |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  BRAM Enable        |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total              |          0.000  |          0.000  |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------------


Ending Physical Synthesis Task | Checksum: 179993daf

Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
89 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:13 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:10 ; elapsed = 00:00:03 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/CNN_physopt.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:14 ; elapsed = 00:00:07 . Memory (MB): peak = 2172.141 ; gain = 0.000
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k325t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k325t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b5849f74 ConstDB: 0 ShapeSum: 6c7a83c4 RouteDB: 0

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_5_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_5_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-197] Clock port "ap_clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_6_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_6_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_8_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_8_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_7_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_7_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_2_V_q0[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_2_V_q0[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[17]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[17]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[16]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[16]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "conv_kernel_L2_0_V_q0[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "conv_kernel_L2_0_V_q0[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Phase 1 Build RT Design | Checksum: 1547b9a9d

Time (s): cpu = 00:00:51 ; elapsed = 00:00:35 . Memory (MB): peak = 2172.141 ; gain = 0.000
Post Restoration Checksum: NetGraph: 73e5f1b6 NumContArr: e095a8e7 Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1547b9a9d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:36 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 1547b9a9d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 1547b9a9d

Time (s): cpu = 00:00:52 ; elapsed = 00:00:37 . Memory (MB): peak = 2172.141 ; gain = 0.000
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: b92c6bd5

Time (s): cpu = 00:01:05 ; elapsed = 00:00:45 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.207  | TNS=0.000  | WHS=-0.044 | THS=-5.841 |

Phase 2 Router Initialization | Checksum: d5aeaaf4

Time (s): cpu = 00:01:10 ; elapsed = 00:00:48 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1fab4c4b1

Time (s): cpu = 00:01:36 ; elapsed = 00:01:02 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5408
 Number of Nodes with overlaps = 1118
 Number of Nodes with overlaps = 305
 Number of Nodes with overlaps = 68
 Number of Nodes with overlaps = 39
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 22a817223

Time (s): cpu = 00:02:52 ; elapsed = 00:01:44 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 4 Rip-up And Reroute | Checksum: 22a817223

Time (s): cpu = 00:02:53 ; elapsed = 00:01:45 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 22a817223

Time (s): cpu = 00:02:53 ; elapsed = 00:01:45 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 22a817223

Time (s): cpu = 00:02:53 ; elapsed = 00:01:45 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 5 Delay and Skew Optimization | Checksum: 22a817223

Time (s): cpu = 00:02:53 ; elapsed = 00:01:45 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 227033633

Time (s): cpu = 00:02:55 ; elapsed = 00:01:46 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.067  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 227033633

Time (s): cpu = 00:02:55 ; elapsed = 00:01:47 . Memory (MB): peak = 2172.141 ; gain = 0.000
Phase 6 Post Hold Fix | Checksum: 227033633

Time (s): cpu = 00:02:55 ; elapsed = 00:01:47 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 3.81206 %
  Global Horizontal Routing Utilization  = 4.72446 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 17743ef70

Time (s): cpu = 00:02:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 17743ef70

Time (s): cpu = 00:02:56 ; elapsed = 00:01:47 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 1641bcc98

Time (s): cpu = 00:02:59 ; elapsed = 00:01:50 . Memory (MB): peak = 2172.141 ; gain = 0.000

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.054  | TNS=0.000  | WHS=0.067  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 1641bcc98

Time (s): cpu = 00:02:59 ; elapsed = 00:01:50 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:02:59 ; elapsed = 00:01:50 . Memory (MB): peak = 2172.141 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
104 Infos, 103 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:03:10 ; elapsed = 00:01:57 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:11 ; elapsed = 00:00:04 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/CNN_routed.dcp' has been generated.
write_checkpoint: Time (s): cpu = 00:00:16 ; elapsed = 00:00:08 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_drc -file CNN_drc_routed.rpt -pb CNN_drc_routed.pb -rpx CNN_drc_routed.rpx
Command: report_drc -file CNN_drc_routed.rpt -pb CNN_drc_routed.pb -rpx CNN_drc_routed.rpx
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/CNN_drc_routed.rpt.
report_drc completed successfully
report_drc: Time (s): cpu = 00:00:17 ; elapsed = 00:00:09 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_methodology -file CNN_methodology_drc_routed.rpt -pb CNN_methodology_drc_routed.pb -rpx CNN_methodology_drc_routed.rpx
Command: report_methodology -file CNN_methodology_drc_routed.rpt -pb CNN_methodology_drc_routed.pb -rpx CNN_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file C:/Users/chunt/Desktop/ELEN226/final/impl/final/finished/impl/verilog/project.runs/impl_1/CNN_methodology_drc_routed.rpt.
report_methodology completed successfully
report_methodology: Time (s): cpu = 00:00:19 ; elapsed = 00:00:11 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_power -file CNN_power_routed.rpt -pb CNN_power_summary_routed.pb -rpx CNN_power_routed.rpx
Command: report_power -file CNN_power_routed.rpt -pb CNN_power_summary_routed.pb -rpx CNN_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
116 Infos, 104 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
report_power: Time (s): cpu = 00:00:18 ; elapsed = 00:00:12 . Memory (MB): peak = 2172.141 ; gain = 0.000
INFO: [runtcl-4] Executing : report_route_status -file CNN_route_status.rpt -pb CNN_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file CNN_timing_summary_routed.rpt -pb CNN_timing_summary_routed.pb -rpx CNN_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file CNN_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-545] No incremental reuse to report, no incremental placement and routing data was found.
INFO: [runtcl-4] Executing : report_clock_utilization -file CNN_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file CNN_bus_skew_routed.rpt -pb CNN_bus_skew_routed.pb -rpx CNN_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max, Timing Stage: Requireds.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 23:52:50 2019...
[Mon Dec  2 23:52:52 2019] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00 ; elapsed = 00:07:27 . Memory (MB): peak = 1502.887 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 1837 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 1 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.2
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1799.176 ; gain = 4.773
Restored from archive | CPU: 4.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1799.176 ; gain = 4.773
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 238 instances were transformed.
  RAM32M => RAM32M (RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMD32, RAMS32, RAMS32): 70 instances
  RAM64M => RAM64M (RAMD64E, RAMD64E, RAMD64E, RAMD64E): 168 instances

open_run: Time (s): cpu = 00:00:13 ; elapsed = 00:00:13 . Memory (MB): peak = 1799.176 ; gain = 296.289
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "ap_clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
report_timing_summary: Time (s): cpu = 00:00:11 ; elapsed = 00:00:07 . Memory (MB): peak = 1840.105 ; gain = 40.930
report_utilization: Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1871.625 ; gain = 31.520


Implementation tool: Xilinx Vivado v.2018.2
Project:             final
Solution:            finished
Device target:       xc7k325tffg676-2
Report date:         Mon Dec 02 23:53:16 -0800 2019

#=== Post-Implementation Resource usage ===
SLICE:         5946
LUT:          18195
FF:            4822
DSP:             19
BRAM:           394
SRL:            124
#=== Final timing ===
CP required:    5.000
CP achieved post-synthesis:    4.497
CP achieved post-implementation:    4.944
Timing met
INFO: [Common 17-206] Exiting Vivado at Mon Dec  2 23:53:16 2019...
