

================================================================
== Vitis HLS Report for 'convolution2_fix_Pipeline_VITIS_LOOP_247_2'
================================================================
* Date:           Wed Aug 24 16:18:25 2022

* Version:        2021.1 (Build 3247384 on Thu Jun 10 19:36:33 MDT 2021)
* Project:        Testing
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.37 ns|  5.408 ns|     2.80 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       18|       18|  0.187 us|  0.187 us|   18|   18|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_247_2  |       16|       16|         1|          1|          1|    16|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 1


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 1
* Pipeline : 1
  Pipeline-0 : II = 1, D = 1, States = { 1 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.40>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%r = alloca i32 1"   --->   Operation 4 'alloca' 'r' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%parc_V_15_217_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_15_217_reload"   --->   Operation 5 'read' 'parc_V_15_217_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%parc_V_14_216_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_14_216_reload"   --->   Operation 6 'read' 'parc_V_14_216_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%parc_V_13_215_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_13_215_reload"   --->   Operation 7 'read' 'parc_V_13_215_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%parc_V_12_214_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_12_214_reload"   --->   Operation 8 'read' 'parc_V_12_214_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%parc_V_11_213_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_11_213_reload"   --->   Operation 9 'read' 'parc_V_11_213_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%parc_V_10_212_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_10_212_reload"   --->   Operation 10 'read' 'parc_V_10_212_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%parc_V_9_211_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_9_211_reload"   --->   Operation 11 'read' 'parc_V_9_211_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%parc_V_8_210_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_8_210_reload"   --->   Operation 12 'read' 'parc_V_8_210_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%parc_V_7_29_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_7_29_reload"   --->   Operation 13 'read' 'parc_V_7_29_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%parc_V_6_28_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_6_28_reload"   --->   Operation 14 'read' 'parc_V_6_28_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%parc_V_5_27_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_5_27_reload"   --->   Operation 15 'read' 'parc_V_5_27_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%parc_V_4_26_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_4_26_reload"   --->   Operation 16 'read' 'parc_V_4_26_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%parc_V_3_25_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_3_25_reload"   --->   Operation 17 'read' 'parc_V_3_25_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%parc_V_2_24_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_2_24_reload"   --->   Operation 18 'read' 'parc_V_2_24_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%parc_V_1_23_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_1_23_reload"   --->   Operation 19 'read' 'parc_V_1_23_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%parc_V_0_21_reload_read = read i36 @_ssdm_op_Read.ap_auto.i36, i36 %parc_V_0_21_reload"   --->   Operation 20 'read' 'parc_V_0_21_reload_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i5 0, i5 %r"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%r_1 = load i5 %r"   --->   Operation 23 'load' 'r_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 24 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (1.36ns)   --->   "%icmp_ln247 = icmp_eq  i5 %r_1, i5 16" [model_functions.cpp:247]   --->   Operation 25 'icmp' 'icmp_ln247' <Predicate = true> <Delay = 1.36> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.36> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 16, i64 16, i64 16"   --->   Operation 26 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (1.78ns)   --->   "%add_ln247 = add i5 %r_1, i5 1" [model_functions.cpp:247]   --->   Operation 27 'add' 'add_ln247' <Predicate = true> <Delay = 1.78> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.78> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln247 = br i1 %icmp_ln247, void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit.split, void %.exitStub" [model_functions.cpp:247]   --->   Operation 28 'br' 'br_ln247' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%r_1_cast = zext i5 %r_1"   --->   Operation 29 'zext' 'r_1_cast' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specloopname_ln135 = specloopname void @_ssdm_op_SpecLoopName, void @empty_9" [model_functions.cpp:135]   --->   Operation 30 'specloopname' 'specloopname_ln135' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%trunc_ln1548 = trunc i5 %r_1"   --->   Operation 31 'trunc' 'trunc_ln1548' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (2.06ns)   --->   "%tmp = mux i36 @_ssdm_op_Mux.ap_auto.16i36.i4, i36 %parc_V_0_21_reload_read, i36 %parc_V_1_23_reload_read, i36 %parc_V_2_24_reload_read, i36 %parc_V_3_25_reload_read, i36 %parc_V_4_26_reload_read, i36 %parc_V_5_27_reload_read, i36 %parc_V_6_28_reload_read, i36 %parc_V_7_29_reload_read, i36 %parc_V_8_210_reload_read, i36 %parc_V_9_211_reload_read, i36 %parc_V_10_212_reload_read, i36 %parc_V_11_213_reload_read, i36 %parc_V_12_214_reload_read, i36 %parc_V_13_215_reload_read, i36 %parc_V_14_216_reload_read, i36 %parc_V_15_217_reload_read, i4 %trunc_ln1548"   --->   Operation 32 'mux' 'tmp' <Predicate = (!icmp_ln247)> <Delay = 2.06> <CoreInst = "Multiplexer">   --->   Core 76 'Multiplexer' <Latency = 0> <II = 1> <Delay = 2.06> <FuncUnit> <Opcode : 'mux'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%trunc_ln1548_1 = trunc i36 %tmp"   --->   Operation 33 'trunc' 'trunc_ln1548_1' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%tmp_50 = bitselect i1 @_ssdm_op_BitSelect.i1.i36.i32, i36 %tmp, i32 35"   --->   Operation 34 'bitselect' 'tmp_50' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%out_0_addr = getelementptr i35 %out_0, i64 0, i64 %r_1_cast" [model_functions.cpp:249]   --->   Operation 35 'getelementptr' 'out_0_addr' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (1.02ns)   --->   "%select_ln248 = select i1 %tmp_50, i35 0, i35 %trunc_ln1548_1" [model_functions.cpp:248]   --->   Operation 36 'select' 'select_ln248' <Predicate = (!icmp_ln247)> <Delay = 1.02> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.02> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 37 [1/1] (2.32ns)   --->   "%store_ln248 = store i35 %select_ln248, i4 %out_0_addr" [model_functions.cpp:248]   --->   Operation 37 'store' 'store_ln248' <Predicate = (!icmp_ln247)> <Delay = 2.32> <CoreInst = "RAM">   --->   Core 82 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 35> <Depth = 16> <RAM>
ST_1 : Operation 38 [1/1] (1.58ns)   --->   "%store_ln247 = store i5 %add_ln247, i5 %r" [model_functions.cpp:247]   --->   Operation 38 'store' 'store_ln247' <Predicate = (!icmp_ln247)> <Delay = 1.58>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZltILi36ELi17ELb1EL9ap_q_mode4EL9ap_o_mode3ELi0EEbRK13ap_fixed_baseIXT_EXT0_EXT1_EXT2_EXT3_EXT4_EEi.exit"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!icmp_ln247)> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 40 'ret' 'ret_ln0' <Predicate = (icmp_ln247)> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10.4ns, clock uncertainty: 2.8ns.

 <State 1>: 5.41ns
The critical path consists of the following:
	'alloca' operation ('r') [18]  (0 ns)
	'load' operation ('r') on local variable 'r' [38]  (0 ns)
	'mux' operation ('tmp') [48]  (2.06 ns)
	'select' operation ('select_ln248', model_functions.cpp:248) [52]  (1.02 ns)
	'store' operation ('store_ln248', model_functions.cpp:248) of variable 'select_ln248', model_functions.cpp:248 on array 'out_0' [53]  (2.32 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
