Metric,Value
design__lint_error__count,0
design__lint_timing_construct__count,0
design__lint_warning__count,3
design__inferred_latch__count,0
design__instance__count,1535
design__instance__area,12749.7
design__instance_unmapped__count,0
synthesis__check_error__count,0
design__max_slew_violation__count__corner:nom_tt_025C_1v80,0
design__max_fanout_violation__count__corner:nom_tt_025C_1v80,11
design__max_cap_violation__count__corner:nom_tt_025C_1v80,0
power__internal__total,0.0005301977507770061
power__switching__total,0.00019678697572089732
power__leakage__total,1.2484497879938772E-8
power__total,0.0007269971538335085
clock__skew__worst_hold__corner:nom_tt_025C_1v80,-0.2636859971673769
clock__skew__worst_setup__corner:nom_tt_025C_1v80,0.2636859971673769
timing__hold__ws__corner:nom_tt_025C_1v80,0.30470665741924874
timing__setup__ws__corner:nom_tt_025C_1v80,11.597546362637264
timing__hold__tns__corner:nom_tt_025C_1v80,0.0
timing__setup__tns__corner:nom_tt_025C_1v80,0.0
timing__hold__wns__corner:nom_tt_025C_1v80,0
timing__setup__wns__corner:nom_tt_025C_1v80,0.0
timing__hold_vio__count__corner:nom_tt_025C_1v80,0
timing__hold_r2r__ws__corner:nom_tt_025C_1v80,0.304707
timing__hold_r2r_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_vio__count__corner:nom_tt_025C_1v80,0
timing__setup_r2r__ws__corner:nom_tt_025C_1v80,15.434964
timing__setup_r2r_vio__count__corner:nom_tt_025C_1v80,0
design__max_slew_violation__count__corner:nom_ss_100C_1v60,0
design__max_fanout_violation__count__corner:nom_ss_100C_1v60,11
design__max_cap_violation__count__corner:nom_ss_100C_1v60,0
clock__skew__worst_hold__corner:nom_ss_100C_1v60,-0.2694723687130705
clock__skew__worst_setup__corner:nom_ss_100C_1v60,0.2694723687130705
timing__hold__ws__corner:nom_ss_100C_1v60,0.8914631507530809
timing__setup__ws__corner:nom_ss_100C_1v60,7.29550041028293
timing__hold__tns__corner:nom_ss_100C_1v60,0.0
timing__setup__tns__corner:nom_ss_100C_1v60,0.0
timing__hold__wns__corner:nom_ss_100C_1v60,0
timing__setup__wns__corner:nom_ss_100C_1v60,0.0
timing__hold_vio__count__corner:nom_ss_100C_1v60,0
timing__hold_r2r__ws__corner:nom_ss_100C_1v60,0.891463
timing__hold_r2r_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_vio__count__corner:nom_ss_100C_1v60,0
timing__setup_r2r__ws__corner:nom_ss_100C_1v60,10.936657
timing__setup_r2r_vio__count__corner:nom_ss_100C_1v60,0
design__max_slew_violation__count__corner:nom_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:nom_ff_n40C_1v95,11
design__max_cap_violation__count__corner:nom_ff_n40C_1v95,0
clock__skew__worst_hold__corner:nom_ff_n40C_1v95,-0.26103608902168146
clock__skew__worst_setup__corner:nom_ff_n40C_1v95,0.26103608902168146
timing__hold__ws__corner:nom_ff_n40C_1v95,0.11033335668502495
timing__setup__ws__corner:nom_ff_n40C_1v95,13.081506914635726
timing__hold__tns__corner:nom_ff_n40C_1v95,0.0
timing__setup__tns__corner:nom_ff_n40C_1v95,0.0
timing__hold__wns__corner:nom_ff_n40C_1v95,0
timing__setup__wns__corner:nom_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:nom_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:nom_ff_n40C_1v95,0.110333
timing__hold_r2r_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_vio__count__corner:nom_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:nom_ff_n40C_1v95,17.160971
timing__setup_r2r_vio__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count,5
design__max_fanout_violation__count,11
design__max_cap_violation__count,0
clock__skew__worst_hold,-0.25959185535925206
clock__skew__worst_setup,0.25959185535925206
timing__hold__ws,0.1079570907670631
timing__setup__ws,7.172777241848437
timing__hold__tns,0.0
timing__setup__tns,0.0
timing__hold__wns,0
timing__setup__wns,0.0
timing__hold_vio__count,0
timing__hold_r2r__ws,0.107957
timing__hold_r2r_vio__count,0
timing__setup_vio__count,0
timing__setup_r2r__ws,10.823233
timing__setup_r2r_vio__count,0
design__die__bbox,0.0 0.0 161.0 111.52
design__core__bbox,2.76 2.72 158.24 108.8
design__io,45
design__die__area,17954.7
design__core__area,16493.3
design__instance__count__stdcell,1535
design__instance__area__stdcell,12749.7
design__instance__count__macros,0
design__instance__area__macros,0
design__instance__utilization,0.773024
design__instance__utilization__stdcell,0.773024
design__instance__count__class:buffer,8
design__instance__count__class:inverter,55
design__instance__count__class:sequential_cell,164
design__instance__count__class:multi_input_combinational_cell,908
flow__warnings__count,1
flow__errors__count,0
design__instance__count__class:fill_cell,781
design__instance__count__class:tap_cell,225
design__power_grid_violation__count__net:VPWR,0
design__power_grid_violation__count__net:VGND,0
design__power_grid_violation__count,0
timing__drv__floating__nets,0
timing__drv__floating__pins,0
design__instance__displacement__total,0
design__instance__displacement__mean,0
design__instance__displacement__max,0
route__wirelength__estimated,28168.2
design__violations,0
design__instance__count__class:timing_repair_buffer,143
design__instance__count__class:clock_buffer,17
design__instance__count__class:clock_inverter,15
design__instance__count__setup_buffer,0
design__instance__count__hold_buffer,60
antenna__violating__nets,0
antenna__violating__pins,0
route__antenna_violation__count,0
antenna_diodes_count,0
route__net,1314
route__net__special,2
route__drc_errors__iter:1,998
route__wirelength__iter:1,33624
route__drc_errors__iter:2,645
route__wirelength__iter:2,33290
route__drc_errors__iter:3,748
route__wirelength__iter:3,33372
route__drc_errors__iter:4,103
route__wirelength__iter:4,33163
route__drc_errors__iter:5,56
route__wirelength__iter:5,33223
route__drc_errors__iter:6,38
route__wirelength__iter:6,33230
route__drc_errors__iter:7,36
route__wirelength__iter:7,33216
route__drc_errors__iter:8,1
route__wirelength__iter:8,33207
route__drc_errors__iter:9,0
route__wirelength__iter:9,33206
route__drc_errors,0
route__wirelength,33206
route__vias,10379
route__vias__singlecut,10379
route__vias__multicut,0
design__disconnected_pin__count,13
design__critical_disconnected_pin__count,0
route__wirelength__max,288.35
timing__unannotated_net__count__corner:nom_tt_025C_1v80,37
timing__unannotated_net_filtered__count__corner:nom_tt_025C_1v80,0
timing__unannotated_net__count__corner:nom_ss_100C_1v60,37
timing__unannotated_net_filtered__count__corner:nom_ss_100C_1v60,0
timing__unannotated_net__count__corner:nom_ff_n40C_1v95,37
timing__unannotated_net_filtered__count__corner:nom_ff_n40C_1v95,0
design__max_slew_violation__count__corner:min_tt_025C_1v80,0
design__max_fanout_violation__count__corner:min_tt_025C_1v80,11
design__max_cap_violation__count__corner:min_tt_025C_1v80,0
clock__skew__worst_hold__corner:min_tt_025C_1v80,-0.2622243885141208
clock__skew__worst_setup__corner:min_tt_025C_1v80,0.2622243885141208
timing__hold__ws__corner:min_tt_025C_1v80,0.301142952431716
timing__setup__ws__corner:min_tt_025C_1v80,11.670298835409321
timing__hold__tns__corner:min_tt_025C_1v80,0.0
timing__setup__tns__corner:min_tt_025C_1v80,0.0
timing__hold__wns__corner:min_tt_025C_1v80,0
timing__setup__wns__corner:min_tt_025C_1v80,0.0
timing__hold_vio__count__corner:min_tt_025C_1v80,0
timing__hold_r2r__ws__corner:min_tt_025C_1v80,0.301143
timing__hold_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__setup_vio__count__corner:min_tt_025C_1v80,0
timing__setup_r2r__ws__corner:min_tt_025C_1v80,15.491065
timing__setup_r2r_vio__count__corner:min_tt_025C_1v80,0
timing__unannotated_net__count__corner:min_tt_025C_1v80,37
timing__unannotated_net_filtered__count__corner:min_tt_025C_1v80,0
design__max_slew_violation__count__corner:min_ss_100C_1v60,0
design__max_fanout_violation__count__corner:min_ss_100C_1v60,11
design__max_cap_violation__count__corner:min_ss_100C_1v60,0
clock__skew__worst_hold__corner:min_ss_100C_1v60,-0.26802402722533386
clock__skew__worst_setup__corner:min_ss_100C_1v60,0.26802402722533386
timing__hold__ws__corner:min_ss_100C_1v60,0.8818186430653969
timing__setup__ws__corner:min_ss_100C_1v60,7.427779490605237
timing__hold__tns__corner:min_ss_100C_1v60,0.0
timing__setup__tns__corner:min_ss_100C_1v60,0.0
timing__hold__wns__corner:min_ss_100C_1v60,0
timing__setup__wns__corner:min_ss_100C_1v60,0.0
timing__hold_vio__count__corner:min_ss_100C_1v60,0
timing__hold_r2r__ws__corner:min_ss_100C_1v60,0.881819
timing__hold_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__setup_vio__count__corner:min_ss_100C_1v60,0
timing__setup_r2r__ws__corner:min_ss_100C_1v60,11.029869
timing__setup_r2r_vio__count__corner:min_ss_100C_1v60,0
timing__unannotated_net__count__corner:min_ss_100C_1v60,37
timing__unannotated_net_filtered__count__corner:min_ss_100C_1v60,0
design__max_slew_violation__count__corner:min_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:min_ff_n40C_1v95,11
design__max_cap_violation__count__corner:min_ff_n40C_1v95,0
clock__skew__worst_hold__corner:min_ff_n40C_1v95,-0.25959185535925206
clock__skew__worst_setup__corner:min_ff_n40C_1v95,0.25959185535925206
timing__hold__ws__corner:min_ff_n40C_1v95,0.1079570907670631
timing__setup__ws__corner:min_ff_n40C_1v95,13.137646009597434
timing__hold__tns__corner:min_ff_n40C_1v95,0.0
timing__setup__tns__corner:min_ff_n40C_1v95,0.0
timing__hold__wns__corner:min_ff_n40C_1v95,0
timing__setup__wns__corner:min_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:min_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:min_ff_n40C_1v95,0.107957
timing__hold_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_vio__count__corner:min_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:min_ff_n40C_1v95,17.196251
timing__setup_r2r_vio__count__corner:min_ff_n40C_1v95,0
timing__unannotated_net__count__corner:min_ff_n40C_1v95,37
timing__unannotated_net_filtered__count__corner:min_ff_n40C_1v95,0
design__max_slew_violation__count__corner:max_tt_025C_1v80,0
design__max_fanout_violation__count__corner:max_tt_025C_1v80,11
design__max_cap_violation__count__corner:max_tt_025C_1v80,0
clock__skew__worst_hold__corner:max_tt_025C_1v80,-0.2666247020855207
clock__skew__worst_setup__corner:max_tt_025C_1v80,0.2666247020855207
timing__hold__ws__corner:max_tt_025C_1v80,0.30848047212013413
timing__setup__ws__corner:max_tt_025C_1v80,11.530916103885348
timing__hold__tns__corner:max_tt_025C_1v80,0.0
timing__setup__tns__corner:max_tt_025C_1v80,0.0
timing__hold__wns__corner:max_tt_025C_1v80,0
timing__setup__wns__corner:max_tt_025C_1v80,0.0
timing__hold_vio__count__corner:max_tt_025C_1v80,0
timing__hold_r2r__ws__corner:max_tt_025C_1v80,0.308480
timing__hold_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__setup_vio__count__corner:max_tt_025C_1v80,0
timing__setup_r2r__ws__corner:max_tt_025C_1v80,15.370951
timing__setup_r2r_vio__count__corner:max_tt_025C_1v80,0
timing__unannotated_net__count__corner:max_tt_025C_1v80,37
timing__unannotated_net_filtered__count__corner:max_tt_025C_1v80,0
design__max_slew_violation__count__corner:max_ss_100C_1v60,5
design__max_fanout_violation__count__corner:max_ss_100C_1v60,11
design__max_cap_violation__count__corner:max_ss_100C_1v60,0
clock__skew__worst_hold__corner:max_ss_100C_1v60,-0.27312017309709713
clock__skew__worst_setup__corner:max_ss_100C_1v60,0.27312017309709713
timing__hold__ws__corner:max_ss_100C_1v60,0.900363142859395
timing__setup__ws__corner:max_ss_100C_1v60,7.172777241848437
timing__hold__tns__corner:max_ss_100C_1v60,0.0
timing__setup__tns__corner:max_ss_100C_1v60,0.0
timing__hold__wns__corner:max_ss_100C_1v60,0
timing__setup__wns__corner:max_ss_100C_1v60,0.0
timing__hold_vio__count__corner:max_ss_100C_1v60,0
timing__hold_r2r__ws__corner:max_ss_100C_1v60,0.900363
timing__hold_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__setup_vio__count__corner:max_ss_100C_1v60,0
timing__setup_r2r__ws__corner:max_ss_100C_1v60,10.823233
timing__setup_r2r_vio__count__corner:max_ss_100C_1v60,0
timing__unannotated_net__count__corner:max_ss_100C_1v60,37
timing__unannotated_net_filtered__count__corner:max_ss_100C_1v60,0
design__max_slew_violation__count__corner:max_ff_n40C_1v95,0
design__max_fanout_violation__count__corner:max_ff_n40C_1v95,11
design__max_cap_violation__count__corner:max_ff_n40C_1v95,0
clock__skew__worst_hold__corner:max_ff_n40C_1v95,-0.26364206008993474
clock__skew__worst_setup__corner:max_ff_n40C_1v95,0.26364206008993474
timing__hold__ws__corner:max_ff_n40C_1v95,0.11300261046747163
timing__setup__ws__corner:max_ff_n40C_1v95,13.029510283940656
timing__hold__tns__corner:max_ff_n40C_1v95,0.0
timing__setup__tns__corner:max_ff_n40C_1v95,0.0
timing__hold__wns__corner:max_ff_n40C_1v95,0
timing__setup__wns__corner:max_ff_n40C_1v95,0.0
timing__hold_vio__count__corner:max_ff_n40C_1v95,0
timing__hold_r2r__ws__corner:max_ff_n40C_1v95,0.113003
timing__hold_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_vio__count__corner:max_ff_n40C_1v95,0
timing__setup_r2r__ws__corner:max_ff_n40C_1v95,17.121483
timing__setup_r2r_vio__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count__corner:max_ff_n40C_1v95,37
timing__unannotated_net_filtered__count__corner:max_ff_n40C_1v95,0
timing__unannotated_net__count,37
timing__unannotated_net_filtered__count,0
design_powergrid__voltage__worst__net:VPWR__corner:nom_tt_025C_1v80,1.79993
design_powergrid__drop__average__net:VPWR__corner:nom_tt_025C_1v80,1.79999
design_powergrid__drop__worst__net:VPWR__corner:nom_tt_025C_1v80,0.000072548
design_powergrid__voltage__worst__net:VGND__corner:nom_tt_025C_1v80,0.000071929
design_powergrid__drop__average__net:VGND__corner:nom_tt_025C_1v80,0.0000124256
design_powergrid__drop__worst__net:VGND__corner:nom_tt_025C_1v80,0.000071929
design_powergrid__voltage__worst,0.000071929
design_powergrid__voltage__worst__net:VPWR,1.79993
design_powergrid__drop__worst,0.000072548
design_powergrid__drop__worst__net:VPWR,0.000072548
design_powergrid__voltage__worst__net:VGND,0.000071929
design_powergrid__drop__worst__net:VGND,0.000071929
ir__voltage__worst,1.8000000000000000444089209850062616169452667236328125
ir__drop__avg,0.00001239999999999999986239306026813977723577409051358699798583984375
ir__drop__worst,0.00007250000000000000042500725161431773813092149794101715087890625
magic__drc_error__count,0
magic__illegal_overlap__count,0
design__lvs_device_difference__count,0
design__lvs_net_difference__count,0
design__lvs_property_fail__count,0
design__lvs_error__count,0
design__lvs_unmatched_device__count,0
design__lvs_unmatched_net__count,0
design__lvs_unmatched_pin__count,0
