

================================================================
== Vitis HLS Report for 'example'
================================================================
* Date:           Mon Feb  2 15:31:45 2026

* Version:        2024.1 (Build 5069499 on May 21 2024)
* Project:        stream
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sfvc784-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  1.592 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |  Interval |                    Pipeline                   |
    |   min   |   max   |    min   |    max   | min | max |                      Type                     |
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+
    |        ?|        ?|         ?|         ?|    0|    0|  loop auto-rewind stp(delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-----+-----+-----------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_13_1  |        ?|        ?|         2|          1|          1|     ?|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     49|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        0|    -|      36|     40|    0|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     36|    -|
|Register         |        -|    -|       4|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      40|    125|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-----------------+---------------+---------+----+----+----+-----+
    |     Instance    |     Module    | BRAM_18K| DSP| FF | LUT| URAM|
    +-----------------+---------------+---------+----+----+----+-----+
    |control_s_axi_U  |control_s_axi  |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+
    |Total            |               |        0|   0|  36|  40|    0|
    +-----------------+---------------+---------+----+----+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name          | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+----+---+----+------------+------------+
    |B_TDATA_int_regslice              |         +|   0|  0|  39|          32|           3|
    |ap_block_pp0_stage0_01001         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001         |        or|   0|  0|   2|           1|           1|
    |ap_block_state1_pp0_stage0_iter0  |        or|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1  |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                     |       xor|   0|  0|   2|           1|           2|
    +----------------------------------+----------+----+---+----+------------+------------+
    |Total                             |          |   0|  0|  49|          37|           9|
    +----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------+----+-----------+-----+-----------+
    |               Name               | LUT| Input Size| Bits| Total Bits|
    +----------------------------------+----+-----------+-----+-----------+
    |A_TDATA_blk_n                     |   9|          2|    1|          2|
    |B_TDATA_blk_n                     |   9|          2|    1|          2|
    |ap_done_int                       |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter1_reg  |   9|          2|    1|          2|
    +----------------------------------+----+-----------+-----+-----------+
    |Total                             |  36|          8|    4|          8|
    +----------------------------------+----+-----------+-----+-----------+

    * Register: 
    +----------------------------------+---+----+-----+-----------+
    |               Name               | FF| LUT| Bits| Const Bits|
    +----------------------------------+---+----+-----+-----------+
    |ap_CS_fsm                         |  1|   0|    1|          0|
    |ap_done_reg                       |  1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1           |  1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg  |  1|   0|    1|          0|
    +----------------------------------+---+----+-----+-----------+
    |Total                             |  4|   0|    4|          0|
    +----------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|s_axi_control_AWVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_AWREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_AWADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_WVALID   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_WREADY   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_WDATA    |   in|   32|       s_axi|       control|   return void|
|s_axi_control_WSTRB    |   in|    4|       s_axi|       control|   return void|
|s_axi_control_ARVALID  |   in|    1|       s_axi|       control|   return void|
|s_axi_control_ARREADY  |  out|    1|       s_axi|       control|   return void|
|s_axi_control_ARADDR   |   in|    4|       s_axi|       control|   return void|
|s_axi_control_RVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_RREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_RDATA    |  out|   32|       s_axi|       control|   return void|
|s_axi_control_RRESP    |  out|    2|       s_axi|       control|   return void|
|s_axi_control_BVALID   |  out|    1|       s_axi|       control|   return void|
|s_axi_control_BREADY   |   in|    1|       s_axi|       control|   return void|
|s_axi_control_BRESP    |  out|    2|       s_axi|       control|   return void|
|ap_clk                 |   in|    1|  ap_ctrl_hs|       example|  return value|
|ap_rst_n               |   in|    1|  ap_ctrl_hs|       example|  return value|
|interrupt              |  out|    1|  ap_ctrl_hs|       example|  return value|
|A_TVALID               |   in|    1|        axis|    A_V_dest_V|       pointer|
|A_TREADY               |  out|    1|        axis|    A_V_dest_V|       pointer|
|A_TDEST                |   in|    6|        axis|    A_V_dest_V|       pointer|
|B_TREADY               |   in|    1|        axis|    B_V_dest_V|       pointer|
|B_TVALID               |  out|    1|        axis|    B_V_dest_V|       pointer|
|B_TDEST                |  out|    6|        axis|    B_V_dest_V|       pointer|
|A_TDATA                |   in|   32|        axis|    A_V_data_V|       pointer|
|A_TKEEP                |   in|    4|        axis|    A_V_keep_V|       pointer|
|A_TSTRB                |   in|    4|        axis|    A_V_strb_V|       pointer|
|A_TUSER                |   in|    2|        axis|    A_V_user_V|       pointer|
|A_TLAST                |   in|    1|        axis|    A_V_last_V|       pointer|
|A_TID                  |   in|    5|        axis|      A_V_id_V|       pointer|
|B_TDATA                |  out|   32|        axis|    B_V_data_V|       pointer|
|B_TKEEP                |  out|    4|        axis|    B_V_keep_V|       pointer|
|B_TSTRB                |  out|    4|        axis|    B_V_strb_V|       pointer|
|B_TUSER                |  out|    2|        axis|    B_V_user_V|       pointer|
|B_TLAST                |  out|    1|        axis|    B_V_last_V|       pointer|
|B_TID                  |  out|    5|        axis|      B_V_id_V|       pointer|
+-----------------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.59>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%spectopmodule_ln5 = spectopmodule void @_ssdm_op_SpecTopModule, void @empty_6" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:5]   --->   Operation 5 'spectopmodule' 'spectopmodule_ln5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 6 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %A_V_data_V"   --->   Operation 7 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_keep_V"   --->   Operation 8 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %A_V_strb_V"   --->   Operation 9 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %A_V_user_V"   --->   Operation 10 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %A_V_last_V"   --->   Operation 11 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %A_V_id_V"   --->   Operation 12 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %A_V_dest_V"   --->   Operation 13 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, void @empty, i32 1, i32 1, void @empty_0, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %B_V_data_V"   --->   Operation 15 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_keep_V"   --->   Operation 16 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i4 %B_V_strb_V"   --->   Operation 17 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i2 %B_V_user_V"   --->   Operation 18 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i1 %B_V_last_V"   --->   Operation 19 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i5 %B_V_id_V"   --->   Operation 20 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i6 %B_V_dest_V"   --->   Operation 21 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, i32 0, i32 0, void @empty_3, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0, i32 0"   --->   Operation 22 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln13 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, void @empty_4" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:13]   --->   Operation 23 'specaxissidechannel' 'specaxissidechannel_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specaxissidechannel_ln13 = specaxissidechannel void @_ssdm_op_SpecAXISSideChannel, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V, void @empty_5" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:13]   --->   Operation 24 'specaxissidechannel' 'specaxissidechannel_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln13 = br void %while.body" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:13]   --->   Operation 25 'br' 'br_ln13' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.07ns)   --->   "%empty = read i54 @_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %A_V_data_V, i4 %A_V_keep_V, i4 %A_V_strb_V, i2 %A_V_user_V, i1 %A_V_last_V, i5 %A_V_id_V, i6 %A_V_dest_V" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:15]   --->   Operation 26 'read' 'empty' <Predicate = true> <Delay = 0.07> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 27 [1/1] (0.00ns) (grouped into LUT with out node tmp_data_1)   --->   "%tmp_data = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:15]   --->   Operation 27 'extractvalue' 'tmp_data' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%tmp_keep = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:15]   --->   Operation 28 'extractvalue' 'tmp_keep' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%tmp_strb = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:15]   --->   Operation 29 'extractvalue' 'tmp_strb' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%tmp_user = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:15]   --->   Operation 30 'extractvalue' 'tmp_user' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%tmp_last = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:15]   --->   Operation 31 'extractvalue' 'tmp_last' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%tmp_id = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:15]   --->   Operation 32 'extractvalue' 'tmp_id' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%tmp_dest = extractvalue i54 %empty" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:15]   --->   Operation 33 'extractvalue' 'tmp_dest' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (1.01ns) (out node of the LUT)   --->   "%tmp_data_1 = add i32 %tmp_data, i32 5" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:16]   --->   Operation 34 'add' 'tmp_data_1' <Predicate = true> <Delay = 1.01> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.01> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 35 [2/2] (0.49ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, i32 %tmp_data_1, i4 %tmp_keep, i4 %tmp_strb, i2 %tmp_user, i1 %tmp_last, i5 %tmp_id, i6 %tmp_dest" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:17]   --->   Operation 35 'write' 'write_ln17' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%br_ln18 = br i1 %tmp_last, void %if.end, void %while.end" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:18]   --->   Operation 36 'br' 'br_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specpipeline_ln13 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_1" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:13]   --->   Operation 37 'specpipeline' 'specpipeline_ln13' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specloopname_ln13 = specloopname void @_ssdm_op_SpecLoopName, void @empty_7" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:13]   --->   Operation 38 'specloopname' 'specloopname_ln13' <Predicate = (!tmp_last)> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%br_ln13 = br void %while.body" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:13]   --->   Operation 39 'br' 'br_ln13' <Predicate = (!tmp_last)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 0.49>
ST_2 : Operation 40 [1/2] (0.49ns)   --->   "%write_ln17 = write void @_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A, i32 %B_V_data_V, i4 %B_V_keep_V, i4 %B_V_strb_V, i2 %B_V_user_V, i1 %B_V_last_V, i5 %B_V_id_V, i6 %B_V_dest_V, i32 %tmp_data_1, i4 %tmp_keep, i4 %tmp_strb, i2 %tmp_user, i1 %tmp_last, i5 %tmp_id, i6 %tmp_dest" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:17]   --->   Operation 40 'write' 'write_ln17' <Predicate = true> <Delay = 0.49> <CoreInst = "regslice">   --->   Core 148 'regslice' <Latency = 0> <II = 1> <Delay = 0.65> <Adapter> <Opcode : 'read' 'write'>
ST_2 : Operation 41 [1/1] (0.42ns)   --->   "%ret_ln25 = ret" [C:/Users/langweil.m/Downloads/axi_stream_tutorial/axi_stream_tutorial/example.cpp:25]   --->   Operation 41 'ret' 'ret_ln25' <Predicate = (tmp_last)> <Delay = 0.42>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ A_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ A_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ B_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
spectopmodule_ln5        (spectopmodule      ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specbitsmap_ln0          (specbitsmap        ) [ 000]
specinterface_ln0        (specinterface      ) [ 000]
specaxissidechannel_ln13 (specaxissidechannel) [ 000]
specaxissidechannel_ln13 (specaxissidechannel) [ 000]
br_ln13                  (br                 ) [ 000]
empty                    (read               ) [ 000]
tmp_data                 (extractvalue       ) [ 000]
tmp_keep                 (extractvalue       ) [ 011]
tmp_strb                 (extractvalue       ) [ 011]
tmp_user                 (extractvalue       ) [ 011]
tmp_last                 (extractvalue       ) [ 011]
tmp_id                   (extractvalue       ) [ 011]
tmp_dest                 (extractvalue       ) [ 011]
tmp_data_1               (add                ) [ 011]
br_ln18                  (br                 ) [ 000]
specpipeline_ln13        (specpipeline       ) [ 000]
specloopname_ln13        (specloopname       ) [ 000]
br_ln13                  (br                 ) [ 000]
write_ln17               (write              ) [ 000]
ret_ln25                 (ret                ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="A_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="A_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="A_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="A_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="A_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="A_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="A_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="A_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="B_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="B_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="B_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="B_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="B_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="B_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="B_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="B_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_6"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_3"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecAXISSideChannel"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_4"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i32P0A.i4P0A.i4P0A.i2P0A.i1P0A.i5P0A.i6P0A"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_7"/></StgValue>
</bind>
</comp>

<comp id="70" class="1004" name="empty_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="54" slack="0"/>
<pin id="72" dir="0" index="1" bw="32" slack="0"/>
<pin id="73" dir="0" index="2" bw="4" slack="0"/>
<pin id="74" dir="0" index="3" bw="4" slack="0"/>
<pin id="75" dir="0" index="4" bw="2" slack="0"/>
<pin id="76" dir="0" index="5" bw="1" slack="0"/>
<pin id="77" dir="0" index="6" bw="5" slack="0"/>
<pin id="78" dir="0" index="7" bw="6" slack="0"/>
<pin id="79" dir="1" index="8" bw="54" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="grp_write_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="0" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="0" index="2" bw="4" slack="0"/>
<pin id="92" dir="0" index="3" bw="4" slack="0"/>
<pin id="93" dir="0" index="4" bw="2" slack="0"/>
<pin id="94" dir="0" index="5" bw="1" slack="0"/>
<pin id="95" dir="0" index="6" bw="5" slack="0"/>
<pin id="96" dir="0" index="7" bw="6" slack="0"/>
<pin id="97" dir="0" index="8" bw="32" slack="0"/>
<pin id="98" dir="0" index="9" bw="4" slack="0"/>
<pin id="99" dir="0" index="10" bw="4" slack="0"/>
<pin id="100" dir="0" index="11" bw="2" slack="0"/>
<pin id="101" dir="0" index="12" bw="1" slack="0"/>
<pin id="102" dir="0" index="13" bw="5" slack="0"/>
<pin id="103" dir="0" index="14" bw="6" slack="0"/>
<pin id="104" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln17/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="tmp_data_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="54" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data/1 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_keep_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="54" slack="0"/>
<pin id="119" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_keep/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="tmp_strb_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="54" slack="0"/>
<pin id="124" dir="1" index="1" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_strb/1 "/>
</bind>
</comp>

<comp id="127" class="1004" name="tmp_user_fu_127">
<pin_list>
<pin id="128" dir="0" index="0" bw="54" slack="0"/>
<pin id="129" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_user/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="tmp_last_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="54" slack="0"/>
<pin id="134" dir="1" index="1" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_last/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_id_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="54" slack="0"/>
<pin id="139" dir="1" index="1" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_id/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="tmp_dest_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="54" slack="0"/>
<pin id="144" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_dest/1 "/>
</bind>
</comp>

<comp id="147" class="1004" name="tmp_data_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="32" slack="0"/>
<pin id="149" dir="0" index="1" bw="4" slack="0"/>
<pin id="150" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp_data_1/1 "/>
</bind>
</comp>

<comp id="154" class="1005" name="tmp_keep_reg_154">
<pin_list>
<pin id="155" dir="0" index="0" bw="4" slack="1"/>
<pin id="156" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_keep "/>
</bind>
</comp>

<comp id="159" class="1005" name="tmp_strb_reg_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="4" slack="1"/>
<pin id="161" dir="1" index="1" bw="4" slack="1"/>
</pin_list>
<bind>
<opset="tmp_strb "/>
</bind>
</comp>

<comp id="164" class="1005" name="tmp_user_reg_164">
<pin_list>
<pin id="165" dir="0" index="0" bw="2" slack="1"/>
<pin id="166" dir="1" index="1" bw="2" slack="1"/>
</pin_list>
<bind>
<opset="tmp_user "/>
</bind>
</comp>

<comp id="169" class="1005" name="tmp_last_reg_169">
<pin_list>
<pin id="170" dir="0" index="0" bw="1" slack="1"/>
<pin id="171" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_last "/>
</bind>
</comp>

<comp id="174" class="1005" name="tmp_id_reg_174">
<pin_list>
<pin id="175" dir="0" index="0" bw="5" slack="1"/>
<pin id="176" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="tmp_id "/>
</bind>
</comp>

<comp id="179" class="1005" name="tmp_dest_reg_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="1"/>
<pin id="181" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="tmp_dest "/>
</bind>
</comp>

<comp id="184" class="1005" name="tmp_data_1_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="32" slack="1"/>
<pin id="186" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="tmp_data_1 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="80"><net_src comp="58" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="81"><net_src comp="0" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="82"><net_src comp="2" pin="0"/><net_sink comp="70" pin=2"/></net>

<net id="83"><net_src comp="4" pin="0"/><net_sink comp="70" pin=3"/></net>

<net id="84"><net_src comp="6" pin="0"/><net_sink comp="70" pin=4"/></net>

<net id="85"><net_src comp="8" pin="0"/><net_sink comp="70" pin=5"/></net>

<net id="86"><net_src comp="10" pin="0"/><net_sink comp="70" pin=6"/></net>

<net id="87"><net_src comp="12" pin="0"/><net_sink comp="70" pin=7"/></net>

<net id="105"><net_src comp="62" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="106"><net_src comp="14" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="107"><net_src comp="16" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="108"><net_src comp="18" pin="0"/><net_sink comp="88" pin=3"/></net>

<net id="109"><net_src comp="20" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="110"><net_src comp="22" pin="0"/><net_sink comp="88" pin=5"/></net>

<net id="111"><net_src comp="24" pin="0"/><net_sink comp="88" pin=6"/></net>

<net id="112"><net_src comp="26" pin="0"/><net_sink comp="88" pin=7"/></net>

<net id="116"><net_src comp="70" pin="8"/><net_sink comp="113" pin=0"/></net>

<net id="120"><net_src comp="70" pin="8"/><net_sink comp="117" pin=0"/></net>

<net id="121"><net_src comp="117" pin="1"/><net_sink comp="88" pin=9"/></net>

<net id="125"><net_src comp="70" pin="8"/><net_sink comp="122" pin=0"/></net>

<net id="126"><net_src comp="122" pin="1"/><net_sink comp="88" pin=10"/></net>

<net id="130"><net_src comp="70" pin="8"/><net_sink comp="127" pin=0"/></net>

<net id="131"><net_src comp="127" pin="1"/><net_sink comp="88" pin=11"/></net>

<net id="135"><net_src comp="70" pin="8"/><net_sink comp="132" pin=0"/></net>

<net id="136"><net_src comp="132" pin="1"/><net_sink comp="88" pin=12"/></net>

<net id="140"><net_src comp="70" pin="8"/><net_sink comp="137" pin=0"/></net>

<net id="141"><net_src comp="137" pin="1"/><net_sink comp="88" pin=13"/></net>

<net id="145"><net_src comp="70" pin="8"/><net_sink comp="142" pin=0"/></net>

<net id="146"><net_src comp="142" pin="1"/><net_sink comp="88" pin=14"/></net>

<net id="151"><net_src comp="113" pin="1"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="60" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="153"><net_src comp="147" pin="2"/><net_sink comp="88" pin=8"/></net>

<net id="157"><net_src comp="117" pin="1"/><net_sink comp="154" pin=0"/></net>

<net id="158"><net_src comp="154" pin="1"/><net_sink comp="88" pin=9"/></net>

<net id="162"><net_src comp="122" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="163"><net_src comp="159" pin="1"/><net_sink comp="88" pin=10"/></net>

<net id="167"><net_src comp="127" pin="1"/><net_sink comp="164" pin=0"/></net>

<net id="168"><net_src comp="164" pin="1"/><net_sink comp="88" pin=11"/></net>

<net id="172"><net_src comp="132" pin="1"/><net_sink comp="169" pin=0"/></net>

<net id="173"><net_src comp="169" pin="1"/><net_sink comp="88" pin=12"/></net>

<net id="177"><net_src comp="137" pin="1"/><net_sink comp="174" pin=0"/></net>

<net id="178"><net_src comp="174" pin="1"/><net_sink comp="88" pin=13"/></net>

<net id="182"><net_src comp="142" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="183"><net_src comp="179" pin="1"/><net_sink comp="88" pin=14"/></net>

<net id="187"><net_src comp="147" pin="2"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="88" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: B_V_data_V | {2 }
	Port: B_V_keep_V | {2 }
	Port: B_V_strb_V | {2 }
	Port: B_V_user_V | {2 }
	Port: B_V_last_V | {2 }
	Port: B_V_id_V | {2 }
	Port: B_V_dest_V | {2 }
 - Input state : 
	Port: example : A_V_data_V | {1 }
	Port: example : A_V_keep_V | {1 }
	Port: example : A_V_strb_V | {1 }
	Port: example : A_V_user_V | {1 }
	Port: example : A_V_last_V | {1 }
	Port: example : A_V_id_V | {1 }
	Port: example : A_V_dest_V | {1 }
  - Chain level:
	State 1
		tmp_data_1 : 1
		write_ln17 : 2
		br_ln18 : 1
	State 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|-------------------|---------|---------|
| Operation|  Functional Unit  |    FF   |   LUT   |
|----------|-------------------|---------|---------|
|    add   | tmp_data_1_fu_147 |    0    |    39   |
|----------|-------------------|---------|---------|
|   read   |  empty_read_fu_70 |    0    |    0    |
|----------|-------------------|---------|---------|
|   write  |  grp_write_fu_88  |    0    |    0    |
|----------|-------------------|---------|---------|
|          |  tmp_data_fu_113  |    0    |    0    |
|          |  tmp_keep_fu_117  |    0    |    0    |
|          |  tmp_strb_fu_122  |    0    |    0    |
|extractvalue|  tmp_user_fu_127  |    0    |    0    |
|          |  tmp_last_fu_132  |    0    |    0    |
|          |   tmp_id_fu_137   |    0    |    0    |
|          |  tmp_dest_fu_142  |    0    |    0    |
|----------|-------------------|---------|---------|
|   Total  |                   |    0    |    39   |
|----------|-------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------+--------+
|                  |   FF   |
+------------------+--------+
|tmp_data_1_reg_184|   32   |
| tmp_dest_reg_179 |    6   |
|  tmp_id_reg_174  |    5   |
| tmp_keep_reg_154 |    4   |
| tmp_last_reg_169 |    1   |
| tmp_strb_reg_159 |    4   |
| tmp_user_reg_164 |    2   |
+------------------+--------+
|       Total      |   54   |
+------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||    FF   ||   LUT   |
|-----------------|------|------|------|--------||---------||---------||---------|
| grp_write_fu_88 |  p8  |   2  |  32  |   64   ||    0    ||    9    |
| grp_write_fu_88 |  p9  |   2  |   4  |    8   ||    0    ||    9    |
| grp_write_fu_88 |  p10 |   2  |   4  |    8   ||    0    ||    9    |
| grp_write_fu_88 |  p11 |   2  |   2  |    4   ||    0    ||    9    |
| grp_write_fu_88 |  p12 |   2  |   1  |    2   ||    0    ||    9    |
| grp_write_fu_88 |  p13 |   2  |   5  |   10   ||    0    ||    9    |
| grp_write_fu_88 |  p14 |   2  |   6  |   12   ||    0    ||    9    |
|-----------------|------|------|------|--------||---------||---------||---------|
|      Total      |      |      |      |   108  ||  2.989  ||    0    ||    63   |
|-----------------|------|------|------|--------||---------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   39   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    2   |    0   |   63   |
|  Register |    -   |   54   |    -   |
+-----------+--------+--------+--------+
|   Total   |    2   |   54   |   102  |
+-----------+--------+--------+--------+
