Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Wed Jul 11 09:53:34 2018
| Host         : voldemort-x running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file computer_timing_summary_routed.rpt -pb computer_timing_summary_routed.pb -rpx computer_timing_summary_routed.rpx -warn_on_violation
| Design       : computer
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.22 2018-03-21
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 2 register/latch pins with no clock driven by root clock pin: clk (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[10]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[11]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[12]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[1]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[2]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[3]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[4]/Q (HIGH)

 There are 73 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[5]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[6]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[7]/Q (HIGH)

 There are 13 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[8]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/cu/FSM_onehot_state_reg[9]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/ALUOut/q_reg[9]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[0]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[1]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[26]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[27]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[28]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[29]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[2]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[30]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[31]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[3]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[4]/Q (HIGH)

 There are 45 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/IR/q_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[0]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[10]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[11]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[12]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[13]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[1]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[2]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[3]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[4]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[5]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[6]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[7]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[8]/Q (HIGH)

 There are 60 register/latch pins with no clock driven by root clock pin: mips_cpu/dp/PC/q_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 163 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 5 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 28 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
     14.183        0.000                      0                  864        0.151        0.000                      0                  864        3.000        0.000                       0                   307  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
instance_name/inst/clk  {0.000 5.000}      10.000          100.000         
  clkfbout_clk_wiz_0    {0.000 5.000}      10.000          100.000         
  cpu_clk_clk_wiz_0     {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
instance_name/inst/clk                                                                                                                                                    3.000        0.000                       0                     1  
  clkfbout_clk_wiz_0                                                                                                                                                      7.845        0.000                       0                     3  
  cpu_clk_clk_wiz_0          14.183        0.000                      0                  864        0.151        0.000                      0                  864        8.750        0.000                       0                   303  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  instance_name/inst/clk
  To Clock:  instance_name/inst/clk

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         instance_name/inst/clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/clk }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y3    instance_name/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  cpu_clk_clk_wiz_0
  To Clock:  cpu_clk_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       14.183ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.151ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        8.750ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.828ns (16.246%)  route 4.269ns (83.754%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.088     2.680    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WE
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.441    17.058    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA/CLK
                         clock pessimism              0.421    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y37         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 14.183    

Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.828ns (16.246%)  route 4.269ns (83.754%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.088     2.680    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WE
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.441    17.058    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.421    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y37         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 14.183    

Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.828ns (16.246%)  route 4.269ns (83.754%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.088     2.680    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WE
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.441    17.058    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB/CLK
                         clock pessimism              0.421    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y37         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 14.183    

Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.828ns (16.246%)  route 4.269ns (83.754%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.088     2.680    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WE
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.441    17.058    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB_D1/CLK
                         clock pessimism              0.421    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y37         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMB_D1
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 14.183    

Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.828ns (16.246%)  route 4.269ns (83.754%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.088     2.680    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WE
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.441    17.058    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC/CLK
                         clock pessimism              0.421    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y37         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 14.183    

Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.828ns (16.246%)  route 4.269ns (83.754%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.088     2.680    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WE
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.441    17.058    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y37         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC_D1/CLK
                         clock pessimism              0.421    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y37         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMC_D1
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 14.183    

Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.828ns (16.246%)  route 4.269ns (83.754%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.088     2.680    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WE
    SLICE_X38Y37         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.441    17.058    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y37         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD/CLK
                         clock pessimism              0.421    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y37         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 14.183    

Slack (MET) :             14.183ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.097ns  (logic 0.828ns (16.246%)  route 4.269ns (83.754%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.942ns = ( 17.058 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.088     2.680    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WE
    SLICE_X38Y37         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.441    17.058    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/WCLK
    SLICE_X38Y37         RAMS32                                       r  mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD_D1/CLK
                         clock pessimism              0.421    17.479    
                         clock uncertainty           -0.084    17.395    
    SLICE_X38Y37         RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.533    16.862    mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMD_D1
  -------------------------------------------------------------------
                         required time                         16.862    
                         arrival time                          -2.680    
  -------------------------------------------------------------------
                         slack                                 14.183    

Slack (MET) :             14.216ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.828ns (16.339%)  route 4.240ns (83.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.059     2.651    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X42Y39         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.445    17.062    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X42Y39         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA/CLK
                         clock pessimism              0.421    17.483    
                         clock uncertainty           -0.084    17.399    
    SLICE_X42Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.866    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                 14.216    

Slack (MET) :             14.216ns  (required time - arrival time)
  Source:                 mips_cpu/cu/FSM_onehot_state_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (cpu_clk_clk_wiz_0 rise@20.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.068ns  (logic 0.828ns (16.339%)  route 4.240ns (83.661%))
  Logic Levels:           3  (LUT4=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.100ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.938ns = ( 17.062 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.417ns
    Clock Pessimism Removal (CPR):    0.421ns
  Clock Uncertainty:      0.084ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.152ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.233     1.233    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -6.961    -5.728 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -4.066    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.970 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.553    -2.417    mips_cpu/cu/cpu_clk
    SLICE_X35Y31         FDRE                                         r  mips_cpu/cu/FSM_onehot_state_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y31         FDRE (Prop_fdre_C_Q)         0.456    -1.961 r  mips_cpu/cu/FSM_onehot_state_reg[12]/Q
                         net (fo=40, routed)          1.785    -0.176    mips_cpu/dp/IR/out[8]
    SLICE_X45Y35         LUT4 (Prop_lut4_I3_O)        0.124    -0.052 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_12/O
                         net (fo=97, routed)          0.992     0.941    mips_cpu/dp/IR/ADDRD[0]
    SLICE_X43Y34         LUT5 (Prop_lut5_I2_O)        0.124     1.065 r  mips_cpu/dp/IR/register_reg_r1_0_31_0_5_i_14/O
                         net (fo=1, routed)           0.403     1.468    mips_cpu/cu/q_reg[14]_0
    SLICE_X43Y34         LUT6 (Prop_lut6_I5_O)        0.124     1.592 r  mips_cpu/cu/register_reg_r1_0_31_0_5_i_1/O
                         net (fo=96, routed)          1.059     2.651    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WE
    SLICE_X42Y39         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                     20.000    20.000 r  
    W5                   IBUF                         0.000    20.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           1.162    21.162    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -7.217    13.944 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    15.525    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    15.616 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         1.445    17.062    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/WCLK
    SLICE_X42Y39         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA_D1/CLK
                         clock pessimism              0.421    17.483    
                         clock uncertainty           -0.084    17.399    
    SLICE_X42Y39         RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.533    16.866    mips_cpu/dp/Registers/register_reg_r1_0_31_18_23/RAMA_D1
  -------------------------------------------------------------------
                         required time                         16.866    
                         arrival time                          -2.651    
  -------------------------------------------------------------------
                         slack                                 14.216    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.151ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.445%)  route 0.098ns (34.555%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.278ns
    Source Clock Delay      (SCD):    -0.850ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.558    -0.850    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X43Y33         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y33         FDRE (Prop_fdre_C_Q)         0.141    -0.709 r  mips_cpu/dp/ALUOut/q_reg[14]/Q
                         net (fo=2, routed)           0.098    -0.611    mips_cpu/dp/IR/q_reg[25]_2[14]
    SLICE_X42Y33         LUT6 (Prop_lut6_I2_O)        0.045    -0.566 r  mips_cpu/dp/IR/q[14]_i_1/O
                         net (fo=1, routed)           0.000    -0.566    mips_cpu/dp/PC/D[14]
    SLICE_X42Y33         FDRE                                         r  mips_cpu/dp/PC/q_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.826    -1.278    mips_cpu/dp/PC/cpu_clk
    SLICE_X42Y33         FDRE                                         r  mips_cpu/dp/PC/q_reg[14]/C
                         clock pessimism              0.441    -0.837    
    SLICE_X42Y33         FDRE (Hold_fdre_C_D)         0.120    -0.717    mips_cpu/dp/PC/q_reg[14]
  -------------------------------------------------------------------
                         required time                          0.717    
                         arrival time                          -0.566    
  -------------------------------------------------------------------
                         slack                                  0.151    

Slack (MET) :             0.152ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.285ns  (logic 0.186ns (65.194%)  route 0.099ns (34.806%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.279ns
    Source Clock Delay      (SCD):    -0.851ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.557    -0.851    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X43Y32         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X43Y32         FDRE (Prop_fdre_C_Q)         0.141    -0.710 r  mips_cpu/dp/ALUOut/q_reg[1]/Q
                         net (fo=4, routed)           0.099    -0.610    mips_cpu/dp/IR/q_reg[25]_2[1]
    SLICE_X42Y32         LUT6 (Prop_lut6_I2_O)        0.045    -0.565 r  mips_cpu/dp/IR/q[1]_i_1/O
                         net (fo=1, routed)           0.000    -0.565    mips_cpu/dp/PC/D[1]
    SLICE_X42Y32         FDRE                                         r  mips_cpu/dp/PC/q_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.825    -1.279    mips_cpu/dp/PC/cpu_clk
    SLICE_X42Y32         FDRE                                         r  mips_cpu/dp/PC/q_reg[1]/C
                         clock pessimism              0.441    -0.838    
    SLICE_X42Y32         FDRE (Hold_fdre_C_D)         0.120    -0.718    mips_cpu/dp/PC/q_reg[1]
  -------------------------------------------------------------------
                         required time                          0.718    
                         arrival time                          -0.565    
  -------------------------------------------------------------------
                         slack                                  0.152    

Slack (MET) :             0.155ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMA_D1/I
                            (rising edge-triggered cell RAMD32 clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.539ns  (logic 0.186ns (34.522%)  route 0.353ns (65.478%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.264ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.691ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.561    -0.847    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X35Y41         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X35Y41         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  mips_cpu/dp/ALUOut/q_reg[31]/Q
                         net (fo=2, routed)           0.244    -0.462    mips_cpu/dp/PC/q_reg[31]_1[31]
    SLICE_X37Y40         LUT6 (Prop_lut6_I5_O)        0.045    -0.417 r  mips_cpu/dp/PC/register_reg_r1_0_31_30_31_i_1/O
                         net (fo=2, routed)           0.108    -0.308    mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/DIA1
    SLICE_X38Y39         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.830    -1.274    mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/WCLK
    SLICE_X38Y39         RAMD32                                       r  mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMA_D1/CLK
                         clock pessimism              0.691    -0.583    
    SLICE_X38Y39         RAMD32 (Hold_ramd32_CLK_I)
                                                      0.120    -0.463    mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMA_D1
  -------------------------------------------------------------------
                         required time                          0.463    
                         arrival time                          -0.308    
  -------------------------------------------------------------------
                         slack                                  0.155    

Slack (MET) :             0.180ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[17]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.284ns  (logic 0.186ns (65.536%)  route 0.098ns (34.464%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.274ns
    Source Clock Delay      (SCD):    -0.847ns
    Clock Pessimism Removal (CPR):    -0.440ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.561    -0.847    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X44Y37         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[17]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y37         FDRE (Prop_fdre_C_Q)         0.141    -0.706 r  mips_cpu/dp/ALUOut/q_reg[17]/Q
                         net (fo=2, routed)           0.098    -0.608    mips_cpu/dp/IR/q_reg[25]_2[17]
    SLICE_X45Y37         LUT6 (Prop_lut6_I2_O)        0.045    -0.563 r  mips_cpu/dp/IR/q[17]_i_1/O
                         net (fo=1, routed)           0.000    -0.563    mips_cpu/dp/PC/D[17]
    SLICE_X45Y37         FDRE                                         r  mips_cpu/dp/PC/q_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.830    -1.274    mips_cpu/dp/PC/cpu_clk
    SLICE_X45Y37         FDRE                                         r  mips_cpu/dp/PC/q_reg[17]/C
                         clock pessimism              0.440    -0.834    
    SLICE_X45Y37         FDRE (Hold_fdre_C_D)         0.091    -0.743    mips_cpu/dp/PC/q_reg[17]
  -------------------------------------------------------------------
                         required time                          0.743    
                         arrival time                          -0.563    
  -------------------------------------------------------------------
                         slack                                  0.180    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.186ns (63.057%)  route 0.109ns (36.943%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.562    -0.846    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X41Y40         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y40         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  mips_cpu/dp/ALUOut/q_reg[24]/Q
                         net (fo=2, routed)           0.109    -0.596    mips_cpu/dp/IR/q_reg[25]_2[24]
    SLICE_X40Y40         LUT6 (Prop_lut6_I2_O)        0.045    -0.551 r  mips_cpu/dp/IR/q[24]_i_1/O
                         net (fo=1, routed)           0.000    -0.551    mips_cpu/dp/PC/D[24]
    SLICE_X40Y40         FDRE                                         r  mips_cpu/dp/PC/q_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.832    -1.272    mips_cpu/dp/PC/cpu_clk
    SLICE_X40Y40         FDRE                                         r  mips_cpu/dp/PC/q_reg[24]/C
                         clock pessimism              0.439    -0.833    
    SLICE_X40Y40         FDRE (Hold_fdre_C_D)         0.092    -0.741    mips_cpu/dp/PC/q_reg[24]
  -------------------------------------------------------------------
                         required time                          0.741    
                         arrival time                          -0.551    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.277ns
    Source Clock Delay      (SCD):    -0.849ns
    Clock Pessimism Removal (CPR):    -0.441ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.559    -0.849    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X37Y36         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y36         FDRE (Prop_fdre_C_Q)         0.141    -0.708 r  mips_cpu/dp/ALUOut/q_reg[15]/Q
                         net (fo=2, routed)           0.108    -0.600    mips_cpu/dp/IR/q_reg[25]_2[15]
    SLICE_X36Y36         LUT6 (Prop_lut6_I2_O)        0.045    -0.555 r  mips_cpu/dp/IR/q[15]_i_1/O
                         net (fo=1, routed)           0.000    -0.555    mips_cpu/dp/PC/D[15]
    SLICE_X36Y36         FDRE                                         r  mips_cpu/dp/PC/q_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.827    -1.277    mips_cpu/dp/PC/cpu_clk
    SLICE_X36Y36         FDRE                                         r  mips_cpu/dp/PC/q_reg[15]/C
                         clock pessimism              0.441    -0.836    
    SLICE_X36Y36         FDRE (Hold_fdre_C_D)         0.091    -0.745    mips_cpu/dp/PC/q_reg[15]
  -------------------------------------------------------------------
                         required time                          0.745    
                         arrival time                          -0.555    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[20]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.294ns  (logic 0.186ns (63.272%)  route 0.108ns (36.728%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.272ns
    Source Clock Delay      (SCD):    -0.846ns
    Clock Pessimism Removal (CPR):    -0.439ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.562    -0.846    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X45Y38         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[20]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X45Y38         FDRE (Prop_fdre_C_Q)         0.141    -0.705 r  mips_cpu/dp/ALUOut/q_reg[20]/Q
                         net (fo=2, routed)           0.108    -0.597    mips_cpu/dp/IR/q_reg[25]_2[20]
    SLICE_X44Y38         LUT6 (Prop_lut6_I2_O)        0.045    -0.552 r  mips_cpu/dp/IR/q[20]_i_1/O
                         net (fo=1, routed)           0.000    -0.552    mips_cpu/dp/PC/D[20]
    SLICE_X44Y38         FDRE                                         r  mips_cpu/dp/PC/q_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.832    -1.272    mips_cpu/dp/PC/cpu_clk
    SLICE_X44Y38         FDRE                                         r  mips_cpu/dp/PC/q_reg[20]/C
                         clock pessimism              0.439    -0.833    
    SLICE_X44Y38         FDRE (Hold_fdre_C_D)         0.091    -0.742    mips_cpu/dp/PC/q_reg[20]
  -------------------------------------------------------------------
                         required time                          0.742    
                         arrival time                          -0.552    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.197ns  (arrival time - required time)
  Source:                 mips_cpu/dp/IR/q_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.186ns (57.854%)  route 0.136ns (42.146%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.276ns
    Source Clock Delay      (SCD):    -0.848ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.560    -0.848    mips_cpu/dp/IR/cpu_clk
    SLICE_X44Y35         FDRE                                         r  mips_cpu/dp/IR/q_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y35         FDRE (Prop_fdre_C_Q)         0.141    -0.707 r  mips_cpu/dp/IR/q_reg[13]/Q
                         net (fo=4, routed)           0.136    -0.571    mips_cpu/dp/IR/Q[13]
    SLICE_X43Y35         LUT6 (Prop_lut6_I0_O)        0.045    -0.526 r  mips_cpu/dp/IR/q[13]_i_1/O
                         net (fo=1, routed)           0.000    -0.526    mips_cpu/dp/PC/D[13]
    SLICE_X43Y35         FDRE                                         r  mips_cpu/dp/PC/q_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.828    -1.276    mips_cpu/dp/PC/cpu_clk
    SLICE_X43Y35         FDRE                                         r  mips_cpu/dp/PC/q_reg[13]/C
                         clock pessimism              0.462    -0.814    
    SLICE_X43Y35         FDRE (Hold_fdre_C_D)         0.091    -0.723    mips_cpu/dp/PC/q_reg[13]
  -------------------------------------------------------------------
                         required time                          0.723    
                         arrival time                          -0.526    
  -------------------------------------------------------------------
                         slack                                  0.197    

Slack (MET) :             0.207ns  (arrival time - required time)
  Source:                 mips_cpu/dp/IR/q_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.362ns  (logic 0.186ns (51.362%)  route 0.176ns (48.638%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.034ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.280ns
    Source Clock Delay      (SCD):    -0.852ns
    Clock Pessimism Removal (CPR):    -0.462ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.556    -0.852    mips_cpu/dp/IR/cpu_clk
    SLICE_X41Y31         FDRE                                         r  mips_cpu/dp/IR/q_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X41Y31         FDRE (Prop_fdre_C_Q)         0.141    -0.711 r  mips_cpu/dp/IR/q_reg[0]/Q
                         net (fo=10, routed)          0.176    -0.535    mips_cpu/dp/IR/Q[0]
    SLICE_X38Y32         LUT6 (Prop_lut6_I0_O)        0.045    -0.490 r  mips_cpu/dp/IR/q[0]_i_1/O
                         net (fo=1, routed)           0.000    -0.490    mips_cpu/dp/PC/D[0]
    SLICE_X38Y32         FDRE                                         r  mips_cpu/dp/PC/q_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.824    -1.280    mips_cpu/dp/PC/cpu_clk
    SLICE_X38Y32         FDRE                                         r  mips_cpu/dp/PC/q_reg[0]/C
                         clock pessimism              0.462    -0.818    
    SLICE_X38Y32         FDRE (Hold_fdre_C_D)         0.121    -0.697    mips_cpu/dp/PC/q_reg[0]
  -------------------------------------------------------------------
                         required time                          0.697    
                         arrival time                          -0.490    
  -------------------------------------------------------------------
                         slack                                  0.207    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 mips_cpu/dp/ALUOut/q_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            mips_cpu/dp/PC/q_reg[27]/D
                            (rising edge-triggered cell FDRE clocked by cpu_clk_clk_wiz_0  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             cpu_clk_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (cpu_clk_clk_wiz_0 rise@0.000ns - cpu_clk_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.314ns  (logic 0.186ns (59.235%)  route 0.128ns (40.765%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.273ns
    Source Clock Delay      (SCD):    -0.845ns
    Clock Pessimism Removal (CPR):    -0.443ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.440     0.440    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -2.360    -1.919 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -1.433    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.407 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.563    -0.845    mips_cpu/dp/ALUOut/cpu_clk
    SLICE_X36Y43         FDRE                                         r  mips_cpu/dp/ALUOut/q_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X36Y43         FDRE (Prop_fdre_C_Q)         0.141    -0.704 r  mips_cpu/dp/ALUOut/q_reg[27]/Q
                         net (fo=2, routed)           0.128    -0.576    mips_cpu/dp/PC/q_reg[31]_1[27]
    SLICE_X36Y42         LUT6 (Prop_lut6_I2_O)        0.045    -0.531 r  mips_cpu/dp/PC/q[27]_i_1/O
                         net (fo=1, routed)           0.000    -0.531    mips_cpu/dp/PC/q[27]_i_1_n_2
    SLICE_X36Y42         FDRE                                         r  mips_cpu/dp/PC/q_reg[27]/D
  -------------------------------------------------------------------    -------------------

                         (clock cpu_clk_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    W5                   IBUF                         0.000     0.000 r  clk_IBUF_inst/O
                         net (fo=5, routed)           0.480     0.480    instance_name/inst/clk
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.142    -2.662 r  instance_name/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -2.133    instance_name/inst/cpu_clk_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -2.104 r  instance_name/inst/clkout1_buf/O
                         net (fo=301, routed)         0.831    -1.273    mips_cpu/dp/PC/cpu_clk
    SLICE_X36Y42         FDRE                                         r  mips_cpu/dp/PC/q_reg[27]/C
                         clock pessimism              0.443    -0.830    
    SLICE_X36Y42         FDRE (Hold_fdre_C_D)         0.091    -0.739    mips_cpu/dp/PC/q_reg[27]
  -------------------------------------------------------------------
                         required time                          0.739    
                         arrival time                          -0.531    
  -------------------------------------------------------------------
                         slack                                  0.208    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         cpu_clk_clk_wiz_0
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { instance_name/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0    instance_name/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         20.000      18.751     MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y39     mips_cpu/dp/A/q_reg[20]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y39     mips_cpu/dp/A/q_reg[21]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y39     mips_cpu/dp/A/q_reg[22]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X42Y39     mips_cpu/dp/A/q_reg[23]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y38     mips_cpu/dp/A/q_reg[24]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y38     mips_cpu/dp/A/q_reg[25]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y38     mips_cpu/dp/A/q_reg[26]/C
Min Period        n/a     FDRE/C              n/a            1.000         20.000      19.000     SLICE_X38Y38     mips_cpu/dp/A/q_reg[27]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       20.000      193.360    MMCME2_ADV_X1Y0  instance_name/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y37     mips_cpu/dp/Registers/register_reg_r2_0_31_30_31/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMC/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMC_D1/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMD/CLK
High Pulse Width  Slow    RAMS32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y39     mips_cpu/dp/Registers/register_reg_r1_0_31_30_31/RAMD_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMA_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMB/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMB_D1/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X38Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_0_5/RAMA/CLK
High Pulse Width  Slow    RAMD32/CLK          n/a            1.250         10.000      8.750      SLICE_X42Y34     mips_cpu/dp/Registers/register_reg_r1_0_31_6_11/RAMC/CLK



