
==========================================================================
finish report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
finish report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
finish report_worst_slack
--------------------------------------------------------------------------
worst slack max 4.55

==========================================================================
finish report_clock_min_period
--------------------------------------------------------------------------
core_clock period_min = 4.05 fmax = 246.71

==========================================================================
finish report_clock_skew
--------------------------------------------------------------------------
Clock core_clock
   0.35 source latency IR[28]$_SDFFE_PP0P_/CLK ^
  -0.36 target latency GPR[0][8]$_DFFE_PP_/CLK ^
   0.00 CRPR
--------------
  -0.01 setup skew


==========================================================================
finish report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.17    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.07    0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
     2    0.01    0.08    0.34    0.69 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
                                         count[0] (net)
                  0.08    0.00    0.69 ^ _1725_/A (sky130_fd_sc_hd__nor2_1)
     1    0.00    0.03    0.05    0.74 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0162_ (net)
                  0.03    0.00    0.74 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
                                  0.74   data arrival time

                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock source latency
     1    0.03    0.00    0.00    0.00 ^ clk (in)
                                         clk (net)
                  0.00    0.00    0.00 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    0.17 ^ clkbuf_3_5__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    14    0.05    0.07    0.17    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_5__leaf_clk (net)
                  0.07    0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
                          0.00    0.35   clock reconvergence pessimism
                         -0.04    0.31   library hold time
                                  0.31   data required time
-----------------------------------------------------------------------------
                                  0.31   data required time
                                 -0.74   data arrival time
-----------------------------------------------------------------------------
                                  0.43   slack (MET)



==========================================================================
finish report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.72    1.72 ^ input external delay
     1    0.00    0.00    0.00    1.72 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.72 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    2.17 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.04    0.00    2.17 ^ place51/A (sky130_fd_sc_hd__buf_4)
    20    0.08    0.22    0.24    2.41 ^ place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.22    0.00    2.41 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.11    0.15    2.56 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.11    0.00    2.56 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.09    0.13    2.69 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.09    0.00    2.69 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.06    0.08    2.77 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.06    0.00    2.77 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.05    0.41    0.32    3.09 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.41    0.00    3.09 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.03    0.17    0.24    3.33 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.17    0.00    3.33 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.29    0.36    3.68 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.29    0.00    3.68 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.34    0.36    4.05 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.34    0.00    4.05 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  4.05   data arrival time

                          8.61    8.61   clock core_clock (rise edge)
                          0.00    8.61   clock source latency
     1    0.03    0.00    0.00    8.61 ^ clk (in)
                                         clk (net)
                  0.00    0.00    8.61 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    8.78 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    8.78 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.05    0.07    0.18    8.96 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.07    0.00    8.96 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    8.96   clock reconvergence pessimism
                         -0.36    8.60   library setup time
                                  8.60   data required time
-----------------------------------------------------------------------------
                                  8.60   data required time
                                 -4.05   data arrival time
-----------------------------------------------------------------------------
                                  4.55   slack (MET)



==========================================================================
finish report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: sys_rst (input port clocked by core_clock)
Endpoint: GPR[0][4]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                          0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (propagated)
                          1.72    1.72 ^ input external delay
     1    0.00    0.00    0.00    1.72 ^ sys_rst (in)
                                         sys_rst (net)
                  0.00    0.00    1.72 ^ input36/A (sky130_fd_sc_hd__clkdlybuf4s50_1)
     1    0.00    0.04    0.45    2.17 ^ input36/X (sky130_fd_sc_hd__clkdlybuf4s50_1)
                                         net35 (net)
                  0.04    0.00    2.17 ^ place51/A (sky130_fd_sc_hd__buf_4)
    20    0.08    0.22    0.24    2.41 ^ place51/X (sky130_fd_sc_hd__buf_4)
                                         net50 (net)
                  0.22    0.00    2.41 ^ _0961_/A (sky130_fd_sc_hd__inv_1)
     6    0.02    0.11    0.15    2.56 v _0961_/Y (sky130_fd_sc_hd__inv_1)
                                         _0274_ (net)
                  0.11    0.00    2.56 v _0967_/B (sky130_fd_sc_hd__nand2_1)
     2    0.01    0.09    0.13    2.69 ^ _0967_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0280_ (net)
                  0.09    0.00    2.69 ^ _0973_/B (sky130_fd_sc_hd__nor2_1)
     4    0.01    0.06    0.08    2.77 v _0973_/Y (sky130_fd_sc_hd__nor2_1)
                                         _0286_ (net)
                  0.06    0.00    2.77 v _1131_/A (sky130_fd_sc_hd__nand2_1)
    10    0.05    0.41    0.32    3.09 ^ _1131_/Y (sky130_fd_sc_hd__nand2_1)
                                         _0423_ (net)
                  0.41    0.00    3.09 ^ _1140_/A (sky130_fd_sc_hd__inv_1)
     7    0.03    0.17    0.24    3.33 v _1140_/Y (sky130_fd_sc_hd__inv_1)
                                         _0429_ (net)
                  0.17    0.00    3.33 v _1229_/A1 (sky130_fd_sc_hd__a2111oi_0)
     1    0.00    0.29    0.36    3.68 ^ _1229_/Y (sky130_fd_sc_hd__a2111oi_0)
                                         _0514_ (net)
                  0.29    0.00    3.68 ^ _1230_/B1 (sky130_fd_sc_hd__o21ai_0)
     4    0.02    0.34    0.36    4.05 v _1230_/Y (sky130_fd_sc_hd__o21ai_0)
                                         _0010_ (net)
                  0.34    0.00    4.05 v GPR[0][4]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
                                  4.05   data arrival time

                          8.61    8.61   clock core_clock (rise edge)
                          0.00    8.61   clock source latency
     1    0.03    0.00    0.00    8.61 ^ clk (in)
                                         clk (net)
                  0.00    0.00    8.61 ^ clkbuf_0_clk/A (sky130_fd_sc_hd__clkbuf_16)
     8    0.10    0.12    0.17    8.78 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_0_clk (net)
                  0.12    0.00    8.78 ^ clkbuf_3_0__f_clk/A (sky130_fd_sc_hd__clkbuf_16)
    17    0.05    0.07    0.18    8.96 ^ clkbuf_3_0__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
                                         clknet_3_0__leaf_clk (net)
                  0.07    0.00    8.96 ^ GPR[0][4]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
                          0.00    8.96   clock reconvergence pessimism
                         -0.36    8.60   library setup time
                                  8.60   data required time
-----------------------------------------------------------------------------
                                  8.60   data required time
                                 -4.05   data arrival time
-----------------------------------------------------------------------------
                                  4.55   slack (MET)



==========================================================================
finish report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
finish max_slew_check_slack
--------------------------------------------------------------------------
0.7184193730354309

==========================================================================
finish max_slew_check_limit
--------------------------------------------------------------------------
1.48431396484375

==========================================================================
finish max_slew_check_slack_limit
--------------------------------------------------------------------------
0.4840

==========================================================================
finish max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
finish max_capacitance_check_slack
--------------------------------------------------------------------------
0.01916419342160225

==========================================================================
finish max_capacitance_check_limit
--------------------------------------------------------------------------
0.021067000925540924

==========================================================================
finish max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.9097

==========================================================================
finish max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
finish max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
finish max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
finish setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
finish hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
finish report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: IR[18]$_SDFFE_PP0P_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: GPR[0][15]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.17    0.35 ^ clkbuf_3_4__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ IR[18]$_SDFFE_PP0P_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.30    0.64 v IR[18]$_SDFFE_PP0P_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.22    0.86 v place49/X (sky130_fd_sc_hd__buf_4)
   0.41    1.27 ^ _1003_/Y (sky130_fd_sc_hd__inv_2)
   0.16    1.43 v _1103_/Y (sky130_fd_sc_hd__o21ai_0)
   0.52    1.95 ^ _1104_/Y (sky130_fd_sc_hd__o22ai_1)
   0.41    2.37 v _1829_/SUM (sky130_fd_sc_hd__ha_1)
   0.13    2.50 ^ _1156_/Y (sky130_fd_sc_hd__inv_1)
   0.10    2.60 v _1185_/Y (sky130_fd_sc_hd__nand3_1)
   0.07    2.66 ^ _1191_/Y (sky130_fd_sc_hd__inv_1)
   0.06    2.72 v _1192_/Y (sky130_fd_sc_hd__nor2_1)
   0.18    2.90 ^ _1243_/Y (sky130_fd_sc_hd__nor2_2)
   0.09    2.99 v _1384_/Y (sky130_fd_sc_hd__nand2_1)
   0.19    3.18 ^ _1385_/Y (sky130_fd_sc_hd__nor2_2)
   0.10    3.28 v _1597_/Y (sky130_fd_sc_hd__nand3_1)
   0.06    3.35 ^ _1598_/Y (sky130_fd_sc_hd__nand2_1)
   0.10    3.45 v _1600_/Y (sky130_fd_sc_hd__nand2_1)
   0.25    3.70 ^ _1614_/Y (sky130_fd_sc_hd__a221oi_1)
   0.23    3.93 v _1633_/Y (sky130_fd_sc_hd__nand3_1)
   0.00    3.93 v GPR[0][15]$_DFFE_PP_/D (sky130_fd_sc_hd__edfxtp_1)
           3.93   data arrival time

   8.61    8.61   clock core_clock (rise edge)
   0.00    8.61   clock source latency
   0.00    8.61 ^ clk (in)
   0.17    8.78 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    8.95 ^ clkbuf_3_3__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    8.95 ^ GPR[0][15]$_DFFE_PP_/CLK (sky130_fd_sc_hd__edfxtp_1)
   0.00    8.95   clock reconvergence pessimism
  -0.31    8.65   library setup time
           8.65   data required time
---------------------------------------------------------
           8.65   data required time
          -3.93   data arrival time
---------------------------------------------------------
           4.72   slack (MET)



==========================================================================
finish report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: count[0]$_SDFF_PP0_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: count[0]$_SDFF_PP0_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.34    0.69 ^ count[0]$_SDFF_PP0_/Q (sky130_fd_sc_hd__dfxtp_1)
   0.05    0.74 v _1725_/Y (sky130_fd_sc_hd__nor2_1)
   0.00    0.74 v count[0]$_SDFF_PP0_/D (sky130_fd_sc_hd__dfxtp_1)
           0.74   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock source latency
   0.00    0.00 ^ clk (in)
   0.17    0.17 ^ clkbuf_0_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.18    0.35 ^ clkbuf_3_5__f_clk/X (sky130_fd_sc_hd__clkbuf_16)
   0.00    0.35 ^ count[0]$_SDFF_PP0_/CLK (sky130_fd_sc_hd__dfxtp_1)
   0.00    0.35   clock reconvergence pessimism
  -0.04    0.31   library hold time
           0.31   data required time
---------------------------------------------------------
           0.31   data required time
          -0.74   data arrival time
---------------------------------------------------------
           0.43   slack (MET)



==========================================================================
finish critical path target clock latency max path
--------------------------------------------------------------------------
0.3540

==========================================================================
finish critical path target clock latency min path
--------------------------------------------------------------------------
0.3528

==========================================================================
finish critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
finish critical path delay
--------------------------------------------------------------------------
4.0518

==========================================================================
finish critical path slack
--------------------------------------------------------------------------
4.5527

==========================================================================
finish slack div critical path delay
--------------------------------------------------------------------------
112.362407

==========================================================================
finish report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             4.61e-04   1.05e-05   7.45e-10   4.72e-04  46.0%
Combinational          4.27e-05   9.51e-05   2.58e-09   1.38e-04  13.4%
Clock                  2.31e-04   1.84e-04   1.52e-10   4.16e-04  40.5%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  7.35e-04   2.90e-04   3.48e-09   1.03e-03 100.0%
                          71.7%      28.3%       0.0%
