DÆ°á»›i Ä‘Ã¢y lÃ  file README.md chi tiáº¿t cho cÃ¡c chá»§ Ä‘á» thá»±c táº­p, Ä‘Æ°á»£c thiáº¿t káº¿ theo lá»™ trÃ¬nh 4 thÃ¡ng vÃ  Ä‘Ã¡p á»©ng Ä‘áº§y Ä‘á»§ yÃªu cáº§u cá»§a báº¡n:

# HÆ¯á»šNG DáºªN THá»°C Táº¬P THIáº¾T Káº¾ PHáº¦N Cá»¨NG (07/2025 - 11/2025)

## Má»¥c lá»¥c
1. [Tá»•ng quan lá»™ trÃ¬nh](#-tá»•ng-quan-lá»™-trÃ¬nh)
2. [Chuáº©n bá»‹ kiáº¿n thá»©c ná»n táº£ng](#-chuáº©n-bá»‹-kiáº¿n-thá»©c-ná»n-táº£ng)
3. [HÆ°á»›ng dáº«n chi tiáº¿t theo chá»§ Ä‘á»](#-hÆ°á»›ng-dáº«n-chi-tiáº¿t-theo-chá»§-Ä‘á»)
   - [1. Thiáº¿t káº¿ CPU RISC-V Pipeline](#1-thiáº¿t-káº¿-cpu-risc-v-pipeline)
   - [2. Bá»™ Ä‘iá»u khiá»ƒn I2C Bus](#2-bá»™-Ä‘iá»u-khiá»ƒn-i2c-bus)
   - [3. Bá»™ xá»­ lÃ½ RISC 32-bit](#3-bá»™-xá»­-lÃ½-risc-32-bit)
   - [4. DMA Controller cho AMBA Bus](#4-dma-controller-cho-amba-bus)
   - [5. SDRAM Controller](#5-sdram-controller)
   - [6. Giao thá»©c UART/SPI/I2C](#6-giao-thá»©c-uartspii2c)
4. [TÃ i nguyÃªn chung](#-tÃ i-nguyÃªn-chung)

---

## ğŸ—“ Tá»•ng quan lá»™ trÃ¬nh
```mermaid
gantt
    title Lá»™ trÃ¬nh 4 thÃ¡ng thá»±c táº­p
    dateFormat  YYYY-MM-DD
    section ThÃ¡ng 1 (NghiÃªn cá»©u lÃ½ thuyáº¿t)
    LÃ½ thuyáº¿t ná»n       :active, a1, 2025-07-20, 30d
    
    section ThÃ¡ng 2-3 (Triá»ƒn khai FPGA)
    Thiáº¿t káº¿ RTL        :a2, after a1, 30d
    Kiá»ƒm thá»­ FPGA       :a3, after a2, 30d
    
    section ThÃ¡ng 4 (Physical Design)
    ASIC Flow           :a4, after a3, 30d
```

---

## ğŸ“š Chuáº©n bá»‹ kiáº¿n thá»©c ná»n táº£ng
### Kiáº¿n thá»©c báº¯t buá»™c:
- **Digital Design**: Boolean algebra, FSM, Timing analysis
- **HDL**: Verilog/VHDL (Æ°u tiÃªn SystemVerilog)
- **Computer Architecture**: Pipeline, Memory hierarchy
- **Giao thá»©c**: AMBA (AXI/AHB), Wishbone, I2C, SPI, UART

### CÃ´ng cá»¥ cáº§n cÃ i Ä‘áº·t:
| Tool | Má»¥c Ä‘Ã­ch | Link |
|------|----------|------|
| Vivado | FPGA Implementation | [Xilinx](https://www.xilinx.com) |
| ModelSim | Simulation | [Mentor](https://eda.sw.siemens.com) |
| Icarus Verilog | Open-source Simulation | [iverilog.icarus.com](http://iverilog.icarus.com) |
| GTKWave | Waveform Viewer | [gtkwave.sourceforge.net](http://gtkwave.sourceforge.net) |
| OpenROAD | ASIC Flow | [The-OpenROAD-Project](https://theopenroadproject.org) |

---

## ğŸ§© HÆ°á»›ng dáº«n chi tiáº¿t theo chá»§ Ä‘á»

### 1. Thiáº¿t káº¿ CPU RISC-V Pipeline
#### Kiáº¿n thá»©c chuyÃªn sÃ¢u:
- RV32I Instruction Set
- Pipeline hazards & forwarding
- Memory-mapped I/O

#### Lá»™ trÃ¬nh chi tiáº¿t:
**ThÃ¡ng 1: NghiÃªn cá»©u lÃ½ thuyáº¿t**
- Tuáº§n 1: TÃ¬m hiá»ƒu RV32I ISA
- Tuáº§n 2: PhÃ¢n tÃ­ch pipeline hazards
- Tuáº§n 3: Thiáº¿t káº¿ bypass network
- Tuáº§n 4: Branch prediction cÆ¡ báº£n

**ThÃ¡ng 2-3: Triá»ƒn khai FPGA**
```mermaid
graph LR
    A[Fetch] --> B[Decode]
    B --> C[Execute]
    C --> D[Memory]
    D --> E[Writeback]
    E --> A
```
- Triá»ƒn khai 5-stage pipeline (IF-ID-EX-MEM-WB)
- Test vá»›i CoreMark benchmark
- FPGA: Basys3 Artix-7

**ThÃ¡ng 4: Physical Design**
- Synthesis vá»›i Synopsys Design Compiler
- P&R sá»­ dá»¥ng OpenROAD
- Timing closure á»Ÿ 100MHz

#### TÃ i liá»‡u tham kháº£o:
1. [RISC-V Spec](https://riscv.org/technical/specifications/)
2. Patterson & Hennessy: Computer Organization and Design

---

### 2. Bá»™ Ä‘iá»u khiá»ƒn I2C Bus
#### Kiáº¿n thá»©c chuyÃªn sÃ¢u:
- I2C Protocol (Version 6.0)
- Clock stretching
- Multi-master arbitration

#### Lá»™ trÃ¬nh chi tiáº¿t:
**ThÃ¡ng 1: NghiÃªn cá»©u lÃ½ thuyáº¿t**
- Tuáº§n 1: Timing specification (Standard/Fast mode)
- Tuáº§n 2: FSM design cho master/slave
- Tuáº§n 3: Error handling (ACK/NACK)
- Tuáº§n 4: Clock synchronization

**ThÃ¡ng 2-3: Triá»ƒn khai FPGA**
- Triá»ƒn khai Wishbone interface
- Káº¿t ná»‘i cáº£m biáº¿n thá»±c (BMP280)
- Test vá»›i I2C protocol analyzer

**ThÃ¡ng 4: Physical Design**
- STA vá»›i PrimeTime
- EM analysis
- LVS/DRC clean

#### SÆ¡ Ä‘á»“ FSM:
```mermaid
stateDiagram-v2
    [*] --> IDLE
    IDLE --> START: Start_cond
    START --> ADDR: Send_addr
    ADDR --> WRITE: W_ack
    ADDR --> READ: R_ack
    WRITE --> DATA_WR: tx_data
    READ --> DATA_RD: rx_data
    DATA_WR --> STOP: N_stop
    DATA_RD --> STOP: M_stop
    STOP --> IDLE
```

---

### 3. Bá»™ xá»­ lÃ½ RISC 32-bit
#### Kiáº¿n thá»©c chuyÃªn sÃ¢u:
- Harvard vs Princeton architecture
- Interrupt handling
- ALU design

#### Lá»™ trÃ¬nh chi tiáº¿t:
**ThÃ¡ng 1: NghiÃªn cá»©u lÃ½ thuyáº¿t**
- Tuáº§n 1: Thiáº¿t káº¿ datapath
- Tuáº§n 2: Control unit design
- Tuáº§n 3: Exception handling
- Tuáº§n 4: Memory interface

**ThÃ¡ng 2-3: Triá»ƒn khai FPGA**
- Implement 2-stage pipeline (FETCH-EXEC)
- GPIO interface
- Demo: Run Fibonacci sequence

**ThÃ¡ng 4: Physical Design**
- Power gating implementation
- Scan chain insertion
- ATPG pattern generation

---

### 4. DMA Controller cho AMBA Bus
#### Kiáº¿n thá»©c chuyÃªn sÃ¢u:
- AMBA AHB/APB protocols
- Burst transfers
- Arbitration mechanism

#### Lá»™ trÃ¬nh chi tiáº¿t:
**ThÃ¡ng 1: NghiÃªn cá»©u lÃ½ thuyáº¿t**
- Tuáº§n 1: AHB-Lite spec study
- Tuáº§n 2: Channel priority scheme
- Tuáº§n 3: Descriptor-based transfer
- Tuáº§n 4: Error recovery

**ThÃ¡ng 2-3: Triá»ƒn khai FPGA**
- Káº¿t ná»‘i vá»›i SRAM controller
- Benchmark: Memory copy speed test
- FPGA: Zynq-7000

**ThÃ¡ng 4: Physical Design**
- Congestion analysis
- Clock tree synthesis
- IR drop analysis

---

### 5. SDRAM Controller
#### Kiáº¿n thá»©c chuyÃªn sÃ¢u:
- JEDEC SDRAM standard
- Refresh mechanisms
- Bank management

#### Lá»™ trÃ¬nh chi tiáº¿t:
**ThÃ¡ng 1: NghiÃªn cá»©u lÃ½ thuyáº¿t**
- Tuáº§n 1: Timing parameters (tRCD, tRP, tRAS)
- Tuáº§n 2: Initialization sequence
- Tuáº§n 3: Refresh counter design
- Tuáº§n 4: Burst mode optimization

**ThÃ¡ng 2-3: Triá»ƒn khai FPGA**
- Interface vá»›i Micron MT48LC16M16
- Hiá»‡u nÄƒng: Äáº¡t 80% bus bandwidth
- Sá»­ dá»¥ng PLL cho clock domain crossing

**ThÃ¡ng 4: Physical Design**
- Signal integrity analysis
- Crosstalk minimization
- IO pad ring design

---

### 6. Giao thá»©c UART/SPI/I2C
#### Kiáº¿n thá»©c chuyÃªn sÃ¢u:
- Baud rate generation
- Frame format
- Error detection

#### Lá»™ trÃ¬nh chi tiáº¿t:
**ThÃ¡ng 1: NghiÃªn cá»©u lÃ½ thuyáº¿t**
- Tuáº§n 1: UART flow control
- Tuáº§n 2: SPI mode (0-3)
- Tuáº§n 3: I2C advanced features
- Tuáº§n 4: Cross-protocol bridge

**ThÃ¡ng 2-3: Triá»ƒn khai FPGA**
- Triá»ƒn khai configurable IP core
- Test vá»›i logic analyzer
- Demo: Sensor data logger

**ThÃ¡ng 4: Physical Design**
- Multi-corner multi-mode analysis
- Electromigration check
- Tape-out documentation

---

## ğŸ”§ TÃ i nguyÃªn chung
### SÃ¡ch tham kháº£o:
1. "Digital Design and Computer Architecture" - Harris & Harris
2. "FPGA Prototyping by Verilog Examples" - Pong P. Chu
3. "ASIC/SoC Functional Design Verification" - Ashok B. Mehta

### Kho lÆ°u trá»¯ mÃ£ nguá»“n:
- [RISC-V Core](https://github.com/riscv/riscv-cores-list)
- [OpenCores](https://opencores.org)
- [FPGA4Student Projects](https://www.fpga4student.com)

### Quy trÃ¬nh bÃ¡o cÃ¡o:
```mermaid
flowchart TD
    A[Tuáº§n 1: Proposal] --> B[Tuáº§n 4: Design Doc]
    B --> C[Tuáº§n 8: RTL Freeze]
    C --> D[Tuáº§n 12: FPGA Demo]
    D --> E[Tuáº§n 16: Final Report]
```

> **LÆ°u Ã½**: CÃ¡c nhÃ³m cáº§n submit bÃ¡o cÃ¡o tiáº¿n Ä‘á»™ hÃ ng tuáº§n vÃ o thá»© SÃ¡u 17:00. Gáº·p mentor Ã­t nháº¥t 2 láº§n/tuáº§n Ä‘á»ƒ giáº£i quyáº¿t váº¥n Ä‘á» ká»¹ thuáº­t.
