
AVRASM ver. 2.1.30  D:\Embedded\Microchip\ATMega8\ATMega8Projects\DC_Inverter\Debug\List\DC_Inverter.asm Sun Mar 29 12:03:43 2020

D:\Embedded\Microchip\ATMega8\ATMega8Projects\DC_Inverter\Debug\List\DC_Inverter.asm(1086): warning: Register r4 already defined by the .DEF directive
D:\Embedded\Microchip\ATMega8\ATMega8Projects\DC_Inverter\Debug\List\DC_Inverter.asm(1087): warning: Register r5 already defined by the .DEF directive
D:\Embedded\Microchip\ATMega8\ATMega8Projects\DC_Inverter\Debug\List\DC_Inverter.asm(1088): warning: Register r6 already defined by the .DEF directive
D:\Embedded\Microchip\ATMega8\ATMega8Projects\DC_Inverter\Debug\List\DC_Inverter.asm(1089): warning: Register r7 already defined by the .DEF directive
                 
                 
                 ;CodeVisionAVR C Compiler V3.12 Advanced
                 ;(C) Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 
                 ;Build configuration    : Debug
                 ;Chip type              : ATmega8
                 ;Program type           : Application
                 ;Clock frequency        : 8.000000 MHz
                 ;Memory model           : Small
                 ;Optimize for           : Size
                 ;(s)printf features     : int, width
                 ;(s)scanf features      : int, width
                 ;External RAM size      : 0
                 ;Data Stack size        : 256 byte(s)
                 ;Heap size              : 0 byte(s)
                 ;Promote 'char' to 'int': Yes
                 ;'char' is unsigned     : Yes
                 ;8 bit enums            : Yes
                 ;Global 'const' stored in FLASH: Yes
                 ;Enhanced function parameter passing: Yes
                 ;Enhanced core instructions: On
                 ;Automatic register allocation for global variables: On
                 ;Smart register allocation: On
                 
                 	#define _MODEL_SMALL_
                 
                 	#pragma AVRPART ADMIN PART_NAME ATmega8
                 	#pragma AVRPART MEMORY PROG_FLASH 8192
                 	#pragma AVRPART MEMORY EEPROM 512
                 	#pragma AVRPART MEMORY INT_SRAM SIZE 1024
                 	#pragma AVRPART MEMORY INT_SRAM START_ADDR 0x60
                 
                 	.LISTMAC
                 	.EQU UDRE=0x5
                 	.EQU RXC=0x7
                 	.EQU USR=0xB
                 	.EQU UDR=0xC
                 	.EQU SPSR=0xE
                 	.EQU SPDR=0xF
                 	.EQU EERE=0x0
                 	.EQU EEWE=0x1
                 	.EQU EEMWE=0x2
                 	.EQU EECR=0x1C
                 	.EQU EEDR=0x1D
                 	.EQU EEARL=0x1E
                 	.EQU EEARH=0x1F
                 	.EQU WDTCR=0x21
                 	.EQU MCUCR=0x35
                 	.EQU GICR=0x3B
                 	.EQU SPL=0x3D
                 	.EQU SPH=0x3E
                 	.EQU SREG=0x3F
                 
                 	.DEF R0X0=R0
                 	.DEF R0X1=R1
                 	.DEF R0X2=R2
                 	.DEF R0X3=R3
                 	.DEF R0X4=R4
                 	.DEF R0X5=R5
                 	.DEF R0X6=R6
                 	.DEF R0X7=R7
                 	.DEF R0X8=R8
                 	.DEF R0X9=R9
                 	.DEF R0XA=R10
                 	.DEF R0XB=R11
                 	.DEF R0XC=R12
                 	.DEF R0XD=R13
                 	.DEF R0XE=R14
                 	.DEF R0XF=R15
                 	.DEF R0X10=R16
                 	.DEF R0X11=R17
                 	.DEF R0X12=R18
                 	.DEF R0X13=R19
                 	.DEF R0X14=R20
                 	.DEF R0X15=R21
                 	.DEF R0X16=R22
                 	.DEF R0X17=R23
                 	.DEF R0X18=R24
                 	.DEF R0X19=R25
                 	.DEF R0X1A=R26
                 	.DEF R0X1B=R27
                 	.DEF R0X1C=R28
                 	.DEF R0X1D=R29
                 	.DEF R0X1E=R30
                 	.DEF R0X1F=R31
                 
                 	.EQU __SRAM_START=0x0060
                 	.EQU __SRAM_END=0x045F
                 	.EQU __DSTACK_SIZE=0x0100
                 	.EQU __HEAP_SIZE=0x0000
                 	.EQU __CLEAR_SRAM_SIZE=__SRAM_END-__SRAM_START+1
                 
                 	.MACRO __CPD1N
                 	CPI  R30,LOW(@0)
                 	LDI  R26,HIGH(@0)
                 	CPC  R31,R26
                 	LDI  R26,BYTE3(@0)
                 	CPC  R22,R26
                 	LDI  R26,BYTE4(@0)
                 	CPC  R23,R26
                 	.ENDM
                 
                 	.MACRO __CPD2N
                 	CPI  R26,LOW(@0)
                 	LDI  R30,HIGH(@0)
                 	CPC  R27,R30
                 	LDI  R30,BYTE3(@0)
                 	CPC  R24,R30
                 	LDI  R30,BYTE4(@0)
                 	CPC  R25,R30
                 	.ENDM
                 
                 	.MACRO __CPWRR
                 	CP   R@0,R@2
                 	CPC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __CPWRN
                 	CPI  R@0,LOW(@2)
                 	LDI  R30,HIGH(@2)
                 	CPC  R@1,R30
                 	.ENDM
                 
                 	.MACRO __ADDB1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDB2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1MN
                 	SUBI R30,LOW(-@0-(@1))
                 	SBCI R31,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW2MN
                 	SUBI R26,LOW(-@0-(@1))
                 	SBCI R27,HIGH(-@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDW1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1FN
                 	SUBI R30,LOW(-2*@0-(@1))
                 	SBCI R31,HIGH(-2*@0-(@1))
                 	SBCI R22,BYTE3(-2*@0-(@1))
                 	.ENDM
                 
                 	.MACRO __ADDD1N
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	SBCI R22,BYTE3(-@0)
                 	SBCI R23,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __ADDD2N
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	SBCI R24,BYTE3(-@0)
                 	SBCI R25,BYTE4(-@0)
                 	.ENDM
                 
                 	.MACRO __SUBD1N
                 	SUBI R30,LOW(@0)
                 	SBCI R31,HIGH(@0)
                 	SBCI R22,BYTE3(@0)
                 	SBCI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __SUBD2N
                 	SUBI R26,LOW(@0)
                 	SBCI R27,HIGH(@0)
                 	SBCI R24,BYTE3(@0)
                 	SBCI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDBMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ANDWMNN
                 	LDS  R30,@0+(@1)
                 	ANDI R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ANDI R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ANDD1N
                 	ANDI R30,LOW(@0)
                 	ANDI R31,HIGH(@0)
                 	ANDI R22,BYTE3(@0)
                 	ANDI R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ANDD2N
                 	ANDI R26,LOW(@0)
                 	ANDI R27,HIGH(@0)
                 	ANDI R24,BYTE3(@0)
                 	ANDI R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORBMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __ORWMNN
                 	LDS  R30,@0+(@1)
                 	ORI  R30,LOW(@2)
                 	STS  @0+(@1),R30
                 	LDS  R30,@0+(@1)+1
                 	ORI  R30,HIGH(@2)
                 	STS  @0+(@1)+1,R30
                 	.ENDM
                 
                 	.MACRO __ORD1N
                 	ORI  R30,LOW(@0)
                 	ORI  R31,HIGH(@0)
                 	ORI  R22,BYTE3(@0)
                 	ORI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __ORD2N
                 	ORI  R26,LOW(@0)
                 	ORI  R27,HIGH(@0)
                 	ORI  R24,BYTE3(@0)
                 	ORI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __DELAY_USB
                 	LDI  R24,LOW(@0)
                 __DELAY_USB_LOOP:
                 	DEC  R24
                 	BRNE __DELAY_USB_LOOP
                 	.ENDM
                 
                 	.MACRO __DELAY_USW
                 	LDI  R24,LOW(@0)
                 	LDI  R25,HIGH(@0)
                 __DELAY_USW_LOOP:
                 	SBIW R24,1
                 	BRNE __DELAY_USW_LOOP
                 	.ENDM
                 
                 	.MACRO __GETD1S
                 	LDD  R30,Y+@0
                 	LDD  R31,Y+@0+1
                 	LDD  R22,Y+@0+2
                 	LDD  R23,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __GETD2S
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	LDD  R24,Y+@0+2
                 	LDD  R25,Y+@0+3
                 	.ENDM
                 
                 	.MACRO __PUTD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R31
                 	STD  Y+@0+2,R22
                 	STD  Y+@0+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTD2S
                 	STD  Y+@0,R26
                 	STD  Y+@0+1,R27
                 	STD  Y+@0+2,R24
                 	STD  Y+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __PUTDZ2
                 	STD  Z+@0,R26
                 	STD  Z+@0+1,R27
                 	STD  Z+@0+2,R24
                 	STD  Z+@0+3,R25
                 	.ENDM
                 
                 	.MACRO __CLRD1S
                 	STD  Y+@0,R30
                 	STD  Y+@0+1,R30
                 	STD  Y+@0+2,R30
                 	STD  Y+@0+3,R30
                 	.ENDM
                 
                 	.MACRO __POINTB1MN
                 	LDI  R30,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW1MN
                 	LDI  R30,LOW(@0+(@1))
                 	LDI  R31,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1M
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __POINTW1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	LDI  R22,BYTE3(2*@0+(@1))
                 	LDI  R23,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTB2MN
                 	LDI  R26,LOW(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2MN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTW2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTD2FN
                 	LDI  R26,LOW(2*@0+(@1))
                 	LDI  R27,HIGH(2*@0+(@1))
                 	LDI  R24,BYTE3(2*@0+(@1))
                 	LDI  R25,BYTE4(2*@0+(@1))
                 	.ENDM
                 
                 	.MACRO __POINTBRM
                 	LDI  R@0,LOW(@1)
                 	.ENDM
                 
                 	.MACRO __POINTWRM
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __POINTBRMN
                 	LDI  R@0,LOW(@1+(@2))
                 	.ENDM
                 
                 	.MACRO __POINTWRMN
                 	LDI  R@0,LOW(@2+(@3))
                 	LDI  R@1,HIGH(@2+(@3))
                 	.ENDM
                 
                 	.MACRO __POINTWRFN
                 	LDI  R@0,LOW(@2*2+(@3))
                 	LDI  R@1,HIGH(@2*2+(@3))
                 	.ENDM
                 
                 	.MACRO __GETD1N
                 	LDI  R30,LOW(@0)
                 	LDI  R31,HIGH(@0)
                 	LDI  R22,BYTE3(@0)
                 	LDI  R23,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETD2N
                 	LDI  R26,LOW(@0)
                 	LDI  R27,HIGH(@0)
                 	LDI  R24,BYTE3(@0)
                 	LDI  R25,BYTE4(@0)
                 	.ENDM
                 
                 	.MACRO __GETB1MN
                 	LDS  R30,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETB1HMN
                 	LDS  R31,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	LDS  R22,@0+(@1)+2
                 	LDS  R23,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __GETBRMN
                 	LDS  R@0,@1+(@2)
                 	.ENDM
                 
                 	.MACRO __GETWRMN
                 	LDS  R@0,@2+(@3)
                 	LDS  R@1,@2+(@3)+1
                 	.ENDM
                 
                 	.MACRO __GETWRZ
                 	LDD  R@0,Z+@2
                 	LDD  R@1,Z+@2+1
                 	.ENDM
                 
                 	.MACRO __GETD2Z
                 	LDD  R26,Z+@0
                 	LDD  R27,Z+@0+1
                 	LDD  R24,Z+@0+2
                 	LDD  R25,Z+@0+3
                 	.ENDM
                 
                 	.MACRO __GETB2MN
                 	LDS  R26,@0+(@1)
                 	.ENDM
                 
                 	.MACRO __GETW2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	.ENDM
                 
                 	.MACRO __GETD2MN
                 	LDS  R26,@0+(@1)
                 	LDS  R27,@0+(@1)+1
                 	LDS  R24,@0+(@1)+2
                 	LDS  R25,@0+(@1)+3
                 	.ENDM
                 
                 	.MACRO __PUTB1MN
                 	STS  @0+(@1),R30
                 	.ENDM
                 
                 	.MACRO __PUTW1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1MN
                 	STS  @0+(@1),R30
                 	STS  @0+(@1)+1,R31
                 	STS  @0+(@1)+2,R22
                 	STS  @0+(@1)+3,R23
                 	.ENDM
                 
                 	.MACRO __PUTB1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRB
                 	.ENDM
                 
                 	.MACRO __PUTW1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRW
                 	.ENDM
                 
                 	.MACRO __PUTD1EN
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMWRD
                 	.ENDM
                 
                 	.MACRO __PUTBR0MN
                 	STS  @0+(@1),R0
                 	.ENDM
                 
                 	.MACRO __PUTBMRN
                 	STS  @0+(@1),R@2
                 	.ENDM
                 
                 	.MACRO __PUTWMRN
                 	STS  @0+(@1),R@2
                 	STS  @0+(@1)+1,R@3
                 	.ENDM
                 
                 	.MACRO __PUTBZR
                 	STD  Z+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWZR
                 	STD  Z+@2,R@0
                 	STD  Z+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __GETW1R
                 	MOV  R30,R@0
                 	MOV  R31,R@1
                 	.ENDM
                 
                 	.MACRO __GETW2R
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	.ENDM
                 
                 	.MACRO __GETWRN
                 	LDI  R@0,LOW(@2)
                 	LDI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __PUTW1R
                 	MOV  R@0,R30
                 	MOV  R@1,R31
                 	.ENDM
                 
                 	.MACRO __PUTW2R
                 	MOV  R@0,R26
                 	MOV  R@1,R27
                 	.ENDM
                 
                 	.MACRO __ADDWRN
                 	SUBI R@0,LOW(-@2)
                 	SBCI R@1,HIGH(-@2)
                 	.ENDM
                 
                 	.MACRO __ADDWRR
                 	ADD  R@0,R@2
                 	ADC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __SUBWRN
                 	SUBI R@0,LOW(@2)
                 	SBCI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __SUBWRR
                 	SUB  R@0,R@2
                 	SBC  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ANDWRN
                 	ANDI R@0,LOW(@2)
                 	ANDI R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ANDWRR
                 	AND  R@0,R@2
                 	AND  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __ORWRN
                 	ORI  R@0,LOW(@2)
                 	ORI  R@1,HIGH(@2)
                 	.ENDM
                 
                 	.MACRO __ORWRR
                 	OR   R@0,R@2
                 	OR   R@1,R@3
                 	.ENDM
                 
                 	.MACRO __EORWRR
                 	EOR  R@0,R@2
                 	EOR  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __GETWRS
                 	LDD  R@0,Y+@2
                 	LDD  R@1,Y+@2+1
                 	.ENDM
                 
                 	.MACRO __PUTBSR
                 	STD  Y+@1,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSR
                 	STD  Y+@2,R@0
                 	STD  Y+@2+1,R@1
                 	.ENDM
                 
                 	.MACRO __MOVEWRR
                 	MOV  R@0,R@2
                 	MOV  R@1,R@3
                 	.ENDM
                 
                 	.MACRO __INWR
                 	IN   R@0,@2
                 	IN   R@1,@2+1
                 	.ENDM
                 
                 	.MACRO __OUTWR
                 	OUT  @2+1,R@1
                 	OUT  @2,R@0
                 	.ENDM
                 
                 	.MACRO __CALL1MN
                 	LDS  R30,@0+(@1)
                 	LDS  R31,@0+(@1)+1
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL1FN
                 	LDI  R30,LOW(2*@0+(@1))
                 	LDI  R31,HIGH(2*@0+(@1))
                 	RCALL __GETW1PF
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EN
                 	PUSH R26
                 	PUSH R27
                 	LDI  R26,LOW(@0+(@1))
                 	LDI  R27,HIGH(@0+(@1))
                 	RCALL __EEPROMRDW
                 	POP  R27
                 	POP  R26
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __CALL2EX
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	RCALL __EEPROMRDD
                 	ICALL
                 	.ENDM
                 
                 	.MACRO __GETW1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1STACK
                 	IN   R30,SPL
                 	IN   R31,SPH
                 	ADIW R30,@0+1
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __NBST
                 	BST  R@0,@1
                 	IN   R30,SREG
                 	LDI  R31,0x40
                 	EOR  R30,R31
                 	OUT  SREG,R30
                 	.ENDM
                 
                 
                 	.MACRO __PUTB1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SN
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNS
                 	LDD  R26,Y+@0
                 	LDD  R27,Y+@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMN
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1PMNS
                 	LDS  R26,@0
                 	LDS  R27,@0+1
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RN
                 	MOVW R26,R@0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RNS
                 	MOVW R26,R@0
                 	ADIW R26,@1
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RON
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 	.MACRO __PUTB1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1RONS
                 	MOV  R26,R@0
                 	MOV  R27,R@1
                 	ADIW R26,@2
                 	RCALL __PUTDP1
                 	.ENDM
                 
                 
                 	.MACRO __GETB1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R30,Z
                 	.ENDM
                 
                 	.MACRO __GETB1HSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	.ENDM
                 
                 	.MACRO __GETW1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R31,Z
                 	MOV  R30,R0
                 	.ENDM
                 
                 	.MACRO __GETD1SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R0,Z+
                 	LD   R1,Z+
                 	LD   R22,Z+
                 	LD   R23,Z
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __GETB2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R26,X
                 	.ENDM
                 
                 	.MACRO __GETW2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	.ENDM
                 
                 	.MACRO __GETD2SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R1,X+
                 	LD   R24,X+
                 	LD   R25,X
                 	MOVW R26,R0
                 	.ENDM
                 
                 	.MACRO __GETBRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	LD   R@0,Z
                 	.ENDM
                 
                 	.MACRO __GETWRSX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	LD   R@0,Z+
                 	LD   R@1,Z
                 	.ENDM
                 
                 	.MACRO __GETBRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	LD   R@0,X
                 	.ENDM
                 
                 	.MACRO __GETWRSX2
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@2)
                 	SBCI R27,HIGH(-@2)
                 	LD   R@0,X+
                 	LD   R@1,X
                 	.ENDM
                 
                 	.MACRO __LSLW8SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	LD   R31,Z
                 	CLR  R30
                 	.ENDM
                 
                 	.MACRO __PUTB1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __CLRW1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __CLRD1SX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X+,R30
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTB2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z,R26
                 	.ENDM
                 
                 	.MACRO __PUTW2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z,R27
                 	.ENDM
                 
                 	.MACRO __PUTD2SX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@0)
                 	SBCI R31,HIGH(-@0)
                 	ST   Z+,R26
                 	ST   Z+,R27
                 	ST   Z+,R24
                 	ST   Z,R25
                 	.ENDM
                 
                 	.MACRO __PUTBSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@1)
                 	SBCI R31,HIGH(-@1)
                 	ST   Z,R@0
                 	.ENDM
                 
                 	.MACRO __PUTWSRX
                 	MOVW R30,R28
                 	SUBI R30,LOW(-@2)
                 	SBCI R31,HIGH(-@2)
                 	ST   Z+,R@0
                 	ST   Z,R@1
                 	.ENDM
                 
                 	.MACRO __PUTB1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X,R30
                 	.ENDM
                 
                 	.MACRO __PUTW1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X,R31
                 	.ENDM
                 
                 	.MACRO __PUTD1SNX
                 	MOVW R26,R28
                 	SUBI R26,LOW(-@0)
                 	SBCI R27,HIGH(-@0)
                 	LD   R0,X+
                 	LD   R27,X
                 	MOV  R26,R0
                 	SUBI R26,LOW(-@1)
                 	SBCI R27,HIGH(-@1)
                 	ST   X+,R30
                 	ST   X+,R31
                 	ST   X+,R22
                 	ST   X,R23
                 	.ENDM
                 
                 	.MACRO __MULBRR
                 	MULS R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRRU
                 	MUL  R@0,R@1
                 	MOVW R30,R0
                 	.ENDM
                 
                 	.MACRO __MULBRR0
                 	MULS R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBRRU0
                 	MUL  R@0,R@1
                 	.ENDM
                 
                 	.MACRO __MULBNWRU
                 	LDI  R26,@2
                 	MUL  R26,R@0
                 	MOVW R30,R0
                 	MUL  R26,R@1
                 	ADD  R31,R0
                 	.ENDM
                 
                 ;NAME DEFINITIONS FOR GLOBAL VARIABLES ALLOCATED TO REGISTERS
                 	.DEF _g_F1=R4
                 	.DEF _g_F1_msb=R5
                 	.DEF _g_freq_load=R6
                 	.DEF _g_freq_load_msb=R7
                 
                 	.CSEG
                 	.ORG 0x00
                 
                 ;START OF CODE MARKER
                 __START_OF_CODE:
                 
                 ;INTERRUPT VECTORS
000000 c020      	RJMP __RESET
000001 cffe      	RJMP 0x00
000002 cffd      	RJMP 0x00
000003 cffc      	RJMP 0x00
000004 cffb      	RJMP 0x00
000005 cffa      	RJMP 0x00
000006 cff9      	RJMP 0x00
000007 cff8      	RJMP 0x00
000008 c04a      	RJMP _timer1_ovf_isr
000009 cff6      	RJMP 0x00
00000a cff5      	RJMP 0x00
00000b cff4      	RJMP 0x00
00000c cff3      	RJMP 0x00
00000d cff2      	RJMP 0x00
00000e cff1      	RJMP 0x00
00000f cff0      	RJMP 0x00
000010 cfef      	RJMP 0x00
000011 cfee      	RJMP 0x00
000012 cfed      	RJMP 0x00
                 
                 _tbl10_G100:
000013 2710
000014 03e8
000015 0064
000016 000a      	.DB  0x10,0x27,0xE8,0x3,0x64,0x0,0xA,0x0
000017 0001      	.DB  0x1,0x0
                 _tbl16_G100:
000018 1000
000019 0100
00001a 0010
00001b 0001      	.DB  0x0,0x10,0x0,0x1,0x10,0x0,0x1,0x0
                 
                 ;GLOBAL REGISTER VARIABLES INITIALIZATION
                 __REG_VARS:
00001c 0046      	.DB  0x46,0x0
                 
                 
                 __GLOBAL_INI_TBL:
00001d 0002      	.DW  0x02
00001e 0004      	.DW  0x04
00001f 0038      	.DW  __REG_VARS*2
                 
                 _0xFFFFFFFF:
000020 0000      	.DW  0
                 
                 #define __GLOBAL_INI_TBL_PRESENT 1
                 
                 __RESET:
000021 94f8      	CLI
000022 27ee      	CLR  R30
000023 bbec      	OUT  EECR,R30
                 
                 ;INTERRUPT VECTORS ARE PLACED
                 ;AT THE START OF FLASH
000024 e0f1      	LDI  R31,1
000025 bffb      	OUT  GICR,R31
000026 bfeb      	OUT  GICR,R30
000027 bfe5      	OUT  MCUCR,R30
                 
                 ;CLEAR R2-R14
000028 e08d      	LDI  R24,(14-2)+1
000029 e0a2      	LDI  R26,2
00002a 27bb      	CLR  R27
                 __CLEAR_REG:
00002b 93ed      	ST   X+,R30
00002c 958a      	DEC  R24
00002d f7e9      	BRNE __CLEAR_REG
                 
                 ;CLEAR SRAM
00002e e080      	LDI  R24,LOW(__CLEAR_SRAM_SIZE)
00002f e094      	LDI  R25,HIGH(__CLEAR_SRAM_SIZE)
000030 e6a0      	LDI  R26,__SRAM_START
                 __CLEAR_SRAM:
000031 93ed      	ST   X+,R30
000032 9701      	SBIW R24,1
000033 f7e9      	BRNE __CLEAR_SRAM
                 
                 ;GLOBAL VARIABLES INITIALIZATION
000034 e3ea      	LDI  R30,LOW(__GLOBAL_INI_TBL*2)
000035 e0f0      	LDI  R31,HIGH(__GLOBAL_INI_TBL*2)
                 __GLOBAL_INI_NEXT:
000036 9185      	LPM  R24,Z+
000037 9195      	LPM  R25,Z+
000038 9700      	SBIW R24,0
000039 f061      	BREQ __GLOBAL_INI_END
00003a 91a5      	LPM  R26,Z+
00003b 91b5      	LPM  R27,Z+
00003c 9005      	LPM  R0,Z+
00003d 9015      	LPM  R1,Z+
00003e 01bf      	MOVW R22,R30
00003f 01f0      	MOVW R30,R0
                 __GLOBAL_INI_LOOP:
000040 9005      	LPM  R0,Z+
000041 920d      	ST   X+,R0
000042 9701      	SBIW R24,1
000043 f7e1      	BRNE __GLOBAL_INI_LOOP
000044 01fb      	MOVW R30,R22
000045 cff0      	RJMP __GLOBAL_INI_NEXT
                 __GLOBAL_INI_END:
                 
                 ;HARDWARE STACK POINTER INITIALIZATION
000046 e5ef      	LDI  R30,LOW(__SRAM_END-__HEAP_SIZE)
000047 bfed      	OUT  SPL,R30
000048 e0e4      	LDI  R30,HIGH(__SRAM_END-__HEAP_SIZE)
000049 bfee      	OUT  SPH,R30
                 
                 ;DATA STACK POINTER INITIALIZATION
00004a e6c0      	LDI  R28,LOW(__SRAM_START+__DSTACK_SIZE)
00004b e0d1      	LDI  R29,HIGH(__SRAM_START+__DSTACK_SIZE)
                 
00004c c000      	RJMP _main
                 
                 	.ESEG
                 	.ORG 0
                 
                 	.DSEG
                 	.ORG 0x160
                 
                 	.CSEG
                 ;/*******************************************************
                 ;This program was created by the
                 ;CodeWizardAVR V3.12 Advanced
                 ;Automatic Program Generator
                 ;© Copyright 1998-2014 Pavel Haiduc, HP InfoTech s.r.l.
                 ;http://www.hpinfotech.com
                 ;
                 ;Project : DC Inverter
                 ;Version : 0.1
                 ;Date    : 3/15/2020
                 ;Author  : Itachi
                 ;Suppoted: Nguyen Duc Quyen
                 ;Company : Viet Mold Machine
                 ;Comments: DC Inverter with variant frequency using SPWM
                 ;
                 ;
                 ;Chip type               : ATmega8
                 ;Program type            : Application
                 ;AVR Core Clock frequency: 8.000000 MHz
                 ;Memory model            : Small
                 ;External RAM size       : 0
                 ;Data Stack size         : 256
                 ;*******************************************************/
                 ;
                 ;#include <mega8.h>
                 	#ifndef __SLEEP_DEFINED__
                 	#define __SLEEP_DEFINED__
                 	.EQU __se_bit=0x80
                 	.EQU __sm_mask=0x70
                 	.EQU __sm_powerdown=0x20
                 	.EQU __sm_powersave=0x30
                 	.EQU __sm_standby=0x60
                 	.EQU __sm_ext_standby=0x70
                 	.EQU __sm_adc_noise_red=0x10
                 	.SET power_ctrl_reg=mcucr
                 	#endif
                 ;#include <stdio.h>
                 ;
                 ;#define F2  10000
                 ;
                 ;/* --------------------Global Variables-----------------*/
                 ;unsigned int g_F1=70; 	//F1=50Hz
                 ;unsigned int g_freq_load;
                 ;
                 ;/* ------------------Function Declaration---------------*/
                 ;
                 ;/* -----------Timer 1 Initialization---------------
                 ; * Timer 1 is used to create PWM signal with fixed frequency
                 ; * Detail configuration for Timer1:
                 ; *				- ICR1 contains top value (control frequency)
                 ; *				- OCA1 create positive pole
                 ; *				- OCB1 create negative pole
                 ; *				- Mode 14: Fast PWM go from 0 to value in ICR1
                 ; *				- Clock value: 8000.000 kHz, Prescaler 1
                 ; * Input: ui32freq Frequency of small PWM
                 ; * Output: No
                 ; * Affect global data:
                 ; * Note: 1+Top (ICR1)=F_clk/F_pwm
                 ; */
                 ;void timer1Init(unsigned int freq);
                 ;
                 ;/* -----------Timer 1 Interrupt Service Routine---------------
                 ; * Overflow interrupt timer1  handler
                 ; * Upload new duty cycle value to
                 ; * Enable/Disable PWM signal depend on the current "numpulse"
                 ; * Input: No
                 ; * Output: No
                 ; */
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void);
                 ;
                 ;/* -----------Disable Compare Output A---------------
                 ; * Disable output on CMP A (OCA1-PB1) and OC1A pin set as an input
                 ; * Input: No
                 ; * Output: No
                 ; */
                 ;void disableOutputA(void);
                 ;
                 ;/* -----------Enable Compare Output A---------------
                 ; * Enable output on CMP A (OCA1-PB1) and set OC1A pin as an output
                 ; * Input: No
                 ; * Output: No
                 ; */
                 ;void enableOutputA(void);
                 ;
                 ;
                 ;
                 ;
                 ;void main(void)
                 ; 0000 004E {
                 
                 	.CSEG
                 _main:
                 ; .FSTART _main
                 ; 0000 004F 	timer1Init(10000);
00004d e1a0      	LDI  R26,LOW(10000)
00004e e2b7      	LDI  R27,HIGH(10000)
00004f d043      	RCALL _timer1Init
                 ; 0000 0050 	#asm("sei") 						// Global enable interrupts
000050 9478      	sei
                 ; 0000 0051 while (1)
                 _0x3:
                 ; 0000 0052       {
                 ; 0000 0053 
                 ; 0000 0054       }
000051 cfff      	RJMP _0x3
                 ; 0000 0055 }
                 _0x6:
000052 cfff      	RJMP _0x6
                 ; .FEND
                 ;
                 ;/* ------------------Function definition---------------*/
                 ;
                 ;
                 ;interrupt [TIM1_OVF] void timer1_ovf_isr(void)
                 ; 0000 005B {
                 _timer1_ovf_isr:
                 ; .FSTART _timer1_ovf_isr
000053 920a      	ST   -Y,R0
000054 921a      	ST   -Y,R1
000055 92fa      	ST   -Y,R15
000056 936a      	ST   -Y,R22
000057 937a      	ST   -Y,R23
000058 938a      	ST   -Y,R24
000059 939a      	ST   -Y,R25
00005a 93aa      	ST   -Y,R26
00005b 93ba      	ST   -Y,R27
00005c 93ea      	ST   -Y,R30
00005d 93fa      	ST   -Y,R31
00005e b7ef      	IN   R30,SREG
00005f 93ea      	ST   -Y,R30
                 ; 0000 005C     unsigned int num_pulse;
                 ; 0000 005D     static unsigned int num_int_called=0;
                 ; 0000 005E //    unsigned int duty_load=g_freq_load*;   //duty cycle control
                 ; 0000 005F     //Calculate number of pulses
                 ; 0000 0060     num_pulse = F2/g_F1;
000060 d0cc      	RCALL __SAVELOCR2
                 ;	num_pulse -> R16,R17
000061 01f2      	MOVW R30,R4
000062 e1a0      	LDI  R26,LOW(10000)
000063 e2b7      	LDI  R27,HIGH(10000)
000064 d078      	RCALL __DIVW21U
000065 018f      	MOVW R16,R30
                 ; 0000 0061     num_int_called++;
000066 e6a0      	LDI  R26,LOW(_num_int_called_S0000001000)
000067 e0b1      	LDI  R27,HIGH(_num_int_called_S0000001000)
000068 91ed      	LD   R30,X+
000069 91fd      	LD   R31,X+
00006a 9631      	ADIW R30,1
00006b 93fe      	ST   -X,R31
00006c 93ee      	ST   -X,R30
                 ; 0000 0062     OCR1AH=399>> 8;   OCR1AL=399& 0xff;   //Load new compare value (control Duty A)
00006d e0e1      	LDI  R30,LOW(1)
00006e bdeb      	OUT  0x2B,R30
00006f e8ef      	LDI  R30,LOW(143)
000070 bdea      	OUT  0x2A,R30
                 ; 0000 0063     if(num_int_called<num_pulse/2)
000071 d052      	RCALL SUBOPT_0x0
000072 f410      	BRSH _0x7
                 ; 0000 0064     {
                 ; 0000 0065         enableOutputA();
000073 d04b      	RCALL _enableOutputA
                 ; 0000 0066     }
                 ; 0000 0067     else if ( (num_int_called>=num_pulse/2) && (num_int_called<num_pulse) )
000074 c00e      	RJMP _0x8
                 _0x7:
000075 d04e      	RCALL SUBOPT_0x0
000076 f010      	BRLO _0xA
000077 d056      	RCALL SUBOPT_0x1
000078 f008      	BRLO _0xB
                 _0xA:
000079 c002      	RJMP _0x9
                 _0xB:
                 ; 0000 0068     {
                 ; 0000 0069         disableOutputA();
00007a d03f      	RCALL _disableOutputA
                 ; 0000 006A     }
                 ; 0000 006B     else if (num_int_called>=num_pulse)
00007b c007      	RJMP _0xC
                 _0x9:
00007c d051      	RCALL SUBOPT_0x1
00007d f028      	BRLO _0xD
                 ; 0000 006C     {
                 ; 0000 006D         num_int_called=0;
00007e e0e0      	LDI  R30,LOW(0)
00007f 93e0 0160 	STS  _num_int_called_S0000001000,R30
000081 93e0 0161 	STS  _num_int_called_S0000001000+1,R30
                 ; 0000 006E     }
                 ; 0000 006F 
                 ; 0000 0070 }
                 _0xD:
                 _0xC:
                 _0x8:
000083 9109      	LD   R16,Y+
000084 9119      	LD   R17,Y+
000085 91e9      	LD   R30,Y+
000086 bfef      	OUT  SREG,R30
000087 91f9      	LD   R31,Y+
000088 91e9      	LD   R30,Y+
000089 91b9      	LD   R27,Y+
00008a 91a9      	LD   R26,Y+
00008b 9199      	LD   R25,Y+
00008c 9189      	LD   R24,Y+
00008d 9179      	LD   R23,Y+
00008e 9169      	LD   R22,Y+
00008f 90f9      	LD   R15,Y+
000090 9019      	LD   R1,Y+
000091 9009      	LD   R0,Y+
000092 9518      	RETI
                 ; .FEND
                 ;
                 ;void timer1Init(unsigned int freq)
                 ; 0000 0073 {
                 _timer1Init:
                 ; .FSTART _timer1Init
                 ; 0000 0074 	//PB0,PB1 -> output
                 ; 0000 0075 	DDRB|=0x06;
000093 93ba      	ST   -Y,R27
000094 93aa      	ST   -Y,R26
                 ;	freq -> Y+0
000095 b3e7      	IN   R30,0x17
000096 60e6      	ORI  R30,LOW(0x6)
000097 bbe7      	OUT  0x17,R30
                 ; 0000 0076 	//Disable interrupt timer1 before setting it up
                 ; 0000 0077     TIMSK|=(0<<TICIE1)| (0<<OCIE1A) | (0<<OCIE1B) | (0<<TOIE1);
000098 b7e9      	IN   R30,0x39
000099 bfe9      	OUT  0x39,R30
                 ; 0000 0078     //Ignore compare match on B (half H only)
                 ; 0000 0079     TCCR1A =(1<<COM1A1)|(0<<COM1A0)|(0<<COM1B1)|(0<<COM1B0);
00009a e8e0      	LDI  R30,LOW(128)
00009b bdef      	OUT  0x2F,R30
                 ; 0000 007A     //Setup timer -> mode 14
                 ; 0000 007B     TCCR1A|=(1<<WGM11)|(0<<WGM10); TCCR1B|=(1<<WGM13) | (1<<WGM12);
00009c b5ef      	IN   R30,0x2F
00009d 60e2      	ORI  R30,2
00009e bdef      	OUT  0x2F,R30
00009f b5ee      	IN   R30,0x2E
0000a0 61e8      	ORI  R30,LOW(0x18)
0000a1 bdee      	OUT  0x2E,R30
                 ; 0000 007C     //Prescaler 1
                 ; 0000 007D     TCCR1B|=(0<<CS12) | (0<<CS11) | (1<<CS10);
0000a2 b5ee      	IN   R30,0x2E
0000a3 60e1      	ORI  R30,1
0000a4 bdee      	OUT  0x2E,R30
                 ; 0000 007E 	//Set up  PWM frequency
                 ; 0000 007F 	g_freq_load=(8000000/freq)-1;
0000a5 81e8      	LD   R30,Y
0000a6 81f9      	LDD  R31,Y+1
0000a7 2766      	CLR  R22
0000a8 2777      	CLR  R23
                +
0000a9 e0a0     +LDI R26 , LOW ( 0x7A1200 )
0000aa e1b2     +LDI R27 , HIGH ( 0x7A1200 )
0000ab e78a     +LDI R24 , BYTE3 ( 0x7A1200 )
0000ac e090     +LDI R25 , BYTE4 ( 0x7A1200 )
                 	__GETD2N 0x7A1200
0000ad d067      	RCALL __DIVD21
0000ae 9731      	SBIW R30,1
0000af 013f      	MOVW R6,R30
                 ; 0000 0080     ICR1H=(g_freq_load)>> 8;      ICR1L=(g_freq_load)& 0xff;
0000b0 2de7      	MOV  R30,R7
0000b1 70f0      	ANDI R31,HIGH(0x0)
0000b2 bde7      	OUT  0x27,R30
0000b3 2de6      	MOV  R30,R6
0000b4 bde6      	OUT  0x26,R30
                 ; 0000 0081 	//Enable timmer1 interrupt
                 ; 0000 0082     TIMSK|=(0<<TICIE1)| (0<<OCIE1A) | (0<<OCIE1B) | (1<<TOIE1);
0000b5 b7e9      	IN   R30,0x39
0000b6 60e4      	ORI  R30,4
0000b7 bfe9      	OUT  0x39,R30
                 ; 0000 0083 }
0000b8 9622      	ADIW R28,2
0000b9 9508      	RET
                 ; .FEND
                 ;
                 ;void disableOutputA(void)
                 ; 0000 0086 {
                 _disableOutputA:
                 ; .FSTART _disableOutputA
                 ; 0000 0087     TCCR1A = TCCR1A&( ~0x80);
0000ba b5ef      	IN   R30,0x2F
0000bb 77ef      	ANDI R30,0x7F
0000bc bdef      	OUT  0x2F,R30
                 ; 0000 0088     DDRB&=~0x02;
0000bd 98b9      	CBI  0x17,1
                 ; 0000 0089 }
0000be 9508      	RET
                 ; .FEND
                 ;
                 ;void enableOutputA(void)
                 ; 0000 008C {
                 _enableOutputA:
                 ; .FSTART _enableOutputA
                 ; 0000 008D     TCCR1A = TCCR1A|0x80;
0000bf b5ef      	IN   R30,0x2F
0000c0 68e0      	ORI  R30,0x80
0000c1 bdef      	OUT  0x2F,R30
                 ; 0000 008E     DDRB|=0x02;
0000c2 9ab9      	SBI  0x17,1
                 ; 0000 008F }
0000c3 9508      	RET
                 ; .FEND
                 	#ifndef __SLEEP_DEFINED__
                 	#endif
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.CSEG
                 
                 	.DSEG
                 _num_int_called_S0000001000:
000160           	.BYTE 0x2
                 
                 	.CSEG
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:6 WORDS
                 SUBOPT_0x0:
0000c4 01f8      	MOVW R30,R16
0000c5 95f6      	LSR  R31
0000c6 95e7      	ROR  R30
0000c7 91a0 0160 	LDS  R26,_num_int_called_S0000001000
0000c9 91b0 0161 	LDS  R27,_num_int_called_S0000001000+1
0000cb 17ae      	CP   R26,R30
0000cc 07bf      	CPC  R27,R31
0000cd 9508      	RET
                 
                 ;OPTIMIZER ADDED SUBROUTINE, CALLED 2 TIMES, CODE SIZE REDUCTION:3 WORDS
                 SUBOPT_0x1:
0000ce 91a0 0160 	LDS  R26,_num_int_called_S0000001000
0000d0 91b0 0161 	LDS  R27,_num_int_called_S0000001000+1
0000d2 17a0      	CP   R26,R16
0000d3 07b1      	CPC  R27,R17
0000d4 9508      	RET
                 
                 
                 	.CSEG
                 __ANEGD1:
0000d5 95f0      	COM  R31
0000d6 9560      	COM  R22
0000d7 9570      	COM  R23
0000d8 95e1      	NEG  R30
0000d9 4fff      	SBCI R31,-1
0000da 4f6f      	SBCI R22,-1
0000db 4f7f      	SBCI R23,-1
0000dc 9508      	RET
                 
                 __DIVW21U:
0000dd 2400      	CLR  R0
0000de 2411      	CLR  R1
0000df e190      	LDI  R25,16
                 __DIVW21U1:
0000e0 0faa      	LSL  R26
0000e1 1fbb      	ROL  R27
0000e2 1c00      	ROL  R0
0000e3 1c11      	ROL  R1
0000e4 1a0e      	SUB  R0,R30
0000e5 0a1f      	SBC  R1,R31
0000e6 f418      	BRCC __DIVW21U2
0000e7 0e0e      	ADD  R0,R30
0000e8 1e1f      	ADC  R1,R31
0000e9 c001      	RJMP __DIVW21U3
                 __DIVW21U2:
0000ea 60a1      	SBR  R26,1
                 __DIVW21U3:
0000eb 959a      	DEC  R25
0000ec f799      	BRNE __DIVW21U1
0000ed 01fd      	MOVW R30,R26
0000ee 01d0      	MOVW R26,R0
0000ef 9508      	RET
                 
                 __DIVD21U:
0000f0 933f      	PUSH R19
0000f1 934f      	PUSH R20
0000f2 935f      	PUSH R21
0000f3 2400      	CLR  R0
0000f4 2411      	CLR  R1
0000f5 2744      	CLR  R20
0000f6 2755      	CLR  R21
0000f7 e230      	LDI  R19,32
                 __DIVD21U1:
0000f8 0faa      	LSL  R26
0000f9 1fbb      	ROL  R27
0000fa 1f88      	ROL  R24
0000fb 1f99      	ROL  R25
0000fc 1c00      	ROL  R0
0000fd 1c11      	ROL  R1
0000fe 1f44      	ROL  R20
0000ff 1f55      	ROL  R21
000100 1a0e      	SUB  R0,R30
000101 0a1f      	SBC  R1,R31
000102 0b46      	SBC  R20,R22
000103 0b57      	SBC  R21,R23
000104 f428      	BRCC __DIVD21U2
000105 0e0e      	ADD  R0,R30
000106 1e1f      	ADC  R1,R31
000107 1f46      	ADC  R20,R22
000108 1f57      	ADC  R21,R23
000109 c001      	RJMP __DIVD21U3
                 __DIVD21U2:
00010a 60a1      	SBR  R26,1
                 __DIVD21U3:
00010b 953a      	DEC  R19
00010c f759      	BRNE __DIVD21U1
00010d 01fd      	MOVW R30,R26
00010e 01bc      	MOVW R22,R24
00010f 01d0      	MOVW R26,R0
000110 01ca      	MOVW R24,R20
000111 915f      	POP  R21
000112 914f      	POP  R20
000113 913f      	POP  R19
000114 9508      	RET
                 
                 __DIVD21:
000115 d004      	RCALL __CHKSIGND
000116 dfd9      	RCALL __DIVD21U
000117 f40e      	BRTC __DIVD211
000118 dfbc      	RCALL __ANEGD1
                 __DIVD211:
000119 9508      	RET
                 
                 __CHKSIGND:
00011a 94e8      	CLT
00011b ff77      	SBRS R23,7
00011c c002      	RJMP __CHKSD1
00011d dfb7      	RCALL __ANEGD1
00011e 9468      	SET
                 __CHKSD1:
00011f ff97      	SBRS R25,7
000120 c00b      	RJMP __CHKSD2
000121 2400      	CLR  R0
000122 95a0      	COM  R26
000123 95b0      	COM  R27
000124 9580      	COM  R24
000125 9590      	COM  R25
000126 9611      	ADIW R26,1
000127 1d80      	ADC  R24,R0
000128 1d90      	ADC  R25,R0
000129 f800      	BLD  R0,0
00012a 9403      	INC  R0
00012b fa00      	BST  R0,0
                 __CHKSD2:
00012c 9508      	RET
                 
                 __SAVELOCR2:
00012d 931a      	ST   -Y,R17
00012e 930a      	ST   -Y,R16
00012f 9508      	RET
                 
                 ;END OF CODE MARKER
                 __END_OF_CODE:


RESOURCE USE INFORMATION
------------------------

Notice:
The register and instruction counts are symbol table hit counts,
and hence implicitly used resources are not counted, eg, the
'lpm' instruction without operands implicitly uses r0 and z,
none of which are counted.

x,y,z are separate entities in the symbol table and are
counted separately from r26..r31 here.

.dseg memory usage only counts static data declared with .byte

ATmega8 register use summary:
r0 :  22 r1 :  11 r2 :   0 r3 :   0 r4 :   1 r5 :   0 r6 :   2 r7 :   1 
r8 :   0 r9 :   0 r10:   0 r11:   0 r12:   0 r13:   0 r14:   0 r15:   2 
r16:   5 r17:   3 r18:   0 r19:   4 r20:   7 r21:   6 r22:  10 r23:   8 
r24:  15 r25:  11 r26:  24 r27:  16 r28:   2 r29:   1 r30:  74 r31:  17 
x  :   7 y  :  32 z  :   7 
Registers used: 24 out of 35 (68.6%)

ATmega8 instruction use summary:
.lds  :   0 .lds.l:   0 .sts  :   0 .sts.l:   0 adc   :   6 add   :   2 
adiw  :   3 and   :   0 andi  :   2 asr   :   0 bclr  :   0 bld   :   1 
brbc  :   0 brbs  :   0 brcc  :   2 brcs  :   0 break :   0 breq  :   1 
brge  :   0 brhc  :   0 brhs  :   0 brid  :   0 brie  :   0 brlo  :   3 
brlt  :   0 brmi  :   0 brne  :   5 brpl  :   0 brsh  :   1 brtc  :   1 
brts  :   0 brvc  :   0 brvs  :   0 bset  :   0 bst   :   1 cbi   :   1 
cbr   :   0 clc   :   0 clh   :   0 cli   :   1 cln   :   0 clr   :  11 
cls   :   0 clt   :   1 clv   :   0 clz   :   0 com   :   7 cp    :   2 
cpc   :   2 cpi   :   0 cpse  :   0 dec   :   3 des   :   0 eor   :   0 
fmul  :   0 fmuls :   0 fmulsu:   0 icall :   0 ijmp  :   0 in    :   9 
inc   :   1 ld    :  17 ldd   :   1 ldi   :  28 lds   :   4 lpm   :   7 
lsl   :   2 lsr   :   1 mov   :   2 movw  :  13 mul   :   0 muls  :   0 
mulsu :   0 neg   :   1 nop   :   0 or    :   0 ori   :   6 out   :  20 
pop   :   3 push  :   3 rcall :  14 ret   :  11 reti  :   1 rjmp  :  30 
rol   :  10 ror   :   1 sbc   :   4 sbci  :   3 sbi   :   1 sbic  :   0 
sbis  :   0 sbiw  :   4 sbr   :   2 sbrc  :   0 sbrs  :   2 sec   :   0 
seh   :   0 sei   :   1 sen   :   0 ser   :   0 ses   :   0 set   :   1 
sev   :   0 sez   :   0 sleep :   0 spm   :   0 st    :  21 std   :   0 
sts   :   2 sub   :   2 subi  :   0 swap  :   0 tst   :   0 wdr   :   0 

Instructions used: 53 out of 114 (46.5%)

ATmega8 memory use summary [bytes]:
Segment   Begin    End      Code   Data   Used    Size   Use%
---------------------------------------------------------------
[.cseg] 0x000000 0x000260    580     28    608    8192   7.4%
[.dseg] 0x000060 0x000162      0      2      2    1024   0.2%
[.eseg] 0x000000 0x000000      0      0      0     512   0.0%

Assembly complete, 0 errors, 4 warnings
