INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/Redmi/Documents/ELECTRICAL-LAB/MyProjects/ADC_filtr_signal_WorkNoisi/ADC_filtr_signal.srcs/sim_1/imports/new/sim_top_level.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'sim_top_tb'
