// ==============================================================
// Generated by Vitis HLS v2025.2
// Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
// Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.
// ==============================================================

`timescale 1 ns / 1 ps 

(* DowngradeIPIdentifiedWarnings="yes" *)
module pyramidal_hs_horn_schunck_64_Pipeline_VITIS_LOOP_33_5 (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        u_load,
        v_load,
        y,
        add_ln37,
        u_address0,
        u_ce0,
        u_q0,
        u_address1,
        u_ce1,
        u_we1,
        u_d1,
        u_q1,
        add_ln37_1,
        v_address0,
        v_ce0,
        v_q0,
        v_address1,
        v_ce1,
        v_we1,
        v_d1,
        v_q1,
        Ix64_address0,
        Ix64_ce0,
        Ix64_q0,
        Iy64_address0,
        Iy64_ce0,
        Iy64_q0,
        It64_address0,
        It64_ce0,
        It64_q0
);

parameter    ap_ST_fsm_pp0_stage0 = 56'd1;
parameter    ap_ST_fsm_pp0_stage1 = 56'd2;
parameter    ap_ST_fsm_pp0_stage2 = 56'd4;
parameter    ap_ST_fsm_pp0_stage3 = 56'd8;
parameter    ap_ST_fsm_pp0_stage4 = 56'd16;
parameter    ap_ST_fsm_pp0_stage5 = 56'd32;
parameter    ap_ST_fsm_pp0_stage6 = 56'd64;
parameter    ap_ST_fsm_pp0_stage7 = 56'd128;
parameter    ap_ST_fsm_pp0_stage8 = 56'd256;
parameter    ap_ST_fsm_pp0_stage9 = 56'd512;
parameter    ap_ST_fsm_pp0_stage10 = 56'd1024;
parameter    ap_ST_fsm_pp0_stage11 = 56'd2048;
parameter    ap_ST_fsm_pp0_stage12 = 56'd4096;
parameter    ap_ST_fsm_pp0_stage13 = 56'd8192;
parameter    ap_ST_fsm_pp0_stage14 = 56'd16384;
parameter    ap_ST_fsm_pp0_stage15 = 56'd32768;
parameter    ap_ST_fsm_pp0_stage16 = 56'd65536;
parameter    ap_ST_fsm_pp0_stage17 = 56'd131072;
parameter    ap_ST_fsm_pp0_stage18 = 56'd262144;
parameter    ap_ST_fsm_pp0_stage19 = 56'd524288;
parameter    ap_ST_fsm_pp0_stage20 = 56'd1048576;
parameter    ap_ST_fsm_pp0_stage21 = 56'd2097152;
parameter    ap_ST_fsm_pp0_stage22 = 56'd4194304;
parameter    ap_ST_fsm_pp0_stage23 = 56'd8388608;
parameter    ap_ST_fsm_pp0_stage24 = 56'd16777216;
parameter    ap_ST_fsm_pp0_stage25 = 56'd33554432;
parameter    ap_ST_fsm_pp0_stage26 = 56'd67108864;
parameter    ap_ST_fsm_pp0_stage27 = 56'd134217728;
parameter    ap_ST_fsm_pp0_stage28 = 56'd268435456;
parameter    ap_ST_fsm_pp0_stage29 = 56'd536870912;
parameter    ap_ST_fsm_pp0_stage30 = 56'd1073741824;
parameter    ap_ST_fsm_pp0_stage31 = 56'd2147483648;
parameter    ap_ST_fsm_pp0_stage32 = 56'd4294967296;
parameter    ap_ST_fsm_pp0_stage33 = 56'd8589934592;
parameter    ap_ST_fsm_pp0_stage34 = 56'd17179869184;
parameter    ap_ST_fsm_pp0_stage35 = 56'd34359738368;
parameter    ap_ST_fsm_pp0_stage36 = 56'd68719476736;
parameter    ap_ST_fsm_pp0_stage37 = 56'd137438953472;
parameter    ap_ST_fsm_pp0_stage38 = 56'd274877906944;
parameter    ap_ST_fsm_pp0_stage39 = 56'd549755813888;
parameter    ap_ST_fsm_pp0_stage40 = 56'd1099511627776;
parameter    ap_ST_fsm_pp0_stage41 = 56'd2199023255552;
parameter    ap_ST_fsm_pp0_stage42 = 56'd4398046511104;
parameter    ap_ST_fsm_pp0_stage43 = 56'd8796093022208;
parameter    ap_ST_fsm_pp0_stage44 = 56'd17592186044416;
parameter    ap_ST_fsm_pp0_stage45 = 56'd35184372088832;
parameter    ap_ST_fsm_pp0_stage46 = 56'd70368744177664;
parameter    ap_ST_fsm_pp0_stage47 = 56'd140737488355328;
parameter    ap_ST_fsm_pp0_stage48 = 56'd281474976710656;
parameter    ap_ST_fsm_pp0_stage49 = 56'd562949953421312;
parameter    ap_ST_fsm_pp0_stage50 = 56'd1125899906842624;
parameter    ap_ST_fsm_pp0_stage51 = 56'd2251799813685248;
parameter    ap_ST_fsm_pp0_stage52 = 56'd4503599627370496;
parameter    ap_ST_fsm_pp0_stage53 = 56'd9007199254740992;
parameter    ap_ST_fsm_pp0_stage54 = 56'd18014398509481984;
parameter    ap_ST_fsm_pp0_stage55 = 56'd36028797018963968;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] u_load;
input  [15:0] v_load;
input  [5:0] y;
input  [5:0] add_ln37;
output  [11:0] u_address0;
output   u_ce0;
input  [15:0] u_q0;
output  [11:0] u_address1;
output   u_ce1;
output   u_we1;
output  [15:0] u_d1;
input  [15:0] u_q1;
input  [5:0] add_ln37_1;
output  [11:0] v_address0;
output   v_ce0;
input  [15:0] v_q0;
output  [11:0] v_address1;
output   v_ce1;
output   v_we1;
output  [15:0] v_d1;
input  [15:0] v_q1;
output  [11:0] Ix64_address0;
output   Ix64_ce0;
input  [15:0] Ix64_q0;
output  [11:0] Iy64_address0;
output   Iy64_ce0;
input  [15:0] Iy64_q0;
output  [11:0] It64_address0;
output   It64_ce0;
input  [15:0] It64_q0;

reg ap_idle;

(* fsm_encoding = "none" *) reg   [55:0] ap_CS_fsm;
wire    ap_CS_fsm_pp0_stage0;
reg    ap_enable_reg_pp0_iter0;
reg    ap_enable_reg_pp0_iter1;
reg    ap_idle_pp0;
wire    ap_CS_fsm_pp0_stage5;
wire    ap_block_pp0_stage5_subdone;
reg    ap_enable_reg_pp0_iter0_reg;
reg   [0:0] icmp_ln33_reg_700;
reg    ap_condition_exit_pp0_iter0_stage5;
wire    ap_loop_exit_ready;
reg    ap_ready_int;
wire    ap_CS_fsm_pp0_stage55;
wire    ap_block_pp0_stage55_subdone;
wire    ap_block_pp0_stage0_11001;
reg   [5:0] x_1_reg_695;
wire   [0:0] icmp_ln33_fu_265_p2;
wire   [63:0] zext_ln40_fu_279_p1;
reg   [63:0] zext_ln40_reg_704;
reg   [63:0] zext_ln40_reg_704_pp0_iter1_reg;
wire    ap_CS_fsm_pp0_stage1;
wire    ap_block_pp0_stage1_11001;
reg   [15:0] u_load_1_reg_755;
reg   [15:0] u_load_2_reg_760;
reg   [15:0] v_load_1_reg_765;
reg   [15:0] v_load_2_reg_770;
reg  signed [15:0] Ix64_load_reg_775;
reg  signed [15:0] Ix64_load_reg_775_pp0_iter1_reg;
wire  signed [31:0] sext_ln40_fu_337_p1;
reg  signed [31:0] sext_ln40_reg_780;
reg  signed [15:0] Iy64_load_reg_787;
reg  signed [15:0] Iy64_load_reg_787_pp0_iter1_reg;
reg   [15:0] It64_load_reg_793;
reg   [15:0] u_load_3_reg_798;
wire    ap_CS_fsm_pp0_stage2;
wire    ap_block_pp0_stage2_11001;
reg   [15:0] v_load_3_reg_803;
wire  signed [31:0] sext_ln40_2_fu_341_p1;
reg  signed [31:0] sext_ln40_2_reg_808;
wire    ap_CS_fsm_pp0_stage4;
wire    ap_block_pp0_stage4_11001;
wire  signed [15:0] u_avg_fu_428_p3;
reg  signed [15:0] u_avg_reg_820;
wire    ap_block_pp0_stage5_11001;
wire  signed [15:0] v_avg_fu_511_p3;
reg  signed [15:0] v_avg_reg_825;
wire    ap_block_pp0_stage0;
wire   [63:0] zext_ln37_fu_294_p1;
wire   [63:0] zext_ln37_2_fu_314_p1;
wire   [63:0] zext_ln37_1_fu_331_p1;
wire    ap_block_pp0_stage1;
wire    ap_block_pp0_stage5;
reg   [5:0] x_fu_84;
wire   [5:0] add_ln37_2_fu_300_p2;
wire    ap_loop_init;
reg   [5:0] ap_sig_allocacmp_x_1;
reg   [15:0] store_forwarded_fu_88;
reg   [15:0] ap_sig_allocacmp_store_forwarded_load;
reg   [15:0] store_forwarded3_fu_92;
reg   [15:0] ap_sig_allocacmp_store_forwarded3_load;
reg    u_ce1_local;
reg   [11:0] u_address1_local;
reg    u_ce0_local;
reg   [11:0] u_address0_local;
reg    u_we1_local;
reg    v_ce1_local;
reg   [11:0] v_address1_local;
reg    v_ce0_local;
reg   [11:0] v_address0_local;
reg    v_we1_local;
reg    Ix64_ce0_local;
reg    Iy64_ce0_local;
reg    It64_ce0_local;
wire   [11:0] tmp_s_fu_271_p3;
wire   [11:0] tmp_19_fu_286_p3;
wire   [11:0] tmp_21_fu_306_p3;
wire   [11:0] tmp_20_fu_325_p3;
wire  signed [15:0] sext_ln40_fu_337_p0;
wire    ap_block_pp0_stage2;
wire  signed [31:0] grp_fu_618_p3;
wire    ap_block_pp0_stage4;
wire  signed [15:0] sext_ln37_fu_353_p0;
wire  signed [16:0] sext_ln37_1_fu_357_p1;
wire  signed [16:0] sext_ln37_fu_353_p1;
wire   [16:0] add_ln37_3_fu_360_p2;
wire  signed [17:0] sext_ln37_4_fu_373_p1;
wire  signed [17:0] sext_ln37_3_fu_370_p1;
wire   [17:0] add_ln37_4_fu_376_p2;
wire  signed [17:0] sext_ln37_2_fu_366_p1;
wire   [17:0] add_ln37_5_fu_382_p2;
wire   [17:0] sub_ln37_fu_396_p2;
wire   [15:0] trunc_ln37_1_fu_402_p4;
wire   [0:0] tmp_fu_388_p3;
wire   [15:0] sub_ln37_1_fu_412_p2;
wire   [15:0] trunc_ln37_2_fu_418_p4;
wire  signed [15:0] sext_ln38_fu_436_p0;
wire  signed [16:0] sext_ln38_1_fu_440_p1;
wire  signed [16:0] sext_ln38_fu_436_p1;
wire   [16:0] add_ln38_fu_443_p2;
wire  signed [17:0] sext_ln38_4_fu_456_p1;
wire  signed [17:0] sext_ln38_3_fu_453_p1;
wire   [17:0] add_ln38_1_fu_459_p2;
wire  signed [17:0] sext_ln38_2_fu_449_p1;
wire   [17:0] add_ln38_2_fu_465_p2;
wire   [17:0] sub_ln38_fu_479_p2;
wire   [15:0] trunc_ln38_1_fu_485_p4;
wire   [0:0] tmp_25_fu_471_p3;
wire   [15:0] sub_ln38_1_fu_495_p2;
wire   [15:0] trunc_ln38_2_fu_501_p4;
wire  signed [25:0] shl_ln40_1_fu_527_p3;
wire  signed [32:0] grp_fu_643_p3;
wire  signed [32:0] grp_fu_627_p3;
wire   [52:0] grp_fu_548_p0;
wire   [52:0] grp_fu_548_p2;
wire   [15:0] P_fu_554_p4;
wire  signed [25:0] grp_fu_651_p3;
wire  signed [25:0] grp_fu_660_p3;
wire  signed [15:0] grp_fu_618_p0;
wire  signed [15:0] grp_fu_618_p1;
wire   [20:0] grp_fu_618_p2;
wire    ap_CS_fsm_pp0_stage3;
wire    ap_block_pp0_stage3;
wire  signed [15:0] grp_fu_627_p0;
wire  signed [15:0] grp_fu_627_p1;
wire  signed [15:0] grp_fu_636_p0;
wire  signed [15:0] grp_fu_643_p0;
wire  signed [32:0] grp_fu_636_p3;
wire  signed [15:0] grp_fu_651_p0;
wire  signed [25:0] sext_ln43_fu_564_p1;
wire  signed [25:0] grp_fu_651_p2;
wire  signed [15:0] grp_fu_660_p0;
wire  signed [25:0] grp_fu_660_p2;
reg    ap_done_reg;
wire    ap_continue_int;
reg    ap_done_int;
reg   [55:0] ap_NS_fsm;
wire    ap_block_pp0_stage0_subdone;
wire    ap_block_pp0_stage1_subdone;
wire    ap_block_pp0_stage2_subdone;
wire    ap_block_pp0_stage3_subdone;
wire    ap_block_pp0_stage4_subdone;
wire    ap_block_pp0_stage6_subdone;
wire    ap_block_pp0_stage7_subdone;
wire    ap_block_pp0_stage8_subdone;
wire    ap_block_pp0_stage9_subdone;
wire    ap_block_pp0_stage10_subdone;
wire    ap_block_pp0_stage11_subdone;
wire    ap_block_pp0_stage12_subdone;
wire    ap_block_pp0_stage13_subdone;
wire    ap_block_pp0_stage14_subdone;
wire    ap_block_pp0_stage15_subdone;
wire    ap_block_pp0_stage16_subdone;
wire    ap_block_pp0_stage17_subdone;
wire    ap_block_pp0_stage18_subdone;
wire    ap_block_pp0_stage19_subdone;
wire    ap_block_pp0_stage20_subdone;
wire    ap_block_pp0_stage21_subdone;
wire    ap_block_pp0_stage22_subdone;
wire    ap_block_pp0_stage23_subdone;
wire    ap_block_pp0_stage24_subdone;
wire    ap_block_pp0_stage25_subdone;
wire    ap_block_pp0_stage26_subdone;
wire    ap_block_pp0_stage27_subdone;
wire    ap_block_pp0_stage28_subdone;
wire    ap_block_pp0_stage29_subdone;
wire    ap_block_pp0_stage30_subdone;
wire    ap_block_pp0_stage31_subdone;
wire    ap_block_pp0_stage32_subdone;
wire    ap_block_pp0_stage33_subdone;
wire    ap_block_pp0_stage34_subdone;
wire    ap_block_pp0_stage35_subdone;
wire    ap_block_pp0_stage36_subdone;
wire    ap_block_pp0_stage37_subdone;
wire    ap_block_pp0_stage38_subdone;
wire    ap_block_pp0_stage39_subdone;
wire    ap_block_pp0_stage40_subdone;
wire    ap_block_pp0_stage41_subdone;
wire    ap_block_pp0_stage42_subdone;
wire    ap_block_pp0_stage43_subdone;
wire    ap_block_pp0_stage44_subdone;
wire    ap_block_pp0_stage45_subdone;
wire    ap_block_pp0_stage46_subdone;
wire    ap_block_pp0_stage47_subdone;
wire    ap_block_pp0_stage48_subdone;
wire    ap_block_pp0_stage49_subdone;
wire    ap_block_pp0_stage50_subdone;
wire    ap_block_pp0_stage51_subdone;
wire    ap_block_pp0_stage52_subdone;
wire    ap_block_pp0_stage53_subdone;
wire    ap_block_pp0_stage54_subdone;
wire    ap_enable_pp0;
wire    ap_start_int;
wire    ap_ready_sig;
wire    ap_done_sig;
wire    ap_ce_reg;

// power-on initialization
initial begin
#0 ap_CS_fsm = 56'd1;
#0 ap_enable_reg_pp0_iter1 = 1'b0;
#0 ap_enable_reg_pp0_iter0_reg = 1'b0;
#0 x_fu_84 = 6'd0;
#0 store_forwarded_fu_88 = 16'd0;
#0 store_forwarded3_fu_92 = 16'd0;
#0 ap_done_reg = 1'b0;
end

pyramidal_hs_sdiv_53ns_33s_53_57_1 #(
    .ID( 1 ),
    .NUM_STAGE( 57 ),
    .din0_WIDTH( 53 ),
    .din1_WIDTH( 33 ),
    .dout_WIDTH( 53 ))
sdiv_53ns_33s_53_57_1_U344(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_548_p0),
    .din1(grp_fu_627_p3),
    .ce(1'b1),
    .dout(grp_fu_548_p2)
);

pyramidal_hs_mac_muladd_16s_16s_21ns_32_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 21 ),
    .dout_WIDTH( 32 ))
mac_muladd_16s_16s_21ns_32_4_1_U345(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_618_p0),
    .din1(grp_fu_618_p1),
    .din2(grp_fu_618_p2),
    .ce(1'b1),
    .dout(grp_fu_618_p3)
);

pyramidal_hs_mac_muladd_16s_16s_32s_33_4_1 #(
    .ID( 1 ),
    .NUM_STAGE( 4 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 32 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_32s_33_4_1_U346(
    .clk(ap_clk),
    .reset(ap_rst),
    .din0(grp_fu_627_p0),
    .din1(grp_fu_627_p1),
    .din2(grp_fu_618_p3),
    .ce(1'b1),
    .dout(grp_fu_627_p3)
);

pyramidal_hs_mac_muladd_16s_16s_26s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_26s_33_1_1_U347(
    .din0(grp_fu_636_p0),
    .din1(u_avg_fu_428_p3),
    .din2(shl_ln40_1_fu_527_p3),
    .dout(grp_fu_636_p3)
);

pyramidal_hs_mac_muladd_16s_16s_33s_33_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 33 ),
    .dout_WIDTH( 33 ))
mac_muladd_16s_16s_33s_33_1_1_U348(
    .din0(grp_fu_643_p0),
    .din1(v_avg_fu_511_p3),
    .din2(grp_fu_636_p3),
    .dout(grp_fu_643_p3)
);

pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_mulsub_16s_16s_26s_26_1_1_U349(
    .din0(grp_fu_651_p0),
    .din1(Ix64_load_reg_775_pp0_iter1_reg),
    .din2(grp_fu_651_p2),
    .dout(grp_fu_651_p3)
);

pyramidal_hs_mac_mulsub_16s_16s_26s_26_1_1 #(
    .ID( 1 ),
    .NUM_STAGE( 1 ),
    .din0_WIDTH( 16 ),
    .din1_WIDTH( 16 ),
    .din2_WIDTH( 26 ),
    .dout_WIDTH( 26 ))
mac_mulsub_16s_16s_26s_26_1_1_U350(
    .din0(grp_fu_660_p0),
    .din1(Iy64_load_reg_787_pp0_iter1_reg),
    .din2(grp_fu_660_p2),
    .dout(grp_fu_660_p3)
);

pyramidal_hs_flow_control_loop_pipe_sequential_init flow_control_loop_pipe_sequential_init_U(
    .ap_clk(ap_clk),
    .ap_rst(ap_rst),
    .ap_start(ap_start),
    .ap_ready(ap_ready_sig),
    .ap_done(ap_done_sig),
    .ap_start_int(ap_start_int),
    .ap_loop_init(ap_loop_init),
    .ap_ready_int(ap_ready_int),
    .ap_loop_exit_ready(ap_condition_exit_pp0_iter0_stage5),
    .ap_loop_exit_done(ap_done_int),
    .ap_continue_int(ap_continue_int),
    .ap_done_int(ap_done_int)
);

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_fsm_pp0_stage0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_done_reg <= 1'b0;
    end else begin
        if ((ap_continue_int == 1'b1)) begin
            ap_done_reg <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready == 1'b1))) begin
            ap_done_reg <= 1'b1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter0_reg <= 1'b0;
    end else begin
        if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
            ap_enable_reg_pp0_iter0_reg <= 1'b0;
        end else if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
            ap_enable_reg_pp0_iter0_reg <= ap_start_int;
        end
    end
end

always @ (posedge ap_clk) begin
    if (ap_rst == 1'b1) begin
        ap_enable_reg_pp0_iter1 <= 1'b0;
    end else begin
        if (((1'b0 == ap_block_pp0_stage5_subdone) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
            ap_enable_reg_pp0_iter1 <= 1'b0;
        end else if (((1'b0 == ap_block_pp0_stage55_subdone) & (1'b1 == ap_CS_fsm_pp0_stage55))) begin
            ap_enable_reg_pp0_iter1 <= ap_enable_reg_pp0_iter0;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        store_forwarded3_fu_92 <= u_load;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        store_forwarded3_fu_92 <= {{grp_fu_651_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        store_forwarded_fu_88 <= v_load;
    end else if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        store_forwarded_fu_88 <= {{grp_fu_660_p3[25:10]}};
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        if (((ap_enable_reg_pp0_iter0 == 1'b1) & (icmp_ln33_fu_265_p2 == 1'd0))) begin
            x_fu_84 <= add_ln37_2_fu_300_p2;
        end else if ((ap_loop_init == 1'b1)) begin
            x_fu_84 <= 6'd1;
        end
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        It64_load_reg_793 <= It64_q0;
        Ix64_load_reg_775 <= Ix64_q0;
        Ix64_load_reg_775_pp0_iter1_reg <= Ix64_load_reg_775;
        Iy64_load_reg_787 <= Iy64_q0;
        Iy64_load_reg_787_pp0_iter1_reg <= Iy64_load_reg_787;
        sext_ln40_reg_780 <= sext_ln40_fu_337_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        icmp_ln33_reg_700 <= icmp_ln33_fu_265_p2;
        x_1_reg_695 <= ap_sig_allocacmp_x_1;
        zext_ln40_reg_704[11 : 0] <= zext_ln40_fu_279_p1[11 : 0];
        zext_ln40_reg_704_pp0_iter1_reg[11 : 0] <= zext_ln40_reg_704[11 : 0];
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        sext_ln40_2_reg_808 <= sext_ln40_2_fu_341_p1;
    end
end

always @ (posedge ap_clk) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        u_avg_reg_820 <= u_avg_fu_428_p3;
        v_avg_reg_825 <= v_avg_fu_511_p3;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_load_1_reg_755 <= u_q1;
        u_load_2_reg_760 <= u_q0;
        v_load_1_reg_765 <= v_q1;
        v_load_2_reg_770 <= v_q0;
    end
end

always @ (posedge ap_clk) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage2_11001) & (1'b1 == ap_CS_fsm_pp0_stage2))) begin
        u_load_3_reg_798 <= u_q0;
        v_load_3_reg_803 <= v_q0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        It64_ce0_local = 1'b1;
    end else begin
        It64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Ix64_ce0_local = 1'b1;
    end else begin
        Ix64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        Iy64_ce0_local = 1'b1;
    end else begin
        Iy64_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if (((icmp_ln33_reg_700 == 1'd1) & (ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b1;
    end else begin
        ap_condition_exit_pp0_iter0_stage5 = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_subdone) & (1'b1 == ap_CS_fsm_pp0_stage5) & (ap_loop_exit_ready == 1'b1))) begin
        ap_done_int = 1'b1;
    end else begin
        ap_done_int = ap_done_reg;
    end
end

always @ (*) begin
    if ((1'b1 == ap_CS_fsm_pp0_stage0)) begin
        ap_enable_reg_pp0_iter0 = ap_start_int;
    end else begin
        ap_enable_reg_pp0_iter0 = ap_enable_reg_pp0_iter0_reg;
    end
end

always @ (*) begin
    if (((ap_start_int == 1'b0) & (ap_idle_pp0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_idle = 1'b1;
    end else begin
        ap_idle = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter1 == 1'b0) & (ap_enable_reg_pp0_iter0 == 1'b0))) begin
        ap_idle_pp0 = 1'b1;
    end else begin
        ap_idle_pp0 = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage55_subdone) & (1'b1 == ap_CS_fsm_pp0_stage55))) begin
        ap_ready_int = 1'b1;
    end else begin
        ap_ready_int = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_sig_allocacmp_store_forwarded3_load = {{grp_fu_651_p3[25:10]}};
    end else begin
        ap_sig_allocacmp_store_forwarded3_load = store_forwarded3_fu_92;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        ap_sig_allocacmp_store_forwarded_load = {{grp_fu_660_p3[25:10]}};
    end else begin
        ap_sig_allocacmp_store_forwarded_load = store_forwarded_fu_88;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage0) & (ap_loop_init == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        ap_sig_allocacmp_x_1 = 6'd1;
    end else begin
        ap_sig_allocacmp_x_1 = x_fu_84;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        u_address0_local = zext_ln37_1_fu_331_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_address0_local = zext_ln37_fu_294_p1;
    end else begin
        u_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        u_address1_local = zext_ln40_reg_704_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        u_address1_local = zext_ln37_2_fu_314_p1;
    end else begin
        u_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_ce0_local = 1'b1;
    end else begin
        u_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        u_ce1_local = 1'b1;
    end else begin
        u_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        u_we1_local = 1'b1;
    end else begin
        u_we1_local = 1'b0;
    end
end

always @ (*) begin
    if (((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1) & (1'b1 == ap_CS_fsm_pp0_stage1))) begin
        v_address0_local = zext_ln37_1_fu_331_p1;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v_address0_local = zext_ln37_fu_294_p1;
    end else begin
        v_address0_local = 'bx;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v_address1_local = zext_ln40_reg_704_pp0_iter1_reg;
    end else if (((1'b0 == ap_block_pp0_stage0) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))) begin
        v_address1_local = zext_ln37_2_fu_314_p1;
    end else begin
        v_address1_local = 'bx;
    end
end

always @ (*) begin
    if ((((ap_enable_reg_pp0_iter0_reg == 1'b1) & (1'b0 == ap_block_pp0_stage1_11001) & (1'b1 == ap_CS_fsm_pp0_stage1)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v_ce0_local = 1'b1;
    end else begin
        v_ce0_local = 1'b0;
    end
end

always @ (*) begin
    if ((((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5)) | ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter0 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)))) begin
        v_ce1_local = 1'b1;
    end else begin
        v_ce1_local = 1'b0;
    end
end

always @ (*) begin
    if (((1'b0 == ap_block_pp0_stage5_11001) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage5))) begin
        v_we1_local = 1'b1;
    end else begin
        v_we1_local = 1'b0;
    end
end

always @ (*) begin
    case (ap_CS_fsm)
        ap_ST_fsm_pp0_stage0 : begin
            if (((1'b0 == ap_block_pp0_stage0_subdone) & (ap_idle_pp0 == 1'b0))) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end
        end
        ap_ST_fsm_pp0_stage1 : begin
            if ((1'b0 == ap_block_pp0_stage1_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage1;
            end
        end
        ap_ST_fsm_pp0_stage2 : begin
            if ((1'b0 == ap_block_pp0_stage2_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage2;
            end
        end
        ap_ST_fsm_pp0_stage3 : begin
            if ((1'b0 == ap_block_pp0_stage3_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage3;
            end
        end
        ap_ST_fsm_pp0_stage4 : begin
            if ((1'b0 == ap_block_pp0_stage4_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage4;
            end
        end
        ap_ST_fsm_pp0_stage5 : begin
            if ((1'b1 == ap_condition_exit_pp0_iter0_stage5)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else if ((1'b0 == ap_block_pp0_stage5_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage5;
            end
        end
        ap_ST_fsm_pp0_stage6 : begin
            if ((1'b0 == ap_block_pp0_stage6_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage6;
            end
        end
        ap_ST_fsm_pp0_stage7 : begin
            if ((1'b0 == ap_block_pp0_stage7_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage7;
            end
        end
        ap_ST_fsm_pp0_stage8 : begin
            if ((1'b0 == ap_block_pp0_stage8_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage8;
            end
        end
        ap_ST_fsm_pp0_stage9 : begin
            if ((1'b0 == ap_block_pp0_stage9_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage9;
            end
        end
        ap_ST_fsm_pp0_stage10 : begin
            if ((1'b0 == ap_block_pp0_stage10_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage10;
            end
        end
        ap_ST_fsm_pp0_stage11 : begin
            if ((1'b0 == ap_block_pp0_stage11_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage11;
            end
        end
        ap_ST_fsm_pp0_stage12 : begin
            if ((1'b0 == ap_block_pp0_stage12_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage12;
            end
        end
        ap_ST_fsm_pp0_stage13 : begin
            if ((1'b0 == ap_block_pp0_stage13_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage13;
            end
        end
        ap_ST_fsm_pp0_stage14 : begin
            if ((1'b0 == ap_block_pp0_stage14_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage14;
            end
        end
        ap_ST_fsm_pp0_stage15 : begin
            if ((1'b0 == ap_block_pp0_stage15_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage15;
            end
        end
        ap_ST_fsm_pp0_stage16 : begin
            if ((1'b0 == ap_block_pp0_stage16_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage16;
            end
        end
        ap_ST_fsm_pp0_stage17 : begin
            if ((1'b0 == ap_block_pp0_stage17_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage17;
            end
        end
        ap_ST_fsm_pp0_stage18 : begin
            if ((1'b0 == ap_block_pp0_stage18_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage18;
            end
        end
        ap_ST_fsm_pp0_stage19 : begin
            if ((1'b0 == ap_block_pp0_stage19_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage19;
            end
        end
        ap_ST_fsm_pp0_stage20 : begin
            if ((1'b0 == ap_block_pp0_stage20_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage20;
            end
        end
        ap_ST_fsm_pp0_stage21 : begin
            if ((1'b0 == ap_block_pp0_stage21_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage21;
            end
        end
        ap_ST_fsm_pp0_stage22 : begin
            if ((1'b0 == ap_block_pp0_stage22_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage22;
            end
        end
        ap_ST_fsm_pp0_stage23 : begin
            if ((1'b0 == ap_block_pp0_stage23_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage23;
            end
        end
        ap_ST_fsm_pp0_stage24 : begin
            if ((1'b0 == ap_block_pp0_stage24_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage24;
            end
        end
        ap_ST_fsm_pp0_stage25 : begin
            if ((1'b0 == ap_block_pp0_stage25_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage25;
            end
        end
        ap_ST_fsm_pp0_stage26 : begin
            if ((1'b0 == ap_block_pp0_stage26_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage26;
            end
        end
        ap_ST_fsm_pp0_stage27 : begin
            if ((1'b0 == ap_block_pp0_stage27_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage27;
            end
        end
        ap_ST_fsm_pp0_stage28 : begin
            if ((1'b0 == ap_block_pp0_stage28_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage28;
            end
        end
        ap_ST_fsm_pp0_stage29 : begin
            if ((1'b0 == ap_block_pp0_stage29_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage29;
            end
        end
        ap_ST_fsm_pp0_stage30 : begin
            if ((1'b0 == ap_block_pp0_stage30_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage30;
            end
        end
        ap_ST_fsm_pp0_stage31 : begin
            if ((1'b0 == ap_block_pp0_stage31_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage31;
            end
        end
        ap_ST_fsm_pp0_stage32 : begin
            if ((1'b0 == ap_block_pp0_stage32_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage32;
            end
        end
        ap_ST_fsm_pp0_stage33 : begin
            if ((1'b0 == ap_block_pp0_stage33_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage33;
            end
        end
        ap_ST_fsm_pp0_stage34 : begin
            if ((1'b0 == ap_block_pp0_stage34_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage34;
            end
        end
        ap_ST_fsm_pp0_stage35 : begin
            if ((1'b0 == ap_block_pp0_stage35_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage35;
            end
        end
        ap_ST_fsm_pp0_stage36 : begin
            if ((1'b0 == ap_block_pp0_stage36_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage36;
            end
        end
        ap_ST_fsm_pp0_stage37 : begin
            if ((1'b0 == ap_block_pp0_stage37_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage37;
            end
        end
        ap_ST_fsm_pp0_stage38 : begin
            if ((1'b0 == ap_block_pp0_stage38_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage38;
            end
        end
        ap_ST_fsm_pp0_stage39 : begin
            if ((1'b0 == ap_block_pp0_stage39_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage39;
            end
        end
        ap_ST_fsm_pp0_stage40 : begin
            if ((1'b0 == ap_block_pp0_stage40_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage40;
            end
        end
        ap_ST_fsm_pp0_stage41 : begin
            if ((1'b0 == ap_block_pp0_stage41_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage41;
            end
        end
        ap_ST_fsm_pp0_stage42 : begin
            if ((1'b0 == ap_block_pp0_stage42_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage42;
            end
        end
        ap_ST_fsm_pp0_stage43 : begin
            if ((1'b0 == ap_block_pp0_stage43_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage43;
            end
        end
        ap_ST_fsm_pp0_stage44 : begin
            if ((1'b0 == ap_block_pp0_stage44_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage44;
            end
        end
        ap_ST_fsm_pp0_stage45 : begin
            if ((1'b0 == ap_block_pp0_stage45_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage45;
            end
        end
        ap_ST_fsm_pp0_stage46 : begin
            if ((1'b0 == ap_block_pp0_stage46_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage46;
            end
        end
        ap_ST_fsm_pp0_stage47 : begin
            if ((1'b0 == ap_block_pp0_stage47_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage47;
            end
        end
        ap_ST_fsm_pp0_stage48 : begin
            if ((1'b0 == ap_block_pp0_stage48_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage48;
            end
        end
        ap_ST_fsm_pp0_stage49 : begin
            if ((1'b0 == ap_block_pp0_stage49_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage49;
            end
        end
        ap_ST_fsm_pp0_stage50 : begin
            if ((1'b0 == ap_block_pp0_stage50_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage50;
            end
        end
        ap_ST_fsm_pp0_stage51 : begin
            if ((1'b0 == ap_block_pp0_stage51_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage51;
            end
        end
        ap_ST_fsm_pp0_stage52 : begin
            if ((1'b0 == ap_block_pp0_stage52_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage52;
            end
        end
        ap_ST_fsm_pp0_stage53 : begin
            if ((1'b0 == ap_block_pp0_stage53_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage53;
            end
        end
        ap_ST_fsm_pp0_stage54 : begin
            if ((1'b0 == ap_block_pp0_stage54_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage54;
            end
        end
        ap_ST_fsm_pp0_stage55 : begin
            if ((1'b0 == ap_block_pp0_stage55_subdone)) begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage0;
            end else begin
                ap_NS_fsm = ap_ST_fsm_pp0_stage55;
            end
        end
        default : begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign It64_address0 = zext_ln40_fu_279_p1;

assign It64_ce0 = It64_ce0_local;

assign Ix64_address0 = zext_ln40_fu_279_p1;

assign Ix64_ce0 = Ix64_ce0_local;

assign Iy64_address0 = zext_ln40_fu_279_p1;

assign Iy64_ce0 = Iy64_ce0_local;

assign P_fu_554_p4 = {{grp_fu_548_p2[25:10]}};

assign add_ln37_2_fu_300_p2 = (ap_sig_allocacmp_x_1 + 6'd1);

assign add_ln37_3_fu_360_p2 = ($signed(sext_ln37_1_fu_357_p1) + $signed(sext_ln37_fu_353_p1));

assign add_ln37_4_fu_376_p2 = ($signed(sext_ln37_4_fu_373_p1) + $signed(sext_ln37_3_fu_370_p1));

assign add_ln37_5_fu_382_p2 = ($signed(add_ln37_4_fu_376_p2) + $signed(sext_ln37_2_fu_366_p1));

assign add_ln38_1_fu_459_p2 = ($signed(sext_ln38_4_fu_456_p1) + $signed(sext_ln38_3_fu_453_p1));

assign add_ln38_2_fu_465_p2 = ($signed(add_ln38_1_fu_459_p2) + $signed(sext_ln38_2_fu_449_p1));

assign add_ln38_fu_443_p2 = ($signed(sext_ln38_1_fu_440_p1) + $signed(sext_ln38_fu_436_p1));

assign ap_CS_fsm_pp0_stage0 = ap_CS_fsm[32'd0];

assign ap_CS_fsm_pp0_stage1 = ap_CS_fsm[32'd1];

assign ap_CS_fsm_pp0_stage2 = ap_CS_fsm[32'd2];

assign ap_CS_fsm_pp0_stage3 = ap_CS_fsm[32'd3];

assign ap_CS_fsm_pp0_stage4 = ap_CS_fsm[32'd4];

assign ap_CS_fsm_pp0_stage5 = ap_CS_fsm[32'd5];

assign ap_CS_fsm_pp0_stage55 = ap_CS_fsm[32'd55];

assign ap_block_pp0_stage0 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage0_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage10_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage11_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage12_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage13_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage14_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage15_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage16_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage17_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage18_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage19_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage1_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage20_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage21_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage22_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage23_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage24_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage25_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage26_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage27_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage28_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage29_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage2_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage30_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage31_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage32_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage33_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage34_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage35_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage36_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage37_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage38_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage39_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage3_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage40_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage41_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage42_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage43_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage44_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage45_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage46_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage47_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage48_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage49_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage4_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage50_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage51_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage52_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage53_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage54_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage55_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_11001 = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage5_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage6_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage7_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage8_subdone = ~(1'b1 == 1'b1);

assign ap_block_pp0_stage9_subdone = ~(1'b1 == 1'b1);

assign ap_done = ap_done_sig;

assign ap_enable_pp0 = (ap_idle_pp0 ^ 1'b1);

assign ap_loop_exit_ready = ap_condition_exit_pp0_iter0_stage5;

assign ap_ready = ap_ready_sig;

assign grp_fu_548_p0 = {{grp_fu_643_p3}, {20'd0}};

assign grp_fu_618_p0 = sext_ln40_fu_337_p1;

assign grp_fu_618_p1 = sext_ln40_fu_337_p1;

assign grp_fu_618_p2 = 32'd1048576;

assign grp_fu_627_p0 = sext_ln40_2_fu_341_p1;

assign grp_fu_627_p1 = sext_ln40_2_fu_341_p1;

assign grp_fu_636_p0 = sext_ln40_reg_780;

assign grp_fu_643_p0 = sext_ln40_2_reg_808;

assign grp_fu_651_p0 = sext_ln43_fu_564_p1;

assign grp_fu_651_p2 = {{u_avg_reg_820}, {10'd0}};

assign grp_fu_660_p0 = sext_ln43_fu_564_p1;

assign grp_fu_660_p2 = {{v_avg_reg_825}, {10'd0}};

assign icmp_ln33_fu_265_p2 = ((ap_sig_allocacmp_x_1 == 6'd63) ? 1'b1 : 1'b0);

assign sext_ln37_1_fu_357_p1 = $signed(u_load_1_reg_755);

assign sext_ln37_2_fu_366_p1 = $signed(add_ln37_3_fu_360_p2);

assign sext_ln37_3_fu_370_p1 = $signed(u_load_2_reg_760);

assign sext_ln37_4_fu_373_p1 = $signed(u_load_3_reg_798);

assign sext_ln37_fu_353_p0 = ap_sig_allocacmp_store_forwarded3_load;

assign sext_ln37_fu_353_p1 = sext_ln37_fu_353_p0;

assign sext_ln38_1_fu_440_p1 = $signed(v_load_1_reg_765);

assign sext_ln38_2_fu_449_p1 = $signed(add_ln38_fu_443_p2);

assign sext_ln38_3_fu_453_p1 = $signed(v_load_2_reg_770);

assign sext_ln38_4_fu_456_p1 = $signed(v_load_3_reg_803);

assign sext_ln38_fu_436_p0 = ap_sig_allocacmp_store_forwarded_load;

assign sext_ln38_fu_436_p1 = sext_ln38_fu_436_p0;

assign sext_ln40_2_fu_341_p1 = Iy64_load_reg_787;

assign sext_ln40_fu_337_p0 = Ix64_q0;

assign sext_ln40_fu_337_p1 = sext_ln40_fu_337_p0;

assign sext_ln43_fu_564_p1 = $signed(P_fu_554_p4);

assign shl_ln40_1_fu_527_p3 = {{It64_load_reg_793}, {10'd0}};

assign sub_ln37_1_fu_412_p2 = (16'd0 - trunc_ln37_1_fu_402_p4);

assign sub_ln37_fu_396_p2 = (18'd0 - add_ln37_5_fu_382_p2);

assign sub_ln38_1_fu_495_p2 = (16'd0 - trunc_ln38_1_fu_485_p4);

assign sub_ln38_fu_479_p2 = (18'd0 - add_ln38_2_fu_465_p2);

assign tmp_19_fu_286_p3 = {{add_ln37}, {ap_sig_allocacmp_x_1}};

assign tmp_20_fu_325_p3 = {{add_ln37_1}, {x_1_reg_695}};

assign tmp_21_fu_306_p3 = {{y}, {add_ln37_2_fu_300_p2}};

assign tmp_25_fu_471_p3 = add_ln38_2_fu_465_p2[32'd17];

assign tmp_fu_388_p3 = add_ln37_5_fu_382_p2[32'd17];

assign tmp_s_fu_271_p3 = {{y}, {ap_sig_allocacmp_x_1}};

assign trunc_ln37_1_fu_402_p4 = {{sub_ln37_fu_396_p2[17:2]}};

assign trunc_ln37_2_fu_418_p4 = {{add_ln37_5_fu_382_p2[17:2]}};

assign trunc_ln38_1_fu_485_p4 = {{sub_ln38_fu_479_p2[17:2]}};

assign trunc_ln38_2_fu_501_p4 = {{add_ln38_2_fu_465_p2[17:2]}};

assign u_address0 = u_address0_local;

assign u_address1 = u_address1_local;

assign u_avg_fu_428_p3 = ((tmp_fu_388_p3[0:0] == 1'b1) ? sub_ln37_1_fu_412_p2 : trunc_ln37_2_fu_418_p4);

assign u_ce0 = u_ce0_local;

assign u_ce1 = u_ce1_local;

assign u_d1 = {{grp_fu_651_p3[25:10]}};

assign u_we1 = u_we1_local;

assign v_address0 = v_address0_local;

assign v_address1 = v_address1_local;

assign v_avg_fu_511_p3 = ((tmp_25_fu_471_p3[0:0] == 1'b1) ? sub_ln38_1_fu_495_p2 : trunc_ln38_2_fu_501_p4);

assign v_ce0 = v_ce0_local;

assign v_ce1 = v_ce1_local;

assign v_d1 = {{grp_fu_660_p3[25:10]}};

assign v_we1 = v_we1_local;

assign zext_ln37_1_fu_331_p1 = tmp_20_fu_325_p3;

assign zext_ln37_2_fu_314_p1 = tmp_21_fu_306_p3;

assign zext_ln37_fu_294_p1 = tmp_19_fu_286_p3;

assign zext_ln40_fu_279_p1 = tmp_s_fu_271_p3;

always @ (posedge ap_clk) begin
    zext_ln40_reg_704[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
    zext_ln40_reg_704_pp0_iter1_reg[63:12] <= 52'b0000000000000000000000000000000000000000000000000000;
end

endmodule //pyramidal_hs_horn_schunck_64_Pipeline_VITIS_LOOP_33_5
