/** ==================================================================
 *  @file   dmm_core_cred.h                                                  
 *                                                                    
 *  @path   /ti/psp/iss/hal/cred_cram/cred/inc/cortexm3_sys_ape/                                                  
 *                                                                    
 *  @desc   This  File contains.                                      
 * ===================================================================
 *  Copyright (c) Texas Instruments Inc 2011, 2012                    
 *                                                                    
 *  Use of this software is controlled by the terms and conditions found
 *  in the license agreement under which this software has been supplied
 * ===================================================================*/

/* ============================================================================ 
 * TEXAS INSTRUMENTS INCORPORATED PROPRIETARY INFORMATION Property of Texas
 * Instruments For Unrestricted Internal Use Only Unauthorized reproduction
 * and/or distribution is strictly prohibited.  This product is protected
 * under copyright law and trade secret law as an unpublished work.  Created
 * 2008, (C) Copyright 2008 Texas Instruments.  All rights reserved. */

/**
 *  @Component:   DMM_CORE
 *
 *  @Filename:    dmm_core_cred.h
 *
 *  @Description: Component description is not available
 *
 *  Generated by: Socrates CRED generator prototype
 *
    *//* ====================================================================== */

#ifndef __DMM_CORE_CRED_H
#define __DMM_CORE_CRED_H

#ifdef __cplusplus
extern "C" {
#endif

    /* 
     * Instance DMM__DMM of component DMM_CORE mapped in MONICA at address 0x4E000000
     */

                                                                              /*-------------------------------------------------------------------------*//**
 * @DEFINITION   BITFIELD
 *
 * @BRIEF        The bitfield must be defined according to register width
 *               of the component - 64/32/16/8
 *
    *//*------------------------------------------------------------------------ */
#undef BITFIELD
#define BITFIELD BITFIELD_32

    /* 
     *  List of Register arrays for component DMM_CORE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP
 *
 * @BRIEF        DMM memory mapping 
 *               n = 0 for the first memory mapping register, 
 *               n = 1 for the second memory mapping register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP                             0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__ELSIZE
 *
 * @BRIEF        DMM_LISA_MAP register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__NELEMS
 *
 * @BRIEF        DMM_LISA_MAP register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__NELEMS                     4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR
 *
 * @BRIEF        DMM TILER orientation. 
 *               n = 0 for the first orientation register, 
 *               n = 1 for the second orientation register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR                             0x220ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__ELSIZE
 *
 * @BRIEF        DMM_TILER_OR register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__NELEMS
 *
 * @BRIEF        DMM_TILER_OR register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__NELEMS                     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW
 *
 * @BRIEF        DMM PAT view register 
 *               n = 0 for the first view register, 
 *               n = 1 for the second view register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW                             0x420ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__ELSIZE
 *
 * @BRIEF        DMM_PAT_VIEW register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__NELEMS
 *
 * @BRIEF        DMM_PAT_VIEW register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__NELEMS                     2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP
 *
 * @BRIEF        PAT view mapping register 
 *               n = 0 for the first view mapping register, 
 *               n = 1 for the second view mapping register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP                         0x440ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ELSIZE
 *
 * @BRIEF        DMM_PAT_VIEW_MAP register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ELSIZE                 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__NELEMS
 *
 * @BRIEF        DMM_PAT_VIEW_MAP register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__NELEMS                 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS
 *
 * @BRIEF        Status register for each refill engine 
 *               n = 0 for the first engine status register, 
 *               n = 1 for the second engine status register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS                           0x4C0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ELSIZE
 *
 * @BRIEF        DMM_PAT_STATUS register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ELSIZE                   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__NELEMS
 *
 * @BRIEF        DMM_PAT_STATUS register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__NELEMS                   4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO
 *
 * @BRIEF        DMM PEG Priority register 
 *               n = 0 for the first priority register, 
 *               n = 1 for the second priority register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO                             0x620ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__ELSIZE
 *
 * @BRIEF        DMM_PEG_PRIO register array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__ELSIZE                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__NELEMS
 *
 * @BRIEF        DMM_PEG_PRIO register array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__NELEMS                     2

    /* 
     *  List of bundle arrays for component DMM_CORE
     *
     */
                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__PAT_AREAS
 *
 * @BRIEF        Bundle description is not available
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__PAT_AREAS                                0x500ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__PAT_AREAS__ELSIZE
 *
 * @BRIEF        PAT_AREAS bundle array element size in Bytes
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__PAT_AREAS__ELSIZE                        0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__PAT_AREAS__NELEMS
 *
 * @BRIEF        PAT_AREAS bundle array number of elements
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__PAT_AREAS__NELEMS                        4

    /* 
     *  List of bundles for component DMM_CORE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_DESCR__OFFSET
 *
 * @BRIEF        Register DMM_PAT_DESCR offset in bundle PAT_AREAS 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_DESCR__OFFSET                    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_AREA__OFFSET
 *
 * @BRIEF        Register DMM_PAT_AREA offset in bundle PAT_AREAS 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_AREA__OFFSET                     0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CTRL__OFFSET
 *
 * @BRIEF        Register DMM_PAT_CTRL offset in bundle PAT_AREAS 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CTRL__OFFSET                     0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_DATA__OFFSET
 *
 * @BRIEF        Register DMM_PAT_DATA offset in bundle PAT_AREAS 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_DATA__OFFSET                     0xCul

    /* 
     * List of registers for component DMM_CORE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION
 *
 * @BRIEF        DMM Revision Identifier (X.Y.R) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION                             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_HWINFO
 *
 * @BRIEF        DMM hardware configuration 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_HWINFO                               0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_HWINFO
 *
 * @BRIEF        DMM hardware configuration for LISA 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_HWINFO                          0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_SYSCONFIG
 *
 * @BRIEF        DMM clock management configuration 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_SYSCONFIG                            0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_LOCK
 *
 * @BRIEF        DMM memory mapping lock 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_LOCK                            0x1Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO
 *
 * @BRIEF        DMM hardware configuration for TILER 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO                         0x208ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO
 *
 * @BRIEF        DMM hardware configuration for PAT 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO                           0x408ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY
 *
 * @BRIEF        PAT geometry-related settings 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY                         0x40Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG
 *
 * @BRIEF        This is the PAT configuration register aimed at defining the 
 *               major PAT configuration of each refill engine. 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG                           0x410ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP_BASE
 *
 * @BRIEF        Base address of all view mappings 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP_BASE                    0x460ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQ_EOI
 *
 * @BRIEF        PAT end of interrupt 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQ_EOI                          0x478ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW
 *
 * @BRIEF        Per-event raw interrupt status vector. 
 *               Raw status is set even if the related event is not enabled. 
 *               Write 1 to set the (raw) status, mostly for debug. 
 *               n = 0 for the first interrupt status raw register, 
 *               n = 1 for the second interrupt status raw register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW                    0x480ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS
 *
 * @BRIEF        Per-event "enabled" interrupt status vector. 
 *               Enabled status isn't set unless the event is enabled. 
 *               Write 1 to clear the status after interrupt has been 
 *               serviced (raw status gets cleared, i.e. even if not 
 *               enabled). 
 *               n = 0 for the first interrupt status register, 
 *               n = 1 for the second interrupt status register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS                        0x490ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET
 *
 * @BRIEF        Per-event interrupt enable bit vector.  
 *               Write 1 to set (enable interrupt). 
 *               Readout equal to corresponding _CLR register. 
 *               n = 0 for the first interrupt enable set register, 
 *               n = 1 for the second interrupt enable set register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET                    0x4A0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR
 *
 * @BRIEF        Per-event interrupt enable bit vector.  
 *               Write 1 to clear (disable interrupt). 
 *               Readout equal to corresponding _SET register. 
 *               n = 0 for the first interrupt enable clear register, 
 *               n = 1 for the second interrupt enable clear register... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR                    0x4B0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_DESCR
 *
 * @BRIEF        Physical address of the next table refill descriptor 
 *               n = 0 for the descriptor register of the first engine, 
 *               n = 1 for the descriptor register of the second engine... 
 *               Writing to this register aborts the current ongoing area 
 *               reload and resets the corresponding DMM_PAT_AREA__x, 
 *               DMM_PAT_CTRL__x and DMM_PAT_DATA__x registers 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_DESCR                            0x500ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_AREA
 *
 * @BRIEF        Area definition for DMM physical address translator 
 *               n = 0 for the area register of the first engine, 
 *               n = 1 for the area register of the second engine... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_AREA                             0x504ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CTRL
 *
 * @BRIEF        DMM physical address translator control register 
 *               n = 0 for the control register of the first engine, 
 *               n = 1 for the control register of the second engine... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CTRL                             0x508ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_DATA
 *
 * @BRIEF        Physical address of the current table refill entry data 
 *               n = 0 for the data register of the first engine, 
 *               n = 1 for the data register of the second engine... 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_DATA                             0x50Cul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO
 *
 * @BRIEF        DMM hardware configuration for PEG 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO                           0x608ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO_PAT
 *
 * @BRIEF        DMM PEG Priority register for the internal PAT engine. 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO_PAT                         0x640ul

    /* 
     * List of register bitfields for component DMM_CORE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__SCHEME   
 *
 * @BRIEF        Used to distinguish between old scheme and current. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__SCHEME                BITFIELD(31, 30)
#define DMM_CORE__DMM_REVISION__SCHEME__POS           30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__FUNC   
 *
 * @BRIEF        Software compatibility level - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__FUNC                  BITFIELD(27, 16)
#define DMM_CORE__DMM_REVISION__FUNC__POS             16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__R_RTL   
 *
 * @BRIEF        RTL Version (R) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__R_RTL                 BITFIELD(15, 11)
#define DMM_CORE__DMM_REVISION__R_RTL__POS            11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__X_MAJOR   
 *
 * @BRIEF        Major Revision (X) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__X_MAJOR               BITFIELD(10, 8)
#define DMM_CORE__DMM_REVISION__X_MAJOR__POS          8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__CUSTOM   
 *
 * @BRIEF        Special DMM version - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__CUSTOM                BITFIELD(7, 6)
#define DMM_CORE__DMM_REVISION__CUSTOM__POS           6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__Y_MINOR   
 *
 * @BRIEF        Minor Revision (Y) - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__Y_MINOR               BITFIELD(5, 0)
#define DMM_CORE__DMM_REVISION__Y_MINOR__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_HWINFO__ROBIN_CNT   
 *
 * @BRIEF        Number of ROBIN in the DMM - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_HWINFO__ROBIN_CNT               BITFIELD(19, 16)
#define DMM_CORE__DMM_HWINFO__ROBIN_CNT__POS          16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_HWINFO__ELLA_CNT   
 *
 * @BRIEF        Number of ELLA in the DMM - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_HWINFO__ELLA_CNT                BITFIELD(11, 8)
#define DMM_CORE__DMM_HWINFO__ELLA_CNT__POS           8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_HWINFO__TILER_CNT   
 *
 * @BRIEF        Number of TILER in the DMM - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_HWINFO__TILER_CNT               BITFIELD(3, 0)
#define DMM_CORE__DMM_HWINFO__TILER_CNT__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_HWINFO__SDRC_CNT   
 *
 * @BRIEF        Number of attached SDRAM controllers - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_HWINFO__SDRC_CNT           BITFIELD(11, 8)
#define DMM_CORE__DMM_LISA_HWINFO__SDRC_CNT__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_HWINFO__SECTION_CNT   
 *
 * @BRIEF        Number of DMM sections - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_HWINFO__SECTION_CNT        BITFIELD(4, 0)
#define DMM_CORE__DMM_LISA_HWINFO__SECTION_CNT__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_SYSCONFIG__IDLE_MODE   
 *
 * @BRIEF        Configuration of the local target state management mode. - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_SYSCONFIG__IDLE_MODE            BITFIELD(3, 2)
#define DMM_CORE__DMM_SYSCONFIG__IDLE_MODE__POS       2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_LOCK__LOCK   
 *
 * @BRIEF        DMM lock map - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_LOCK__LOCK                 BITFIELD(0, 0)
#define DMM_CORE__DMM_LISA_LOCK__LOCK__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_ADDR   
 *
 * @BRIEF        DMM system section address MSB for view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_ADDR              BITFIELD(31, 24)
#define DMM_CORE__DMM_LISA_MAP__SYS_ADDR__POS         24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE   
 *
 * @BRIEF        DMM system section size for view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE              BITFIELD(22, 20)
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE__POS         20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SDRC_INTL   
 *
 * @BRIEF        SDRAM controller interleaving mode for view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SDRC_INTL             BITFIELD(19, 18)
#define DMM_CORE__DMM_LISA_MAP__SDRC_INTL__POS        18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SDRC_ADDRSPC   
 *
 * @BRIEF        SDRAM controller address space for view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SDRC_ADDRSPC          BITFIELD(17, 16)
#define DMM_CORE__DMM_LISA_MAP__SDRC_ADDRSPC__POS     16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SDRC_MAP   
 *
 * @BRIEF        SDRAM controller mapping for view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SDRC_MAP              BITFIELD(9, 8)
#define DMM_CORE__DMM_LISA_MAP__SDRC_MAP__POS         8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SDRC_ADDR   
 *
 * @BRIEF        SDRAM controller address MSB for view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SDRC_ADDR             BITFIELD(7, 0)
#define DMM_CORE__DMM_LISA_MAP__SDRC_ADDR__POS        0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO__OR_CNT   
 *
 * @BRIEF        Number of TILER orientation entries - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT            BITFIELD(6, 0)
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W7   
 *
 * @BRIEF        Write-enable for OR7 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W7                    BITFIELD(31, 31)
#define DMM_CORE__DMM_TILER_OR__W7__POS               31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__OR7   
 *
 * @BRIEF        Orientation for initiator 8.n+7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__OR7                   BITFIELD(30, 28)
#define DMM_CORE__DMM_TILER_OR__OR7__POS              28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W6   
 *
 * @BRIEF        Write-enable for OR6 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W6                    BITFIELD(27, 27)
#define DMM_CORE__DMM_TILER_OR__W6__POS               27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__OR6   
 *
 * @BRIEF        Orientation for initiator 8.n+6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__OR6                   BITFIELD(26, 24)
#define DMM_CORE__DMM_TILER_OR__OR6__POS              24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W5   
 *
 * @BRIEF        Write-enable for OR5 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W5                    BITFIELD(23, 23)
#define DMM_CORE__DMM_TILER_OR__W5__POS               23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__OR5   
 *
 * @BRIEF        Orientation for initiator 8.n+5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__OR5                   BITFIELD(22, 20)
#define DMM_CORE__DMM_TILER_OR__OR5__POS              20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W4   
 *
 * @BRIEF        Write-enable for OR4 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W4                    BITFIELD(19, 19)
#define DMM_CORE__DMM_TILER_OR__W4__POS               19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__OR4   
 *
 * @BRIEF        Orientation for initiator 8.n+4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__OR4                   BITFIELD(18, 16)
#define DMM_CORE__DMM_TILER_OR__OR4__POS              16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W3   
 *
 * @BRIEF        Write-enable for OR3 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W3                    BITFIELD(15, 15)
#define DMM_CORE__DMM_TILER_OR__W3__POS               15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__OR3   
 *
 * @BRIEF        Orientation for initiator 8.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__OR3                   BITFIELD(14, 12)
#define DMM_CORE__DMM_TILER_OR__OR3__POS              12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W2   
 *
 * @BRIEF        Write-enable for OR2 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W2                    BITFIELD(11, 11)
#define DMM_CORE__DMM_TILER_OR__W2__POS               11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__OR2   
 *
 * @BRIEF        Orientation for initiator 8.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__OR2                   BITFIELD(10, 8)
#define DMM_CORE__DMM_TILER_OR__OR2__POS              8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W1   
 *
 * @BRIEF        Write-enable for OR1 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W1                    BITFIELD(7, 7)
#define DMM_CORE__DMM_TILER_OR__W1__POS               7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__OR1   
 *
 * @BRIEF        Orientation for initiator 8.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__OR1                   BITFIELD(6, 4)
#define DMM_CORE__DMM_TILER_OR__OR1__POS              4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W0   
 *
 * @BRIEF        Write-enable for OR0 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W0                    BITFIELD(3, 3)
#define DMM_CORE__DMM_TILER_OR__W0__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__OR0   
 *
 * @BRIEF        Orientation for initiator 8.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__OR0                   BITFIELD(2, 0)
#define DMM_CORE__DMM_TILER_OR__OR0__POS              0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__ENGINE_CNT   
 *
 * @BRIEF        Number of PAT refill engines - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__ENGINE_CNT          BITFIELD(28, 24)
#define DMM_CORE__DMM_PAT_HWINFO__ENGINE_CNT__POS     24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__LUT_CNT   
 *
 * @BRIEF        Number of PAT LUT for page-grained physical address 
 *               translation - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__LUT_CNT             BITFIELD(20, 16)
#define DMM_CORE__DMM_PAT_HWINFO__LUT_CNT__POS        16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT   
 *
 * @BRIEF        Number of internal PAT view mappings. - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT        BITFIELD(11, 8)
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT   
 *
 * @BRIEF        Number of PAT view entries - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT            BITFIELD(6, 0)
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT   
 *
 * @BRIEF        Container height in pages - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT         BITFIELD(26, 24)
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH   
 *
 * @BRIEF        Container width in pages - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH         BITFIELD(19, 16)
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH__POS    16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE   
 *
 * @BRIEF        PAT output physical address range - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE        BITFIELD(13, 8)
#define DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ   
 *
 * @BRIEF        Page size in 4-kiB granularity - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ           BITFIELD(4, 0)
#define DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ__POS      0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE3   
 *
 * @BRIEF        Mode of refill engine 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE3               BITFIELD(3, 3)
#define DMM_CORE__DMM_PAT_CONFIG__MODE3__POS          3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE2   
 *
 * @BRIEF        Mode of refill engine 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE2               BITFIELD(2, 2)
#define DMM_CORE__DMM_PAT_CONFIG__MODE2__POS          2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE1   
 *
 * @BRIEF        Mode of refill engine 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE1               BITFIELD(1, 1)
#define DMM_CORE__DMM_PAT_CONFIG__MODE1__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE0   
 *
 * @BRIEF        Mode of refill engine 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE0               BITFIELD(0, 0)
#define DMM_CORE__DMM_PAT_CONFIG__MODE0__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W7   
 *
 * @BRIEF        Write-enable for V7 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W7                    BITFIELD(31, 31)
#define DMM_CORE__DMM_PAT_VIEW__W7__POS               31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__V7   
 *
 * @BRIEF        PAT view for initiator 7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__V7                    BITFIELD(29, 28)
#define DMM_CORE__DMM_PAT_VIEW__V7__POS               28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W6   
 *
 * @BRIEF        Write-enable for V6 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W6                    BITFIELD(27, 27)
#define DMM_CORE__DMM_PAT_VIEW__W6__POS               27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__V6   
 *
 * @BRIEF        PAT view for initiator 6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__V6                    BITFIELD(25, 24)
#define DMM_CORE__DMM_PAT_VIEW__V6__POS               24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W5   
 *
 * @BRIEF        Write-enable for V5 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W5                    BITFIELD(23, 23)
#define DMM_CORE__DMM_PAT_VIEW__W5__POS               23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__V5   
 *
 * @BRIEF        PAT view for initiator 5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__V5                    BITFIELD(21, 20)
#define DMM_CORE__DMM_PAT_VIEW__V5__POS               20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W4   
 *
 * @BRIEF        Write-enable for V4 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W4                    BITFIELD(19, 19)
#define DMM_CORE__DMM_PAT_VIEW__W4__POS               19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__V4   
 *
 * @BRIEF        PAT view for initiator 4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__V4                    BITFIELD(17, 16)
#define DMM_CORE__DMM_PAT_VIEW__V4__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W3   
 *
 * @BRIEF        Write-enable for V3 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W3                    BITFIELD(15, 15)
#define DMM_CORE__DMM_PAT_VIEW__W3__POS               15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__V3   
 *
 * @BRIEF        PAT view for initiator 3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__V3                    BITFIELD(13, 12)
#define DMM_CORE__DMM_PAT_VIEW__V3__POS               12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W2   
 *
 * @BRIEF        Write-enable for V2 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W2                    BITFIELD(11, 11)
#define DMM_CORE__DMM_PAT_VIEW__W2__POS               11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__V2   
 *
 * @BRIEF        PAT view for initiator 2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__V2                    BITFIELD(9, 8)
#define DMM_CORE__DMM_PAT_VIEW__V2__POS               8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W1   
 *
 * @BRIEF        Write-enable for V1 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W1                    BITFIELD(7, 7)
#define DMM_CORE__DMM_PAT_VIEW__W1__POS               7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__V1   
 *
 * @BRIEF        PAT view for initiator 1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__V1                    BITFIELD(5, 4)
#define DMM_CORE__DMM_PAT_VIEW__V1__POS               4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W0   
 *
 * @BRIEF        Write-enable for V0 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W0                    BITFIELD(3, 3)
#define DMM_CORE__DMM_PAT_VIEW__W0__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__V0   
 *
 * @BRIEF        PAT view for initiator 0 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__V0                    BITFIELD(1, 0)
#define DMM_CORE__DMM_PAT_VIEW__V0__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_PAGE   
 *
 * @BRIEF        Kind of access for this page mode container in view mapping 
 *               n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_PAGE       BITFIELD(31, 31)
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_PAGE__POS  31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__CONT_PAGE   
 *
 * @BRIEF        Container for page mode in view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__CONT_PAGE         BITFIELD(27, 24)
#define DMM_CORE__DMM_PAT_VIEW_MAP__CONT_PAGE__POS    24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_32   
 *
 * @BRIEF        Kind of access for this 32-bit mode container in view 
 *               mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_32         BITFIELD(23, 23)
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_32__POS    23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__CONT_32   
 *
 * @BRIEF        Container for 32-bit mode in view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__CONT_32           BITFIELD(19, 16)
#define DMM_CORE__DMM_PAT_VIEW_MAP__CONT_32__POS      16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_16   
 *
 * @BRIEF        Kind of access for this 16-bit mode container in view 
 *               mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_16         BITFIELD(15, 15)
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_16__POS    15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__CONT_16   
 *
 * @BRIEF        Container for 16-bit mode in view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__CONT_16           BITFIELD(11, 8)
#define DMM_CORE__DMM_PAT_VIEW_MAP__CONT_16__POS      8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_8   
 *
 * @BRIEF        Kind of access for this 8-bit mode container in view mapping 
 *               n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_8          BITFIELD(7, 7)
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_8__POS     7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__CONT_8   
 *
 * @BRIEF        Container for 8-bit mode in view mapping n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__CONT_8            BITFIELD(3, 0)
#define DMM_CORE__DMM_PAT_VIEW_MAP__CONT_8__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP_BASE__BASE_ADDR   
 *
 * @BRIEF        MSB of the PAT view mapping base address - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP_BASE__BASE_ADDR    BITFIELD(31, 31)
#define DMM_CORE__DMM_PAT_VIEW_MAP_BASE__BASE_ADDR__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQ_EOI__EOI   
 *
 * @BRIEF        End of PAT interrupt - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQ_EOI__EOI                BITFIELD(0, 0)
#define DMM_CORE__DMM_PAT_IRQ_EOI__EOI__POS           0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3   
 *
 * @BRIEF        Access to a yet-to-be-refilled area event in area 4.n+3 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3 BITFIELD(31, 31)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3   
 *
 * @BRIEF        Data register update whilst refilling error event in area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3 BITFIELD(30, 30)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3   
 *
 * @BRIEF        Control register update whilst refilling error event in area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3 BITFIELD(29, 29)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3   
 *
 * @BRIEF        Area register update whilst refilling error event in area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3 BITFIELD(28, 28)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3   
 *
 * @BRIEF        Invalid entry-table pointer error event in area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3 BITFIELD(27, 27)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3   
 *
 * @BRIEF        Invalid descriptor pointer error event in area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3 BITFIELD(26, 26)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3   
 *
 * @BRIEF        End of refill event for the last descriptor in area 4.n+3 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3    BITFIELD(25, 25)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3   
 *
 * @BRIEF        End of refill event for any descriptor in area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3    BITFIELD(24, 24)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2   
 *
 * @BRIEF        Access to a yet-to-be-refilled area event in area 4.n+2 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2 BITFIELD(23, 23)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2   
 *
 * @BRIEF        Data register update whilst refilling error event in area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2 BITFIELD(22, 22)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2   
 *
 * @BRIEF        Control register update whilst refilling error event in area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2 BITFIELD(21, 21)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2   
 *
 * @BRIEF        Area register update whilst refilling error event in area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2 BITFIELD(20, 20)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2   
 *
 * @BRIEF        Invalid entry-table pointer error event in area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2 BITFIELD(19, 19)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2   
 *
 * @BRIEF        Invalid descriptor pointer error event in area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2 BITFIELD(18, 18)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2   
 *
 * @BRIEF        End of refill event for the last descriptor in area 4.n+2 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2    BITFIELD(17, 17)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2   
 *
 * @BRIEF        End of refill event for any descriptor in area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2    BITFIELD(16, 16)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1   
 *
 * @BRIEF        Access to a yet-to-be-refilled area event in area 4.n+1 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1 BITFIELD(15, 15)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1   
 *
 * @BRIEF        Data register update whilst refilling error event in area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1 BITFIELD(14, 14)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1   
 *
 * @BRIEF        Control register update whilst refilling error event in area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1 BITFIELD(13, 13)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1   
 *
 * @BRIEF        Area register update whilst refilling error event in area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1 BITFIELD(12, 12)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1   
 *
 * @BRIEF        Invalid entry-table pointer error event in area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1 BITFIELD(11, 11)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1   
 *
 * @BRIEF        Invalid descriptor pointer error event in area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1 BITFIELD(10, 10)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1   
 *
 * @BRIEF        End of refill event for the last descriptor in area 4.n+1 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1    BITFIELD(9, 9)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1   
 *
 * @BRIEF        End of refill event for any descriptor in area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1    BITFIELD(8, 8)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0   
 *
 * @BRIEF        Access to a yet-to-be-refilled area event in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0 BITFIELD(7, 7)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0   
 *
 * @BRIEF        Data register update whilst refilling error event in area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0 BITFIELD(6, 6)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0   
 *
 * @BRIEF        Control register update whilst refilling error event in area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0 BITFIELD(5, 5)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0   
 *
 * @BRIEF        Area register update whilst refilling error event in area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0 BITFIELD(4, 4)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0   
 *
 * @BRIEF        Invalid entry-table pointer error event in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0 BITFIELD(3, 3)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0   
 *
 * @BRIEF        Invalid descriptor pointer error event in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0 BITFIELD(2, 2)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0   
 *
 * @BRIEF        End of refill event for the last descriptor in area 4.n - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0    BITFIELD(1, 1)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0   
 *
 * @BRIEF        End of refill event for any descriptor in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0    BITFIELD(0, 0)
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3   
 *
 * @BRIEF        Access to a yet-to-be-refilled area event in area 4.n+3 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3    BITFIELD(31, 31)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3   
 *
 * @BRIEF        Data register update whilst refilling error event in area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3    BITFIELD(30, 30)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3   
 *
 * @BRIEF        Control register update whilst refilling error event in area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3    BITFIELD(29, 29)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3   
 *
 * @BRIEF        Area register update whilst refilling error event in area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3    BITFIELD(28, 28)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3   
 *
 * @BRIEF        Invalid entry-table pointer error event in area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3    BITFIELD(27, 27)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3   
 *
 * @BRIEF        Invalid descriptor pointer error event in area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3     BITFIELD(26, 26)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3   
 *
 * @BRIEF        End of refill event for the last descriptor in area 4.n+3 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3        BITFIELD(25, 25)
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3__POS   25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3   
 *
 * @BRIEF        End of refill event for any descriptor in area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3        BITFIELD(24, 24)
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3__POS   24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2   
 *
 * @BRIEF        Access to a yet-to-be-refilled area event in area 4.n+2 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2    BITFIELD(23, 23)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2   
 *
 * @BRIEF        Data register update whilst refilling error event in area 2 
 *               - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2    BITFIELD(22, 22)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2   
 *
 * @BRIEF        Control register update whilst refilling error event in area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2    BITFIELD(21, 21)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2   
 *
 * @BRIEF        Area register update whilst refilling error event in area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2    BITFIELD(20, 20)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2   
 *
 * @BRIEF        Invalid entry-table pointer error event in area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2    BITFIELD(19, 19)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2   
 *
 * @BRIEF        Invalid descriptor pointer error event in area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2     BITFIELD(18, 18)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2   
 *
 * @BRIEF        End of refill event for the last descriptor in area 4.n+2 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2        BITFIELD(17, 17)
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2__POS   17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2   
 *
 * @BRIEF        End of refill event for any descriptor in area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2        BITFIELD(16, 16)
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2__POS   16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1   
 *
 * @BRIEF        Access to a yet-to-be-refilled area event in area 4.n+1 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1    BITFIELD(15, 15)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1   
 *
 * @BRIEF        Data register update whilst refilling error event in area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1    BITFIELD(14, 14)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1   
 *
 * @BRIEF        Control register update whilst refilling error event in area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1    BITFIELD(13, 13)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1   
 *
 * @BRIEF        Area register update whilst refilling error event in area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1    BITFIELD(12, 12)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1   
 *
 * @BRIEF        Invalid entry-table pointer error event in area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1    BITFIELD(11, 11)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1   
 *
 * @BRIEF        Invalid descriptor pointer error event in area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1     BITFIELD(10, 10)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1   
 *
 * @BRIEF        End of refill event for the last descriptor in area 4.n+1 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1        BITFIELD(9, 9)
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1__POS   9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1   
 *
 * @BRIEF        End of refill event for any descriptor in area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1        BITFIELD(8, 8)
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1__POS   8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0   
 *
 * @BRIEF        Access to a yet-to-be-refilled area event in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0    BITFIELD(7, 7)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0   
 *
 * @BRIEF        Data register update whilst refilling error event in area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0    BITFIELD(6, 6)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0   
 *
 * @BRIEF        Control register update whilst refilling error event in area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0    BITFIELD(5, 5)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0   
 *
 * @BRIEF        Area register update whilst refilling error event in area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0    BITFIELD(4, 4)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0   
 *
 * @BRIEF        Invalid entry-table pointer error event in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0    BITFIELD(3, 3)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0   
 *
 * @BRIEF        Invalid descriptor pointer error event in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0     BITFIELD(2, 2)
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0   
 *
 * @BRIEF        End of refill event for the last descriptor in area 4.n - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0        BITFIELD(1, 1)
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0__POS   1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0   
 *
 * @BRIEF        End of refill event for any descriptor in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0        BITFIELD(0, 0)
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0__POS   0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3   
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled area interrupt 
 *               source mask for area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3 BITFIELD(31, 31)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3   
 *
 * @BRIEF        Unexpected data register update whilst refilling interrupt 
 *               source mask for area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3 BITFIELD(30, 30)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3   
 *
 * @BRIEF        Unexpected control register update whilst refilling 
 *               interrupt source mask for area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3 BITFIELD(29, 29)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3   
 *
 * @BRIEF        Unexpected area register update whilst refilling interrupt 
 *               source mask for area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3 BITFIELD(28, 28)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3   
 *
 * @BRIEF        Invalid entry-table pointer interrupt source mask for area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3 BITFIELD(27, 27)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3   
 *
 * @BRIEF        Invalid descriptor pointer interrupt source mask for area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3 BITFIELD(26, 26)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3   
 *
 * @BRIEF        End of refill interrupt source mask for the last descriptior 
 *               in area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3    BITFIELD(25, 25)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3   
 *
 * @BRIEF        End of refill interrupt source mask for any descriptior in 
 *               area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3    BITFIELD(24, 24)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2   
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled area interrupt 
 *               source mask for area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2 BITFIELD(23, 23)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2   
 *
 * @BRIEF        Unexpected data register update whilst refilling interrupt 
 *               source mask for area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2 BITFIELD(22, 22)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2   
 *
 * @BRIEF        Unexpected control register update whilst refilling 
 *               interrupt source mask for area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2 BITFIELD(21, 21)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2   
 *
 * @BRIEF        Unexpected area register update whilst refilling interrupt 
 *               source mask for area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2 BITFIELD(20, 20)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2   
 *
 * @BRIEF        Invalid entry-table pointer interrupt source mask for area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2 BITFIELD(19, 19)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2   
 *
 * @BRIEF        Invalid descriptor pointer interrupt source mask for area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2 BITFIELD(18, 18)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2   
 *
 * @BRIEF        End of refill interrupt source mask for the last descriptior 
 *               in area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2    BITFIELD(17, 17)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2   
 *
 * @BRIEF        End of refill interrupt source mask for any descriptior in 
 *               area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2    BITFIELD(16, 16)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1   
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled area interrupt 
 *               source mask for area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1 BITFIELD(15, 15)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1   
 *
 * @BRIEF        Unexpected data register update whilst refilling interrupt 
 *               source mask for area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1 BITFIELD(14, 14)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1   
 *
 * @BRIEF        Unexpected control register update whilst refilling 
 *               interrupt source mask for area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1 BITFIELD(13, 13)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1   
 *
 * @BRIEF        Unexpected area register update whilst refilling interrupt 
 *               source mask for area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1 BITFIELD(12, 12)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1   
 *
 * @BRIEF        Invalid entry-table pointer interrupt source mask for area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1 BITFIELD(11, 11)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1   
 *
 * @BRIEF        Invalid descriptor pointer interrupt source mask for area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1 BITFIELD(10, 10)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1   
 *
 * @BRIEF        End of refill interrupt source mask for the last descriptior 
 *               in area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1    BITFIELD(9, 9)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1   
 *
 * @BRIEF        End of refill interrupt source mask for any descriptior in 
 *               area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1    BITFIELD(8, 8)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0   
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled area interrupt 
 *               source mask for area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0 BITFIELD(7, 7)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0   
 *
 * @BRIEF        Unexpected data register update whilst refilling interrupt 
 *               source mask for area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0 BITFIELD(6, 6)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0   
 *
 * @BRIEF        Unexpected control register update whilst refilling 
 *               interrupt source mask for area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0 BITFIELD(5, 5)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0   
 *
 * @BRIEF        Unexpected area register update whilst refilling interrupt 
 *               source mask for area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0 BITFIELD(4, 4)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0   
 *
 * @BRIEF        Invalid entry-table pointer interrupt source mask for area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0 BITFIELD(3, 3)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0   
 *
 * @BRIEF        Invalid descriptor pointer interrupt source mask for area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0 BITFIELD(2, 2)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0   
 *
 * @BRIEF        End of refill interrupt source mask for the last descriptior 
 *               in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0    BITFIELD(1, 1)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0   
 *
 * @BRIEF        End of refill interrupt source mask for any descriptior in 
 *               area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0    BITFIELD(0, 0)
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3   
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled area interrupt 
 *               source mask for area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3 BITFIELD(31, 31)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3__POS 31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3   
 *
 * @BRIEF        Unexpected data register update whilst refilling interrupt 
 *               source mask for area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3 BITFIELD(30, 30)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3__POS 30

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3   
 *
 * @BRIEF        Unexpected control register update whilst refilling 
 *               interrupt source mask for area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3 BITFIELD(29, 29)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3__POS 29

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3   
 *
 * @BRIEF        Unexpected area register update whilst refilling interrupt 
 *               source mask for area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3 BITFIELD(28, 28)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3__POS 28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3   
 *
 * @BRIEF        Invalid entry-table pointer interrupt source mask for area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3 BITFIELD(27, 27)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3__POS 27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3   
 *
 * @BRIEF        Invalid descriptor pointer interrupt source mask for area 
 *               4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3 BITFIELD(26, 26)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3__POS 26

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3   
 *
 * @BRIEF        End of refill interrupt source mask for the last descriptior 
 *               in area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3    BITFIELD(25, 25)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3__POS 25

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3   
 *
 * @BRIEF        End of refill interrupt source mask for any descriptior in 
 *               area 4.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3    BITFIELD(24, 24)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3__POS 24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2   
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled area interrupt 
 *               source mask for area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2 BITFIELD(23, 23)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2__POS 23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2   
 *
 * @BRIEF        Unexpected data register update whilst refilling interrupt 
 *               source mask for area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2 BITFIELD(22, 22)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2__POS 22

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2   
 *
 * @BRIEF        Unexpected control register update whilst refilling 
 *               interrupt source mask for area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2 BITFIELD(21, 21)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2__POS 21

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2   
 *
 * @BRIEF        Unexpected area register update whilst refilling interrupt 
 *               source mask for area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2 BITFIELD(20, 20)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2__POS 20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2   
 *
 * @BRIEF        Invalid entry-table pointer interrupt source mask for area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2 BITFIELD(19, 19)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2__POS 19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2   
 *
 * @BRIEF        Invalid descriptor pointer interrupt source mask for area 
 *               4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2 BITFIELD(18, 18)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2__POS 18

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2   
 *
 * @BRIEF        End of refill interrupt source mask for the last descriptior 
 *               in area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2    BITFIELD(17, 17)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2__POS 17

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2   
 *
 * @BRIEF        End of refill interrupt source mask for any descriptior in 
 *               area 4.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2    BITFIELD(16, 16)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2__POS 16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1   
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled area interrupt 
 *               source mask for area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1 BITFIELD(15, 15)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1__POS 15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1   
 *
 * @BRIEF        Unexpected data register update whilst refilling interrupt 
 *               source mask for area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1 BITFIELD(14, 14)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1__POS 14

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1   
 *
 * @BRIEF        Unexpected control register update whilst refilling 
 *               interrupt source mask for area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1 BITFIELD(13, 13)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1__POS 13

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1   
 *
 * @BRIEF        Unexpected area register update whilst refilling interrupt 
 *               source mask for area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1 BITFIELD(12, 12)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1__POS 12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1   
 *
 * @BRIEF        Invalid entry-table pointer interrupt source mask for area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1 BITFIELD(11, 11)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1__POS 11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1   
 *
 * @BRIEF        Invalid descriptor pointer interrupt source mask for area 
 *               4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1 BITFIELD(10, 10)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1__POS 10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1   
 *
 * @BRIEF        End of refill interrupt source mask for the last descriptior 
 *               in area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1    BITFIELD(9, 9)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1__POS 9

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1   
 *
 * @BRIEF        End of refill interrupt source mask for any descriptior in 
 *               area 4.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1    BITFIELD(8, 8)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1__POS 8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0   
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled area interrupt 
 *               source mask for area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0 BITFIELD(7, 7)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0__POS 7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0   
 *
 * @BRIEF        Unexpected data register update whilst refilling interrupt 
 *               source mask for area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0 BITFIELD(6, 6)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0__POS 6

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0   
 *
 * @BRIEF        Unexpected control register update whilst refilling 
 *               interrupt source mask for area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0 BITFIELD(5, 5)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0__POS 5

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0   
 *
 * @BRIEF        Unexpected area register update whilst refilling interrupt 
 *               source mask for area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0 BITFIELD(4, 4)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0__POS 4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0   
 *
 * @BRIEF        Invalid entry-table pointer interrupt source mask for area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0 BITFIELD(3, 3)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0__POS 3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0   
 *
 * @BRIEF        Invalid descriptor pointer interrupt source mask for area 
 *               4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0 BITFIELD(2, 2)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0__POS 2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0   
 *
 * @BRIEF        End of refill interrupt source mask for the last descriptior 
 *               in area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0    BITFIELD(1, 1)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0__POS 1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0   
 *
 * @BRIEF        End of refill interrupt source mask for any descriptior in 
 *               area 4.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0    BITFIELD(0, 0)
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0__POS 0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__CNT   
 *
 * @BRIEF        Counter of remaining lines to re-load for engine n - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__CNT                 BITFIELD(24, 16)
#define DMM_CORE__DMM_PAT_STATUS__CNT__POS            16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ERROR   
 *
 * @BRIEF        Error happened in engine n - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ERROR               BITFIELD(15, 10)
#define DMM_CORE__DMM_PAT_STATUS__ERROR__POS          10

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__BYPASSED   
 *
 * @BRIEF        Engine n is bypassed. Direct access to the LUT is provided. 
 *               - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__BYPASSED            BITFIELD(7, 7)
#define DMM_CORE__DMM_PAT_STATUS__BYPASSED__POS       7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__LINKED   
 *
 * @BRIEF        Area reconfiguration link asserted for engine n - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__LINKED              BITFIELD(4, 4)
#define DMM_CORE__DMM_PAT_STATUS__LINKED__POS         4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__DONE   
 *
 * @BRIEF        Area reloading finished for engine n - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__DONE                BITFIELD(3, 3)
#define DMM_CORE__DMM_PAT_STATUS__DONE__POS           3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__RUN   
 *
 * @BRIEF        Area currently reloading for engine n - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__RUN                 BITFIELD(2, 2)
#define DMM_CORE__DMM_PAT_STATUS__RUN__POS            2

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__VALID   
 *
 * @BRIEF        Valid area description for engine n - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__VALID               BITFIELD(1, 1)
#define DMM_CORE__DMM_PAT_STATUS__VALID__POS          1

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__READY   
 *
 * @BRIEF        Area registers ready for engine n - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__READY               BITFIELD(0, 0)
#define DMM_CORE__DMM_PAT_STATUS__READY__POS          0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_DESCR__ADDR   
 *
 * @BRIEF        Physical address of the next table refill descriptor of 
 *               engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_DESCR__ADDR                 BITFIELD(31, 4)
#define DMM_CORE__DMM_PAT_DESCR__ADDR__POS            4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_AREA__Y1   
 *
 * @BRIEF        Y-coordinate of the bottom right corner of the PAT area for 
 *               engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_AREA__Y1                    BITFIELD(30, 24)
#define DMM_CORE__DMM_PAT_AREA__Y1__POS               24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_AREA__X1   
 *
 * @BRIEF        X-coordinate of the bottom right corner of the PAT area for 
 *               engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_AREA__X1                    BITFIELD(23, 16)
#define DMM_CORE__DMM_PAT_AREA__X1__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_AREA__Y0   
 *
 * @BRIEF        Y-coordinate of the top left corner of the PAT area  for 
 *               engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_AREA__Y0                    BITFIELD(14, 8)
#define DMM_CORE__DMM_PAT_AREA__Y0__POS               8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_AREA__X0   
 *
 * @BRIEF        X-coordinate of the top left corner of the PAT area for 
 *               engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_AREA__X0                    BITFIELD(7, 0)
#define DMM_CORE__DMM_PAT_AREA__X0__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CTRL__INITIATOR   
 *
 * @BRIEF        DMM PAT initiator for synchronisation in engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CTRL__INITIATOR             BITFIELD(31, 28)
#define DMM_CORE__DMM_PAT_CTRL__INITIATOR__POS        28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CTRL__SYNC   
 *
 * @BRIEF        DMM PAT table reload synchronisation for engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CTRL__SYNC                  BITFIELD(16, 16)
#define DMM_CORE__DMM_PAT_CTRL__SYNC__POS             16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CTRL__DIRECTION   
 *
 * @BRIEF        Direction of this PAT table refill for engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CTRL__DIRECTION             BITFIELD(6, 4)
#define DMM_CORE__DMM_PAT_CTRL__DIRECTION__POS        4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CTRL__START   
 *
 * @BRIEF        Starting a PAT table refill with engine n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CTRL__START                 BITFIELD(0, 0)
#define DMM_CORE__DMM_PAT_CTRL__START__POS            0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_DATA__ADDR   
 *
 * @BRIEF        Physical address of the current table refill entry data or 
 *               single actual entry data when in manual mode for engine n - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_DATA__ADDR                  BITFIELD(31, 4)
#define DMM_CORE__DMM_PAT_DATA__ADDR__POS             4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT   
 *
 * @BRIEF        Number of PEG priority entries - (RO) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT            BITFIELD(6, 0)
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT__POS       0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W7   
 *
 * @BRIEF        Write-enable for P7 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W7                    BITFIELD(31, 31)
#define DMM_CORE__DMM_PEG_PRIO__W7__POS               31

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__P7   
 *
 * @BRIEF        Priority for initiator 8.n+7 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__P7                    BITFIELD(30, 28)
#define DMM_CORE__DMM_PEG_PRIO__P7__POS               28

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W6   
 *
 * @BRIEF        Write-enable for P6 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W6                    BITFIELD(27, 27)
#define DMM_CORE__DMM_PEG_PRIO__W6__POS               27

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__P6   
 *
 * @BRIEF        Priority for initiator 8.n+6 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__P6                    BITFIELD(26, 24)
#define DMM_CORE__DMM_PEG_PRIO__P6__POS               24

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W5   
 *
 * @BRIEF        Write-enable for P5 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W5                    BITFIELD(23, 23)
#define DMM_CORE__DMM_PEG_PRIO__W5__POS               23

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__P5   
 *
 * @BRIEF        Priority for initiator 8.n+5 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__P5                    BITFIELD(22, 20)
#define DMM_CORE__DMM_PEG_PRIO__P5__POS               20

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W4   
 *
 * @BRIEF        Write-enable for P4 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W4                    BITFIELD(19, 19)
#define DMM_CORE__DMM_PEG_PRIO__W4__POS               19

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__P4   
 *
 * @BRIEF        Priority for initiator 8.n+4 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__P4                    BITFIELD(18, 16)
#define DMM_CORE__DMM_PEG_PRIO__P4__POS               16

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W3   
 *
 * @BRIEF        Write-enable for P3 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W3                    BITFIELD(15, 15)
#define DMM_CORE__DMM_PEG_PRIO__W3__POS               15

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__P3   
 *
 * @BRIEF        Priority for initiator 8.n+3 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__P3                    BITFIELD(14, 12)
#define DMM_CORE__DMM_PEG_PRIO__P3__POS               12

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W2   
 *
 * @BRIEF        Write-enable for P2 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W2                    BITFIELD(11, 11)
#define DMM_CORE__DMM_PEG_PRIO__W2__POS               11

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__P2   
 *
 * @BRIEF        Priority for initiator 8.n+2 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__P2                    BITFIELD(10, 8)
#define DMM_CORE__DMM_PEG_PRIO__P2__POS               8

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W1   
 *
 * @BRIEF        Write-enable for P1 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W1                    BITFIELD(7, 7)
#define DMM_CORE__DMM_PEG_PRIO__W1__POS               7

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__P1   
 *
 * @BRIEF        Priority for initiator 8.n+1 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__P1                    BITFIELD(6, 4)
#define DMM_CORE__DMM_PEG_PRIO__P1__POS               4

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W0   
 *
 * @BRIEF        Write-enable for P0 bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W0                    BITFIELD(3, 3)
#define DMM_CORE__DMM_PEG_PRIO__W0__POS               3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__P0   
 *
 * @BRIEF        Priority for initiator 8.n - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__P0                    BITFIELD(2, 0)
#define DMM_CORE__DMM_PEG_PRIO__P0__POS               0

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO_PAT__W_PAT   
 *
 * @BRIEF        Write-enable for P_PAT bit-field - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO_PAT__W_PAT             BITFIELD(3, 3)
#define DMM_CORE__DMM_PEG_PRIO_PAT__W_PAT__POS        3

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO_PAT__P_PAT   
 *
 * @BRIEF        Priority for PAT engine - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO_PAT__P_PAT             BITFIELD(2, 0)
#define DMM_CORE__DMM_PEG_PRIO_PAT__P_PAT__POS        0

    /* 
     * List of register bitfields values for component DMM_CORE
     *
     */

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__SCHEME___H08
 *
 * @BRIEF        Highlander 0.8 scheme - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__SCHEME___H08          0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__FUNC___0
 *
 * @BRIEF        Software config 0 - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__FUNC___0              0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_REVISION__CUSTOM___STD
 *
 * @BRIEF        Non custom (standard) revision - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_REVISION__CUSTOM___STD          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_SYSCONFIG__IDLE_MODE___RESERVED0
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_SYSCONFIG__IDLE_MODE___RESERVED0 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_SYSCONFIG__IDLE_MODE___RESERVED1
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_SYSCONFIG__IDLE_MODE___RESERVED1 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_SYSCONFIG__IDLE_MODE___SMART
 *
 * @BRIEF        Smart-idle mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_SYSCONFIG__IDLE_MODE___SMART    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_SYSCONFIG__IDLE_MODE___RESERVED3
 *
 * @BRIEF        Reserved - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_SYSCONFIG__IDLE_MODE___RESERVED3 0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_LOCK__LOCK___KEEP
 *
 * @BRIEF        No effect (clear on reset only) - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_LOCK__LOCK___KEEP          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_LOCK__LOCK___UNLOCKED
 *
 * @BRIEF        DMM_LISA_MAP__x un-locked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_LOCK__LOCK___UNLOCKED      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_LOCK__LOCK___LOCKED
 *
 * @BRIEF        DMM_LISA_MAP__x locked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_LOCK__LOCK___LOCKED        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_LOCK__LOCK___LOCKING
 *
 * @BRIEF        Locking DMM_LISA_MAP__x registers - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_LOCK__LOCK___LOCKING       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE___16MB
 *
 * @BRIEF        16-MiB section - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE___16MB       0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE___32MB
 *
 * @BRIEF        32-MiB section - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE___32MB       0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE___64MB
 *
 * @BRIEF        64-MiB section - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE___64MB       0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE___128MB
 *
 * @BRIEF        128-MiB section - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE___128MB      0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE___256MB
 *
 * @BRIEF        256-MiB section - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE___256MB      0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE___512MB
 *
 * @BRIEF        512-MiB section - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE___512MB      0x5ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE___1GB
 *
 * @BRIEF        1-GiB section - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE___1GB        0x6ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SYS_SIZE___2GB
 *
 * @BRIEF        2-GiB section - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SYS_SIZE___2GB        0x7ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SDRC_INTL___NONE
 *
 * @BRIEF        No interleaving - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SDRC_INTL___NONE      0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SDRC_INTL___128B
 *
 * @BRIEF        128-byte interleaving - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SDRC_INTL___128B      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SDRC_INTL___256B
 *
 * @BRIEF        256-byte interleaving - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SDRC_INTL___256B      0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_LISA_MAP__SDRC_INTL___512B
 *
 * @BRIEF        512-byte interleaving - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_LISA_MAP__SDRC_INTL___512B      0x3ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO__OR_CNT___1
 *
 * @BRIEF        One orientation entry - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT___1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO__OR_CNT___2
 *
 * @BRIEF        Two orientation entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT___2        0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO__OR_CNT___4
 *
 * @BRIEF        Four orientation entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT___4        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO__OR_CNT___8
 *
 * @BRIEF        Eight orientation entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT___8        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO__OR_CNT___16
 *
 * @BRIEF        Sixteen orientation entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT___16       0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO__OR_CNT___32
 *
 * @BRIEF        Thirty-two orientation entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT___32       0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_HWINFO__OR_CNT___64
 *
 * @BRIEF        Sixty-four orientation entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_HWINFO__OR_CNT___64       0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W7___KEEP
 *
 * @BRIEF        OR7 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W7___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W7___UPDATE
 *
 * @BRIEF        OR7 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W7___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W6___KEEP
 *
 * @BRIEF        OR6 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W6___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W6___UPDATE
 *
 * @BRIEF        OR6 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W6___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W5___KEEP
 *
 * @BRIEF        OR5 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W5___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W5___UPDATE
 *
 * @BRIEF        OR5 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W5___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W4___KEEP
 *
 * @BRIEF        OR4 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W4___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W4___UPDATE
 *
 * @BRIEF        OR4 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W4___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W3___KEEP
 *
 * @BRIEF        OR3 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W3___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W3___UPDATE
 *
 * @BRIEF        OR3 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W3___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W2___KEEP
 *
 * @BRIEF        OR2 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W2___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W2___UPDATE
 *
 * @BRIEF        OR2 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W2___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W1___KEEP
 *
 * @BRIEF        OR1 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W1___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W1___UPDATE
 *
 * @BRIEF        OR1 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W1___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W0___KEEP
 *
 * @BRIEF        OR0 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W0___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_TILER_OR__W0___UPDATE
 *
 * @BRIEF        OR0 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_TILER_OR__W0___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT___1
 *
 * @BRIEF        One view map - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT___1    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT___2
 *
 * @BRIEF        Two view maps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT___2    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT___4
 *
 * @BRIEF        Four view maps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT___4    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT___8
 *
 * @BRIEF        Eight view maps - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_MAP_CNT___8    0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___1
 *
 * @BRIEF        One view entry - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___2
 *
 * @BRIEF        Two view entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___2        0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___4
 *
 * @BRIEF        Four view entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___4        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___8
 *
 * @BRIEF        Eight view entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___8        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___16
 *
 * @BRIEF        Sixteen view entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___16       0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___32
 *
 * @BRIEF        Thirty-two view entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___32       0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___64
 *
 * @BRIEF        Sixty-four view entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_HWINFO__VIEW_CNT___64       0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT___32
 *
 * @BRIEF        Container height of 32 pages - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT___32    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT___64
 *
 * @BRIEF        Container height of 64 pages - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT___64    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT___128
 *
 * @BRIEF        Container height of 128 pages - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_HGHT___128   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH___64
 *
 * @BRIEF        Container width of 64 pages - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH___64    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH___128
 *
 * @BRIEF        Container width of 128 pages - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH___128   0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH___256
 *
 * @BRIEF        Container width of 256 pages - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__CONT_WDTH___256   0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___128MB
 *
 * @BRIEF        128-MiB range - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___128MB 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___256MB
 *
 * @BRIEF        256-MiB range - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___256MB 0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___512MB
 *
 * @BRIEF        512-MiB range - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___512MB 0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___1GB
 *
 * @BRIEF        1-GiB range - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___1GB  0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___2GB
 *
 * @BRIEF        2-GiB range - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___2GB  0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___4GB
 *
 * @BRIEF        4-GiB range - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__ADDR_RANGE___4GB  0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ___4KB
 *
 * @BRIEF        4-kiB page - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ___4KB     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ___16KB
 *
 * @BRIEF        16-kiB page - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ___16KB    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ___64KB
 *
 * @BRIEF        64-kiB page - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_GEOMETRY__PAGE_SZ___64KB    0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE3___PROG
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE3___PROG        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE3___BYPASS
 *
 * @BRIEF        Direct LUT access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE3___BYPASS      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE2___PROG
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE2___PROG        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE2___BYPASS
 *
 * @BRIEF        Direct LUT access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE2___BYPASS      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE1___PROG
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE1___PROG        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE1___BYPASS
 *
 * @BRIEF        Direct LUT access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE1___BYPASS      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE0___PROG
 *
 * @BRIEF        Normal mode - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE0___PROG        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CONFIG__MODE0___BYPASS
 *
 * @BRIEF        Direct LUT access - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CONFIG__MODE0___BYPASS      0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W7___KEEP
 *
 * @BRIEF        V7 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W7___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W7___UPDATE
 *
 * @BRIEF        V7 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W7___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W6___KEEP
 *
 * @BRIEF        V6 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W6___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W6___UPDATE
 *
 * @BRIEF        V6 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W6___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W5___KEEP
 *
 * @BRIEF        V5 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W5___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W5___UPDATE
 *
 * @BRIEF        V5 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W5___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W4___KEEP
 *
 * @BRIEF        V4 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W4___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W4___UPDATE
 *
 * @BRIEF        V4 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W4___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W3___KEEP
 *
 * @BRIEF        V3 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W3___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W3___UPDATE
 *
 * @BRIEF        V3 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W3___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W2___KEEP
 *
 * @BRIEF        V2 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W2___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W2___UPDATE
 *
 * @BRIEF        V2 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W2___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W1___KEEP
 *
 * @BRIEF        V1 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W1___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W1___UPDATE
 *
 * @BRIEF        V1 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W1___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W0___KEEP
 *
 * @BRIEF        V0 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W0___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW__W0___UPDATE
 *
 * @BRIEF        V0 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW__W0___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_PAGE___DIRECT
 *
 * @BRIEF        Direct access, container base address given in CONT_PAGE - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_PAGE___DIRECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_PAGE___LUT
 *
 * @BRIEF        indirect access through the LUT indexed by CONT_PAGE - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_PAGE___LUT 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_32___DIRECT
 *
 * @BRIEF        Direct access, container base address given in CONT_32 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_32___DIRECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_32___LUT
 *
 * @BRIEF        indirect access through the LUT indexed by CONT_32 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_32___LUT   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_16___DIRECT
 *
 * @BRIEF        Direct access, container base address given in CONT_16 - 
 *               (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_16___DIRECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_16___LUT
 *
 * @BRIEF        indirect access through the LUT indexed by CONT_16 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_16___LUT   0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_8___DIRECT
 *
 * @BRIEF        Direct access, container base address given in CONT_8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_8___DIRECT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_8___LUT
 *
 * @BRIEF        indirect access through the LUT indexed by CONT_8 - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_VIEW_MAP__ACCESS_8___LUT    0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQ_EOI__EOI___ACK
 *
 * @BRIEF        Acknowledge the PAT interrupts - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQ_EOI__EOI___ACK          0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS3___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA3___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL3___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA3___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA3___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC3___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3___KEEP
 *
 * @BRIEF        Keep area 3 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3___NOT
 *
 * @BRIEF        Area 3 is yet-to-be refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3___NOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3___DONE
 *
 * @BRIEF        Area 3 is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3___SET
 *
 * @BRIEF        Set area 3 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST3___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3___KEEP
 *
 * @BRIEF        Keep area 3 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3___NOT
 *
 * @BRIEF        Area 3 is yet-to-be refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3___NOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3___DONE
 *
 * @BRIEF        Area 3 is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3___SET
 *
 * @BRIEF        Set area 3 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC3___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS2___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA2___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL2___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA2___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA2___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC2___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2___KEEP
 *
 * @BRIEF        Keep area 2 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2___NOT
 *
 * @BRIEF        Area 2 is yet-to-be refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2___NOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2___DONE
 *
 * @BRIEF        Area 2 is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2___SET
 *
 * @BRIEF        Set area 2 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST2___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2___KEEP
 *
 * @BRIEF        Keep area 2 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2___NOT
 *
 * @BRIEF        Area 2 is yet-to-be refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2___NOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2___DONE
 *
 * @BRIEF        Area 2 is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2___SET
 *
 * @BRIEF        Set area 2 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC2___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS1___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA1___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL1___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA1___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA1___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC1___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1___KEEP
 *
 * @BRIEF        Keep area 1 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1___NOT
 *
 * @BRIEF        Area 1 is yet-to-be refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1___NOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1___DONE
 *
 * @BRIEF        Area 1 is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1___SET
 *
 * @BRIEF        Set area 1 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST1___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1___KEEP
 *
 * @BRIEF        Keep area 1 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1___NOT
 *
 * @BRIEF        Area 1 is yet-to-be refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1___NOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1___DONE
 *
 * @BRIEF        Area 1 is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1___SET
 *
 * @BRIEF        Set area 1 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC1___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_LUT_MISS0___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_DATA0___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_CTRL0___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_UPD_AREA0___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DATA0___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0___KEEP
 *
 * @BRIEF        Keep current error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0___NONE
 *
 * @BRIEF        No such error event - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0___SET
 *
 * @BRIEF        Set error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__ERR_INV_DSC0___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0___KEEP
 *
 * @BRIEF        Keep area 0 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0___NOT
 *
 * @BRIEF        Area 0 is yet-to-be refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0___NOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0___DONE
 *
 * @BRIEF        Area 0 is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0___SET
 *
 * @BRIEF        Set area 0 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_LST0___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0___KEEP
 *
 * @BRIEF        Keep area 0 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0___NOT
 *
 * @BRIEF        Area 0 is yet-to-be refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0___NOT 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0___DONE
 *
 * @BRIEF        Area 0 is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0___SET
 *
 * @BRIEF        Set area 0 refill done event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS_RAW__FILL_DSC0___SET 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS3___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA3___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL3___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA3___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA3___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC3___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3___KEEP
 *
 * @BRIEF        Keep current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3___NOT
 *
 * @BRIEF        Current area is yet-to-be refilled or this event is masked - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3___NOT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3___DONE
 *
 * @BRIEF        Current area is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3___CLR
 *
 * @BRIEF        Clear current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST3___CLR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3___KEEP
 *
 * @BRIEF        Keep current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3___NOT
 *
 * @BRIEF        Current area is yet-to-be refilled or this event is masked - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3___NOT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3___DONE
 *
 * @BRIEF        Current area is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3___CLR
 *
 * @BRIEF        Clear current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC3___CLR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS2___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA2___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL2___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA2___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA2___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC2___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2___KEEP
 *
 * @BRIEF        Keep current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2___NOT
 *
 * @BRIEF        Current area is yet-to-be refilled or this event is masked - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2___NOT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2___DONE
 *
 * @BRIEF        Current area is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2___CLR
 *
 * @BRIEF        Clear current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST2___CLR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2___KEEP
 *
 * @BRIEF        Keep current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2___NOT
 *
 * @BRIEF        Current area is yet-to-be refilled or this event is masked - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2___NOT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2___DONE
 *
 * @BRIEF        Current area is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2___CLR
 *
 * @BRIEF        Clear current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC2___CLR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS1___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA1___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL1___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA1___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA1___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC1___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1___KEEP
 *
 * @BRIEF        Keep current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1___NOT
 *
 * @BRIEF        Current area is yet-to-be refilled or this event is masked - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1___NOT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1___DONE
 *
 * @BRIEF        Current area is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1___CLR
 *
 * @BRIEF        Clear current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST1___CLR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1___KEEP
 *
 * @BRIEF        Keep current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1___NOT
 *
 * @BRIEF        Current area is yet-to-be refilled or this event is masked - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1___NOT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1___DONE
 *
 * @BRIEF        Current area is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1___CLR
 *
 * @BRIEF        Clear current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC1___CLR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_LUT_MISS0___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_DATA0___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_CTRL0___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_UPD_AREA0___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DATA0___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0___KEEP
 *
 * @BRIEF        Keep current maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0___NONE
 *
 * @BRIEF        No such error event or this event is masked - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0___NONE 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0___HAPPEN
 *
 * @BRIEF        Error event happened - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0___HAPPEN 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0___CLR
 *
 * @BRIEF        Clear this maskable error event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__ERR_INV_DSC0___CLR 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0___KEEP
 *
 * @BRIEF        Keep current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0___NOT
 *
 * @BRIEF        Current area is yet-to-be refilled or this event is masked - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0___NOT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0___DONE
 *
 * @BRIEF        Current area is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0___CLR
 *
 * @BRIEF        Clear current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_LST0___CLR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0___KEEP
 *
 * @BRIEF        Keep current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0___NOT
 *
 * @BRIEF        Current area is yet-to-be refilled or this event is masked - 
 *               (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0___NOT  0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0___DONE
 *
 * @BRIEF        Current area is refilled - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0___DONE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0___CLR
 *
 * @BRIEF        Clear current area refill done maskable event - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQSTATUS__FILL_DSC0___CLR  0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS3___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA3___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL3___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA3___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA3___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC3___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST3___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC3___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS2___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA2___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL2___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA2___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA2___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC2___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST2___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC2___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS1___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA1___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL1___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA1___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA1___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC1___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST1___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC1___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_LUT_MISS0___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_DATA0___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_CTRL0___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_UPD_AREA0___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DATA0___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__ERR_INV_DSC0___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_LST0___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0___ENABLE
 *
 * @BRIEF        Enable (unmask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_SET__FILL_DSC0___ENABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS3___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA3___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL3___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA3___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA3___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC3___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST3___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC3___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS2___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA2___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL2___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA2___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA2___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC2___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST2___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC2___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS1___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA1___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL1___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA1___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA1___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC1___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST1___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC1___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_LUT_MISS0___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_DATA0___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_CTRL0___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_UPD_AREA0___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DATA0___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__ERR_INV_DSC0___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_LST0___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0___KEEP
 *
 * @BRIEF        Keep current mask of this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0___KEEP 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0___DISABLED
 *
 * @BRIEF        This interrupt source is disabled (masked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0___DISABLED 0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0___ENABLED
 *
 * @BRIEF        This interrupt source is enabled (unmasked) - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0___ENABLED 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0___DISABLE
 *
 * @BRIEF        Disable (mask) this interrupt source - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_IRQENABLE_CLR__FILL_DSC0___DISABLE 0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ERROR___NONE
 *
 * @BRIEF        No error - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ERROR___NONE        0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ERROR___INV_DSC
 *
 * @BRIEF        Invalid descriptor provided - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ERROR___INV_DSC     0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ERROR___INV_DATA
 *
 * @BRIEF        Invalid data pointer provided - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ERROR___INV_DATA    0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ERROR___UPD_AREA
 *
 * @BRIEF        Unexpected area register update whilst refilling - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ERROR___UPD_AREA    0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ERROR___UPD_CTRL
 *
 * @BRIEF        Unexpected control register update whilst refilling - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ERROR___UPD_CTRL    0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ERROR___UPD_DATA
 *
 * @BRIEF        Unexpected data register update whilst refilling - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ERROR___UPD_DATA    0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_STATUS__ERROR___LUT_MISS
 *
 * @BRIEF        Unexpected access to a yet-to-be-refilled location - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_STATUS__ERROR___LUT_MISS    0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CTRL__SYNC___OFF
 *
 * @BRIEF        Not synchronised - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CTRL__SYNC___OFF            0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PAT_CTRL__SYNC___ON
 *
 * @BRIEF        Synchronised - (RW) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PAT_CTRL__SYNC___ON             0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___1
 *
 * @BRIEF        One priority entry - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___1        0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___2
 *
 * @BRIEF        Two priority entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___2        0x2ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___4
 *
 * @BRIEF        Four priority entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___4        0x4ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___8
 *
 * @BRIEF        Eight priority entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___8        0x8ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___16
 *
 * @BRIEF        Sixteen priority entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___16       0x10ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___32
 *
 * @BRIEF        Thirty-two priority entries  - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___32       0x20ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___64
 *
 * @BRIEF        Sixty-four priority entries - (Read) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_HWINFO__PRIO_CNT___64       0x40ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W7___KEEP
 *
 * @BRIEF        P7 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W7___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W7___UPDATE
 *
 * @BRIEF        P7 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W7___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W6___KEEP
 *
 * @BRIEF        P6 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W6___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W6___UPDATE
 *
 * @BRIEF        P6 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W6___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W5___KEEP
 *
 * @BRIEF        P5 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W5___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W5___UPDATE
 *
 * @BRIEF        P5 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W5___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W4___KEEP
 *
 * @BRIEF        P4 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W4___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W4___UPDATE
 *
 * @BRIEF        P4 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W4___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W3___KEEP
 *
 * @BRIEF        P3 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W3___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W3___UPDATE
 *
 * @BRIEF        P3 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W3___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W2___KEEP
 *
 * @BRIEF        P2 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W2___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W2___UPDATE
 *
 * @BRIEF        P2 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W2___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W1___KEEP
 *
 * @BRIEF        P1 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W1___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W1___UPDATE
 *
 * @BRIEF        P1 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W1___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W0___KEEP
 *
 * @BRIEF        P0 field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W0___KEEP             0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO__W0___UPDATE
 *
 * @BRIEF        P0 field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO__W0___UPDATE           0x1ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO_PAT__W_PAT___UPDATE
 *
 * @BRIEF        P_PAT field is updated - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO_PAT__W_PAT___UPDATE    0x0ul

                                                                             /*-------------------------------------------------------------------------*//**
 * @DEFINITION   DMM_CORE__DMM_PEG_PRIO_PAT__W_PAT___KEEP
 *
 * @BRIEF        P_PAT field is unchanged - (Write) 
 *
    *//*------------------------------------------------------------------------ */
#define DMM_CORE__DMM_PEG_PRIO_PAT__W_PAT___KEEP      0x1ul

#ifdef __cplusplus
}
#endif
#endif                                                     /* __DMM_CORE_CRED_H 
                                                            */
