<!DOCTYPE html ><html xml:lang="en" lang="en" data-highlight-require-whitespace="false" xmlns="http://www.w3.org/1999/xhtml"><head><meta http-equiv="Content-Type" content="text/html;charset=utf-8" /><meta http-equiv="Content-Style-Type" content="text/css" /><meta name="viewport" content="width=device-width, initial-scale=1.0" /><meta http-equiv="X-UA-Compatible" content="IE=edge" /><title>ODDRX4A</title><link rel="Prev" href="oddrx2dqsb.htm" title="Previous" /><link rel="Next" href="oddrx4b_2.htm" title="Next" /><link rel="StyleSheet" href="../../css/font-awesome/css/font-awesome.css" type="text/css" media="all" /><link rel="StyleSheet" href="css/o.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/webworks.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/skin.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/social.css" type="text/css" media="all" /><link rel="StyleSheet" href="../css/print.css" type="text/css" media="print" /><script type="text/javascript" src="../scripts/common.js"></script><script type="text/javascript" src="../scripts/page.js"></script><script type="text/javascript" src="../scripts/search-client.js"></script><script type="text/javascript" src="../scripts/unidata.js"></script><script type="text/javascript" src="../scripts/unibreak.js"></script><noscript><div id="noscript_padding"></div></noscript></head><body id="pYp42nm2jnI_002bQixVDojwA3Q" class="ww_skin_page_body" onload="Page.OnLoad('../../index.htm#page/Reference%20Guides/FPGA%20Libraries/oddrx4b.htm');"><div id="ww_content_container"><header id="wwconnect_header"><div class="ww_skin_page_toolbar"><a class="ww_behavior_print ww_skin ww_skin_print" title="Print" href="#"><i class="fa"></i></a></div><!-- was this helpful button --><!--                         --><!-- Moved breadcrumbs to bottom of the header so that the print --><!-- button would float to the right of the breadcrumbs. --><!-- PH 4June2019 --><div class="ww_skin_breadcrumbs"><a class="WebWorks_Breadcrumb_Link" href="../Strategies/strategy_settings.htm">Reference Guides</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="about_library.htm#1369842">FPGA Libraries Reference Guide</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="alphanumeric_macro_list.htm#1369842">Alphanumeric Primitives List</a> &gt; <a class="WebWorks_Breadcrumb_Link" href="o.htm#1369842">O</a> &gt; ODDRX4A</div></header><div id="page_content_container" style="background-color: White; margin-bottom: 0px; margin-left: 0px; margin-right: 0px; margin-top: 0px"><div id="page_content"><h4 id="ww1369842" class="Heading3"><span></span>ODDRX4A</h4><h5 id="ww1369843" class="Heading4"><span></span>Output DDR</h5><p id="ww1369844" class="Body"><span></span>Architectures Supported:</p><div id="ww1369845" class="Bulleted"><span class="WebWorks_Number" style="width: 16.56pt"><span><img src="../square.png" alt="*" border="0" width="7" height="7" /></span></span>LatticeSC/M</div><div class="ww_skin_page_overflow"><p id="ww1369849" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/oddrx4a.gif" width="100%" style="display: block; left: 0.0pt; max-height: 245px; max-width: 139px; top: 0.0pt" alt="" title="" /></p></div><p id="ww1371526" class="Body"><span></span>INPUTS: DA0, DA1, DA2, DA3, DB0, DB1, DB2, DB3, ECLK, SCLK, RST </p><p id="ww1369851" class="Body"><span></span>OUTPUTS: Q, UPDATE</p><p id="ww1369853" class="Body"><span></span>ATTRIBUTES:</p><p id="ww1371803" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027446" title="List of Primitive-Specific HDL Attributes">LSRMODE</a></span>: "LOCAL" (default), "EDGE"</p><p id="ww1371804" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027860" title="List of Primitive-Specific HDL Attributes">UPDT</a></span>: "POS" (default), "NEG"</p><p id="ww1371773" class="Body"><span></span><span class="Hyperlink"><a href="../../Reference%20Guides/FPGA%20Libraries/list_of_library_element-specific_hdl_attributes.htm#ww1027731" title="List of Primitive-Specific HDL Attributes">REGSET</a></span>: "RESET" (default), "SET"</p><h5 id="ww1369857" class="Heading4"><span></span>Description</h5><p id="ww1440329" class="BodyAfterHead"><span></span>Outputs DDR data to the buffer through the shift register and clock domain transfer from primary clock to edge clock. The following symbolic diagram shows the flip-flop structure of this primitive.</p><div class="ww_skin_page_overflow"><p id="ww1440336" class="Body"><span></span><img class="Default" src="../../Reference%20Guides/FPGA%20Libraries/images/oddrx4a_ff.gif" width="100%" style="display: block; left: 0.0pt; max-height: 521px; max-width: 298px; top: 0.0pt" alt="" title="" /></p></div></div><div id="page_dates"><div class="ww_skin_page_publish_date"></div></div><!-- Related Topics --><!--                --><footer><!-- Disqus --><!--        --><!-- Google Translation --><!--                    --><br /></footer></div></div><noscript><div id="noscript_warning">This site works best with JavaScript enabled</div></noscript></body></html>