/*                                                                         */
/* Generated by Semifore, Inc. csrCompile                                  */
/*    Version: 2017.12 Build: 338 Linux 64-bit                             */
/*    C Header output                                                      */
/*                                                                         */
/* Command Line:                                                           */
/*    csrCompile -w -c                                                     */
/*    /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/ctype.css -t h    */
/*    /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr           */
/*    -I/home/kalyan/pen_cleanf/capri/verif/common/csr_gen                 */
/*    -I/home/kalyan/pen_cleanf/capri/design/common -O                     */
/*                                                                         */
/* Input files:                                                            */
/*    /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr           */
/*                                                                         */
/* Included files:                                                         */
/*    /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr           */
/*    /home/kalyan/pen_cleanf/capri/design/common/csr_scratch.csr.pp       */
/*    /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr          */
/*    /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr          */
/*                                                                         */
/* Configuration files:                                                    */
/*    /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/ctype.css         */
/*                                                                         */
/* Generated on: Wed Jan 10 16:43:33 2018                                  */
/*           by: kalyan                                                    */
/*                                                                         */

#ifndef _PP_H_
#define _PP_H_



/* ####################################################################### */
/*        ADDRESS MACROS                                                   */
/* ####################################################################### */

/* Address Space for Addressmap: cap_pp_csr                                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 942 */
/* Register: cap_pp_csr.base                                               */
#define CAP_PP_CSR_BASE_ADDRESS 0x0
#define CAP_PP_CSR_BASE_BYTE_ADDRESS 0x0
/* Addressmap: cap_pp_csr.port_p                                           */
#define CAP_PP_CSR_PORT_P_ADDRESS 0x200
#define CAP_PP_CSR_PORT_P_BYTE_ADDRESS 0x800
#define CAP_PP_CSR_PORT_P_ARRAY_ELEMENT_SIZE 0x40
#define CAP_PP_CSR_PORT_P_ARRAY_COUNT 0x8
#define CAP_PP_CSR_PORT_P_ARRAY_INDEX_MAX 0x7
#define CAP_PP_CSR_PORT_P_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_pp_csr.port_p.cfg_p_mac_k_eq                         */
#define CAP_PP_CSR_PORT_P_CFG_P_MAC_K_EQ_ADDRESS 0x200
#define CAP_PP_CSR_PORT_P_CFG_P_MAC_K_EQ_BYTE_ADDRESS 0x800
/* Register: cap_pp_csr.port_p.cfg_p_mac_k_eq.cfg_p_mac_k_eq_0_2           */
#define CAP_PP_CSR_PORT_P_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_ADDRESS 0x200
#define CAP_PP_CSR_PORT_P_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_BYTE_ADDRESS 0x800
/* Register: cap_pp_csr.port_p.cfg_p_mac_k_eq.cfg_p_mac_k_eq_1_2           */
#define CAP_PP_CSR_PORT_P_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_ADDRESS 0x201
#define CAP_PP_CSR_PORT_P_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_BYTE_ADDRESS 0x804
/* Register: cap_pp_csr.port_p.sta_p_port_mac                              */
#define CAP_PP_CSR_PORT_P_STA_P_PORT_MAC_ADDRESS 0x202
#define CAP_PP_CSR_PORT_P_STA_P_PORT_MAC_BYTE_ADDRESS 0x808
/* Register: cap_pp_csr.port_p.sta_p_port_lanes_7_0                        */
#define CAP_PP_CSR_PORT_P_STA_P_PORT_LANES_7_0_ADDRESS 0x203
#define CAP_PP_CSR_PORT_P_STA_P_PORT_LANES_7_0_BYTE_ADDRESS 0x80c
/* Register: cap_pp_csr.port_p.cfg_p_ecc_disable                           */
#define CAP_PP_CSR_PORT_P_CFG_P_ECC_DISABLE_ADDRESS 0x204
#define CAP_PP_CSR_PORT_P_CFG_P_ECC_DISABLE_BYTE_ADDRESS 0x810
/* Register: cap_pp_csr.port_p.cfg_p_sram_bist                             */
#define CAP_PP_CSR_PORT_P_CFG_P_SRAM_BIST_ADDRESS 0x205
#define CAP_PP_CSR_PORT_P_CFG_P_SRAM_BIST_BYTE_ADDRESS 0x814
/* Register: cap_pp_csr.port_p.cfg_p_mac_test_in                           */
#define CAP_PP_CSR_PORT_P_CFG_P_MAC_TEST_IN_ADDRESS 0x206
#define CAP_PP_CSR_PORT_P_CFG_P_MAC_TEST_IN_BYTE_ADDRESS 0x818
/* Register: cap_pp_csr.port_p.sta_p_sram_bist                             */
#define CAP_PP_CSR_PORT_P_STA_P_SRAM_BIST_ADDRESS 0x207
#define CAP_PP_CSR_PORT_P_STA_P_SRAM_BIST_BYTE_ADDRESS 0x81c
/* Register: cap_pp_csr.port_p.sta_p_ecc_txbuf_0                           */
#define CAP_PP_CSR_PORT_P_STA_P_ECC_TXBUF_0_ADDRESS 0x208
#define CAP_PP_CSR_PORT_P_STA_P_ECC_TXBUF_0_BYTE_ADDRESS 0x820
/* Register: cap_pp_csr.port_p.sta_p_ecc_txbuf_1                           */
#define CAP_PP_CSR_PORT_P_STA_P_ECC_TXBUF_1_ADDRESS 0x209
#define CAP_PP_CSR_PORT_P_STA_P_ECC_TXBUF_1_BYTE_ADDRESS 0x824
/* Register: cap_pp_csr.port_p.sta_p_ecc_txbuf_2                           */
#define CAP_PP_CSR_PORT_P_STA_P_ECC_TXBUF_2_ADDRESS 0x20a
#define CAP_PP_CSR_PORT_P_STA_P_ECC_TXBUF_2_BYTE_ADDRESS 0x828
/* Register: cap_pp_csr.port_p.sta_p_ecc_txbuf_3                           */
#define CAP_PP_CSR_PORT_P_STA_P_ECC_TXBUF_3_ADDRESS 0x20b
#define CAP_PP_CSR_PORT_P_STA_P_ECC_TXBUF_3_BYTE_ADDRESS 0x82c
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_rx_bad_tlp                   */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RX_BAD_TLP_ADDRESS 0x20c
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RX_BAD_TLP_BYTE_ADDRESS 0x830
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_rx_bad_dllp                  */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RX_BAD_DLLP_ADDRESS 0x20d
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RX_BAD_DLLP_BYTE_ADDRESS 0x834
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_rx_nak_received              */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RX_NAK_RECEIVED_ADDRESS 0x20e
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RX_NAK_RECEIVED_BYTE_ADDRESS 0x838
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_tx_nak_sent                  */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_TX_NAK_SENT_ADDRESS 0x20f
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_TX_NAK_SENT_BYTE_ADDRESS 0x83c
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_rx_nullified                 */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RX_NULLIFIED_ADDRESS 0x210
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RX_NULLIFIED_BYTE_ADDRESS 0x840
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_fcpe                         */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_FCPE_ADDRESS 0x211
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_FCPE_BYTE_ADDRESS 0x844
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_fc_timeout                   */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_FC_TIMEOUT_ADDRESS 0x212
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_FC_TIMEOUT_BYTE_ADDRESS 0x848
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_txbuf_ecc_err                */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_TXBUF_ECC_ERR_ADDRESS 0x213
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_TXBUF_ECC_ERR_BYTE_ADDRESS 0x84c
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_replay_num_err               */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_REPLAY_NUM_ERR_ADDRESS 0x214
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_REPLAY_NUM_ERR_BYTE_ADDRESS 0x850
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_replay_timer_err             */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_ADDRESS 0x215
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_BYTE_ADDRESS 0x854
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_core_initiated_recovery      */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_ADDRESS 0x216
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_BYTE_ADDRESS 0x858
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_ltssm_state_changed          */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_ADDRESS 0x217
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_BYTE_ADDRESS 0x85c
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_8b10b_128b130b_skp_os_err    */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_ADDRESS 0x218
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_BYTE_ADDRESS 0x860
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_deskew_err                   */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_DESKEW_ERR_ADDRESS 0x219
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_DESKEW_ERR_BYTE_ADDRESS 0x864
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_phystatus_err                */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_PHYSTATUS_ERR_ADDRESS 0x21a
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_PHYSTATUS_ERR_BYTE_ADDRESS 0x868
/* Register: cap_pp_csr.port_p.sat_p_port_cnt_rxbfr_overflow               */
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RXBFR_OVERFLOW_ADDRESS 0x21b
#define CAP_PP_CSR_PORT_P_SAT_P_PORT_CNT_RXBFR_OVERFLOW_BYTE_ADDRESS 0x86c
/* Register: cap_pp_csr.port_p.csr_intr                                    */
#define CAP_PP_CSR_PORT_P_CSR_INTR_ADDRESS 0x21c
#define CAP_PP_CSR_PORT_P_CSR_INTR_BYTE_ADDRESS 0x870
/* Group: cap_pp_csr.port_p.int_groups                                     */
#define CAP_PP_CSR_PORT_P_INT_GROUPS_ADDRESS 0x220
#define CAP_PP_CSR_PORT_P_INT_GROUPS_BYTE_ADDRESS 0x880
/* Register: cap_pp_csr.port_p.int_groups.intreg                           */
#define CAP_PP_CSR_PORT_P_INT_GROUPS_INTREG_ADDRESS 0x220
#define CAP_PP_CSR_PORT_P_INT_GROUPS_INTREG_BYTE_ADDRESS 0x880
/* Register: cap_pp_csr.port_p.int_groups.int_enable_rw_reg                */
#define CAP_PP_CSR_PORT_P_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x221
#define CAP_PP_CSR_PORT_P_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x884
/* Register: cap_pp_csr.port_p.int_groups.int_rw_reg                       */
#define CAP_PP_CSR_PORT_P_INT_GROUPS_INT_RW_REG_ADDRESS 0x222
#define CAP_PP_CSR_PORT_P_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x888
/* Group: cap_pp_csr.port_p.int_p_ecc                                      */
#define CAP_PP_CSR_PORT_P_INT_P_ECC_ADDRESS 0x224
#define CAP_PP_CSR_PORT_P_INT_P_ECC_BYTE_ADDRESS 0x890
/* Register: cap_pp_csr.port_p.int_p_ecc.intreg                            */
#define CAP_PP_CSR_PORT_P_INT_P_ECC_INTREG_ADDRESS 0x224
#define CAP_PP_CSR_PORT_P_INT_P_ECC_INTREG_BYTE_ADDRESS 0x890
/* Register: cap_pp_csr.port_p.int_p_ecc.int_test_set                      */
#define CAP_PP_CSR_PORT_P_INT_P_ECC_INT_TEST_SET_ADDRESS 0x225
#define CAP_PP_CSR_PORT_P_INT_P_ECC_INT_TEST_SET_BYTE_ADDRESS 0x894
/* Register: cap_pp_csr.port_p.int_p_ecc.int_enable_set                    */
#define CAP_PP_CSR_PORT_P_INT_P_ECC_INT_ENABLE_SET_ADDRESS 0x226
#define CAP_PP_CSR_PORT_P_INT_P_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x898
/* Register: cap_pp_csr.port_p.int_p_ecc.int_enable_clear                  */
#define CAP_PP_CSR_PORT_P_INT_P_ECC_INT_ENABLE_CLEAR_ADDRESS 0x227
#define CAP_PP_CSR_PORT_P_INT_P_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x89c
/* Addressmap: cap_pp_csr.port_c                                           */
#define CAP_PP_CSR_PORT_C_ADDRESS 0x4000
#define CAP_PP_CSR_PORT_C_BYTE_ADDRESS 0x10000
#define CAP_PP_CSR_PORT_C_ARRAY_ELEMENT_SIZE 0x800
#define CAP_PP_CSR_PORT_C_ARRAY_COUNT 0x8
#define CAP_PP_CSR_PORT_C_ARRAY_INDEX_MAX 0x7
#define CAP_PP_CSR_PORT_C_ARRAY_INDEX_MIN 0x0
/* Memory: cap_pp_csr.port_c.dhs_c_mac_apb                                 */
#define CAP_PP_CSR_PORT_C_DHS_C_MAC_APB_ADDRESS 0x4000
#define CAP_PP_CSR_PORT_C_DHS_C_MAC_APB_BYTE_ADDRESS 0x10000
/* Register: cap_pp_csr.port_c.dhs_c_mac_apb.entry                         */
#define CAP_PP_CSR_PORT_C_DHS_C_MAC_APB_ENTRY_ADDRESS 0x4000
#define CAP_PP_CSR_PORT_C_DHS_C_MAC_APB_ENTRY_BYTE_ADDRESS 0x10000
#define CAP_PP_CSR_PORT_C_DHS_C_MAC_APB_ENTRY_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PP_CSR_PORT_C_DHS_C_MAC_APB_ENTRY_ARRAY_COUNT 0x400
#define CAP_PP_CSR_PORT_C_DHS_C_MAC_APB_ENTRY_ARRAY_INDEX_MAX 0x3ff
#define CAP_PP_CSR_PORT_C_DHS_C_MAC_APB_ENTRY_ARRAY_INDEX_MIN 0x0
/* Wide Register: cap_pp_csr.port_c.cfg_c_mac_k_gen                        */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_GEN_ADDRESS 0x4400
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_GEN_BYTE_ADDRESS 0x11000
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_gen.cfg_c_mac_k_gen_0_2         */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ADDRESS 0x4400
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BYTE_ADDRESS 0x11000
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_gen.cfg_c_mac_k_gen_1_2         */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_ADDRESS 0x4401
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_BYTE_ADDRESS 0x11004
/* Wide Register: cap_pp_csr.port_c.cfg_c_mac_k_rx_cred                    */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_RX_CRED_ADDRESS 0x4404
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_RX_CRED_BYTE_ADDRESS 0x11010
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_rx_cred.cfg_c_mac_k_rx_cred_0_3 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_ADDRESS 0x4404
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_BYTE_ADDRESS 0x11010
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_rx_cred.cfg_c_mac_k_rx_cred_1_3 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_ADDRESS 0x4405
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_BYTE_ADDRESS 0x11014
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_rx_cred.cfg_c_mac_k_rx_cred_2_3 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_ADDRESS 0x4406
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_BYTE_ADDRESS 0x11018
/* Wide Register: cap_pp_csr.port_c.cfg_c_mac_k_lmr                        */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_LMR_ADDRESS 0x4408
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_LMR_BYTE_ADDRESS 0x11020
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_lmr.cfg_c_mac_k_lmr_0_3         */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_ADDRESS 0x4408
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_BYTE_ADDRESS 0x11020
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_lmr.cfg_c_mac_k_lmr_1_3         */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_ADDRESS 0x4409
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_BYTE_ADDRESS 0x11024
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_lmr.cfg_c_mac_k_lmr_2_3         */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_ADDRESS 0x440a
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_BYTE_ADDRESS 0x11028
/* Wide Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf                    */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_ADDRESS 0x4410
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_BYTE_ADDRESS 0x11040
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_0_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_ADDRESS 0x4410
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_BYTE_ADDRESS 0x11040
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_1_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_ADDRESS 0x4411
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_BYTE_ADDRESS 0x11044
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_2_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_ADDRESS 0x4412
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_BYTE_ADDRESS 0x11048
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_3_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_ADDRESS 0x4413
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_BYTE_ADDRESS 0x1104c
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_4_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_ADDRESS 0x4414
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_BYTE_ADDRESS 0x11050
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_5_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_ADDRESS 0x4415
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_BYTE_ADDRESS 0x11054
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_6_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_ADDRESS 0x4416
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_BYTE_ADDRESS 0x11058
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_7_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_ADDRESS 0x4417
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_BYTE_ADDRESS 0x1105c
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_8_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_ADDRESS 0x4418
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_BYTE_ADDRESS 0x11060
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_9_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_ADDRESS 0x4419
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_BYTE_ADDRESS 0x11064
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_10_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_ADDRESS 0x441a
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_BYTE_ADDRESS 0x11068
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_11_12 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_ADDRESS 0x441b
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_BYTE_ADDRESS 0x1106c
/* Wide Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf                    */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_ADDRESS 0x4420
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_BYTE_ADDRESS 0x11080
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_0_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_ADDRESS 0x4420
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_BYTE_ADDRESS 0x11080
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_1_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_ADDRESS 0x4421
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_BYTE_ADDRESS 0x11084
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_2_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_ADDRESS 0x4422
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_BYTE_ADDRESS 0x11088
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_3_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_ADDRESS 0x4423
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_BYTE_ADDRESS 0x1108c
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_4_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_ADDRESS 0x4424
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_BYTE_ADDRESS 0x11090
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_5_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_ADDRESS 0x4425
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_BYTE_ADDRESS 0x11094
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_6_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_ADDRESS 0x4426
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_BYTE_ADDRESS 0x11098
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_7_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_ADDRESS 0x4427
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_BYTE_ADDRESS 0x1109c
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_8_9 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_ADDRESS 0x4428
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_BYTE_ADDRESS 0x110a0
/* Wide Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset                  */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_ADDRESS 0x4430
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_BYTE_ADDRESS 0x110c0
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_0_8 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_ADDRESS 0x4430
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_BYTE_ADDRESS 0x110c0
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_1_8 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_ADDRESS 0x4431
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_BYTE_ADDRESS 0x110c4
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_2_8 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_ADDRESS 0x4432
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_BYTE_ADDRESS 0x110c8
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_3_8 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_ADDRESS 0x4433
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_BYTE_ADDRESS 0x110cc
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_4_8 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_ADDRESS 0x4434
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_BYTE_ADDRESS 0x110d0
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_5_8 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_ADDRESS 0x4435
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_BYTE_ADDRESS 0x110d4
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_6_8 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_ADDRESS 0x4436
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_BYTE_ADDRESS 0x110d8
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_7_8 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_ADDRESS 0x4437
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_BYTE_ADDRESS 0x110dc
/* Wide Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset16                */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_ADDRESS 0x4438
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_BYTE_ADDRESS 0x110e0
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset16.cfg_c_mac_k_equpreset16_0_4 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_ADDRESS 0x4438
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_BYTE_ADDRESS 0x110e0
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset16.cfg_c_mac_k_equpreset16_1_4 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_ADDRESS 0x4439
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_BYTE_ADDRESS 0x110e4
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset16.cfg_c_mac_k_equpreset16_2_4 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_ADDRESS 0x443a
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_BYTE_ADDRESS 0x110e8
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_equpreset16.cfg_c_mac_k_equpreset16_3_4 */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_ADDRESS 0x443b
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_BYTE_ADDRESS 0x110ec
/* Register: cap_pp_csr.port_c.cfg_c_mac_k_bar0windows                     */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_BAR0WINDOWS_ADDRESS 0x443c
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_K_BAR0WINDOWS_BYTE_ADDRESS 0x110f0
/* Wide Register: cap_pp_csr.port_c.cfg_c_port_mac                         */
#define CAP_PP_CSR_PORT_C_CFG_C_PORT_MAC_ADDRESS 0x443e
#define CAP_PP_CSR_PORT_C_CFG_C_PORT_MAC_BYTE_ADDRESS 0x110f8
/* Register: cap_pp_csr.port_c.cfg_c_port_mac.cfg_c_port_mac_0_2           */
#define CAP_PP_CSR_PORT_C_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_ADDRESS 0x443e
#define CAP_PP_CSR_PORT_C_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_BYTE_ADDRESS 0x110f8
/* Register: cap_pp_csr.port_c.cfg_c_port_mac.cfg_c_port_mac_1_2           */
#define CAP_PP_CSR_PORT_C_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_ADDRESS 0x443f
#define CAP_PP_CSR_PORT_C_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_BYTE_ADDRESS 0x110fc
/* Wide Register: cap_pp_csr.port_c.cnt_c_tl_rx_req                        */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_REQ_ADDRESS 0x4440
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_REQ_BYTE_ADDRESS 0x11100
/* Register: cap_pp_csr.port_c.cnt_c_tl_rx_req.cnt_c_tl_rx_req_0_2         */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_ADDRESS 0x4440
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_BYTE_ADDRESS 0x11100
/* Register: cap_pp_csr.port_c.cnt_c_tl_rx_req.cnt_c_tl_rx_req_1_2         */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_ADDRESS 0x4441
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_BYTE_ADDRESS 0x11104
/* Wide Register: cap_pp_csr.port_c.cnt_c_tl_rx_cpl                        */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_CPL_ADDRESS 0x4442
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_CPL_BYTE_ADDRESS 0x11108
/* Register: cap_pp_csr.port_c.cnt_c_tl_rx_cpl.cnt_c_tl_rx_cpl_0_2         */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_ADDRESS 0x4442
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_BYTE_ADDRESS 0x11108
/* Register: cap_pp_csr.port_c.cnt_c_tl_rx_cpl.cnt_c_tl_rx_cpl_1_2         */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_ADDRESS 0x4443
#define CAP_PP_CSR_PORT_C_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_BYTE_ADDRESS 0x1110c
/* Wide Register: cap_pp_csr.port_c.cnt_c_tl_tx_req                        */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_REQ_ADDRESS 0x4444
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_REQ_BYTE_ADDRESS 0x11110
/* Register: cap_pp_csr.port_c.cnt_c_tl_tx_req.cnt_c_tl_tx_req_0_2         */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_ADDRESS 0x4444
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_BYTE_ADDRESS 0x11110
/* Register: cap_pp_csr.port_c.cnt_c_tl_tx_req.cnt_c_tl_tx_req_1_2         */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_ADDRESS 0x4445
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_BYTE_ADDRESS 0x11114
/* Wide Register: cap_pp_csr.port_c.cnt_c_tl_tx_cpl                        */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_CPL_ADDRESS 0x4446
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_CPL_BYTE_ADDRESS 0x11118
/* Register: cap_pp_csr.port_c.cnt_c_tl_tx_cpl.cnt_c_tl_tx_cpl_0_2         */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_ADDRESS 0x4446
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_BYTE_ADDRESS 0x11118
/* Register: cap_pp_csr.port_c.cnt_c_tl_tx_cpl.cnt_c_tl_tx_cpl_1_2         */
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_ADDRESS 0x4447
#define CAP_PP_CSR_PORT_C_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_BYTE_ADDRESS 0x1111c
/* Register: cap_pp_csr.port_c.cnt_c_port_rx_cfg0_req                      */
#define CAP_PP_CSR_PORT_C_CNT_C_PORT_RX_CFG0_REQ_ADDRESS 0x4448
#define CAP_PP_CSR_PORT_C_CNT_C_PORT_RX_CFG0_REQ_BYTE_ADDRESS 0x11120
/* Register: cap_pp_csr.port_c.sta_c_port_mac                              */
#define CAP_PP_CSR_PORT_C_STA_C_PORT_MAC_ADDRESS 0x4449
#define CAP_PP_CSR_PORT_C_STA_C_PORT_MAC_BYTE_ADDRESS 0x11124
/* Register: cap_pp_csr.port_c.sta_c_port_rst                              */
#define CAP_PP_CSR_PORT_C_STA_C_PORT_RST_ADDRESS 0x444a
#define CAP_PP_CSR_PORT_C_STA_C_PORT_RST_BYTE_ADDRESS 0x11128
/* Register: cap_pp_csr.port_c.cfg_c_portgate_open                         */
#define CAP_PP_CSR_PORT_C_CFG_C_PORTGATE_OPEN_ADDRESS 0x444b
#define CAP_PP_CSR_PORT_C_CFG_C_PORTGATE_OPEN_BYTE_ADDRESS 0x1112c
/* Register: cap_pp_csr.port_c.cfg_c_portgate_close                        */
#define CAP_PP_CSR_PORT_C_CFG_C_PORTGATE_CLOSE_ADDRESS 0x444c
#define CAP_PP_CSR_PORT_C_CFG_C_PORTGATE_CLOSE_BYTE_ADDRESS 0x11130
/* Register: cap_pp_csr.port_c.cfg_c_ltr_latency                           */
#define CAP_PP_CSR_PORT_C_CFG_C_LTR_LATENCY_ADDRESS 0x444d
#define CAP_PP_CSR_PORT_C_CFG_C_LTR_LATENCY_BYTE_ADDRESS 0x11134
/* Register: cap_pp_csr.port_c.cfg_c_autonomous_linkwidth                  */
#define CAP_PP_CSR_PORT_C_CFG_C_AUTONOMOUS_LINKWIDTH_ADDRESS 0x444e
#define CAP_PP_CSR_PORT_C_CFG_C_AUTONOMOUS_LINKWIDTH_BYTE_ADDRESS 0x11138
/* Register: cap_pp_csr.port_c.cfg_c_tl_report                             */
#define CAP_PP_CSR_PORT_C_CFG_C_TL_REPORT_ADDRESS 0x444f
#define CAP_PP_CSR_PORT_C_CFG_C_TL_REPORT_BYTE_ADDRESS 0x1113c
/* Register: cap_pp_csr.port_c.cfg_c_ecc_disable                           */
#define CAP_PP_CSR_PORT_C_CFG_C_ECC_DISABLE_ADDRESS 0x4450
#define CAP_PP_CSR_PORT_C_CFG_C_ECC_DISABLE_BYTE_ADDRESS 0x11140
/* Register: cap_pp_csr.port_c.cfg_c_brsw                                  */
#define CAP_PP_CSR_PORT_C_CFG_C_BRSW_ADDRESS 0x4451
#define CAP_PP_CSR_PORT_C_CFG_C_BRSW_BYTE_ADDRESS 0x11144
/* Register: cap_pp_csr.port_c.sta_c_brsw                                  */
#define CAP_PP_CSR_PORT_C_STA_C_BRSW_ADDRESS 0x4452
#define CAP_PP_CSR_PORT_C_STA_C_BRSW_BYTE_ADDRESS 0x11148
/* Register: cap_pp_csr.port_c.cfg_c_mac_test_in                           */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_TEST_IN_ADDRESS 0x4453
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_TEST_IN_BYTE_ADDRESS 0x1114c
/* Register: cap_pp_csr.port_c.cfg_c_mac_ssvid_cap                         */
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_SSVID_CAP_ADDRESS 0x4454
#define CAP_PP_CSR_PORT_C_CFG_C_MAC_SSVID_CAP_BYTE_ADDRESS 0x11150
/* Wide Register: cap_pp_csr.port_c.sta_c_tx_fc_credits                    */
#define CAP_PP_CSR_PORT_C_STA_C_TX_FC_CREDITS_ADDRESS 0x4456
#define CAP_PP_CSR_PORT_C_STA_C_TX_FC_CREDITS_BYTE_ADDRESS 0x11158
/* Register: cap_pp_csr.port_c.sta_c_tx_fc_credits.sta_c_tx_fc_credits_0_2 */
#define CAP_PP_CSR_PORT_C_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_ADDRESS 0x4456
#define CAP_PP_CSR_PORT_C_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_BYTE_ADDRESS 0x11158
/* Register: cap_pp_csr.port_c.sta_c_tx_fc_credits.sta_c_tx_fc_credits_1_2 */
#define CAP_PP_CSR_PORT_C_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_ADDRESS 0x4457
#define CAP_PP_CSR_PORT_C_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_BYTE_ADDRESS 0x1115c
/* Register: cap_pp_csr.port_c.sta_c_ecc_rxbuf_0                           */
#define CAP_PP_CSR_PORT_C_STA_C_ECC_RXBUF_0_ADDRESS 0x4458
#define CAP_PP_CSR_PORT_C_STA_C_ECC_RXBUF_0_BYTE_ADDRESS 0x11160
/* Register: cap_pp_csr.port_c.sta_c_ecc_rxbuf_1                           */
#define CAP_PP_CSR_PORT_C_STA_C_ECC_RXBUF_1_ADDRESS 0x4459
#define CAP_PP_CSR_PORT_C_STA_C_ECC_RXBUF_1_BYTE_ADDRESS 0x11164
/* Register: cap_pp_csr.port_c.sta_c_ecc_rxbuf_2                           */
#define CAP_PP_CSR_PORT_C_STA_C_ECC_RXBUF_2_ADDRESS 0x445a
#define CAP_PP_CSR_PORT_C_STA_C_ECC_RXBUF_2_BYTE_ADDRESS 0x11168
/* Register: cap_pp_csr.port_c.sta_c_ecc_rxbuf_3                           */
#define CAP_PP_CSR_PORT_C_STA_C_ECC_RXBUF_3_ADDRESS 0x445b
#define CAP_PP_CSR_PORT_C_STA_C_ECC_RXBUF_3_BYTE_ADDRESS 0x1116c
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_tx_drop                      */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_TX_DROP_ADDRESS 0x445c
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_TX_DROP_BYTE_ADDRESS 0x11170
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_rc_legacy_int_rx             */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_ADDRESS 0x445d
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_BYTE_ADDRESS 0x11174
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_rx_malform_tlp               */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_MALFORM_TLP_ADDRESS 0x445e
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_MALFORM_TLP_BYTE_ADDRESS 0x11178
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_rx_framing_err               */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_FRAMING_ERR_ADDRESS 0x445f
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_FRAMING_ERR_BYTE_ADDRESS 0x1117c
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_rx_ecrc_err                  */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_ECRC_ERR_ADDRESS 0x4460
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_ECRC_ERR_BYTE_ADDRESS 0x11180
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_rxbuf_ecc_err                */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RXBUF_ECC_ERR_ADDRESS 0x4461
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RXBUF_ECC_ERR_BYTE_ADDRESS 0x11184
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_rx_nullify                   */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_NULLIFY_ADDRESS 0x4462
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_NULLIFY_BYTE_ADDRESS 0x11188
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_rx_watchdog_nullify          */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_ADDRESS 0x4463
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_BYTE_ADDRESS 0x1118c
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_rx_unsupp                    */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_UNSUPP_ADDRESS 0x4464
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_RX_UNSUPP_BYTE_ADDRESS 0x11190
/* Register: cap_pp_csr.port_c.sat_c_port_cnt_txbfr_overflow               */
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_TXBFR_OVERFLOW_ADDRESS 0x4465
#define CAP_PP_CSR_PORT_C_SAT_C_PORT_CNT_TXBFR_OVERFLOW_BYTE_ADDRESS 0x11194
/* Register: cap_pp_csr.port_c.sta_c_port_phystatus                        */
#define CAP_PP_CSR_PORT_C_STA_C_PORT_PHYSTATUS_ADDRESS 0x4466
#define CAP_PP_CSR_PORT_C_STA_C_PORT_PHYSTATUS_BYTE_ADDRESS 0x11198
/* Register: cap_pp_csr.port_c.csr_intr                                    */
#define CAP_PP_CSR_PORT_C_CSR_INTR_ADDRESS 0x4467
#define CAP_PP_CSR_PORT_C_CSR_INTR_BYTE_ADDRESS 0x1119c
/* Group: cap_pp_csr.port_c.int_groups                                     */
#define CAP_PP_CSR_PORT_C_INT_GROUPS_ADDRESS 0x4468
#define CAP_PP_CSR_PORT_C_INT_GROUPS_BYTE_ADDRESS 0x111a0
/* Register: cap_pp_csr.port_c.int_groups.intreg                           */
#define CAP_PP_CSR_PORT_C_INT_GROUPS_INTREG_ADDRESS 0x4468
#define CAP_PP_CSR_PORT_C_INT_GROUPS_INTREG_BYTE_ADDRESS 0x111a0
/* Register: cap_pp_csr.port_c.int_groups.int_enable_rw_reg                */
#define CAP_PP_CSR_PORT_C_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x4469
#define CAP_PP_CSR_PORT_C_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x111a4
/* Register: cap_pp_csr.port_c.int_groups.int_rw_reg                       */
#define CAP_PP_CSR_PORT_C_INT_GROUPS_INT_RW_REG_ADDRESS 0x446a
#define CAP_PP_CSR_PORT_C_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x111a8
/* Group: cap_pp_csr.port_c.int_c_mac                                      */
#define CAP_PP_CSR_PORT_C_INT_C_MAC_ADDRESS 0x446c
#define CAP_PP_CSR_PORT_C_INT_C_MAC_BYTE_ADDRESS 0x111b0
/* Register: cap_pp_csr.port_c.int_c_mac.intreg                            */
#define CAP_PP_CSR_PORT_C_INT_C_MAC_INTREG_ADDRESS 0x446c
#define CAP_PP_CSR_PORT_C_INT_C_MAC_INTREG_BYTE_ADDRESS 0x111b0
/* Register: cap_pp_csr.port_c.int_c_mac.int_test_set                      */
#define CAP_PP_CSR_PORT_C_INT_C_MAC_INT_TEST_SET_ADDRESS 0x446d
#define CAP_PP_CSR_PORT_C_INT_C_MAC_INT_TEST_SET_BYTE_ADDRESS 0x111b4
/* Register: cap_pp_csr.port_c.int_c_mac.int_enable_set                    */
#define CAP_PP_CSR_PORT_C_INT_C_MAC_INT_ENABLE_SET_ADDRESS 0x446e
#define CAP_PP_CSR_PORT_C_INT_C_MAC_INT_ENABLE_SET_BYTE_ADDRESS 0x111b8
/* Register: cap_pp_csr.port_c.int_c_mac.int_enable_clear                  */
#define CAP_PP_CSR_PORT_C_INT_C_MAC_INT_ENABLE_CLEAR_ADDRESS 0x446f
#define CAP_PP_CSR_PORT_C_INT_C_MAC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x111bc
/* Group: cap_pp_csr.port_c.int_c_ecc                                      */
#define CAP_PP_CSR_PORT_C_INT_C_ECC_ADDRESS 0x4470
#define CAP_PP_CSR_PORT_C_INT_C_ECC_BYTE_ADDRESS 0x111c0
/* Register: cap_pp_csr.port_c.int_c_ecc.intreg                            */
#define CAP_PP_CSR_PORT_C_INT_C_ECC_INTREG_ADDRESS 0x4470
#define CAP_PP_CSR_PORT_C_INT_C_ECC_INTREG_BYTE_ADDRESS 0x111c0
/* Register: cap_pp_csr.port_c.int_c_ecc.int_test_set                      */
#define CAP_PP_CSR_PORT_C_INT_C_ECC_INT_TEST_SET_ADDRESS 0x4471
#define CAP_PP_CSR_PORT_C_INT_C_ECC_INT_TEST_SET_BYTE_ADDRESS 0x111c4
/* Register: cap_pp_csr.port_c.int_c_ecc.int_enable_set                    */
#define CAP_PP_CSR_PORT_C_INT_C_ECC_INT_ENABLE_SET_ADDRESS 0x4472
#define CAP_PP_CSR_PORT_C_INT_C_ECC_INT_ENABLE_SET_BYTE_ADDRESS 0x111c8
/* Register: cap_pp_csr.port_c.int_c_ecc.int_enable_clear                  */
#define CAP_PP_CSR_PORT_C_INT_C_ECC_INT_ENABLE_CLEAR_ADDRESS 0x4473
#define CAP_PP_CSR_PORT_C_INT_C_ECC_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x111cc
/* Register: cap_pp_csr.port_c.cfg_c_spare                                 */
#define CAP_PP_CSR_PORT_C_CFG_C_SPARE_ADDRESS 0x4474
#define CAP_PP_CSR_PORT_C_CFG_C_SPARE_BYTE_ADDRESS 0x111d0
/* Register: cap_pp_csr.cfg_pp_linkwidth                                   */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_ADDRESS 0x8000
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_BYTE_ADDRESS 0x20000
/* Register: cap_pp_csr.cfg_pp_sw_reset                                    */
#define CAP_PP_CSR_CFG_PP_SW_RESET_ADDRESS 0x8001
#define CAP_PP_CSR_CFG_PP_SW_RESET_BYTE_ADDRESS 0x20004
/* Register: cap_pp_csr.cfg_sbus_result                                    */
#define CAP_PP_CSR_CFG_SBUS_RESULT_ADDRESS 0x8002
#define CAP_PP_CSR_CFG_SBUS_RESULT_BYTE_ADDRESS 0x20008
/* Register: cap_pp_csr.cfg_sbus_indir                                     */
#define CAP_PP_CSR_CFG_SBUS_INDIR_ADDRESS 0x8003
#define CAP_PP_CSR_CFG_SBUS_INDIR_BYTE_ADDRESS 0x2000c
/* Memory: cap_pp_csr.dhs_sbus_indir                                       */
#define CAP_PP_CSR_DHS_SBUS_INDIR_ADDRESS 0x8004
#define CAP_PP_CSR_DHS_SBUS_INDIR_BYTE_ADDRESS 0x20010
/* Register: cap_pp_csr.dhs_sbus_indir.entry                               */
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_ADDRESS 0x8004
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_BYTE_ADDRESS 0x20010
/* Register: cap_pp_csr.sta_sbus_indir                                     */
#define CAP_PP_CSR_STA_SBUS_INDIR_ADDRESS 0x8005
#define CAP_PP_CSR_STA_SBUS_INDIR_BYTE_ADDRESS 0x20014
/* Register: cap_pp_csr.cfg_pp_pcs_interrupt_disable                       */
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_ADDRESS 0x8006
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_BYTE_ADDRESS 0x20018
/* Register: cap_pp_csr.cfg_pp_sd_async_reset_n                            */
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_ADDRESS 0x8007
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_BYTE_ADDRESS 0x2001c
/* Register: cap_pp_csr.cfg_pp_pcs_reset_n                                 */
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_ADDRESS 0x8008
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_BYTE_ADDRESS 0x20020
/* Wide Register: cap_pp_csr.cfg_pp_sd_fs_lf                               */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_ADDRESS 0x800a
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_BYTE_ADDRESS 0x20028
/* Register: cap_pp_csr.cfg_pp_sd_fs_lf.cfg_pp_sd_fs_lf_0_2                */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_ADDRESS 0x800a
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_BYTE_ADDRESS 0x20028
/* Register: cap_pp_csr.cfg_pp_sd_fs_lf.cfg_pp_sd_fs_lf_1_2                */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_ADDRESS 0x800b
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_BYTE_ADDRESS 0x2002c
/* Register: cap_pp_csr.cfg_pp_sbus                                        */
#define CAP_PP_CSR_CFG_PP_SBUS_ADDRESS 0x800c
#define CAP_PP_CSR_CFG_PP_SBUS_BYTE_ADDRESS 0x20030
/* Register: cap_pp_csr.cfg_pp_rc_perstn                                   */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_ADDRESS 0x800d
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_BYTE_ADDRESS 0x20034
/* Register: cap_pp_csr.cfg_pp_pcie_pll_rst_n                              */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_ADDRESS 0x800e
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_BYTE_ADDRESS 0x20038
/* Register: cap_pp_csr.cfg_pp_pcie_pll_refclk_source_sel                  */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_ADDRESS 0x800f
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_BYTE_ADDRESS 0x2003c
/* Register: cap_pp_csr.cfg_pp_pcie_pll_refclk_sel                         */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_ADDRESS 0x8010
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_BYTE_ADDRESS 0x20040
/* Register: cap_pp_csr.cfg_pp_pcie_rate_change                            */
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_ADDRESS 0x8011
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_BYTE_ADDRESS 0x20044
/* Wide Register: cap_pp_csr.cfg_pp_pcie_pll_0                             */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_ADDRESS 0x8012
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_BYTE_ADDRESS 0x20048
/* Register: cap_pp_csr.cfg_pp_pcie_pll_0.cfg_pp_pcie_pll_0_0_2            */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_ADDRESS 0x8012
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_BYTE_ADDRESS 0x20048
/* Register: cap_pp_csr.cfg_pp_pcie_pll_0.cfg_pp_pcie_pll_0_1_2            */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_ADDRESS 0x8013
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_BYTE_ADDRESS 0x2004c
/* Wide Register: cap_pp_csr.cfg_pp_pcie_pll_1                             */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_ADDRESS 0x8014
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_BYTE_ADDRESS 0x20050
/* Register: cap_pp_csr.cfg_pp_pcie_pll_1.cfg_pp_pcie_pll_1_0_2            */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_ADDRESS 0x8014
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_BYTE_ADDRESS 0x20050
/* Register: cap_pp_csr.cfg_pp_pcie_pll_1.cfg_pp_pcie_pll_1_1_2            */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_ADDRESS 0x8015
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_BYTE_ADDRESS 0x20054
/* Register: cap_pp_csr.sta_pp_pcie_pll                                    */
#define CAP_PP_CSR_STA_PP_PCIE_PLL_ADDRESS 0x8016
#define CAP_PP_CSR_STA_PP_PCIE_PLL_BYTE_ADDRESS 0x20058
/* Register: cap_pp_csr.cfg_pp_pcsd_interrupt                              */
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_ADDRESS 0x8020
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_BYTE_ADDRESS 0x20080
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_ARRAY_ELEMENT_SIZE 0x1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_ARRAY_COUNT 0x10
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_ARRAY_INDEX_MAX 0xf
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_ARRAY_INDEX_MIN 0x0
/* Register: cap_pp_csr.cfg_pp_pcsd_interrupt_request                      */
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_ADDRESS 0x8030
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_BYTE_ADDRESS 0x200c0
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_in_progress                  */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_ADDRESS 0x8031
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_BYTE_ADDRESS 0x200c4
/* Wide Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out                */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_ADDRESS 0x8038
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_BYTE_ADDRESS 0x200e0
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_0_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_ADDRESS 0x8038
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_BYTE_ADDRESS 0x200e0
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_1_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_ADDRESS 0x8039
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_BYTE_ADDRESS 0x200e4
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_2_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_ADDRESS 0x803a
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_BYTE_ADDRESS 0x200e8
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_3_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_ADDRESS 0x803b
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_BYTE_ADDRESS 0x200ec
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_4_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_ADDRESS 0x803c
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_BYTE_ADDRESS 0x200f0
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_5_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_ADDRESS 0x803d
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_BYTE_ADDRESS 0x200f4
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_6_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_ADDRESS 0x803e
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_BYTE_ADDRESS 0x200f8
/* Register: cap_pp_csr.sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_7_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_ADDRESS 0x803f
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_BYTE_ADDRESS 0x200fc
/* Register: cap_pp_csr.cfg_pp_sd_spico_gp                                 */
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_ADDRESS 0x8040
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_BYTE_ADDRESS 0x20100
/* Register: cap_pp_csr.sta_pp_sd_spico_gp                                 */
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_ADDRESS 0x8041
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_BYTE_ADDRESS 0x20104
/* Wide Register: cap_pp_csr.sta_pp_sd_core_status                         */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_ADDRESS 0x8048
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_BYTE_ADDRESS 0x20120
/* Register: cap_pp_csr.sta_pp_sd_core_status.sta_pp_sd_core_status_0_8    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_ADDRESS 0x8048
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_BYTE_ADDRESS 0x20120
/* Register: cap_pp_csr.sta_pp_sd_core_status.sta_pp_sd_core_status_1_8    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_ADDRESS 0x8049
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_BYTE_ADDRESS 0x20124
/* Register: cap_pp_csr.sta_pp_sd_core_status.sta_pp_sd_core_status_2_8    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_ADDRESS 0x804a
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_BYTE_ADDRESS 0x20128
/* Register: cap_pp_csr.sta_pp_sd_core_status.sta_pp_sd_core_status_3_8    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_ADDRESS 0x804b
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_BYTE_ADDRESS 0x2012c
/* Register: cap_pp_csr.sta_pp_sd_core_status.sta_pp_sd_core_status_4_8    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_ADDRESS 0x804c
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_BYTE_ADDRESS 0x20130
/* Register: cap_pp_csr.sta_pp_sd_core_status.sta_pp_sd_core_status_5_8    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_ADDRESS 0x804d
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_BYTE_ADDRESS 0x20134
/* Register: cap_pp_csr.sta_pp_sd_core_status.sta_pp_sd_core_status_6_8    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_ADDRESS 0x804e
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_BYTE_ADDRESS 0x20138
/* Register: cap_pp_csr.sta_pp_sd_core_status.sta_pp_sd_core_status_7_8    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_ADDRESS 0x804f
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_BYTE_ADDRESS 0x2013c
/* Register: cap_pp_csr.sta_pp_sd_rdy                                      */
#define CAP_PP_CSR_STA_PP_SD_RDY_ADDRESS 0x8050
#define CAP_PP_CSR_STA_PP_SD_RDY_BYTE_ADDRESS 0x20140
/* Register: cap_pp_csr.cfg_pp_sbus_master_bist                            */
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_ADDRESS 0x8051
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_BYTE_ADDRESS 0x20144
/* Register: cap_pp_csr.sta_pp_sbus_master_bist                            */
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_ADDRESS 0x8052
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_BYTE_ADDRESS 0x20148
/* Wide Register: cap_pp_csr.cfg_pp_pcsd_control                           */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_ADDRESS 0x8054
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_BYTE_ADDRESS 0x20150
/* Register: cap_pp_csr.cfg_pp_pcsd_control.cfg_pp_pcsd_control_0_2        */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_ADDRESS 0x8054
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_BYTE_ADDRESS 0x20150
/* Register: cap_pp_csr.cfg_pp_pcsd_control.cfg_pp_pcsd_control_1_2        */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_ADDRESS 0x8055
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_BYTE_ADDRESS 0x20154
/* Wide Register: cap_pp_csr.cfg_pp_sd_core_to_cntl                        */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_ADDRESS 0x8058
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_BYTE_ADDRESS 0x20160
/* Register: cap_pp_csr.cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_0_8  */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_ADDRESS 0x8058
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_BYTE_ADDRESS 0x20160
/* Register: cap_pp_csr.cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_1_8  */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_ADDRESS 0x8059
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_BYTE_ADDRESS 0x20164
/* Register: cap_pp_csr.cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_2_8  */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_ADDRESS 0x805a
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_BYTE_ADDRESS 0x20168
/* Register: cap_pp_csr.cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_3_8  */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_ADDRESS 0x805b
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_BYTE_ADDRESS 0x2016c
/* Register: cap_pp_csr.cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_4_8  */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_ADDRESS 0x805c
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_BYTE_ADDRESS 0x20170
/* Register: cap_pp_csr.cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_5_8  */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_ADDRESS 0x805d
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_BYTE_ADDRESS 0x20174
/* Register: cap_pp_csr.cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_6_8  */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_ADDRESS 0x805e
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_BYTE_ADDRESS 0x20178
/* Register: cap_pp_csr.cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_7_8  */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_ADDRESS 0x805f
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_BYTE_ADDRESS 0x2017c
/* Register: cap_pp_csr.cfg_debug_port                                     */
#define CAP_PP_CSR_CFG_DEBUG_PORT_ADDRESS 0x8060
#define CAP_PP_CSR_CFG_DEBUG_PORT_BYTE_ADDRESS 0x20180
/* Register: cap_pp_csr.sta_debug_stall                                    */
#define CAP_PP_CSR_STA_DEBUG_STALL_ADDRESS 0x8061
#define CAP_PP_CSR_STA_DEBUG_STALL_BYTE_ADDRESS 0x20184
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_0                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_ADDRESS 0x8062
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_BYTE_ADDRESS 0x20188
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_0                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_ADDRESS 0x8063
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_BYTE_ADDRESS 0x2018c
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_0                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_ADDRESS 0x8064
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_BYTE_ADDRESS 0x20190
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_0         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_ADDRESS 0x8065
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_BYTE_ADDRESS 0x20194
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_0          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_ADDRESS 0x8066
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_BYTE_ADDRESS 0x20198
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_1                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_ADDRESS 0x8067
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_BYTE_ADDRESS 0x2019c
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_1                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_ADDRESS 0x8068
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_BYTE_ADDRESS 0x201a0
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_1                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_ADDRESS 0x8069
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_BYTE_ADDRESS 0x201a4
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_1         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_ADDRESS 0x806a
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_BYTE_ADDRESS 0x201a8
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_1          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_ADDRESS 0x806b
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_BYTE_ADDRESS 0x201ac
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_2                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_ADDRESS 0x806c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_BYTE_ADDRESS 0x201b0
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_2                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_ADDRESS 0x806d
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_BYTE_ADDRESS 0x201b4
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_2                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_ADDRESS 0x806e
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_BYTE_ADDRESS 0x201b8
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_2         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_ADDRESS 0x806f
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_BYTE_ADDRESS 0x201bc
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_2          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_ADDRESS 0x8070
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_BYTE_ADDRESS 0x201c0
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_3                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_ADDRESS 0x8071
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_BYTE_ADDRESS 0x201c4
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_3                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_ADDRESS 0x8072
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_BYTE_ADDRESS 0x201c8
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_3                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_ADDRESS 0x8073
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_BYTE_ADDRESS 0x201cc
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_3         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_ADDRESS 0x8074
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_BYTE_ADDRESS 0x201d0
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_3          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_ADDRESS 0x8075
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_BYTE_ADDRESS 0x201d4
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_4                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_ADDRESS 0x8076
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_BYTE_ADDRESS 0x201d8
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_4                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_ADDRESS 0x8077
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_BYTE_ADDRESS 0x201dc
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_4                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_ADDRESS 0x8078
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_BYTE_ADDRESS 0x201e0
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_4         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_ADDRESS 0x8079
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_BYTE_ADDRESS 0x201e4
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_4          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_ADDRESS 0x807a
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_BYTE_ADDRESS 0x201e8
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_5                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_ADDRESS 0x807b
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_BYTE_ADDRESS 0x201ec
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_5                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_ADDRESS 0x807c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_BYTE_ADDRESS 0x201f0
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_5                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_ADDRESS 0x807d
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_BYTE_ADDRESS 0x201f4
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_5         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_ADDRESS 0x807e
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_BYTE_ADDRESS 0x201f8
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_5          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_ADDRESS 0x807f
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_BYTE_ADDRESS 0x201fc
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_6                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_ADDRESS 0x8080
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_BYTE_ADDRESS 0x20200
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_6                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_ADDRESS 0x8081
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_BYTE_ADDRESS 0x20204
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_6                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_ADDRESS 0x8082
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_BYTE_ADDRESS 0x20208
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_6         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_ADDRESS 0x8083
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_BYTE_ADDRESS 0x2020c
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_6          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_ADDRESS 0x8084
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_BYTE_ADDRESS 0x20210
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_7                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_ADDRESS 0x8085
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_BYTE_ADDRESS 0x20214
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_7                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_ADDRESS 0x8086
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_BYTE_ADDRESS 0x20218
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_7                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_ADDRESS 0x8087
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_BYTE_ADDRESS 0x2021c
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_7         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_ADDRESS 0x8088
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_BYTE_ADDRESS 0x20220
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_7          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_ADDRESS 0x8089
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_BYTE_ADDRESS 0x20224
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_8                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_ADDRESS 0x808a
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_BYTE_ADDRESS 0x20228
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_8                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_ADDRESS 0x808b
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_BYTE_ADDRESS 0x2022c
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_8                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_ADDRESS 0x808c
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_BYTE_ADDRESS 0x20230
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_8         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_ADDRESS 0x808d
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_BYTE_ADDRESS 0x20234
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_8          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_ADDRESS 0x808e
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_BYTE_ADDRESS 0x20238
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_9                              */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_ADDRESS 0x808f
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_BYTE_ADDRESS 0x2023c
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_9                           */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_ADDRESS 0x8090
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_BYTE_ADDRESS 0x20240
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_9                 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_ADDRESS 0x8091
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_BYTE_ADDRESS 0x20244
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_9         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_ADDRESS 0x8092
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_BYTE_ADDRESS 0x20248
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_9          */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_ADDRESS 0x8093
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_BYTE_ADDRESS 0x2024c
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_10                             */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_ADDRESS 0x8094
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_BYTE_ADDRESS 0x20250
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_10                          */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_ADDRESS 0x8095
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_BYTE_ADDRESS 0x20254
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_10                */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_ADDRESS 0x8096
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_BYTE_ADDRESS 0x20258
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_10        */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_ADDRESS 0x8097
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_BYTE_ADDRESS 0x2025c
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_10         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_ADDRESS 0x8098
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_BYTE_ADDRESS 0x20260
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_11                             */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_ADDRESS 0x8099
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_BYTE_ADDRESS 0x20264
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_11                          */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_ADDRESS 0x809a
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_BYTE_ADDRESS 0x20268
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_11                */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_ADDRESS 0x809b
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_BYTE_ADDRESS 0x2026c
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_11        */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_ADDRESS 0x809c
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_BYTE_ADDRESS 0x20270
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_11         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_ADDRESS 0x809d
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_BYTE_ADDRESS 0x20274
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_12                             */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_ADDRESS 0x809e
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_BYTE_ADDRESS 0x20278
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_12                          */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_ADDRESS 0x809f
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_BYTE_ADDRESS 0x2027c
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_12                */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_ADDRESS 0x80a0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_BYTE_ADDRESS 0x20280
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_12        */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_ADDRESS 0x80a1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_BYTE_ADDRESS 0x20284
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_12         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_ADDRESS 0x80a2
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_BYTE_ADDRESS 0x20288
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_13                             */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_ADDRESS 0x80a3
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_BYTE_ADDRESS 0x2028c
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_13                          */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_ADDRESS 0x80a4
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_BYTE_ADDRESS 0x20290
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_13                */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_ADDRESS 0x80a5
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_BYTE_ADDRESS 0x20294
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_13        */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_ADDRESS 0x80a6
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_BYTE_ADDRESS 0x20298
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_13         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_ADDRESS 0x80a7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_BYTE_ADDRESS 0x2029c
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_14                             */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_ADDRESS 0x80a8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_BYTE_ADDRESS 0x202a0
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_14                          */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_ADDRESS 0x80a9
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_BYTE_ADDRESS 0x202a4
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_14                */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_ADDRESS 0x80aa
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_BYTE_ADDRESS 0x202a8
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_14        */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_ADDRESS 0x80ab
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_BYTE_ADDRESS 0x202ac
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_14         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_ADDRESS 0x80ac
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_BYTE_ADDRESS 0x202b0
/* Register: cap_pp_csr.sat_pp_pipe_skp_add_15                             */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_ADDRESS 0x80ad
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_BYTE_ADDRESS 0x202b4
/* Register: cap_pp_csr.sat_pp_pipe_skp_remove_15                          */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_ADDRESS 0x80ae
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_BYTE_ADDRESS 0x202b8
/* Register: cap_pp_csr.sat_pp_pipe_decode_disparity_err_15                */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_ADDRESS 0x80af
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_BYTE_ADDRESS 0x202bc
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_15        */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_ADDRESS 0x80b0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_BYTE_ADDRESS 0x202c0
/* Register: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_15         */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_ADDRESS 0x80b1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_BYTE_ADDRESS 0x202c4
/* Register: cap_pp_csr.csr_intr                                           */
#define CAP_PP_CSR_CSR_INTR_ADDRESS 0x80b2
#define CAP_PP_CSR_CSR_INTR_BYTE_ADDRESS 0x202c8
/* Group: cap_pp_csr.int_groups                                            */
#define CAP_PP_CSR_INT_GROUPS_ADDRESS 0x80b4
#define CAP_PP_CSR_INT_GROUPS_BYTE_ADDRESS 0x202d0
/* Register: cap_pp_csr.int_groups.intreg                                  */
#define CAP_PP_CSR_INT_GROUPS_INTREG_ADDRESS 0x80b4
#define CAP_PP_CSR_INT_GROUPS_INTREG_BYTE_ADDRESS 0x202d0
/* Register: cap_pp_csr.int_groups.int_enable_rw_reg                       */
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_ADDRESS 0x80b5
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_ADDRESS 0x202d4
/* Register: cap_pp_csr.int_groups.int_rw_reg                              */
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_ADDRESS 0x80b6
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_BYTE_ADDRESS 0x202d8
/* Group: cap_pp_csr.int_pp                                                */
#define CAP_PP_CSR_INT_PP_ADDRESS 0x80b8
#define CAP_PP_CSR_INT_PP_BYTE_ADDRESS 0x202e0
/* Register: cap_pp_csr.int_pp.intreg                                      */
#define CAP_PP_CSR_INT_PP_INTREG_ADDRESS 0x80b8
#define CAP_PP_CSR_INT_PP_INTREG_BYTE_ADDRESS 0x202e0
/* Register: cap_pp_csr.int_pp.int_test_set                                */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_ADDRESS 0x80b9
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_BYTE_ADDRESS 0x202e4
/* Register: cap_pp_csr.int_pp.int_enable_set                              */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_ADDRESS 0x80ba
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_BYTE_ADDRESS 0x202e8
/* Register: cap_pp_csr.int_pp.int_enable_clear                            */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_ADDRESS 0x80bb
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_BYTE_ADDRESS 0x202ec
/* Register: cap_pp_csr.cfg_pp_spare0                                      */
#define CAP_PP_CSR_CFG_PP_SPARE0_ADDRESS 0x80bc
#define CAP_PP_CSR_CFG_PP_SPARE0_BYTE_ADDRESS 0x202f0
/* Register: cap_pp_csr.cfg_pp_spare1                                      */
#define CAP_PP_CSR_CFG_PP_SPARE1_ADDRESS 0x80bd
#define CAP_PP_CSR_CFG_PP_SPARE1_BYTE_ADDRESS 0x202f4
/* Register: cap_pp_csr.cfg_pp_spare2                                      */
#define CAP_PP_CSR_CFG_PP_SPARE2_ADDRESS 0x80be
#define CAP_PP_CSR_CFG_PP_SPARE2_BYTE_ADDRESS 0x202f8
/* Register: cap_pp_csr.cfg_pp_spare3                                      */
#define CAP_PP_CSR_CFG_PP_SPARE3_ADDRESS 0x80bf
#define CAP_PP_CSR_CFG_PP_SPARE3_BYTE_ADDRESS 0x202fc


/* ####################################################################### */
/*        TEMPLATE MACROS                                                  */
/* ####################################################################### */

/* Addressmap type: cap_pp_csr                                             */
/* Addressmap template: cap_pp_csr                                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 4 */
#define CAP_PP_CSR_SIZE 0x10000
#define CAP_PP_CSR_BYTE_SIZE 0x40000
/* Register member: cap_pp_csr.base                                        */
/* Register type referenced: cap_pp_csr::base                              */
/* Register template referenced: cap_pp_csr::base                          */
#define CAP_PP_CSR_BASE_OFFSET 0x0
#define CAP_PP_CSR_BASE_BYTE_OFFSET 0x0
#define CAP_PP_CSR_BASE_READ_ACCESS 1
#define CAP_PP_CSR_BASE_WRITE_ACCESS 1
#define CAP_PP_CSR_BASE_RESET_VALUE 0x00000001
#define CAP_PP_CSR_BASE_RESET_MASK 0xffffffff
#define CAP_PP_CSR_BASE_READ_MASK 0xffffffff
#define CAP_PP_CSR_BASE_WRITE_MASK 0xffffffff
/* Addressmap member: cap_pp_csr.port_p                                    */
/* Addressmap type referenced: cap_pxp_csr                                 */
/* Addressmap template referenced: cap_pxp_csr                             */
#define CAP_PP_CSR_PORT_P_OFFSET 0x200
#define CAP_PP_CSR_PORT_P_BYTE_OFFSET 0x800
#define CAP_PP_CSR_PORT_P_READ_ACCESS 1
#define CAP_PP_CSR_PORT_P_WRITE_ACCESS 1
/* Addressmap member: cap_pp_csr.port_c                                    */
/* Addressmap type referenced: cap_pxc_csr                                 */
/* Addressmap template referenced: cap_pxc_csr                             */
#define CAP_PP_CSR_PORT_C_OFFSET 0x4000
#define CAP_PP_CSR_PORT_C_BYTE_OFFSET 0x10000
#define CAP_PP_CSR_PORT_C_READ_ACCESS 1
#define CAP_PP_CSR_PORT_C_WRITE_ACCESS 1
/* Register member: cap_pp_csr.cfg_pp_linkwidth                            */
/* Register type referenced: cap_pp_csr::cfg_pp_linkwidth                  */
/* Register template referenced: cap_pp_csr::cfg_pp_linkwidth              */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_OFFSET 0x8000
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_BYTE_OFFSET 0x20000
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_WRITE_MASK 0x0000ffff
/* Register member: cap_pp_csr.cfg_pp_sw_reset                             */
/* Register type referenced: cap_pp_csr::cfg_pp_sw_reset                   */
/* Register template referenced: cap_pp_csr::cfg_pp_sw_reset               */
#define CAP_PP_CSR_CFG_PP_SW_RESET_OFFSET 0x8001
#define CAP_PP_CSR_CFG_PP_SW_RESET_BYTE_OFFSET 0x20004
#define CAP_PP_CSR_CFG_PP_SW_RESET_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_RESET_VALUE 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SW_RESET_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SW_RESET_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SW_RESET_WRITE_MASK 0x0000ffff
/* Register member: cap_pp_csr.cfg_sbus_result                             */
/* Register type referenced: cap_pp_csr::cfg_sbus_result                   */
/* Register template referenced: cap_pp_csr::cfg_sbus_result               */
#define CAP_PP_CSR_CFG_SBUS_RESULT_OFFSET 0x8002
#define CAP_PP_CSR_CFG_SBUS_RESULT_BYTE_OFFSET 0x20008
#define CAP_PP_CSR_CFG_SBUS_RESULT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_RESULT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_RESULT_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_SBUS_RESULT_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_SBUS_RESULT_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_SBUS_RESULT_WRITE_MASK 0x00000001
/* Register member: cap_pp_csr.cfg_sbus_indir                              */
/* Register type referenced: cap_pp_csr::cfg_sbus_indir                    */
/* Register template referenced: cap_pp_csr::cfg_sbus_indir                */
#define CAP_PP_CSR_CFG_SBUS_INDIR_OFFSET 0x8003
#define CAP_PP_CSR_CFG_SBUS_INDIR_BYTE_OFFSET 0x2000c
#define CAP_PP_CSR_CFG_SBUS_INDIR_READ_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_INDIR_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_INDIR_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_SBUS_INDIR_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_SBUS_INDIR_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_SBUS_INDIR_WRITE_MASK 0x00ffffff
/* Memory member: cap_pp_csr.dhs_sbus_indir                                */
/* Memory type referenced: cap_pp_csr::dhs_sbus_indir                      */
/* Memory template referenced: cap_pp_csr::dhs_sbus_indir                  */
#define CAP_PP_CSR_DHS_SBUS_INDIR_OFFSET 0x8004
#define CAP_PP_CSR_DHS_SBUS_INDIR_BYTE_OFFSET 0x20010
#define CAP_PP_CSR_DHS_SBUS_INDIR_READ_ACCESS 1
#define CAP_PP_CSR_DHS_SBUS_INDIR_WRITE_ACCESS 1
#define CAP_PP_CSR_DHS_SBUS_INDIR_READ_MASK 0xffffffff
#define CAP_PP_CSR_DHS_SBUS_INDIR_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr.sta_sbus_indir                              */
/* Register type referenced: cap_pp_csr::sta_sbus_indir                    */
/* Register template referenced: cap_pp_csr::sta_sbus_indir                */
#define CAP_PP_CSR_STA_SBUS_INDIR_OFFSET 0x8005
#define CAP_PP_CSR_STA_SBUS_INDIR_BYTE_OFFSET 0x20014
#define CAP_PP_CSR_STA_SBUS_INDIR_READ_ACCESS 1
#define CAP_PP_CSR_STA_SBUS_INDIR_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_SBUS_INDIR_RESET_VALUE 0x00000000
#define CAP_PP_CSR_STA_SBUS_INDIR_RESET_MASK 0xffffffc0
#define CAP_PP_CSR_STA_SBUS_INDIR_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_SBUS_INDIR_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr.cfg_pp_pcs_interrupt_disable                */
/* Register type referenced: cap_pp_csr::cfg_pp_pcs_interrupt_disable      */
/* Register template referenced: cap_pp_csr::cfg_pp_pcs_interrupt_disable  */
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_OFFSET 0x8006
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_BYTE_OFFSET 0x20018
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_RESET_VALUE 0x0000ffff
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_WRITE_MASK 0x0000ffff
/* Register member: cap_pp_csr.cfg_pp_sd_async_reset_n                     */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_async_reset_n           */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_async_reset_n       */
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_OFFSET 0x8007
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_BYTE_OFFSET 0x2001c
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_RESET_VALUE 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_WRITE_MASK 0x0000ffff
/* Register member: cap_pp_csr.cfg_pp_pcs_reset_n                          */
/* Register type referenced: cap_pp_csr::cfg_pp_pcs_reset_n                */
/* Register template referenced: cap_pp_csr::cfg_pp_pcs_reset_n            */
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_OFFSET 0x8008
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_BYTE_OFFSET 0x20020
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_pp_csr.cfg_pp_sd_fs_lf                        */
/* Wide Register type referenced: cap_pp_csr::cfg_pp_sd_fs_lf              */
/* Wide Register template referenced: cap_pp_csr::cfg_pp_sd_fs_lf          */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_OFFSET 0x800a
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_BYTE_OFFSET 0x20028
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_WRITE_ACCESS 1
/* Register member: cap_pp_csr::cfg_pp_sd_fs_lf.cfg_pp_sd_fs_lf_0_2        */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_OFFSET 0x800a
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_BYTE_OFFSET 0x20028
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_RESET_VALUE 0x7557f218
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_sd_fs_lf.cfg_pp_sd_fs_lf_1_2        */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_OFFSET 0x800b
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_BYTE_OFFSET 0x2002c
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_RESET_VALUE 0x025d36b4
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_WRITE_MASK 0x0fffffff
/* Register member: cap_pp_csr.cfg_pp_sbus                                 */
/* Register type referenced: cap_pp_csr::cfg_pp_sbus                       */
/* Register template referenced: cap_pp_csr::cfg_pp_sbus                   */
#define CAP_PP_CSR_CFG_PP_SBUS_OFFSET 0x800c
#define CAP_PP_CSR_CFG_PP_SBUS_BYTE_OFFSET 0x20030
#define CAP_PP_CSR_CFG_PP_SBUS_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_RESET_VALUE 0x00000001
#define CAP_PP_CSR_CFG_PP_SBUS_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SBUS_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SBUS_WRITE_MASK 0x00000001
/* Register member: cap_pp_csr.cfg_pp_rc_perstn                            */
/* Register type referenced: cap_pp_csr::cfg_pp_rc_perstn                  */
/* Register template referenced: cap_pp_csr::cfg_pp_rc_perstn              */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_OFFSET 0x800d
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_BYTE_OFFSET 0x20034
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_RESET_VALUE 0x0000aaaa
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_WRITE_MASK 0x0000ffff
/* Register member: cap_pp_csr.cfg_pp_pcie_pll_rst_n                       */
/* Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_rst_n             */
/* Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_rst_n         */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_OFFSET 0x800e
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_BYTE_OFFSET 0x20038
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_WRITE_MASK 0x00000003
/* Register member: cap_pp_csr.cfg_pp_pcie_pll_refclk_source_sel           */
/* Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_refclk_source_sel */
/* Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_refclk_source_sel */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_OFFSET 0x800f
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_BYTE_OFFSET 0x2003c
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_WRITE_MASK 0x00000003
/* Register member: cap_pp_csr.cfg_pp_pcie_pll_refclk_sel                  */
/* Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel        */
/* Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel    */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_OFFSET 0x8010
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_BYTE_OFFSET 0x20040
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.cfg_pp_pcie_rate_change                     */
/* Register type referenced: cap_pp_csr::cfg_pp_pcie_rate_change           */
/* Register template referenced: cap_pp_csr::cfg_pp_pcie_rate_change       */
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_OFFSET 0x8011
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_BYTE_OFFSET 0x20044
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RESET_VALUE 0x0060887e
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_WRITE_MASK 0x007fffff
/* Wide Register member: cap_pp_csr.cfg_pp_pcie_pll_0                      */
/* Wide Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_0            */
/* Wide Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_0        */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_OFFSET 0x8012
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_BYTE_OFFSET 0x20048
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_WRITE_ACCESS 1
/* Register member: cap_pp_csr::cfg_pp_pcie_pll_0.cfg_pp_pcie_pll_0_0_2    */
/* Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2 */
/* Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_OFFSET 0x8012
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_BYTE_OFFSET 0x20048
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_RESET_VALUE 0x140114a0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_pcie_pll_0.cfg_pp_pcie_pll_0_1_2    */
/* Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_1_2 */
/* Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_1_2 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_OFFSET 0x8013
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_BYTE_OFFSET 0x2004c
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_RESET_VALUE 0x00000641
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_pp_csr.cfg_pp_pcie_pll_1                      */
/* Wide Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_1            */
/* Wide Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_1        */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_OFFSET 0x8014
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_BYTE_OFFSET 0x20050
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_WRITE_ACCESS 1
/* Register member: cap_pp_csr::cfg_pp_pcie_pll_1.cfg_pp_pcie_pll_1_0_2    */
/* Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2 */
/* Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_OFFSET 0x8014
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_BYTE_OFFSET 0x20050
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_RESET_VALUE 0x140114a0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_pcie_pll_1.cfg_pp_pcie_pll_1_1_2    */
/* Register type referenced: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_1_2 */
/* Register template referenced: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_1_2 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_OFFSET 0x8015
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_BYTE_OFFSET 0x20054
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_RESET_VALUE 0x00000641
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_WRITE_MASK 0x0000ffff
/* Register member: cap_pp_csr.sta_pp_pcie_pll                             */
/* Register type referenced: cap_pp_csr::sta_pp_pcie_pll                   */
/* Register template referenced: cap_pp_csr::sta_pp_pcie_pll               */
#define CAP_PP_CSR_STA_PP_PCIE_PLL_OFFSET 0x8016
#define CAP_PP_CSR_STA_PP_PCIE_PLL_BYTE_OFFSET 0x20058
#define CAP_PP_CSR_STA_PP_PCIE_PLL_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCIE_PLL_RESET_VALUE 0x00000000
#define CAP_PP_CSR_STA_PP_PCIE_PLL_RESET_MASK 0xfffffff0
#define CAP_PP_CSR_STA_PP_PCIE_PLL_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCIE_PLL_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr.cfg_pp_pcsd_interrupt                       */
/* Register type referenced: cap_pp_csr::cfg_pp_pcsd_interrupt             */
/* Register template referenced: cap_pp_csr::cfg_pp_pcsd_interrupt         */
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_OFFSET 0x8020
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_BYTE_OFFSET 0x20080
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr.cfg_pp_pcsd_interrupt_request               */
/* Register type referenced: cap_pp_csr::cfg_pp_pcsd_interrupt_request     */
/* Register template referenced: cap_pp_csr::cfg_pp_pcsd_interrupt_request */
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_OFFSET 0x8030
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_BYTE_OFFSET 0x200c0
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_WRITE_MASK 0x0000ffff
/* Register member: cap_pp_csr.sta_pp_pcsd_interrupt_in_progress           */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_in_progress */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_in_progress */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_OFFSET 0x8031
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_BYTE_OFFSET 0x200c4
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_RESET_VALUE 0x00000000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_RESET_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_WRITE_MASK 0x00000000
/* Wide Register member: cap_pp_csr.sta_pp_pcsd_interrupt_data_out         */
/* Wide Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out */
/* Wide Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_OFFSET 0x8038
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_BYTE_OFFSET 0x200e0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_WRITE_ACCESS 0
/* Register member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_0_8 */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_0_8 */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_0_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_OFFSET 0x8038
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_BYTE_OFFSET 0x200e0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_1_8 */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_1_8 */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_1_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_OFFSET 0x8039
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_BYTE_OFFSET 0x200e4
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_2_8 */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_2_8 */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_2_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_OFFSET 0x803a
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_BYTE_OFFSET 0x200e8
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_3_8 */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_3_8 */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_3_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_OFFSET 0x803b
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_BYTE_OFFSET 0x200ec
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_4_8 */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_4_8 */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_4_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_OFFSET 0x803c
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_BYTE_OFFSET 0x200f0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_5_8 */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_5_8 */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_5_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_OFFSET 0x803d
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_BYTE_OFFSET 0x200f4
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_6_8 */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_6_8 */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_6_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_OFFSET 0x803e
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_BYTE_OFFSET 0x200f8
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out.sta_pp_pcsd_interrupt_data_out_7_8 */
/* Register type referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_7_8 */
/* Register template referenced: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_7_8 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_OFFSET 0x803f
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_BYTE_OFFSET 0x200fc
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr.cfg_pp_sd_spico_gp                          */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_spico_gp                */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_spico_gp            */
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_OFFSET 0x8040
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_BYTE_OFFSET 0x20100
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_WRITE_MASK 0x0000ffff
/* Register member: cap_pp_csr.sta_pp_sd_spico_gp                          */
/* Register type referenced: cap_pp_csr::sta_pp_sd_spico_gp                */
/* Register template referenced: cap_pp_csr::sta_pp_sd_spico_gp            */
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OFFSET 0x8041
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_BYTE_OFFSET 0x20104
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_RESET_VALUE 0x00000000
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_RESET_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_WRITE_MASK 0x00000000
/* Wide Register member: cap_pp_csr.sta_pp_sd_core_status                  */
/* Wide Register type referenced: cap_pp_csr::sta_pp_sd_core_status        */
/* Wide Register template referenced: cap_pp_csr::sta_pp_sd_core_status    */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_OFFSET 0x8048
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_BYTE_OFFSET 0x20120
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_WRITE_ACCESS 0
/* Register member: cap_pp_csr::sta_pp_sd_core_status.sta_pp_sd_core_status_0_8 */
/* Register type referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_0_8 */
/* Register template referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_0_8 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_OFFSET 0x8048
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_BYTE_OFFSET 0x20120
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_sd_core_status.sta_pp_sd_core_status_1_8 */
/* Register type referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_1_8 */
/* Register template referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_1_8 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_OFFSET 0x8049
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_BYTE_OFFSET 0x20124
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_sd_core_status.sta_pp_sd_core_status_2_8 */
/* Register type referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_2_8 */
/* Register template referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_2_8 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_OFFSET 0x804a
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_BYTE_OFFSET 0x20128
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_sd_core_status.sta_pp_sd_core_status_3_8 */
/* Register type referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_3_8 */
/* Register template referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_3_8 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_OFFSET 0x804b
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_BYTE_OFFSET 0x2012c
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_sd_core_status.sta_pp_sd_core_status_4_8 */
/* Register type referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_4_8 */
/* Register template referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_4_8 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_OFFSET 0x804c
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_BYTE_OFFSET 0x20130
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_sd_core_status.sta_pp_sd_core_status_5_8 */
/* Register type referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_5_8 */
/* Register template referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_5_8 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_OFFSET 0x804d
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_BYTE_OFFSET 0x20134
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_sd_core_status.sta_pp_sd_core_status_6_8 */
/* Register type referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_6_8 */
/* Register template referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_6_8 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_OFFSET 0x804e
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_BYTE_OFFSET 0x20138
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::sta_pp_sd_core_status.sta_pp_sd_core_status_7_8 */
/* Register type referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_7_8 */
/* Register template referenced: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_7_8 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_OFFSET 0x804f
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_BYTE_OFFSET 0x2013c
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr.sta_pp_sd_rdy                               */
/* Register type referenced: cap_pp_csr::sta_pp_sd_rdy                     */
/* Register template referenced: cap_pp_csr::sta_pp_sd_rdy                 */
#define CAP_PP_CSR_STA_PP_SD_RDY_OFFSET 0x8050
#define CAP_PP_CSR_STA_PP_SD_RDY_BYTE_OFFSET 0x20140
#define CAP_PP_CSR_STA_PP_SD_RDY_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_RDY_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_RDY_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SD_RDY_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr.cfg_pp_sbus_master_bist                     */
/* Register type referenced: cap_pp_csr::cfg_pp_sbus_master_bist           */
/* Register template referenced: cap_pp_csr::cfg_pp_sbus_master_bist       */
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_OFFSET 0x8051
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_BYTE_OFFSET 0x20144
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_WRITE_MASK 0x00000003
/* Register member: cap_pp_csr.sta_pp_sbus_master_bist                     */
/* Register type referenced: cap_pp_csr::sta_pp_sbus_master_bist           */
/* Register template referenced: cap_pp_csr::sta_pp_sbus_master_bist       */
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_OFFSET 0x8052
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_BYTE_OFFSET 0x20148
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_RESET_VALUE 0x00000000
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_RESET_MASK 0xfffffffc
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_WRITE_MASK 0x00000000
/* Wide Register member: cap_pp_csr.cfg_pp_pcsd_control                    */
/* Wide Register type referenced: cap_pp_csr::cfg_pp_pcsd_control          */
/* Wide Register template referenced: cap_pp_csr::cfg_pp_pcsd_control      */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_OFFSET 0x8054
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_BYTE_OFFSET 0x20150
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_WRITE_ACCESS 1
/* Register member: cap_pp_csr::cfg_pp_pcsd_control.cfg_pp_pcsd_control_0_2 */
/* Register type referenced: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2 */
/* Register template referenced: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_OFFSET 0x8054
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_BYTE_OFFSET 0x20150
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RESET_VALUE 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_pcsd_control.cfg_pp_pcsd_control_1_2 */
/* Register type referenced: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2 */
/* Register template referenced: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_OFFSET 0x8055
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_BYTE_OFFSET 0x20154
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RESET_VALUE 0x0000ffff
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_WRITE_MASK 0x0000ffff
/* Wide Register member: cap_pp_csr.cfg_pp_sd_core_to_cntl                 */
/* Wide Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl       */
/* Wide Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl   */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_OFFSET 0x8058
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_BYTE_OFFSET 0x20160
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_WRITE_ACCESS 1
/* Register member: cap_pp_csr::cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_0_8 */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_0_8 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_0_8 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_OFFSET 0x8058
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_BYTE_OFFSET 0x20160
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_RESET_VALUE 0x91aa91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_1_8 */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_1_8 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_1_8 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_OFFSET 0x8059
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_BYTE_OFFSET 0x20164
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_RESET_VALUE 0x91aa91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_2_8 */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_2_8 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_2_8 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_OFFSET 0x805a
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_BYTE_OFFSET 0x20168
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_RESET_VALUE 0x91aa91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_3_8 */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_3_8 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_3_8 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_OFFSET 0x805b
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_BYTE_OFFSET 0x2016c
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_RESET_VALUE 0x91aa91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_4_8 */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_4_8 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_4_8 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_OFFSET 0x805c
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_BYTE_OFFSET 0x20170
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_RESET_VALUE 0x91aa91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_5_8 */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_5_8 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_5_8 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_OFFSET 0x805d
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_BYTE_OFFSET 0x20174
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_RESET_VALUE 0x91aa91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_6_8 */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_6_8 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_6_8 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_OFFSET 0x805e
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_BYTE_OFFSET 0x20178
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_RESET_VALUE 0x91aa91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr::cfg_pp_sd_core_to_cntl.cfg_pp_sd_core_to_cntl_7_8 */
/* Register type referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_7_8 */
/* Register template referenced: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_7_8 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_OFFSET 0x805f
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_BYTE_OFFSET 0x2017c
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_RESET_VALUE 0x91aa91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr.cfg_debug_port                              */
/* Register type referenced: cap_pp_csr::cfg_debug_port                    */
/* Register template referenced: cap_pp_csr::cfg_debug_port                */
#define CAP_PP_CSR_CFG_DEBUG_PORT_OFFSET 0x8060
#define CAP_PP_CSR_CFG_DEBUG_PORT_BYTE_OFFSET 0x20180
#define CAP_PP_CSR_CFG_DEBUG_PORT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_RESET_VALUE 0x00000400
#define CAP_PP_CSR_CFG_DEBUG_PORT_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_DEBUG_PORT_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_DEBUG_PORT_WRITE_MASK 0x0003ffff
/* Register member: cap_pp_csr.sta_debug_stall                             */
/* Register type referenced: cap_pp_csr::sta_debug_stall                   */
/* Register template referenced: cap_pp_csr::sta_debug_stall               */
#define CAP_PP_CSR_STA_DEBUG_STALL_OFFSET 0x8061
#define CAP_PP_CSR_STA_DEBUG_STALL_BYTE_OFFSET 0x20184
#define CAP_PP_CSR_STA_DEBUG_STALL_READ_ACCESS 1
#define CAP_PP_CSR_STA_DEBUG_STALL_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_DEBUG_STALL_RESET_VALUE 0x00000000
#define CAP_PP_CSR_STA_DEBUG_STALL_RESET_MASK 0xffff0000
#define CAP_PP_CSR_STA_DEBUG_STALL_READ_MASK 0xffffffff
#define CAP_PP_CSR_STA_DEBUG_STALL_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_0                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_0             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_0         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_OFFSET 0x8062
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_BYTE_OFFSET 0x20188
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_0                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_0          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_0      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_OFFSET 0x8063
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_BYTE_OFFSET 0x2018c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_0          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_0 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_0 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_OFFSET 0x8064
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_BYTE_OFFSET 0x20190
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_0  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_0 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_0 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_OFFSET 0x8065
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_BYTE_OFFSET 0x20194
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_0   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_0 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_0 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_OFFSET 0x8066
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_BYTE_OFFSET 0x20198
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_1                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_1             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_1         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_OFFSET 0x8067
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_BYTE_OFFSET 0x2019c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_1                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_1          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_1      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_OFFSET 0x8068
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_BYTE_OFFSET 0x201a0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_1          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_1 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_1 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_OFFSET 0x8069
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_BYTE_OFFSET 0x201a4
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_1  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_1 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_1 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_OFFSET 0x806a
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_BYTE_OFFSET 0x201a8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_1   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_1 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_1 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_OFFSET 0x806b
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_BYTE_OFFSET 0x201ac
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_2                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_2             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_2         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_OFFSET 0x806c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_BYTE_OFFSET 0x201b0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_2                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_2          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_2      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_OFFSET 0x806d
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_BYTE_OFFSET 0x201b4
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_2          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_2 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_2 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_OFFSET 0x806e
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_BYTE_OFFSET 0x201b8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_2  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_2 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_2 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_OFFSET 0x806f
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_BYTE_OFFSET 0x201bc
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_2   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_2 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_2 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_OFFSET 0x8070
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_BYTE_OFFSET 0x201c0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_3                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_3             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_3         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_OFFSET 0x8071
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_BYTE_OFFSET 0x201c4
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_3                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_3          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_3      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_OFFSET 0x8072
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_BYTE_OFFSET 0x201c8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_3          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_3 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_3 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_OFFSET 0x8073
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_BYTE_OFFSET 0x201cc
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_3  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_3 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_3 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_OFFSET 0x8074
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_BYTE_OFFSET 0x201d0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_3   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_3 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_3 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_OFFSET 0x8075
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_BYTE_OFFSET 0x201d4
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_4                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_4             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_4         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_OFFSET 0x8076
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_BYTE_OFFSET 0x201d8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_4                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_4          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_4      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_OFFSET 0x8077
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_BYTE_OFFSET 0x201dc
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_4          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_4 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_4 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_OFFSET 0x8078
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_BYTE_OFFSET 0x201e0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_4  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_4 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_4 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_OFFSET 0x8079
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_BYTE_OFFSET 0x201e4
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_4   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_4 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_4 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_OFFSET 0x807a
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_BYTE_OFFSET 0x201e8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_5                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_5             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_5         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_OFFSET 0x807b
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_BYTE_OFFSET 0x201ec
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_5                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_5          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_5      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_OFFSET 0x807c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_BYTE_OFFSET 0x201f0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_5          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_5 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_5 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_OFFSET 0x807d
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_BYTE_OFFSET 0x201f4
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_5  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_5 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_5 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_OFFSET 0x807e
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_BYTE_OFFSET 0x201f8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_5   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_5 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_5 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_OFFSET 0x807f
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_BYTE_OFFSET 0x201fc
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_6                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_6             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_6         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_OFFSET 0x8080
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_BYTE_OFFSET 0x20200
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_6                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_6          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_6      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_OFFSET 0x8081
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_BYTE_OFFSET 0x20204
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_6          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_6 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_6 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_OFFSET 0x8082
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_BYTE_OFFSET 0x20208
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_6  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_6 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_6 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_OFFSET 0x8083
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_BYTE_OFFSET 0x2020c
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_6   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_6 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_6 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_OFFSET 0x8084
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_BYTE_OFFSET 0x20210
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_7                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_7             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_7         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_OFFSET 0x8085
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_BYTE_OFFSET 0x20214
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_7                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_7          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_7      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_OFFSET 0x8086
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_BYTE_OFFSET 0x20218
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_7          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_7 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_7 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_OFFSET 0x8087
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_BYTE_OFFSET 0x2021c
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_7  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_7 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_7 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_OFFSET 0x8088
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_BYTE_OFFSET 0x20220
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_7   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_7 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_7 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_OFFSET 0x8089
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_BYTE_OFFSET 0x20224
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_8                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_8             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_8         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_OFFSET 0x808a
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_BYTE_OFFSET 0x20228
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_8                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_8          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_8      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_OFFSET 0x808b
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_BYTE_OFFSET 0x2022c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_8          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_8 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_8 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_OFFSET 0x808c
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_BYTE_OFFSET 0x20230
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_8  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_8 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_8 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_OFFSET 0x808d
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_BYTE_OFFSET 0x20234
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_8   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_8 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_8 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_OFFSET 0x808e
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_BYTE_OFFSET 0x20238
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_9                       */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_9             */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_9         */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_OFFSET 0x808f
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_BYTE_OFFSET 0x2023c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_9                    */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_9          */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_9      */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_OFFSET 0x8090
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_BYTE_OFFSET 0x20240
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_9          */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_9 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_9 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_OFFSET 0x8091
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_BYTE_OFFSET 0x20244
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_9  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_9 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_9 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_OFFSET 0x8092
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_BYTE_OFFSET 0x20248
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_9   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_9 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_9 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_OFFSET 0x8093
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_BYTE_OFFSET 0x2024c
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_10                      */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_10            */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_10        */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_OFFSET 0x8094
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_BYTE_OFFSET 0x20250
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_10                   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_10         */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_10     */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_OFFSET 0x8095
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_BYTE_OFFSET 0x20254
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_10         */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_10 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_10 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_OFFSET 0x8096
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_BYTE_OFFSET 0x20258
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_10 */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_10 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_10 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_OFFSET 0x8097
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_BYTE_OFFSET 0x2025c
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_10  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_10 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_10 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_OFFSET 0x8098
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_BYTE_OFFSET 0x20260
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_11                      */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_11            */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_11        */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_OFFSET 0x8099
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_BYTE_OFFSET 0x20264
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_11                   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_11         */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_11     */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_OFFSET 0x809a
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_BYTE_OFFSET 0x20268
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_11         */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_11 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_11 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_OFFSET 0x809b
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_BYTE_OFFSET 0x2026c
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_11 */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_11 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_11 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_OFFSET 0x809c
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_BYTE_OFFSET 0x20270
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_11  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_11 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_11 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_OFFSET 0x809d
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_BYTE_OFFSET 0x20274
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_12                      */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_12            */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_12        */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_OFFSET 0x809e
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_BYTE_OFFSET 0x20278
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_12                   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_12         */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_12     */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_OFFSET 0x809f
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_BYTE_OFFSET 0x2027c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_12         */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_12 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_12 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_OFFSET 0x80a0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_BYTE_OFFSET 0x20280
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_12 */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_12 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_12 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_OFFSET 0x80a1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_BYTE_OFFSET 0x20284
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_12  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_12 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_12 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_OFFSET 0x80a2
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_BYTE_OFFSET 0x20288
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_13                      */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_13            */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_13        */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_OFFSET 0x80a3
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_BYTE_OFFSET 0x2028c
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_13                   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_13         */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_13     */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_OFFSET 0x80a4
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_BYTE_OFFSET 0x20290
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_13         */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_13 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_13 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_OFFSET 0x80a5
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_BYTE_OFFSET 0x20294
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_13 */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_13 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_13 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_OFFSET 0x80a6
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_BYTE_OFFSET 0x20298
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_13  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_13 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_13 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_OFFSET 0x80a7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_BYTE_OFFSET 0x2029c
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_14                      */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_14            */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_14        */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_OFFSET 0x80a8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_BYTE_OFFSET 0x202a0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_14                   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_14         */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_14     */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_OFFSET 0x80a9
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_BYTE_OFFSET 0x202a4
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_14         */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_14 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_14 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_OFFSET 0x80aa
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_BYTE_OFFSET 0x202a8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_14 */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_14 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_14 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_OFFSET 0x80ab
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_BYTE_OFFSET 0x202ac
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_14  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_14 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_14 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_OFFSET 0x80ac
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_BYTE_OFFSET 0x202b0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_add_15                      */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_add_15            */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_add_15        */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_OFFSET 0x80ad
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_BYTE_OFFSET 0x202b4
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_skp_remove_15                   */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_skp_remove_15         */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_skp_remove_15     */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_OFFSET 0x80ae
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_BYTE_OFFSET 0x202b8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_decode_disparity_err_15         */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_15 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_decode_disparity_err_15 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_OFFSET 0x80af
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_BYTE_OFFSET 0x202bc
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_underflow_err_15 */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_15 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_15 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_OFFSET 0x80b0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_BYTE_OFFSET 0x202c0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.sat_pp_pipe_elastic_buffer_overflow_err_15  */
/* Register type referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_15 */
/* Register template referenced: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_15 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_OFFSET 0x80b1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_BYTE_OFFSET 0x202c4
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_RESET_VALUE 0x00000000
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_RESET_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_READ_MASK 0xffffffff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_WRITE_MASK 0x000000ff
/* Register member: cap_pp_csr.csr_intr                                    */
/* Register type referenced: cap_pp_csr::csr_intr                          */
/* Register template referenced: cap_pp_csr::csr_intr                      */
#define CAP_PP_CSR_CSR_INTR_OFFSET 0x80b2
#define CAP_PP_CSR_CSR_INTR_BYTE_OFFSET 0x202c8
#define CAP_PP_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PP_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PP_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PP_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PP_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_pp_csr.int_groups                                     */
/* Group type referenced: cap_pp_csr::int_groups                           */
/* Group template referenced: cap_pp_csr::intgrp_status                    */
#define CAP_PP_CSR_INT_GROUPS_OFFSET 0x80b4
#define CAP_PP_CSR_INT_GROUPS_BYTE_OFFSET 0x202d0
#define CAP_PP_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_pp_csr.int_pp                                         */
/* Group type referenced: cap_pp_csr::int_pp                               */
/* Group template referenced: cap_pp_csr::intgrp                           */
#define CAP_PP_CSR_INT_PP_OFFSET 0x80b8
#define CAP_PP_CSR_INT_PP_BYTE_OFFSET 0x202e0
#define CAP_PP_CSR_INT_PP_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_WRITE_ACCESS 1
/* Register member: cap_pp_csr.cfg_pp_spare0                               */
/* Register type referenced: cap_pp_csr::cfg_pp_spare0                     */
/* Register template referenced: cap_pp_csr::cfg_pp_spare0                 */
#define CAP_PP_CSR_CFG_PP_SPARE0_OFFSET 0x80bc
#define CAP_PP_CSR_CFG_PP_SPARE0_BYTE_OFFSET 0x202f0
#define CAP_PP_CSR_CFG_PP_SPARE0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE0_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_SPARE0_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE0_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE0_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr.cfg_pp_spare1                               */
/* Register type referenced: cap_pp_csr::cfg_pp_spare1                     */
/* Register template referenced: cap_pp_csr::cfg_pp_spare1                 */
#define CAP_PP_CSR_CFG_PP_SPARE1_OFFSET 0x80bd
#define CAP_PP_CSR_CFG_PP_SPARE1_BYTE_OFFSET 0x202f4
#define CAP_PP_CSR_CFG_PP_SPARE1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE1_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE1_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_SPARE1_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE1_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE1_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr.cfg_pp_spare2                               */
/* Register type referenced: cap_pp_csr::cfg_pp_spare2                     */
/* Register template referenced: cap_pp_csr::cfg_pp_spare2                 */
#define CAP_PP_CSR_CFG_PP_SPARE2_OFFSET 0x80be
#define CAP_PP_CSR_CFG_PP_SPARE2_BYTE_OFFSET 0x202f8
#define CAP_PP_CSR_CFG_PP_SPARE2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE2_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_SPARE2_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE2_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE2_WRITE_MASK 0xffffffff
/* Register member: cap_pp_csr.cfg_pp_spare3                               */
/* Register type referenced: cap_pp_csr::cfg_pp_spare3                     */
/* Register template referenced: cap_pp_csr::cfg_pp_spare3                 */
#define CAP_PP_CSR_CFG_PP_SPARE3_OFFSET 0x80bf
#define CAP_PP_CSR_CFG_PP_SPARE3_BYTE_OFFSET 0x202fc
#define CAP_PP_CSR_CFG_PP_SPARE3_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE3_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE3_RESET_VALUE 0x00000000
#define CAP_PP_CSR_CFG_PP_SPARE3_RESET_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE3_READ_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE3_WRITE_MASK 0xffffffff

/* Register type: cap_pp_csr::base                                         */
/* Register template: cap_pp_csr::base                                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/csr_scratch.csr.pp, line: 2 */
/* Field member: cap_pp_csr::base.scratch_reg                              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_BASE_SCRATCH_REG_MSB 31
#define CAP_PP_CSR_BASE_SCRATCH_REG_LSB 0
#define CAP_PP_CSR_BASE_SCRATCH_REG_WIDTH 32
#define CAP_PP_CSR_BASE_SCRATCH_REG_READ_ACCESS 1
#define CAP_PP_CSR_BASE_SCRATCH_REG_WRITE_ACCESS 1
#define CAP_PP_CSR_BASE_SCRATCH_REG_RESET 0x00000001
#define CAP_PP_CSR_BASE_SCRATCH_REG_FIELD_MASK 0xffffffff
#define CAP_PP_CSR_BASE_SCRATCH_REG_GET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_BASE_SCRATCH_REG_SET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_BASE_SCRATCH_REG_MODIFY(r, x) ((x) & 0xffffffff)

/* Addressmap type: cap_pxp_csr                                            */
/* Addressmap template: cap_pxp_csr                                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 2 */
#define CAP_PXP_CSR_SIZE 0x40
#define CAP_PXP_CSR_BYTE_SIZE 0x100
/* Wide Register member: cap_pxp_csr.cfg_p_mac_k_eq                        */
/* Wide Register type referenced: cap_pxp_csr::cfg_p_mac_k_eq              */
/* Wide Register template referenced: cap_pxp_csr::cfg_p_mac_k_eq          */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_OFFSET 0x0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_BYTE_OFFSET 0x0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_WRITE_ACCESS 1
/* Register member: cap_pxp_csr::cfg_p_mac_k_eq.cfg_p_mac_k_eq_0_2         */
/* Register type referenced: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_0_2 */
/* Register template referenced: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_0_2 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_OFFSET 0x0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_BYTE_OFFSET 0x0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_RESET_VALUE 0x080a0405
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_READ_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxp_csr::cfg_p_mac_k_eq.cfg_p_mac_k_eq_1_2         */
/* Register type referenced: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_1_2 */
/* Register template referenced: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_1_2 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_OFFSET 0x1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_BYTE_OFFSET 0x4
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_RESET_VALUE 0x00000014
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_READ_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_WRITE_MASK 0x0000003f
/* Register member: cap_pxp_csr.sta_p_port_mac                             */
/* Register type referenced: cap_pxp_csr::sta_p_port_mac                   */
/* Register template referenced: cap_pxp_csr::sta_p_port_mac               */
#define CAP_PXP_CSR_STA_P_PORT_MAC_OFFSET 0x2
#define CAP_PXP_CSR_STA_P_PORT_MAC_BYTE_OFFSET 0x8
#define CAP_PXP_CSR_STA_P_PORT_MAC_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_STA_P_PORT_MAC_RESET_MASK 0xfff80000
#define CAP_PXP_CSR_STA_P_PORT_MAC_READ_MASK 0xffffffff
#define CAP_PXP_CSR_STA_P_PORT_MAC_WRITE_MASK 0x00000000
/* Register member: cap_pxp_csr.sta_p_port_lanes_7_0                       */
/* Register type referenced: cap_pxp_csr::sta_p_port_lanes_7_0             */
/* Register template referenced: cap_pxp_csr::sta_p_port_lanes_7_0         */
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_OFFSET 0x3
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_BYTE_OFFSET 0xc
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_RESET_MASK 0xffff0000
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_READ_MASK 0xffffffff
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_WRITE_MASK 0x00000000
/* Register member: cap_pxp_csr.cfg_p_ecc_disable                          */
/* Register type referenced: cap_pxp_csr::cfg_p_ecc_disable                */
/* Register template referenced: cap_pxp_csr::cfg_p_ecc_disable            */
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_OFFSET 0x4
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_BYTE_OFFSET 0x10
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_READ_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_WRITE_MASK 0x00000003
/* Register member: cap_pxp_csr.cfg_p_sram_bist                            */
/* Register type referenced: cap_pxp_csr::cfg_p_sram_bist                  */
/* Register template referenced: cap_pxp_csr::cfg_p_sram_bist              */
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_OFFSET 0x5
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_BYTE_OFFSET 0x14
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_READ_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.cfg_p_mac_test_in                          */
/* Register type referenced: cap_pxp_csr::cfg_p_mac_test_in                */
/* Register template referenced: cap_pxp_csr::cfg_p_mac_test_in            */
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_OFFSET 0x6
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BYTE_OFFSET 0x18
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_READ_MASK 0xffffffff
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_WRITE_MASK 0x00000003
/* Register member: cap_pxp_csr.sta_p_sram_bist                            */
/* Register type referenced: cap_pxp_csr::sta_p_sram_bist                  */
/* Register template referenced: cap_pxp_csr::sta_p_sram_bist              */
#define CAP_PXP_CSR_STA_P_SRAM_BIST_OFFSET 0x7
#define CAP_PXP_CSR_STA_P_SRAM_BIST_BYTE_OFFSET 0x1c
#define CAP_PXP_CSR_STA_P_SRAM_BIST_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_SRAM_BIST_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_SRAM_BIST_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_STA_P_SRAM_BIST_RESET_MASK 0xffff0000
#define CAP_PXP_CSR_STA_P_SRAM_BIST_READ_MASK 0xffffffff
#define CAP_PXP_CSR_STA_P_SRAM_BIST_WRITE_MASK 0x00000000
/* Register member: cap_pxp_csr.sta_p_ecc_txbuf_0                          */
/* Register type referenced: cap_pxp_csr::sta_p_ecc_txbuf_0                */
/* Register template referenced: cap_pxp_csr::sta_p_ecc_txbuf_0            */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_OFFSET 0x8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_BYTE_OFFSET 0x20
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_RESET_MASK 0xfffc0000
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_READ_MASK 0xffffffff
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_WRITE_MASK 0x00000000
/* Register member: cap_pxp_csr.sta_p_ecc_txbuf_1                          */
/* Register type referenced: cap_pxp_csr::sta_p_ecc_txbuf_1                */
/* Register template referenced: cap_pxp_csr::sta_p_ecc_txbuf_1            */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_OFFSET 0x9
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_BYTE_OFFSET 0x24
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_RESET_MASK 0xfffc0000
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_READ_MASK 0xffffffff
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_WRITE_MASK 0x00000000
/* Register member: cap_pxp_csr.sta_p_ecc_txbuf_2                          */
/* Register type referenced: cap_pxp_csr::sta_p_ecc_txbuf_2                */
/* Register template referenced: cap_pxp_csr::sta_p_ecc_txbuf_2            */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_OFFSET 0xa
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_BYTE_OFFSET 0x28
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_RESET_MASK 0xfffc0000
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_READ_MASK 0xffffffff
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_WRITE_MASK 0x00000000
/* Register member: cap_pxp_csr.sta_p_ecc_txbuf_3                          */
/* Register type referenced: cap_pxp_csr::sta_p_ecc_txbuf_3                */
/* Register template referenced: cap_pxp_csr::sta_p_ecc_txbuf_3            */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_OFFSET 0xb
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_BYTE_OFFSET 0x2c
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_RESET_MASK 0xfffc0000
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_READ_MASK 0xffffffff
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_WRITE_MASK 0x00000000
/* Register member: cap_pxp_csr.sat_p_port_cnt_rx_bad_tlp                  */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_rx_bad_tlp        */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_rx_bad_tlp    */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_OFFSET 0xc
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_BYTE_OFFSET 0x30
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_rx_bad_dllp                 */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_rx_bad_dllp       */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_rx_bad_dllp   */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_OFFSET 0xd
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_BYTE_OFFSET 0x34
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_rx_nak_received             */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_rx_nak_received   */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_rx_nak_received */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_OFFSET 0xe
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_BYTE_OFFSET 0x38
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_tx_nak_sent                 */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_tx_nak_sent       */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_tx_nak_sent   */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_OFFSET 0xf
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_BYTE_OFFSET 0x3c
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_rx_nullified                */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_rx_nullified      */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_rx_nullified  */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_OFFSET 0x10
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_BYTE_OFFSET 0x40
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_fcpe                        */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_fcpe              */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_fcpe          */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_OFFSET 0x11
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_BYTE_OFFSET 0x44
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_fc_timeout                  */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_fc_timeout        */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_fc_timeout    */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_OFFSET 0x12
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_BYTE_OFFSET 0x48
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_txbuf_ecc_err               */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_txbuf_ecc_err     */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_txbuf_ecc_err */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_OFFSET 0x13
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_BYTE_OFFSET 0x4c
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_replay_num_err              */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_replay_num_err    */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_replay_num_err */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_OFFSET 0x14
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_BYTE_OFFSET 0x50
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_replay_timer_err            */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_replay_timer_err  */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_replay_timer_err */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_OFFSET 0x15
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_BYTE_OFFSET 0x54
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_core_initiated_recovery     */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_core_initiated_recovery */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_core_initiated_recovery */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_OFFSET 0x16
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_BYTE_OFFSET 0x58
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_ltssm_state_changed         */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_ltssm_state_changed */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_ltssm_state_changed */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_OFFSET 0x17
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_BYTE_OFFSET 0x5c
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_8b10b_128b130b_skp_os_err   */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_8b10b_128b130b_skp_os_err */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_8b10b_128b130b_skp_os_err */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_OFFSET 0x18
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_BYTE_OFFSET 0x60
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_deskew_err                  */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_deskew_err        */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_deskew_err    */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_OFFSET 0x19
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_BYTE_OFFSET 0x64
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_phystatus_err               */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_phystatus_err     */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_phystatus_err */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_OFFSET 0x1a
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_BYTE_OFFSET 0x68
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.sat_p_port_cnt_rxbfr_overflow              */
/* Register type referenced: cap_pxp_csr::sat_p_port_cnt_rxbfr_overflow    */
/* Register template referenced: cap_pxp_csr::sat_p_port_cnt_rxbfr_overflow */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_OFFSET 0x1b
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_BYTE_OFFSET 0x6c
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_READ_MASK 0xffffffff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_WRITE_MASK 0x000000ff
/* Register member: cap_pxp_csr.csr_intr                                   */
/* Register type referenced: cap_pxp_csr::csr_intr                         */
/* Register template referenced: cap_pxp_csr::csr_intr                     */
#define CAP_PXP_CSR_CSR_INTR_OFFSET 0x1c
#define CAP_PXP_CSR_CSR_INTR_BYTE_OFFSET 0x70
#define CAP_PXP_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PXP_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PXP_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PXP_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PXP_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_pxp_csr.int_groups                                    */
/* Group type referenced: cap_pxp_csr::int_groups                          */
/* Group template referenced: cap_pxp_csr::intgrp_status                   */
#define CAP_PXP_CSR_INT_GROUPS_OFFSET 0x20
#define CAP_PXP_CSR_INT_GROUPS_BYTE_OFFSET 0x80
#define CAP_PXP_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_pxp_csr.int_p_ecc                                     */
/* Group type referenced: cap_pxp_csr::int_p_ecc                           */
/* Group template referenced: cap_pxp_csr::intgrp                          */
#define CAP_PXP_CSR_INT_P_ECC_OFFSET 0x24
#define CAP_PXP_CSR_INT_P_ECC_BYTE_OFFSET 0x90
#define CAP_PXP_CSR_INT_P_ECC_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_WRITE_ACCESS 1

/* Wide Register type: cap_pxp_csr::cfg_p_mac_k_eq                         */
/* Wide Register template: cap_pxp_csr::cfg_p_mac_k_eq                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 123 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_SIZE 0x2
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_BYTE_SIZE 0x8

/* Register type: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_0_2          */
/* Register template: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_0_2      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 123 */
/* Field member: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_0_2.k_preset_to_use_16gt_8_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_MSB 31
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_LSB 23
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_WIDTH 9
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_RESET 0x010
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_FIELD_MASK 0xff800000
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_GET(x) \
   (((x) & 0xff800000) >> 23)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_SET(x) \
   (((x) << 23) & 0xff800000)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_16GT_8_0_MODIFY(r, x) \
   ((((x) << 23) & 0xff800000) | ((r) & 0x007fffff))
/* Field member: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_0_2.k_finetune_max_16gt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_MSB 22
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_LSB 17
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_WIDTH 6
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_RESET 0x05
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_FIELD_MASK 0x007e0000
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_GET(x) \
   (((x) & 0x007e0000) >> 17)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_SET(x) \
   (((x) << 17) & 0x007e0000)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_16GT_MODIFY(r, x) \
   ((((x) << 17) & 0x007e0000) | ((r) & 0xff81ffff))
/* Field member: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_0_2.k_preset_to_use_8gt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_MSB 16
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_LSB 6
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_WIDTH 11
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_RESET 0x010
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_FIELD_MASK 0x0001ffc0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_GET(x) \
   (((x) & 0x0001ffc0) >> 6)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_SET(x) \
   (((x) << 6) & 0x0001ffc0)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_PRESET_TO_USE_8GT_MODIFY(r, x) \
   ((((x) << 6) & 0x0001ffc0) | ((r) & 0xfffe003f))
/* Field member: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_0_2.k_finetune_max_8gt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_MSB 5
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_LSB 0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_WIDTH 6
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_RESET 0x05
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_FIELD_MASK 0x0000003f
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_0_2_K_FINETUNE_MAX_8GT_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_1_2          */
/* Register template: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_1_2      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 123 */
/* Field member: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_1_2.k_query_timeout */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_MSB 5
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_LSB 5
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_WIDTH 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_RESET 0x0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_FIELD_MASK 0x00000020
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_QUERY_TIMEOUT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_1_2.k_phyparam_query */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_MSB 4
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_LSB 4
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_WIDTH 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_RESET 0x1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_FIELD_MASK 0x00000010
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PHYPARAM_QUERY_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_1_2.k_finetune_err */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_MSB 3
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_LSB 2
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_WIDTH 2
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_RESET 0x1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_FIELD_MASK 0x0000000c
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_FINETUNE_ERR_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_pxp_csr::cfg_p_mac_k_eq::cfg_p_mac_k_eq_1_2.k_preset_to_use_16gt_10_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_MSB 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_LSB 0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_WIDTH 2
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_RESET 0x0
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_FIELD_MASK 0x00000003
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_GET(x) \
   ((x) & 0x00000003)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_SET(x) \
   ((x) & 0x00000003)
#define CAP_PXP_CSR_CFG_P_MAC_K_EQ_CFG_P_MAC_K_EQ_1_2_K_PRESET_TO_USE_16GT_10_9_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxp_csr::sta_p_port_mac                              */
/* Register template: cap_pxp_csr::sta_p_port_mac                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 135 */
/* Field member: cap_pxp_csr::sta_p_port_mac.lanes_reversed                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_MSB 18
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_LSB 18
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_WIDTH 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_FIELD_MASK 0x00040000
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXP_CSR_STA_P_PORT_MAC_LANES_REVERSED_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxp_csr::sta_p_port_mac.txl0s_substate                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_MSB 17
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_LSB 16
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_WIDTH 2
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_FIELD_MASK 0x00030000
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_GET(x) \
   (((x) & 0x00030000) >> 16)
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_SET(x) \
   (((x) << 16) & 0x00030000)
#define CAP_PXP_CSR_STA_P_PORT_MAC_TXL0S_SUBSTATE_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000) | ((r) & 0xfffcffff))
/* Field member: cap_pxp_csr::sta_p_port_mac.rxl0s_substate                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_MSB 15
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_LSB 14
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_WIDTH 2
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_FIELD_MASK 0x0000c000
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_SET(x) \
   (((x) << 14) & 0x0000c000)
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXL0S_SUBSTATE_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: cap_pxp_csr::sta_p_port_mac.rxbfr_fill_level              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_MSB 13
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_LSB 9
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_WIDTH 5
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_FIELD_MASK 0x00003e00
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_GET(x) \
   (((x) & 0x00003e00) >> 9)
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_SET(x) \
   (((x) << 9) & 0x00003e00)
#define CAP_PXP_CSR_STA_P_PORT_MAC_RXBFR_FILL_LEVEL_MODIFY(r, x) \
   ((((x) << 9) & 0x00003e00) | ((r) & 0xffffc1ff))
/* Field member: cap_pxp_csr::sta_p_port_mac.rate                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_MSB 8
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_LSB 7
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_WIDTH 2
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_FIELD_MASK 0x00000180
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_GET(x) (((x) & 0x00000180) >> 7)
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_SET(x) (((x) << 7) & 0x00000180)
#define CAP_PXP_CSR_STA_P_PORT_MAC_RATE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000180) | ((r) & 0xfffffe7f))
/* Field member: cap_pxp_csr::sta_p_port_mac.pl_equ_phase                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_MSB 6
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_LSB 5
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_WIDTH 2
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_FIELD_MASK 0x00000060
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_GET(x) \
   (((x) & 0x00000060) >> 5)
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_SET(x) \
   (((x) << 5) & 0x00000060)
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_EQU_PHASE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000060) | ((r) & 0xffffff9f))
/* Field member: cap_pxp_csr::sta_p_port_mac.pl_ltssm                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_MSB 4
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_LSB 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_WIDTH 5
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_FIELD_MASK 0x0000001f
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_GET(x) ((x) & 0x0000001f)
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_SET(x) ((x) & 0x0000001f)
#define CAP_PXP_CSR_STA_P_PORT_MAC_PL_LTSSM_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_pxp_csr::sta_p_port_lanes_7_0                        */
/* Register template: cap_pxp_csr::sta_p_port_lanes_7_0                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 146 */
/* Field member: cap_pxp_csr::sta_p_port_lanes_7_0.active                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_MSB 15
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_LSB 8
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_WIDTH 8
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_FIELD_MASK 0x0000ff00
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_ACTIVE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxp_csr::sta_p_port_lanes_7_0.detected                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_MSB 7
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_LSB 0
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_WIDTH 8
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_GET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_SET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_STA_P_PORT_LANES_7_0_DETECTED_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::cfg_p_ecc_disable                           */
/* Register template: cap_pxp_csr::cfg_p_ecc_disable                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 152 */
/* Field member: cap_pxp_csr::cfg_p_ecc_disable.txbuf_det                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_MSB 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_LSB 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_WIDTH 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_RESET 0x0
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::cfg_p_ecc_disable.txbuf_cor                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_MSB 0
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_LSB 0
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_WIDTH 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_RESET 0x0
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_GET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_SET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_CFG_P_ECC_DISABLE_TXBUF_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::cfg_p_sram_bist                             */
/* Register template: cap_pxp_csr::cfg_p_sram_bist                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 159 */
/* Field member: cap_pxp_csr::cfg_p_sram_bist.run                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_MSB 7
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_LSB 0
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_WIDTH 8
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_RESET 0x00
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_GET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_SET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_CFG_P_SRAM_BIST_RUN_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::cfg_p_mac_test_in                           */
/* Register template: cap_pxp_csr::cfg_p_mac_test_in                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 165 */
/* Field member: cap_pxp_csr::cfg_p_mac_test_in.bit_23_22                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_MSB 1
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_LSB 0
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_WIDTH 2
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_READ_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_WRITE_ACCESS 1
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_RESET 0x0
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_FIELD_MASK 0x00000003
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_GET(x) ((x) & 0x00000003)
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_SET(x) ((x) & 0x00000003)
#define CAP_PXP_CSR_CFG_P_MAC_TEST_IN_BIT_23_22_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pxp_csr::sta_p_sram_bist                             */
/* Register template: cap_pxp_csr::sta_p_sram_bist                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 173 */
/* Field member: cap_pxp_csr::sta_p_sram_bist.done_fail                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_MSB 15
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_LSB 8
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_WIDTH 8
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_FIELD_MASK 0x0000ff00
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_FAIL_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxp_csr::sta_p_sram_bist.done_pass                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_MSB 7
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_LSB 0
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_WIDTH 8
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_GET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_SET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_STA_P_SRAM_BIST_DONE_PASS_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sta_p_ecc_txbuf_0                           */
/* Register template: cap_pxp_csr::sta_p_ecc_txbuf_0                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 180 */
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_0.addr                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_MSB 17
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_LSB 10
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_WIDTH 8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_FIELD_MASK 0x0003fc00
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_0.syndrome                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_MSB 9
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_LSB 2
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_WIDTH 8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_0.correctable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_MSB 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_LSB 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_WIDTH 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_0.uncorrectable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_MSB 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_LSB 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_WIDTH 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::sta_p_ecc_txbuf_1                           */
/* Register template: cap_pxp_csr::sta_p_ecc_txbuf_1                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 187 */
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_1.addr                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_MSB 17
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_LSB 10
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_WIDTH 8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_FIELD_MASK 0x0003fc00
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_1.syndrome                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_MSB 9
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_LSB 2
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_WIDTH 8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_1.correctable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_MSB 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_LSB 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_WIDTH 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_1.uncorrectable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_MSB 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_LSB 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_WIDTH 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::sta_p_ecc_txbuf_2                           */
/* Register template: cap_pxp_csr::sta_p_ecc_txbuf_2                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 194 */
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_2.addr                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_MSB 17
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_LSB 10
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_WIDTH 8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_FIELD_MASK 0x0003fc00
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_2.syndrome                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_MSB 9
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_LSB 2
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_WIDTH 8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_2.correctable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_MSB 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_LSB 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_WIDTH 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_2.uncorrectable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_MSB 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_LSB 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_WIDTH 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::sta_p_ecc_txbuf_3                           */
/* Register template: cap_pxp_csr::sta_p_ecc_txbuf_3                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 201 */
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_3.addr                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_MSB 17
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_LSB 10
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_WIDTH 8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_FIELD_MASK 0x0003fc00
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_3.syndrome                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_MSB 9
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_LSB 2
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_WIDTH 8
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_3.correctable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_MSB 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_LSB 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_WIDTH 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::sta_p_ecc_txbuf_3.uncorrectable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_MSB 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_LSB 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_WIDTH 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_STA_P_ECC_TXBUF_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::sat_p_port_cnt_rx_bad_tlp                   */
/* Register template: cap_pxp_csr::sat_p_port_cnt_rx_bad_tlp               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 208 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_rx_bad_tlp.event              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_GET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_SET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_TLP_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_rx_bad_dllp                  */
/* Register template: cap_pxp_csr::sat_p_port_cnt_rx_bad_dllp              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 213 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_rx_bad_dllp.event             */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_BAD_DLLP_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_rx_nak_received              */
/* Register template: cap_pxp_csr::sat_p_port_cnt_rx_nak_received          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 218 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_rx_nak_received.event         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NAK_RECEIVED_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_tx_nak_sent                  */
/* Register template: cap_pxp_csr::sat_p_port_cnt_tx_nak_sent              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 223 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_tx_nak_sent.event             */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TX_NAK_SENT_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_rx_nullified                 */
/* Register template: cap_pxp_csr::sat_p_port_cnt_rx_nullified             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 228 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_rx_nullified.event            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RX_NULLIFIED_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_fcpe                         */
/* Register template: cap_pxp_csr::sat_p_port_cnt_fcpe                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 233 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_fcpe.event                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_GET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_SET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FCPE_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_fc_timeout                   */
/* Register template: cap_pxp_csr::sat_p_port_cnt_fc_timeout               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 238 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_fc_timeout.event              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_GET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_SET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_FC_TIMEOUT_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_txbuf_ecc_err                */
/* Register template: cap_pxp_csr::sat_p_port_cnt_txbuf_ecc_err            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 243 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_txbuf_ecc_err.event           */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_TXBUF_ECC_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_replay_num_err               */
/* Register template: cap_pxp_csr::sat_p_port_cnt_replay_num_err           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 248 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_replay_num_err.event          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_NUM_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_replay_timer_err             */
/* Register template: cap_pxp_csr::sat_p_port_cnt_replay_timer_err         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 253 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_replay_timer_err.event        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_REPLAY_TIMER_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_core_initiated_recovery      */
/* Register template: cap_pxp_csr::sat_p_port_cnt_core_initiated_recovery  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 258 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_core_initiated_recovery.event */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_CORE_INITIATED_RECOVERY_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_ltssm_state_changed          */
/* Register template: cap_pxp_csr::sat_p_port_cnt_ltssm_state_changed      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 263 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_ltssm_state_changed.event     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_LTSSM_STATE_CHANGED_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_8b10b_128b130b_skp_os_err    */
/* Register template: cap_pxp_csr::sat_p_port_cnt_8b10b_128b130b_skp_os_err */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 268 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_8b10b_128b130b_skp_os_err.event */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_8B10B_128B130B_SKP_OS_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_deskew_err                   */
/* Register template: cap_pxp_csr::sat_p_port_cnt_deskew_err               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 273 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_deskew_err.event              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_GET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_SET(x) ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_DESKEW_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_phystatus_err                */
/* Register template: cap_pxp_csr::sat_p_port_cnt_phystatus_err            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 278 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_phystatus_err.event           */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_PHYSTATUS_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::sat_p_port_cnt_rxbfr_overflow               */
/* Register template: cap_pxp_csr::sat_p_port_cnt_rxbfr_overflow           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 283 */
/* Field member: cap_pxp_csr::sat_p_port_cnt_rxbfr_overflow.event          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_MSB 7
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_LSB 0
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_WIDTH 8
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_READ_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_WRITE_ACCESS 1
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_RESET 0x00
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXP_CSR_SAT_P_PORT_CNT_RXBFR_OVERFLOW_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxp_csr::csr_intr                                    */
/* Register template: cap_pxp_csr::csr_intr                                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 111 */
/* Field member: cap_pxp_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::csr_intr.dowstream                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PXP_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxp_csr::int_groups                                     */
/* Group template: cap_pxp_csr::intgrp_status                              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 95 */
#define CAP_PXP_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PXP_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_pxp_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_pxp_csr::int_groups::intreg               */
/* Register template referenced: cap_pxp_csr::intreg_status                */
#define CAP_PXP_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PXP_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PXP_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PXP_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define CAP_PXP_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PXP_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_pxp_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_pxp_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_pxp_csr::intreg_enable                */
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: cap_pxp_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_pxp_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_pxp_csr::intreg_status                */
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_pxp_csr::int_groups::intreg                          */
/* Register template: cap_pxp_csr::intreg_status                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 45 */
/* Field member: cap_pxp_csr::intreg_status.int_p_ecc_interrupt            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_MSB 0
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_LSB 0
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_GROUPS_INTREG_INT_P_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_pxp_csr::intreg_enable                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 33 */
/* Field member: cap_pxp_csr::intreg_enable.int_p_ecc_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_MSB 0
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_LSB 0
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_P_ECC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::int_groups::int_rw_reg                      */
/* Register template: cap_pxp_csr::intreg_status                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 45 */
/* Field member: cap_pxp_csr::intreg_status.int_p_ecc_interrupt            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_MSB 0
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_LSB 0
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_GROUPS_INT_RW_REG_INT_P_ECC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxp_csr::int_p_ecc                                      */
/* Group template: cap_pxp_csr::intgrp                                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 74 */
#define CAP_PXP_CSR_INT_P_ECC_SIZE 0x4
#define CAP_PXP_CSR_INT_P_ECC_BYTE_SIZE 0x10
/* Register member: cap_pxp_csr::intgrp.intreg                             */
/* Register type referenced: cap_pxp_csr::int_p_ecc::intreg                */
/* Register template referenced: cap_pxp_csr::intreg                       */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_OFFSET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_INT_P_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_PXP_CSR_INT_P_ECC_INTREG_WRITE_MASK 0x000007ff
/* Register member: cap_pxp_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pxp_csr::int_p_ecc::int_test_set          */
/* Register template referenced: cap_pxp_csr::intreg                       */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_WRITE_MASK 0x000007ff
/* Register member: cap_pxp_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pxp_csr::int_p_ecc::int_enable_set        */
/* Register template referenced: cap_pxp_csr::intreg_enable                */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_WRITE_MASK 0x000007ff
/* Register member: cap_pxp_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pxp_csr::int_p_ecc::int_enable_clear      */
/* Register template referenced: cap_pxp_csr::intreg_enable                */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x000007ff

/* Register type: cap_pxp_csr::int_p_ecc::intreg                           */
/* Register template: cap_pxp_csr::intreg                                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 10 */
/* Field member: cap_pxp_csr::intreg.txbuf_3_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_MSB 10
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_LSB 10
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxp_csr::intreg.txbuf_2_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxp_csr::intreg.txbuf_1_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_MSB 8
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_LSB 8
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxp_csr::intreg.txbuf_0_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxp_csr::intreg.txbuf_3_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxp_csr::intreg.txbuf_2_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_MSB 5
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_LSB 5
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxp_csr::intreg.txbuf_1_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxp_csr::intreg.txbuf_0_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_MSB 3
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_LSB 3
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_TXBUF_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxp_csr::intreg.rxtlp_err_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_MSB 2
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_LSB 2
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXTLP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxp_csr::intreg.replay_bfr_overflow_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_MSB 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_LSB 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_REPLAY_BFR_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::intreg.rxbfr_overflow_interrupt              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_MSB 0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_LSB 0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_P_ECC_INTREG_RXBFR_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::int_p_ecc::int_test_set                     */
/* Register template: cap_pxp_csr::intreg                                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 10 */
/* Field member: cap_pxp_csr::intreg.txbuf_3_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_MSB 10
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_LSB 10
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxp_csr::intreg.txbuf_2_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_MSB 9
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_LSB 9
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxp_csr::intreg.txbuf_1_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_MSB 8
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_LSB 8
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxp_csr::intreg.txbuf_0_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxp_csr::intreg.txbuf_3_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_MSB 6
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_LSB 6
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxp_csr::intreg.txbuf_2_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_MSB 5
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_LSB 5
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxp_csr::intreg.txbuf_1_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_MSB 4
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_LSB 4
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxp_csr::intreg.txbuf_0_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_MSB 3
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_LSB 3
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_TXBUF_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxp_csr::intreg.rxtlp_err_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_MSB 2
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_LSB 2
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxp_csr::intreg.replay_bfr_overflow_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_MSB 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_LSB 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_REPLAY_BFR_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::intreg.rxbfr_overflow_interrupt              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_MSB 0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_LSB 0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_P_ECC_INT_TEST_SET_RXBFR_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::int_p_ecc::int_enable_set                   */
/* Register template: cap_pxp_csr::intreg_enable                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 33 */
/* Field member: cap_pxp_csr::intreg_enable.txbuf_3_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_MSB 10
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_LSB 10
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_2_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_MSB 9
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_LSB 9
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_1_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_MSB 8
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_LSB 8
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_0_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_MSB 7
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_LSB 7
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_3_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_2_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_MSB 5
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_LSB 5
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_1_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_0_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_MSB 3
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_LSB 3
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_TXBUF_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxp_csr::intreg_enable.rxtlp_err_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_MSB 2
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_LSB 2
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxp_csr::intreg_enable.replay_bfr_overflow_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_MSB 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_LSB 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_REPLAY_BFR_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::intreg_enable.rxbfr_overflow_enable          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_MSB 0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_LSB 0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_SET_RXBFR_OVERFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxp_csr::int_p_ecc::int_enable_clear                 */
/* Register template: cap_pxp_csr::intreg_enable                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 33 */
/* Field member: cap_pxp_csr::intreg_enable.txbuf_3_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_MSB 10
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_LSB 10
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_2_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_MSB 9
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_LSB 9
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_1_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_MSB 8
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_LSB 8
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_0_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_MSB 7
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_LSB 7
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_3_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_MSB 6
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_LSB 6
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_2_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_MSB 5
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_LSB 5
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_1_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_MSB 4
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_LSB 4
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxp_csr::intreg_enable.txbuf_0_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_MSB 3
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_LSB 3
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_TXBUF_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxp_csr::intreg_enable.rxtlp_err_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_MSB 2
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_LSB 2
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxp_csr::intreg_enable.replay_bfr_overflow_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_MSB 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_LSB 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_REPLAY_BFR_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxp_csr::intreg_enable.rxbfr_overflow_enable          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_MSB 0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_LSB 0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_WIDTH 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_RESET 0x0
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXP_CSR_INT_P_ECC_INT_ENABLE_CLEAR_RXBFR_OVERFLOW_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Addressmap type: cap_pxc_csr                                            */
/* Addressmap template: cap_pxc_csr                                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 2 */
#define CAP_PXC_CSR_SIZE 0x800
#define CAP_PXC_CSR_BYTE_SIZE 0x2000
/* Memory member: cap_pxc_csr.dhs_c_mac_apb                                */
/* Memory type referenced: cap_pxc_csr::dhs_c_mac_apb                      */
/* Memory template referenced: cap_pxc_csr::dhs_c_mac_apb                  */
#define CAP_PXC_CSR_DHS_C_MAC_APB_OFFSET 0x0
#define CAP_PXC_CSR_DHS_C_MAC_APB_BYTE_OFFSET 0x0
#define CAP_PXC_CSR_DHS_C_MAC_APB_READ_ACCESS 1
#define CAP_PXC_CSR_DHS_C_MAC_APB_WRITE_ACCESS 1
#define CAP_PXC_CSR_DHS_C_MAC_APB_READ_MASK 0xffffffff
#define CAP_PXC_CSR_DHS_C_MAC_APB_WRITE_MASK 0xffffffff
/* Wide Register member: cap_pxc_csr.cfg_c_mac_k_gen                       */
/* Wide Register type referenced: cap_pxc_csr::cfg_c_mac_k_gen             */
/* Wide Register template referenced: cap_pxc_csr::cfg_c_mac_k_gen         */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_OFFSET 0x400
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_BYTE_OFFSET 0x1000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cfg_c_mac_k_gen.cfg_c_mac_k_gen_0_2       */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_OFFSET 0x400
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BYTE_OFFSET 0x1000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESET_VALUE 0x80e21f54
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_gen.cfg_c_mac_k_gen_1_2       */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_OFFSET 0x401
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_BYTE_OFFSET 0x1004
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESET_VALUE 0x0000006b
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_WRITE_MASK 0xffffffff
/* Wide Register member: cap_pxc_csr.cfg_c_mac_k_rx_cred                   */
/* Wide Register type referenced: cap_pxc_csr::cfg_c_mac_k_rx_cred         */
/* Wide Register template referenced: cap_pxc_csr::cfg_c_mac_k_rx_cred     */
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_OFFSET 0x404
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_BYTE_OFFSET 0x1010
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cfg_c_mac_k_rx_cred.cfg_c_mac_k_rx_cred_0_3 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_0_3 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_0_3 */
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_OFFSET 0x404
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_BYTE_OFFSET 0x1010
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_RESET_VALUE 0x00400100
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_rx_cred.cfg_c_mac_k_rx_cred_1_3 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_1_3 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_1_3 */
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_OFFSET 0x405
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_BYTE_OFFSET 0x1014
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_RESET_VALUE 0x00200020
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_rx_cred.cfg_c_mac_k_rx_cred_2_3 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_2_3 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_2_3 */
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_OFFSET 0x406
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_BYTE_OFFSET 0x1018
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_pxc_csr.cfg_c_mac_k_lmr                       */
/* Wide Register type referenced: cap_pxc_csr::cfg_c_mac_k_lmr             */
/* Wide Register template referenced: cap_pxc_csr::cfg_c_mac_k_lmr         */
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_OFFSET 0x408
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_BYTE_OFFSET 0x1020
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cfg_c_mac_k_lmr.cfg_c_mac_k_lmr_0_3       */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_0_3 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_0_3 */
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_OFFSET 0x408
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_BYTE_OFFSET 0x1020
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_RESET_VALUE 0x14062000
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_lmr.cfg_c_mac_k_lmr_1_3       */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_1_3 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_1_3 */
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_OFFSET 0x409
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_BYTE_OFFSET 0x1024
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_RESET_VALUE 0x00000005
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_lmr.cfg_c_mac_k_lmr_2_3       */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_2_3 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_2_3 */
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_OFFSET 0x40a
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_BYTE_OFFSET 0x1028
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_RESET_VALUE 0x00000001
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WRITE_MASK 0xffffffff
/* Wide Register member: cap_pxc_csr.cfg_c_mac_k_pexconf                   */
/* Wide Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf         */
/* Wide Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf     */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_OFFSET 0x410
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_BYTE_OFFSET 0x1040
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_0_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_0_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_0_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_OFFSET 0x410
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_BYTE_OFFSET 0x1040
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_RESET_VALUE 0x00000001
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_1_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_1_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_1_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_OFFSET 0x411
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_BYTE_OFFSET 0x1044
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_RESET_VALUE 0x00210bf0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_2_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_2_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_2_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_OFFSET 0x412
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_BYTE_OFFSET 0x1048
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_RESET_VALUE 0x0010ad77
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_3_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_3_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_3_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_OFFSET 0x413
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_BYTE_OFFSET 0x104c
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_4_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_4_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_4_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_OFFSET 0x414
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_BYTE_OFFSET 0x1050
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_5_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_5_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_5_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_OFFSET 0x415
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_BYTE_OFFSET 0x1054
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_RESET_VALUE 0xc0402000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_6_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_6_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_6_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_OFFSET 0x416
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_BYTE_OFFSET 0x1058
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_RESET_VALUE 0x00082006
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_7_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_7_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_7_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_OFFSET 0x417
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_BYTE_OFFSET 0x105c
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_RESET_VALUE 0xd28adca5
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_8_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_8_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_8_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_OFFSET 0x418
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_BYTE_OFFSET 0x1060
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_9_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_9_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_9_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_OFFSET 0x419
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_BYTE_OFFSET 0x1064
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_RESET_VALUE 0x00001040
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_10_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_10_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_10_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_OFFSET 0x41a
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_BYTE_OFFSET 0x1068
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_RESET_VALUE 0x01800001
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pexconf.cfg_c_mac_k_pexconf_11_12 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_11_12 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_11_12 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_OFFSET 0x41b
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_BYTE_OFFSET 0x106c
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WRITE_MASK 0xffffffff
/* Wide Register member: cap_pxc_csr.cfg_c_mac_k_pciconf                   */
/* Wide Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf         */
/* Wide Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf     */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_OFFSET 0x420
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_BYTE_OFFSET 0x1080
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_0_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_0_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_0_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_OFFSET 0x420
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_BYTE_OFFSET 0x1080
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_RESET_VALUE 0x10001dd8
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_1_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_1_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_1_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_OFFSET 0x421
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_BYTE_OFFSET 0x1084
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_RESET_VALUE 0x06040000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_2_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_2_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_2_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_OFFSET 0x422
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_BYTE_OFFSET 0x1088
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_RESET_VALUE 0x10001dd8
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_3_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_3_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_3_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_OFFSET 0x423
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_BYTE_OFFSET 0x108c
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_RESET_VALUE 0xc8004000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_4_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_4_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_4_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_OFFSET 0x424
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_BYTE_OFFSET 0x1090
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_RESET_VALUE 0x00000001
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_5_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_5_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_5_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_OFFSET 0x425
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_BYTE_OFFSET 0x1094
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_6_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_6_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_6_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_OFFSET 0x426
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_BYTE_OFFSET 0x1098
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_7_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_7_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_7_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_OFFSET 0x427
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_BYTE_OFFSET 0x109c
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_RESET_VALUE 0x80000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_pciconf.cfg_c_mac_k_pciconf_8_9 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_8_9 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_8_9 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_OFFSET 0x428
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_BYTE_OFFSET 0x10a0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WRITE_MASK 0xffffffff
/* Wide Register member: cap_pxc_csr.cfg_c_mac_k_equpreset                 */
/* Wide Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset       */
/* Wide Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset   */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_OFFSET 0x430
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_BYTE_OFFSET 0x10c0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_0_8 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_0_8 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_0_8 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_OFFSET 0x430
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_BYTE_OFFSET 0x10c0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_RESET_VALUE 0x04040404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_1_8 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_1_8 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_1_8 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_OFFSET 0x431
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_BYTE_OFFSET 0x10c4
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_RESET_VALUE 0x04040404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_2_8 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_2_8 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_2_8 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_OFFSET 0x432
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_BYTE_OFFSET 0x10c8
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_RESET_VALUE 0x04040404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_3_8 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_3_8 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_3_8 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_OFFSET 0x433
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_BYTE_OFFSET 0x10cc
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_RESET_VALUE 0x04040404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_4_8 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_4_8 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_4_8 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_OFFSET 0x434
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_BYTE_OFFSET 0x10d0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_RESET_VALUE 0x04040404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_5_8 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_5_8 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_5_8 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_OFFSET 0x435
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_BYTE_OFFSET 0x10d4
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_RESET_VALUE 0x04040404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_6_8 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_6_8 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_6_8 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_OFFSET 0x436
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_BYTE_OFFSET 0x10d8
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_RESET_VALUE 0x04040404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset.cfg_c_mac_k_equpreset_7_8 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_7_8 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_7_8 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_OFFSET 0x437
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_BYTE_OFFSET 0x10dc
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_RESET_VALUE 0x04040404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_WRITE_MASK 0xffffffff
/* Wide Register member: cap_pxc_csr.cfg_c_mac_k_equpreset16               */
/* Wide Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16     */
/* Wide Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_OFFSET 0x438
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_BYTE_OFFSET 0x10e0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset16.cfg_c_mac_k_equpreset16_0_4 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_0_4 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_0_4 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_OFFSET 0x438
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_BYTE_OFFSET 0x10e0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_RESET_VALUE 0x44444444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset16.cfg_c_mac_k_equpreset16_1_4 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_1_4 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_1_4 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_OFFSET 0x439
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_BYTE_OFFSET 0x10e4
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_RESET_VALUE 0x44444444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset16.cfg_c_mac_k_equpreset16_2_4 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_2_4 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_2_4 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_OFFSET 0x43a
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_BYTE_OFFSET 0x10e8
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_RESET_VALUE 0x44444444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_mac_k_equpreset16.cfg_c_mac_k_equpreset16_3_4 */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_3_4 */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_3_4 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_OFFSET 0x43b
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_BYTE_OFFSET 0x10ec
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_RESET_VALUE 0x44444444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr.cfg_c_mac_k_bar0windows                    */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_k_bar0windows          */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_k_bar0windows      */
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_OFFSET 0x43c
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BYTE_OFFSET 0x10f0
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_RESET_VALUE 0x0000000f
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_WRITE_MASK 0x0000000f
/* Wide Register member: cap_pxc_csr.cfg_c_port_mac                        */
/* Wide Register type referenced: cap_pxc_csr::cfg_c_port_mac              */
/* Wide Register template referenced: cap_pxc_csr::cfg_c_port_mac          */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_OFFSET 0x43e
#define CAP_PXC_CSR_CFG_C_PORT_MAC_BYTE_OFFSET 0x10f8
#define CAP_PXC_CSR_CFG_C_PORT_MAC_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cfg_c_port_mac.cfg_c_port_mac_0_2         */
/* Register type referenced: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2 */
/* Register template referenced: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_OFFSET 0x43e
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_BYTE_OFFSET 0x10f8
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_VALUE 0xec0033e9
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cfg_c_port_mac.cfg_c_port_mac_1_2         */
/* Register type referenced: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2 */
/* Register template referenced: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_OFFSET 0x43f
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_BYTE_OFFSET 0x10fc
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RESET_VALUE 0x00190000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_WRITE_MASK 0x001fffff
/* Wide Register member: cap_pxc_csr.cnt_c_tl_rx_req                       */
/* Wide Register type referenced: cap_pxc_csr::cnt_c_tl_rx_req             */
/* Wide Register template referenced: cap_pxc_csr::cnt_c_tl_rx_req         */
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_OFFSET 0x440
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_BYTE_OFFSET 0x1100
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cnt_c_tl_rx_req.cnt_c_tl_rx_req_0_2       */
/* Register type referenced: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_0_2 */
/* Register template referenced: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_0_2 */
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_OFFSET 0x440
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_BYTE_OFFSET 0x1100
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cnt_c_tl_rx_req.cnt_c_tl_rx_req_1_2       */
/* Register type referenced: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_1_2 */
/* Register template referenced: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_1_2 */
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_OFFSET 0x441
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_BYTE_OFFSET 0x1104
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_RESET_MASK 0xffffff00
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxc_csr.cnt_c_tl_rx_cpl                       */
/* Wide Register type referenced: cap_pxc_csr::cnt_c_tl_rx_cpl             */
/* Wide Register template referenced: cap_pxc_csr::cnt_c_tl_rx_cpl         */
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_OFFSET 0x442
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_BYTE_OFFSET 0x1108
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cnt_c_tl_rx_cpl.cnt_c_tl_rx_cpl_0_2       */
/* Register type referenced: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_0_2 */
/* Register template referenced: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_0_2 */
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_OFFSET 0x442
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_BYTE_OFFSET 0x1108
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cnt_c_tl_rx_cpl.cnt_c_tl_rx_cpl_1_2       */
/* Register type referenced: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_1_2 */
/* Register template referenced: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_1_2 */
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_OFFSET 0x443
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_BYTE_OFFSET 0x110c
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_RESET_MASK 0xffffff00
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxc_csr.cnt_c_tl_tx_req                       */
/* Wide Register type referenced: cap_pxc_csr::cnt_c_tl_tx_req             */
/* Wide Register template referenced: cap_pxc_csr::cnt_c_tl_tx_req         */
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_OFFSET 0x444
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_BYTE_OFFSET 0x1110
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cnt_c_tl_tx_req.cnt_c_tl_tx_req_0_2       */
/* Register type referenced: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_0_2 */
/* Register template referenced: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_0_2 */
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_OFFSET 0x444
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_BYTE_OFFSET 0x1110
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cnt_c_tl_tx_req.cnt_c_tl_tx_req_1_2       */
/* Register type referenced: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_1_2 */
/* Register template referenced: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_1_2 */
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_OFFSET 0x445
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_BYTE_OFFSET 0x1114
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_RESET_MASK 0xffffff00
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_WRITE_MASK 0x000000ff
/* Wide Register member: cap_pxc_csr.cnt_c_tl_tx_cpl                       */
/* Wide Register type referenced: cap_pxc_csr::cnt_c_tl_tx_cpl             */
/* Wide Register template referenced: cap_pxc_csr::cnt_c_tl_tx_cpl         */
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_OFFSET 0x446
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_BYTE_OFFSET 0x1118
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_WRITE_ACCESS 1
/* Register member: cap_pxc_csr::cnt_c_tl_tx_cpl.cnt_c_tl_tx_cpl_0_2       */
/* Register type referenced: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_0_2 */
/* Register template referenced: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_0_2 */
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_OFFSET 0x446
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_BYTE_OFFSET 0x1118
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr::cnt_c_tl_tx_cpl.cnt_c_tl_tx_cpl_1_2       */
/* Register type referenced: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_1_2 */
/* Register template referenced: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_1_2 */
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_OFFSET 0x447
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_BYTE_OFFSET 0x111c
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_RESET_MASK 0xffffff00
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.cnt_c_port_rx_cfg0_req                     */
/* Register type referenced: cap_pxc_csr::cnt_c_port_rx_cfg0_req           */
/* Register template referenced: cap_pxc_csr::cnt_c_port_rx_cfg0_req       */
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_OFFSET 0x448
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_BYTE_OFFSET 0x1120
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_WRITE_MASK 0x0000ffff
/* Register member: cap_pxc_csr.sta_c_port_mac                             */
/* Register type referenced: cap_pxc_csr::sta_c_port_mac                   */
/* Register template referenced: cap_pxc_csr::sta_c_port_mac               */
#define CAP_PXC_CSR_STA_C_PORT_MAC_OFFSET 0x449
#define CAP_PXC_CSR_STA_C_PORT_MAC_BYTE_OFFSET 0x1124
#define CAP_PXC_CSR_STA_C_PORT_MAC_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_STA_C_PORT_MAC_RESET_MASK 0xfc000000
#define CAP_PXC_CSR_STA_C_PORT_MAC_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_PORT_MAC_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.sta_c_port_rst                             */
/* Register type referenced: cap_pxc_csr::sta_c_port_rst                   */
/* Register template referenced: cap_pxc_csr::sta_c_port_rst               */
#define CAP_PXC_CSR_STA_C_PORT_RST_OFFSET 0x44a
#define CAP_PXC_CSR_STA_C_PORT_RST_BYTE_OFFSET 0x1128
#define CAP_PXC_CSR_STA_C_PORT_RST_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_STA_C_PORT_RST_RESET_MASK 0xfff00000
#define CAP_PXC_CSR_STA_C_PORT_RST_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_PORT_RST_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.cfg_c_portgate_open                        */
/* Register type referenced: cap_pxc_csr::cfg_c_portgate_open              */
/* Register template referenced: cap_pxc_csr::cfg_c_portgate_open          */
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_OFFSET 0x44b
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_BYTE_OFFSET 0x112c
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_WRITE_MASK 0x00000001
/* Register member: cap_pxc_csr.cfg_c_portgate_close                       */
/* Register type referenced: cap_pxc_csr::cfg_c_portgate_close             */
/* Register template referenced: cap_pxc_csr::cfg_c_portgate_close         */
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_OFFSET 0x44c
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_BYTE_OFFSET 0x1130
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_WRITE_MASK 0x00000001
/* Register member: cap_pxc_csr.cfg_c_ltr_latency                          */
/* Register type referenced: cap_pxc_csr::cfg_c_ltr_latency                */
/* Register template referenced: cap_pxc_csr::cfg_c_ltr_latency            */
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_OFFSET 0x44d
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_BYTE_OFFSET 0x1134
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr.cfg_c_autonomous_linkwidth                 */
/* Register type referenced: cap_pxc_csr::cfg_c_autonomous_linkwidth       */
/* Register template referenced: cap_pxc_csr::cfg_c_autonomous_linkwidth   */
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_OFFSET 0x44e
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_BYTE_OFFSET 0x1138
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_WRITE_MASK 0x0000000f
/* Register member: cap_pxc_csr.cfg_c_tl_report                            */
/* Register type referenced: cap_pxc_csr::cfg_c_tl_report                  */
/* Register template referenced: cap_pxc_csr::cfg_c_tl_report              */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_OFFSET 0x44f
#define CAP_PXC_CSR_CFG_C_TL_REPORT_BYTE_OFFSET 0x113c
#define CAP_PXC_CSR_CFG_C_TL_REPORT_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_TL_REPORT_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_TL_REPORT_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_TL_REPORT_WRITE_MASK 0x000007ff
/* Register member: cap_pxc_csr.cfg_c_ecc_disable                          */
/* Register type referenced: cap_pxc_csr::cfg_c_ecc_disable                */
/* Register template referenced: cap_pxc_csr::cfg_c_ecc_disable            */
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_OFFSET 0x450
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_BYTE_OFFSET 0x1140
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_WRITE_MASK 0x00000003
/* Register member: cap_pxc_csr.cfg_c_brsw                                 */
/* Register type referenced: cap_pxc_csr::cfg_c_brsw                       */
/* Register template referenced: cap_pxc_csr::cfg_c_brsw                   */
#define CAP_PXC_CSR_CFG_C_BRSW_OFFSET 0x451
#define CAP_PXC_CSR_CFG_C_BRSW_BYTE_OFFSET 0x1144
#define CAP_PXC_CSR_CFG_C_BRSW_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_BRSW_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_BRSW_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_BRSW_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_BRSW_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_BRSW_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sta_c_brsw                                 */
/* Register type referenced: cap_pxc_csr::sta_c_brsw                       */
/* Register template referenced: cap_pxc_csr::sta_c_brsw                   */
#define CAP_PXC_CSR_STA_C_BRSW_OFFSET 0x452
#define CAP_PXC_CSR_STA_C_BRSW_BYTE_OFFSET 0x1148
#define CAP_PXC_CSR_STA_C_BRSW_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_BRSW_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_BRSW_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_STA_C_BRSW_RESET_MASK 0xffffff00
#define CAP_PXC_CSR_STA_C_BRSW_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_BRSW_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.cfg_c_mac_test_in                          */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_test_in                */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_test_in            */
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_OFFSET 0x453
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_BYTE_OFFSET 0x114c
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_WRITE_MASK 0xffffffff
/* Register member: cap_pxc_csr.cfg_c_mac_ssvid_cap                        */
/* Register type referenced: cap_pxc_csr::cfg_c_mac_ssvid_cap              */
/* Register template referenced: cap_pxc_csr::cfg_c_mac_ssvid_cap          */
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_OFFSET 0x454
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_BYTE_OFFSET 0x1150
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_RESET_VALUE 0x10001dd8
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_WRITE_MASK 0xffffffff
/* Wide Register member: cap_pxc_csr.sta_c_tx_fc_credits                   */
/* Wide Register type referenced: cap_pxc_csr::sta_c_tx_fc_credits         */
/* Wide Register template referenced: cap_pxc_csr::sta_c_tx_fc_credits     */
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_OFFSET 0x456
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_BYTE_OFFSET 0x1158
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_WRITE_ACCESS 0
/* Register member: cap_pxc_csr::sta_c_tx_fc_credits.sta_c_tx_fc_credits_0_2 */
/* Register type referenced: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_0_2 */
/* Register template referenced: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_0_2 */
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_OFFSET 0x456
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_BYTE_OFFSET 0x1158
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr::sta_c_tx_fc_credits.sta_c_tx_fc_credits_1_2 */
/* Register type referenced: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_1_2 */
/* Register template referenced: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_1_2 */
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_OFFSET 0x457
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_BYTE_OFFSET 0x115c
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.sta_c_ecc_rxbuf_0                          */
/* Register type referenced: cap_pxc_csr::sta_c_ecc_rxbuf_0                */
/* Register template referenced: cap_pxc_csr::sta_c_ecc_rxbuf_0            */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_OFFSET 0x458
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_BYTE_OFFSET 0x1160
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_RESET_MASK 0xfffc0000
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.sta_c_ecc_rxbuf_1                          */
/* Register type referenced: cap_pxc_csr::sta_c_ecc_rxbuf_1                */
/* Register template referenced: cap_pxc_csr::sta_c_ecc_rxbuf_1            */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_OFFSET 0x459
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_BYTE_OFFSET 0x1164
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_RESET_MASK 0xfffc0000
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.sta_c_ecc_rxbuf_2                          */
/* Register type referenced: cap_pxc_csr::sta_c_ecc_rxbuf_2                */
/* Register template referenced: cap_pxc_csr::sta_c_ecc_rxbuf_2            */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_OFFSET 0x45a
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_BYTE_OFFSET 0x1168
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_RESET_MASK 0xfffc0000
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.sta_c_ecc_rxbuf_3                          */
/* Register type referenced: cap_pxc_csr::sta_c_ecc_rxbuf_3                */
/* Register template referenced: cap_pxc_csr::sta_c_ecc_rxbuf_3            */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_OFFSET 0x45b
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_BYTE_OFFSET 0x116c
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_RESET_MASK 0xfffc0000
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.sat_c_port_cnt_tx_drop                     */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_tx_drop           */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_tx_drop       */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_OFFSET 0x45c
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_BYTE_OFFSET 0x1170
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_WRITE_MASK 0x0000ffff
/* Register member: cap_pxc_csr.sat_c_port_cnt_rc_legacy_int_rx            */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_rc_legacy_int_rx  */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_rc_legacy_int_rx */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_OFFSET 0x45d
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_BYTE_OFFSET 0x1174
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_WRITE_MASK 0x0000ffff
/* Register member: cap_pxc_csr.sat_c_port_cnt_rx_malform_tlp              */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_rx_malform_tlp    */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_rx_malform_tlp */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_OFFSET 0x45e
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_BYTE_OFFSET 0x1178
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sat_c_port_cnt_rx_framing_err              */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_rx_framing_err    */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_rx_framing_err */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_OFFSET 0x45f
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_BYTE_OFFSET 0x117c
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sat_c_port_cnt_rx_ecrc_err                 */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_rx_ecrc_err       */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_rx_ecrc_err   */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_OFFSET 0x460
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_BYTE_OFFSET 0x1180
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sat_c_port_cnt_rxbuf_ecc_err               */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_rxbuf_ecc_err     */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_rxbuf_ecc_err */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_OFFSET 0x461
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_BYTE_OFFSET 0x1184
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sat_c_port_cnt_rx_nullify                  */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_rx_nullify        */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_rx_nullify    */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_OFFSET 0x462
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_BYTE_OFFSET 0x1188
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sat_c_port_cnt_rx_watchdog_nullify         */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_rx_watchdog_nullify */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_rx_watchdog_nullify */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_OFFSET 0x463
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_BYTE_OFFSET 0x118c
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sat_c_port_cnt_rx_unsupp                   */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_rx_unsupp         */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_rx_unsupp     */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_OFFSET 0x464
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_BYTE_OFFSET 0x1190
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sat_c_port_cnt_txbfr_overflow              */
/* Register type referenced: cap_pxc_csr::sat_c_port_cnt_txbfr_overflow    */
/* Register template referenced: cap_pxc_csr::sat_c_port_cnt_txbfr_overflow */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_OFFSET 0x465
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_BYTE_OFFSET 0x1194
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_READ_MASK 0xffffffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr.sta_c_port_phystatus                       */
/* Register type referenced: cap_pxc_csr::sta_c_port_phystatus             */
/* Register template referenced: cap_pxc_csr::sta_c_port_phystatus         */
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_OFFSET 0x466
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_BYTE_OFFSET 0x1198
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_RESET_MASK 0xffff0000
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_READ_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr.csr_intr                                   */
/* Register type referenced: cap_pxc_csr::csr_intr                         */
/* Register template referenced: cap_pxc_csr::csr_intr                     */
#define CAP_PXC_CSR_CSR_INTR_OFFSET 0x467
#define CAP_PXC_CSR_CSR_INTR_BYTE_OFFSET 0x119c
#define CAP_PXC_CSR_CSR_INTR_READ_ACCESS 1
#define CAP_PXC_CSR_CSR_INTR_WRITE_ACCESS 1
#define CAP_PXC_CSR_CSR_INTR_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CSR_INTR_RESET_MASK 0xfffffffe
#define CAP_PXC_CSR_CSR_INTR_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CSR_INTR_WRITE_MASK 0x00000002
/* Group member: cap_pxc_csr.int_groups                                    */
/* Group type referenced: cap_pxc_csr::int_groups                          */
/* Group template referenced: cap_pxc_csr::intgrp_status                   */
#define CAP_PXC_CSR_INT_GROUPS_OFFSET 0x468
#define CAP_PXC_CSR_INT_GROUPS_BYTE_OFFSET 0x11a0
#define CAP_PXC_CSR_INT_GROUPS_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_WRITE_ACCESS 1
/* Group member: cap_pxc_csr.int_c_mac                                     */
/* Group type referenced: cap_pxc_csr::int_c_mac                           */
/* Group template referenced: cap_pxc_csr::intgrp                          */
#define CAP_PXC_CSR_INT_C_MAC_OFFSET 0x46c
#define CAP_PXC_CSR_INT_C_MAC_BYTE_OFFSET 0x11b0
#define CAP_PXC_CSR_INT_C_MAC_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_WRITE_ACCESS 1
/* Group member: cap_pxc_csr.int_c_ecc                                     */
/* Group type referenced: cap_pxc_csr::int_c_ecc                           */
/* Group template referenced: cap_pxc_csr::intgrp                          */
#define CAP_PXC_CSR_INT_C_ECC_OFFSET 0x470
#define CAP_PXC_CSR_INT_C_ECC_BYTE_OFFSET 0x11c0
#define CAP_PXC_CSR_INT_C_ECC_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_WRITE_ACCESS 1
/* Register member: cap_pxc_csr.cfg_c_spare                                */
/* Register type referenced: cap_pxc_csr::cfg_c_spare                      */
/* Register template referenced: cap_pxc_csr::cfg_c_spare                  */
#define CAP_PXC_CSR_CFG_C_SPARE_OFFSET 0x474
#define CAP_PXC_CSR_CFG_C_SPARE_BYTE_OFFSET 0x11d0
#define CAP_PXC_CSR_CFG_C_SPARE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_SPARE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_SPARE_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_CFG_C_SPARE_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_SPARE_READ_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_SPARE_WRITE_MASK 0xffffffff

/* Memory type: cap_pxc_csr::dhs_c_mac_apb                                 */
/* Memory template: cap_pxc_csr::dhs_c_mac_apb                             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 123 */
#define CAP_PXC_CSR_DHS_C_MAC_APB_SIZE 0x400
#define CAP_PXC_CSR_DHS_C_MAC_APB_BYTE_SIZE 0x1000
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRIES 0x400
#define CAP_PXC_CSR_DHS_C_MAC_APB_MSB 31
#define CAP_PXC_CSR_DHS_C_MAC_APB_LSB 0
#define CAP_PXC_CSR_DHS_C_MAC_APB_WIDTH 32
#define CAP_PXC_CSR_DHS_C_MAC_APB_MASK 0xffffffff
#define CAP_PXC_CSR_DHS_C_MAC_APB_GET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_DHS_C_MAC_APB_SET(x) ((x) & 0xffffffff)
/* Register member: cap_pxc_csr::dhs_c_mac_apb.entry                       */
/* Register type referenced: cap_pxc_csr::dhs_c_mac_apb::entry             */
/* Register template referenced: cap_pxc_csr::dhs_c_mac_apb::entry         */
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_OFFSET 0x0
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_BYTE_OFFSET 0x0
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_READ_ACCESS 1
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_WRITE_ACCESS 1
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_READ_MASK 0xffffffff
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_WRITE_MASK 0xffffffff

/* Register type: cap_pxc_csr::dhs_c_mac_apb::entry                        */
/* Register template: cap_pxc_csr::dhs_c_mac_apb::entry                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 130 */
/* Field member: cap_pxc_csr::dhs_c_mac_apb::entry.cfg_data                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 193 */
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_MSB 31
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_LSB 0
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_WIDTH 32
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_READ_ACCESS 1
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_WRITE_ACCESS 1
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_DHS_C_MAC_APB_ENTRY_CFG_DATA_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_pxc_csr::cfg_c_mac_k_gen                        */
/* Wide Register template: cap_pxc_csr::cfg_c_mac_k_gen                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 135 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_SIZE 0x2
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_BYTE_SIZE 0x8

/* Register type: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2        */
/* Register template: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 135 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.ecrc_gen_mode */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_LSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_FIELD_MASK 0x80000000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_GET(x) \
   (((x) & 0x80000000) >> 31)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_SET(x) \
   (((x) << 31) & 0x80000000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_ECRC_GEN_MODE_MODIFY(r, x) \
   ((((x) << 31) & 0x80000000) | ((r) & 0x7fffffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.reverved4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_MSB 30
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_LSB 30
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_FIELD_MASK 0x40000000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_GET(x) \
   (((x) & 0x40000000) >> 30)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_SET(x) \
   (((x) << 30) & 0x40000000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_REVERVED4_MODIFY(r, x) \
   ((((x) << 30) & 0x40000000) | ((r) & 0xbfffffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.reserved3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_MSB 29
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_LSB 29
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_FIELD_MASK 0x20000000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_GET(x) \
   (((x) & 0x20000000) >> 29)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_SET(x) \
   (((x) << 29) & 0x20000000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED3_MODIFY(r, x) \
   ((((x) << 29) & 0x20000000) | ((r) & 0xdfffffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.rxelecidle_cfg */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_MSB 28
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_LSB 28
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_FIELD_MASK 0x10000000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RXELECIDLE_CFG_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.disable_lanes */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_MSB 27
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_LSB 24
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_WIDTH 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_FIELD_MASK 0x0f000000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_DISABLE_LANES_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.eq_ph23_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_MSB 23
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_LSB 23
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_FIELD_MASK 0x00800000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_EQ_PH23_EN_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.tx_cutthru_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_MSB 22
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_LSB 22
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_FIELD_MASK 0x00400000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_TX_CUTTHRU_EN_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.rx_cutthru_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_MSB 21
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_LSB 21
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_FIELD_MASK 0x00200000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RX_CUTTHRU_EN_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.reserved2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_MSB 20
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_LSB 18
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_WIDTH 3
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_FIELD_MASK 0x001c0000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_GET(x) \
   (((x) & 0x001c0000) >> 18)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_SET(x) \
   (((x) << 18) & 0x001c0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED2_MODIFY(r, x) \
   ((((x) << 18) & 0x001c0000) | ((r) & 0xffe3ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.lane_reverse_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_MSB 17
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_LSB 17
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_FIELD_MASK 0x00020000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_LANE_REVERSE_EN_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.bfm_mode */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_MSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_FIELD_MASK 0x00010000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_BFM_MODE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.reserved1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_LSB 13
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_WIDTH 3
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_FIELD_MASK 0x0000e000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_GET(x) \
   (((x) & 0x0000e000) >> 13)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_SET(x) \
   (((x) << 13) & 0x0000e000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_RESERVED1_MODIFY(r, x) \
   ((((x) << 13) & 0x0000e000) | ((r) & 0xffff1fff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.gen4_supported */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_MSB 12
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_LSB 12
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_FIELD_MASK 0x00001000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN4_SUPPORTED_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.gen3_supported */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_MSB 11
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_LSB 11
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_FIELD_MASK 0x00000800
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN3_SUPPORTED_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.gen2_supported */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_MSB 10
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_LSB 10
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_FIELD_MASK 0x00000400
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN2_SUPPORTED_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.gen1_supported */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_MSB 9
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_LSB 9
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_FIELD_MASK 0x00000200
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_GEN1_SUPPORTED_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.sris_mode */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_MSB 8
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_LSB 8
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_FIELD_MASK 0x00000100
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SRIS_MODE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.port_type */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_MSB 7
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_LSB 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_WIDTH 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_RESET 0x5
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_FIELD_MASK 0x000000f0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_GET(x) \
   (((x) & 0x000000f0) >> 4)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_SET(x) \
   (((x) << 4) & 0x000000f0)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_PORT_TYPE_MODIFY(r, x) \
   ((((x) << 4) & 0x000000f0) | ((r) & 0xffffff0f))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_0_2.spec_version */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_MSB 3
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_WIDTH 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_RESET 0x4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_FIELD_MASK 0x0000000f
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_0_2_SPEC_VERSION_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2        */
/* Register template: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 135 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.reserved4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_LSB 28
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_WIDTH 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_FIELD_MASK 0xf0000000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_GET(x) \
   (((x) & 0xf0000000) >> 28)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_SET(x) \
   (((x) << 28) & 0xf0000000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED4_MODIFY(r, x) \
   ((((x) << 28) & 0xf0000000) | ((r) & 0x0fffffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.limit_tx_bfr_size */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_MSB 27
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_LSB 24
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_WIDTH 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_FIELD_MASK 0x0f000000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_GET(x) \
   (((x) & 0x0f000000) >> 24)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_SET(x) \
   (((x) << 24) & 0x0f000000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_LIMIT_TX_BFR_SIZE_MODIFY(r, x) \
   ((((x) << 24) & 0x0f000000) | ((r) & 0xf0ffffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.rx_wdog_thres_high */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_MSB 23
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_LSB 20
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_WIDTH 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_FIELD_MASK 0x00f00000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_SET(x) \
   (((x) << 20) & 0x00f00000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_HIGH_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.rx_wdog_thres_low */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_MSB 19
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_WIDTH 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_FIELD_MASK 0x000f0000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_GET(x) \
   (((x) & 0x000f0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_SET(x) \
   (((x) << 16) & 0x000f0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_THRES_LOW_MODIFY(r, x) \
   ((((x) << 16) & 0x000f0000) | ((r) & 0xfff0ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.reserved5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_LSB 7
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_WIDTH 9
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_RESET 0x000
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_FIELD_MASK 0x0000ff80
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_GET(x) \
   (((x) & 0x0000ff80) >> 7)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_SET(x) \
   (((x) << 7) & 0x0000ff80)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RESERVED5_MODIFY(r, x) \
   ((((x) << 7) & 0x0000ff80) | ((r) & 0xffff007f))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.vf_intr_tx_mode */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_MSB 6
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_LSB 6
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_VF_INTR_TX_MODE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.rxvalid_filter */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_MSB 5
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_LSB 5
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RXVALID_FILTER_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.upcfg_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_MSB 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_LSB 4
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_RESET 0x0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_UPCFG_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.rx_wdog_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_MSB 3
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_LSB 3
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_RX_WDOG_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.tx_err_mgmt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_MSB 2
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_LSB 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_WIDTH 2
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_FIELD_MASK 0x00000006
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_GET(x) \
   (((x) & 0x00000006) >> 1)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_SET(x) \
   (((x) << 1) & 0x00000006)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_TX_ERR_MGMT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000006) | ((r) & 0xfffffff9))
/* Field member: cap_pxc_csr::cfg_c_mac_k_gen::cfg_c_mac_k_gen_1_2.pf_intr_tx_mode */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_MSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_WIDTH 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_RESET 0x1
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_MAC_K_GEN_CFG_C_MAC_K_GEN_1_2_PF_INTR_TX_MODE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxc_csr::cfg_c_mac_k_rx_cred                    */
/* Wide Register template: cap_pxc_csr::cfg_c_mac_k_rx_cred                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 170 */
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_SIZE 0x4
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_BYTE_SIZE 0x10

/* Register type: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_0_3 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_0_3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 170 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_0_3.word0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_RESET 0x00400100
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_0_3_WORD0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_1_3 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_1_3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 170 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_1_3.word1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_RESET 0x00200020
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_1_3_WORD1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_2_3 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_2_3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 170 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_rx_cred::cfg_c_mac_k_rx_cred_2_3.word3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_RX_CRED_CFG_C_MAC_K_RX_CRED_2_3_WORD3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_pxc_csr::cfg_c_mac_k_lmr                        */
/* Wide Register template: cap_pxc_csr::cfg_c_mac_k_lmr                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 178 */
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_SIZE 0x4
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_BYTE_SIZE 0x10

/* Register type: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_0_3        */
/* Register template: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_0_3    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 178 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_0_3.word0   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_RESET 0x14062000
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_0_3_WORD0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_1_3        */
/* Register template: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_1_3    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 178 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_1_3.word1   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_RESET 0x00000005
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_1_3_WORD1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_2_3        */
/* Register template: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_2_3    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 178 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_lmr::cfg_c_mac_k_lmr_2_3.word3   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_RESET 0x00000001
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_LMR_CFG_C_MAC_K_LMR_2_3_WORD3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_pxc_csr::cfg_c_mac_k_pexconf                    */
/* Wide Register template: cap_pxc_csr::cfg_c_mac_k_pexconf                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_SIZE 0x10
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_BYTE_SIZE 0x40

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_0_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_0_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_0_12.word0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_RESET 0x00000001
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_0_12_WORD0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_1_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_1_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_1_12.word1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_RESET 0x00210bf0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_1_12_WORD1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_2_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_2_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_2_12.word2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_RESET 0x0010ad77
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_2_12_WORD2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_3_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_3_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_3_12.word3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_3_12_WORD3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_4_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_4_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_4_12.word4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_4_12_WORD4_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_5_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_5_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_5_12.word5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_RESET 0xc0402000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_5_12_WORD5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_6_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_6_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_6_12.word6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_RESET 0x00082006
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_6_12_WORD6_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_7_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_7_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_7_12.word7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_RESET 0xd28adca5
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_7_12_WORD7_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_8_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_8_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_8_12.word8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_8_12_WORD8_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_9_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_9_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_9_12.word9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_RESET 0x00001040
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_9_12_WORD9_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_10_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_10_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_10_12.word10 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_RESET 0x01800001
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_10_12_WORD10_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_11_12 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_11_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pexconf::cfg_c_mac_k_pexconf_11_12.word11 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PEXCONF_CFG_C_MAC_K_PEXCONF_11_12_WORD11_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_pxc_csr::cfg_c_mac_k_pciconf                    */
/* Wide Register template: cap_pxc_csr::cfg_c_mac_k_pciconf                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_SIZE 0x10
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_BYTE_SIZE 0x40

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_0_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_0_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_0_9.word0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_RESET 0x10001dd8
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_0_9_WORD0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_1_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_1_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_1_9.word1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_RESET 0x06040000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_1_9_WORD1_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_2_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_2_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_2_9.word2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_RESET 0x10001dd8
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_2_9_WORD2_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_3_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_3_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_3_9.word3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_RESET 0xc8004000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_3_9_WORD3_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_4_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_4_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_4_9.word4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_RESET 0x00000001
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_4_9_WORD4_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_5_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_5_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_5_9.word5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_5_9_WORD5_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_6_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_6_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_6_9.word6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_6_9_WORD6_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_7_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_7_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_7_9.word7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_RESET 0x80000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_7_9_WORD7_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_8_9 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_8_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_pciconf::cfg_c_mac_k_pciconf_8_9.word8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_PCICONF_CFG_C_MAC_K_PCICONF_8_9_WORD8_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Wide Register type: cap_pxc_csr::cfg_c_mac_k_equpreset                  */
/* Wide Register template: cap_pxc_csr::cfg_c_mac_k_equpreset              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_SIZE 0x8
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_BYTE_SIZE 0x20

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_0_8 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_0_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_0_8.lane1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_0_8.lane0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_0_8_LANE0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_1_8 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_1_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_1_8.lane3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_1_8.lane2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_1_8_LANE2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_2_8 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_2_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_2_8.lane5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_2_8.lane4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_2_8_LANE4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_3_8 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_3_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_3_8.lane7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE7_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_3_8.lane6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_3_8_LANE6_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_4_8 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_4_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_4_8.lane9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE9_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_4_8.lane8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_4_8_LANE8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_5_8 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_5_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_5_8.lane11 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE11_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_5_8.lane10 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_5_8_LANE10_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_6_8 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_6_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_6_8.lane13 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE13_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_6_8.lane12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_6_8_LANE12_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_7_8 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_7_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_7_8.lane15 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE15_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset::cfg_c_mac_k_equpreset_7_8.lane14 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_RESET 0x0404
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET_CFG_C_MAC_K_EQUPRESET_7_8_LANE14_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_pxc_csr::cfg_c_mac_k_equpreset16                */
/* Wide Register template: cap_pxc_csr::cfg_c_mac_k_equpreset16            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 242 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_SIZE 0x4
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_BYTE_SIZE 0x10

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_0_4 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_0_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 242 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_0_4.lane1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_RESET 0x4444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_0_4.lane0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_RESET 0x4444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_0_4_LANE0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_1_4 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_1_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 242 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_1_4.lane3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_RESET 0x4444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_1_4.lane2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_RESET 0x4444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_1_4_LANE2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_2_4 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_2_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 242 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_2_4.lane5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_RESET 0x4444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_2_4.lane4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_RESET 0x4444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_2_4_LANE4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_3_4 */
/* Register template: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_3_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 242 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_3_4.lane7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_RESET 0x4444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE7_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_k_equpreset16::cfg_c_mac_k_equpreset16_3_4.lane6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_RESET 0x4444
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_K_EQUPRESET16_CFG_C_MAC_K_EQUPRESET16_3_4_LANE6_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::cfg_c_mac_k_bar0windows                     */
/* Register template: cap_pxc_csr::cfg_c_mac_k_bar0windows                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 255 */
/* Field member: cap_pxc_csr::cfg_c_mac_k_bar0windows.bits227_224          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_MSB 3
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_WIDTH 4
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_RESET 0xf
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_FIELD_MASK 0x0000000f
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PXC_CSR_CFG_C_MAC_K_BAR0WINDOWS_BITS227_224_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Wide Register type: cap_pxc_csr::cfg_c_port_mac                         */
/* Wide Register template: cap_pxc_csr::cfg_c_port_mac                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 262 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_SIZE 0x2
#define CAP_PXC_CSR_CFG_C_PORT_MAC_BYTE_SIZE 0x8

/* Register type: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2          */
/* Register template: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 262 */
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.pl_exit_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_MSB 31
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_LSB 29
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_WIDTH 3
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_RESET 0x7
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_FIELD_MASK 0xe0000000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_GET(x) \
   (((x) & 0xe0000000) >> 29)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_SET(x) \
   (((x) << 29) & 0xe0000000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PL_EXIT_EN_MODIFY(r, x) \
   ((((x) << 29) & 0xe0000000) | ((r) & 0x1fffffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.tx_stream */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_MSB 28
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_LSB 28
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_FIELD_MASK 0x10000000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_GET(x) \
   (((x) & 0x10000000) >> 28)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_SET(x) \
   (((x) << 28) & 0x10000000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TX_STREAM_MODIFY(r, x) \
   ((((x) << 28) & 0x10000000) | ((r) & 0xefffffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.flush_marker_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_MSB 27
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_LSB 27
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_FIELD_MASK 0x08000000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_GET(x) \
   (((x) & 0x08000000) >> 27)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_SET(x) \
   (((x) << 27) & 0x08000000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_FLUSH_MARKER_EN_MODIFY(r, x) \
   ((((x) << 27) & 0x08000000) | ((r) & 0xf7ffffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.port_type */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_MSB 26
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_LSB 26
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_RESET 0x1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_FIELD_MASK 0x04000000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_PORT_TYPE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.tl_clock_freq */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_MSB 25
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_LSB 4
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_WIDTH 22
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_RESET 0x00033e
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_FIELD_MASK 0x03fffff0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_GET(x) \
   (((x) & 0x03fffff0) >> 4)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_SET(x) \
   (((x) << 4) & 0x03fffff0)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_TL_CLOCK_FREQ_MODIFY(r, x) \
   ((((x) << 4) & 0x03fffff0) | ((r) & 0xfc00000f))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.cfg_retry_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_MSB 3
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_LSB 3
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_CFG_RETRY_EN_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.ltssm_en_portgate_qual */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_MSB 2
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_LSB 2
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_PORTGATE_QUAL_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.ltssm_en  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_MSB 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_LSB 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_LTSSM_EN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_0_2.reset     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_MSB 0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_LSB 0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_RESET 0x1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_0_2_RESET_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2          */
/* Register template: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 262 */
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.rc_legacy_axi_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_MSB 20
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_LSB 20
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_FIELD_MASK 0x00100000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_RC_LEGACY_AXI_EN_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.aer_common_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_MSB 19
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_LSB 19
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_FIELD_MASK 0x00080000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AER_COMMON_EN_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.margining_sw_ready */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_MSB 18
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_LSB 18
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_FIELD_MASK 0x00040000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_SW_READY_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.margining_ready */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_MSB 17
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_LSB 17
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_FIELD_MASK 0x00020000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_MARGINING_READY_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.auto_retry_en */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_MSB 16
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_LSB 16
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_RESET 0x1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_FIELD_MASK 0x00010000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_AUTO_RETRY_EN_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.inject_ecrc */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_MSB 15
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_LSB 15
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_FIELD_MASK 0x00008000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_ECRC_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.inject_lcrc */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_MSB 14
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_LSB 14
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_FIELD_MASK 0x00004000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_INJECT_LCRC_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.pm_clkcontrol */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_MSB 13
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_LSB 13
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_FIELD_MASK 0x00002000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_CLKCONTROL_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.pm_turnoffcontrol */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_MSB 12
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_LSB 12
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_FIELD_MASK 0x00001000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_TURNOFFCONTROL_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.pm_data   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_MSB 11
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_LSB 2
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_WIDTH 10
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_RESET 0x000
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_FIELD_MASK 0x00000ffc
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_GET(x) \
   (((x) & 0x00000ffc) >> 2)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_SET(x) \
   (((x) << 2) & 0x00000ffc)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_DATA_MODIFY(r, x) \
   ((((x) << 2) & 0x00000ffc) | ((r) & 0xfffff003))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.pm_event  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_MSB 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_LSB 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_EVENT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::cfg_c_port_mac::cfg_c_port_mac_1_2.pm_auxpwr */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_MSB 0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_LSB 0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_PORT_MAC_CFG_C_PORT_MAC_1_2_PM_AUXPWR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pxc_csr::cnt_c_tl_rx_req                        */
/* Wide Register template: cap_pxc_csr::cnt_c_tl_rx_req                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 287 */
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_SIZE 0x2
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_BYTE_SIZE 0x8

/* Register type: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_0_2        */
/* Register template: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_0_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 287 */
/* Field member: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_0_2.tlp_31_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_MSB 31
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_LSB 0
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_WIDTH 32
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_0_2_TLP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_1_2        */
/* Register template: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_1_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 287 */
/* Field member: cap_pxc_csr::cnt_c_tl_rx_req::cnt_c_tl_rx_req_1_2.tlp_39_32 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_MSB 7
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_LSB 0
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_WIDTH 8
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_CNT_C_TL_RX_REQ_CNT_C_TL_RX_REQ_1_2_TLP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxc_csr::cnt_c_tl_rx_cpl                        */
/* Wide Register template: cap_pxc_csr::cnt_c_tl_rx_cpl                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 294 */
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_SIZE 0x2
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_BYTE_SIZE 0x8

/* Register type: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_0_2        */
/* Register template: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_0_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 294 */
/* Field member: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_0_2.tlp_31_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_MSB 31
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_LSB 0
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_WIDTH 32
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_0_2_TLP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_1_2        */
/* Register template: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_1_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 294 */
/* Field member: cap_pxc_csr::cnt_c_tl_rx_cpl::cnt_c_tl_rx_cpl_1_2.tlp_39_32 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_MSB 7
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_LSB 0
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_WIDTH 8
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_CNT_C_TL_RX_CPL_CNT_C_TL_RX_CPL_1_2_TLP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxc_csr::cnt_c_tl_tx_req                        */
/* Wide Register template: cap_pxc_csr::cnt_c_tl_tx_req                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 301 */
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_SIZE 0x2
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_BYTE_SIZE 0x8

/* Register type: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_0_2        */
/* Register template: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_0_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 301 */
/* Field member: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_0_2.tlp_31_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_MSB 31
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_LSB 0
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_WIDTH 32
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_0_2_TLP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_1_2        */
/* Register template: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_1_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 301 */
/* Field member: cap_pxc_csr::cnt_c_tl_tx_req::cnt_c_tl_tx_req_1_2.tlp_39_32 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_MSB 7
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_LSB 0
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_WIDTH 8
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_CNT_C_TL_TX_REQ_CNT_C_TL_TX_REQ_1_2_TLP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Wide Register type: cap_pxc_csr::cnt_c_tl_tx_cpl                        */
/* Wide Register template: cap_pxc_csr::cnt_c_tl_tx_cpl                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 308 */
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_SIZE 0x2
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_BYTE_SIZE 0x8

/* Register type: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_0_2        */
/* Register template: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_0_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 308 */
/* Field member: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_0_2.tlp_31_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_MSB 31
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_LSB 0
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_WIDTH 32
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_0_2_TLP_31_0_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_1_2        */
/* Register template: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_1_2    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 308 */
/* Field member: cap_pxc_csr::cnt_c_tl_tx_cpl::cnt_c_tl_tx_cpl_1_2.tlp_39_32 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_MSB 7
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_LSB 0
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_WIDTH 8
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_CNT_C_TL_TX_CPL_CNT_C_TL_TX_CPL_1_2_TLP_39_32_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::cnt_c_port_rx_cfg0_req                      */
/* Register template: cap_pxc_csr::cnt_c_port_rx_cfg0_req                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 315 */
/* Field member: cap_pxc_csr::cnt_c_port_rx_cfg0_req.tlp                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 152 */
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_MSB 15
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_LSB 0
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_WIDTH 16
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_READ_ACCESS 1
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_WRITE_ACCESS 1
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_RESET 0x0000
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_GET(x) ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_SET(x) ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CNT_C_PORT_RX_CFG0_REQ_TLP_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::sta_c_port_mac                              */
/* Register template: cap_pxc_csr::sta_c_port_mac                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 320 */
/* Field member: cap_pxc_csr::sta_c_port_mac.dllp_tx_inhibited             */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_MSB 25
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_LSB 25
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_FIELD_MASK 0x02000000
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PXC_CSR_STA_C_PORT_MAC_DLLP_TX_INHIBITED_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pxc_csr::sta_c_port_mac.tlp_tx_inhibited              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_MSB 24
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_LSB 24
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_FIELD_MASK 0x01000000
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PXC_CSR_STA_C_PORT_MAC_TLP_TX_INHIBITED_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pxc_csr::sta_c_port_mac.pm_clkstatus                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_MSB 23
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_LSB 20
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_WIDTH 4
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_FIELD_MASK 0x00f00000
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_GET(x) \
   (((x) & 0x00f00000) >> 20)
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_SET(x) \
   (((x) << 20) & 0x00f00000)
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_CLKSTATUS_MODIFY(r, x) \
   ((((x) << 20) & 0x00f00000) | ((r) & 0xff0fffff))
/* Field member: cap_pxc_csr::sta_c_port_mac.pm_turnoffstatus              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_MSB 19
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_LSB 19
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_FIELD_MASK 0x00080000
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PXC_CSR_STA_C_PORT_MAC_PM_TURNOFFSTATUS_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxc_csr::sta_c_port_mac.rc_int_pinstate               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_MSB 18
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_LSB 15
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_WIDTH 4
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_FIELD_MASK 0x00078000
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_GET(x) \
   (((x) & 0x00078000) >> 15)
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_SET(x) \
   (((x) << 15) & 0x00078000)
#define CAP_PXC_CSR_STA_C_PORT_MAC_RC_INT_PINSTATE_MODIFY(r, x) \
   ((((x) << 15) & 0x00078000) | ((r) & 0xfff87fff))
/* Field member: cap_pxc_csr::sta_c_port_mac.dpc_active                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_MSB 14
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_LSB 14
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_FIELD_MASK 0x00004000
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXC_CSR_STA_C_PORT_MAC_DPC_ACTIVE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxc_csr::sta_c_port_mac.trn2ltssm_l2                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_MSB 13
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_LSB 13
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_FIELD_MASK 0x00002000
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L2_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxc_csr::sta_c_port_mac.trn2ltssm_l1                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_MSB 12
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_LSB 12
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_FIELD_MASK 0x00001000
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L1_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxc_csr::sta_c_port_mac.trn2ltssm_l0s                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_MSB 11
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_LSB 11
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_FIELD_MASK 0x00000800
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXC_CSR_STA_C_PORT_MAC_TRN2LTSSM_L0S_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxc_csr::sta_c_port_mac.lp_state                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_MSB 10
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_LSB 7
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_WIDTH 4
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_FIELD_MASK 0x00000780
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_GET(x) (((x) & 0x00000780) >> 7)
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_SET(x) (((x) << 7) & 0x00000780)
#define CAP_PXC_CSR_STA_C_PORT_MAC_LP_STATE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000780) | ((r) & 0xfffff87f))
/* Field member: cap_pxc_csr::sta_c_port_mac.portgate_open                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_MSB 6
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_LSB 6
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_STA_C_PORT_MAC_PORTGATE_OPEN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::sta_c_port_mac.dl_up                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_MSB 5
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_LSB 5
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_SET(x) (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_STA_C_PORT_MAC_DL_UP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::sta_c_port_mac.ltssm                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_MSB 4
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_LSB 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_WIDTH 5
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_FIELD_MASK 0x0000001f
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_GET(x) ((x) & 0x0000001f)
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_SET(x) ((x) & 0x0000001f)
#define CAP_PXC_CSR_STA_C_PORT_MAC_LTSSM_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_pxc_csr::sta_c_port_rst                              */
/* Register template: cap_pxc_csr::sta_c_port_rst                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 337 */
/* Field member: cap_pxc_csr::sta_c_port_rst.hrst                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_MSB 19
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_LSB 19
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_FIELD_MASK 0x00080000
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_GET(x) (((x) & 0x00080000) >> 19)
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_SET(x) (((x) << 19) & 0x00080000)
#define CAP_PXC_CSR_STA_C_PORT_RST_HRST_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pxc_csr::sta_c_port_rst.srst                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_MSB 18
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_LSB 18
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_FIELD_MASK 0x00040000
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_GET(x) (((x) & 0x00040000) >> 18)
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_SET(x) (((x) << 18) & 0x00040000)
#define CAP_PXC_CSR_STA_C_PORT_RST_SRST_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxc_csr::sta_c_port_rst.app_xrst                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_MSB 17
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_LSB 17
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_FIELD_MASK 0x00020000
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_GET(x) (((x) & 0x00020000) >> 17)
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XRST_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxc_csr::sta_c_port_rst.app_xperst                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_MSB 16
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_LSB 16
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_FIELD_MASK 0x00010000
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_XPERST_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxc_csr::sta_c_port_rst.app_sperst                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_MSB 15
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_LSB 15
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_FIELD_MASK 0x00008000
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_SPERST_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxc_csr::sta_c_port_rst.app_hperst                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_MSB 14
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_LSB 14
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_FIELD_MASK 0x00004000
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXC_CSR_STA_C_PORT_RST_APP_HPERST_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxc_csr::sta_c_port_rst.tl_crstn                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_MSB 13
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_LSB 13
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_FIELD_MASK 0x00002000
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_GET(x) (((x) & 0x00002000) >> 13)
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_CRSTN_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxc_csr::sta_c_port_rst.tl_rstn                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_MSB 12
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_LSB 12
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_FIELD_MASK 0x00001000
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_GET(x) (((x) & 0x00001000) >> 12)
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_RSTN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxc_csr::sta_c_port_rst.tl_npor                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_MSB 11
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_LSB 11
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_FIELD_MASK 0x00000800
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXC_CSR_STA_C_PORT_RST_TL_NPOR_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxc_csr::sta_c_port_rst.phystatus_or                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_MSB 10
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_LSB 10
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_FIELD_MASK 0x00000400
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXC_CSR_STA_C_PORT_RST_PHYSTATUS_OR_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxc_csr::sta_c_port_rst.pl_npor                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_MSB 9
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_LSB 9
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_FIELD_MASK 0x00000200
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_SET(x) (((x) << 9) & 0x00000200)
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_NPOR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxc_csr::sta_c_port_rst.pl_rstn                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_MSB 8
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_LSB 8
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_FIELD_MASK 0x00000100
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_SET(x) (((x) << 8) & 0x00000100)
#define CAP_PXC_CSR_STA_C_PORT_RST_PL_RSTN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxc_csr::sta_c_port_rst.perstn                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_MSB 7
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_LSB 7
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_SET(x) (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_STA_C_PORT_RST_PERSTN_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::sta_c_port_rst.sec_bus_rst                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_MSB 6
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_LSB 6
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_STA_C_PORT_RST_SEC_BUS_RST_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::sta_c_port_rst.mac_dl_up                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_MSB 5
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_LSB 5
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_WIDTH 1
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_DL_UP_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::sta_c_port_rst.mac_ltssm                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_MSB 4
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_LSB 0
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_WIDTH 5
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_FIELD_MASK 0x0000001f
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_GET(x) ((x) & 0x0000001f)
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_SET(x) ((x) & 0x0000001f)
#define CAP_PXC_CSR_STA_C_PORT_RST_MAC_LTSSM_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_pxc_csr::cfg_c_portgate_open                         */
/* Register template: cap_pxc_csr::cfg_c_portgate_open                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 358 */
/* Field member: cap_pxc_csr::cfg_c_portgate_open.data                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_MSB 0
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_LSB 0
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_PORTGATE_OPEN_DATA_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::cfg_c_portgate_close                        */
/* Register template: cap_pxc_csr::cfg_c_portgate_close                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 365 */
/* Field member: cap_pxc_csr::cfg_c_portgate_close.data                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_MSB 0
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_LSB 0
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_WIDTH 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_RESET 0x0
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_PORTGATE_CLOSE_DATA_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::cfg_c_ltr_latency                           */
/* Register template: cap_pxc_csr::cfg_c_ltr_latency                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 372 */
/* Field member: cap_pxc_csr::cfg_c_ltr_latency.data                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_MSB 31
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_LSB 0
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_WIDTH 32
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_LTR_LATENCY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_autonomous_linkwidth                  */
/* Register template: cap_pxc_csr::cfg_c_autonomous_linkwidth              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 379 */
/* Field member: cap_pxc_csr::cfg_c_autonomous_linkwidth.pm_bwchange       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_MSB 3
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_LSB 0
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_WIDTH 4
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_RESET 0x0
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_FIELD_MASK 0x0000000f
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PXC_CSR_CFG_C_AUTONOMOUS_LINKWIDTH_PM_BWCHANGE_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pxc_csr::cfg_c_tl_report                             */
/* Register template: cap_pxc_csr::cfg_c_tl_report                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 386 */
/* Field member: cap_pxc_csr::cfg_c_tl_report.cor_err                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_MSB 10
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_LSB 10
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_FIELD_MASK 0x00000400
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_COR_ERR_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxc_csr::cfg_c_tl_report.unc_err                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_MSB 9
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_LSB 9
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_FIELD_MASK 0x00000200
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_SET(x) (((x) << 9) & 0x00000200)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_UNC_ERR_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxc_csr::cfg_c_tl_report.tlp_prefix_blocked           */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_MSB 8
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_LSB 8
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_FIELD_MASK 0x00000100
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_TLP_PREFIX_BLOCKED_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxc_csr::cfg_c_tl_report.atomic_egress_blocked        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_MSB 7
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_LSB 7
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_ATOMIC_EGRESS_BLOCKED_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::cfg_c_tl_report.dropped_posted               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_MSB 6
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_LSB 6
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_DROPPED_POSTED_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::cfg_c_tl_report.cpl_ur                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_MSB 5
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_LSB 5
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_SET(x) (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UR_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::cfg_c_tl_report.cpl_ca                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_MSB 4
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_LSB 4
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_SET(x) (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_CA_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::cfg_c_tl_report.cpl_malform                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_MSB 3
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_LSB 3
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_MALFORM_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::cfg_c_tl_report.cpl_unexp                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_MSB 2
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_LSB 2
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_UNEXP_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::cfg_c_tl_report.cpl_timeout                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_MSB 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_LSB 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_CPL_TIMEOUT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::cfg_c_tl_report.flr_ack                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_MSB 0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_LSB 0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_WIDTH 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_RESET 0x0
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_TL_REPORT_FLR_ACK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::cfg_c_ecc_disable                           */
/* Register template: cap_pxc_csr::cfg_c_ecc_disable                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 403 */
/* Field member: cap_pxc_csr::cfg_c_ecc_disable.rxbuf_det                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_MSB 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_LSB 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_WIDTH 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_RESET 0x0
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_DET_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::cfg_c_ecc_disable.rxbuf_cor                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_MSB 0
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_LSB 0
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_WIDTH 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_RESET 0x0
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CFG_C_ECC_DISABLE_RXBUF_COR_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::cfg_c_brsw                                  */
/* Register template: cap_pxc_csr::cfg_c_brsw                              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 410 */
/* Field member: cap_pxc_csr::cfg_c_brsw.tl_brsw_in                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_MSB 7
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_LSB 0
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_WIDTH 8
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_RESET 0x00
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_GET(x) ((x) & 0x000000ff)
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_SET(x) ((x) & 0x000000ff)
#define CAP_PXC_CSR_CFG_C_BRSW_TL_BRSW_IN_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sta_c_brsw                                  */
/* Register template: cap_pxc_csr::sta_c_brsw                              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 417 */
/* Field member: cap_pxc_csr::sta_c_brsw.tl_brsw_out                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_MSB 7
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_LSB 0
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_WIDTH 8
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_GET(x) ((x) & 0x000000ff)
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_SET(x) ((x) & 0x000000ff)
#define CAP_PXC_CSR_STA_C_BRSW_TL_BRSW_OUT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::cfg_c_mac_test_in                           */
/* Register template: cap_pxc_csr::cfg_c_mac_test_in                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 422 */
/* Field member: cap_pxc_csr::cfg_c_mac_test_in.dw0                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_WIDTH 32
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_GET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_SET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_MAC_TEST_IN_DW0_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::cfg_c_mac_ssvid_cap                         */
/* Register template: cap_pxc_csr::cfg_c_mac_ssvid_cap                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 428 */
/* Field member: cap_pxc_csr::cfg_c_mac_ssvid_cap.ssid                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_MSB 31
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_LSB 16
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_RESET 0x1000
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_FIELD_MASK 0xffff0000
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSID_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pxc_csr::cfg_c_mac_ssvid_cap.ssvid                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_MSB 15
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_LSB 0
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_WIDTH 16
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_RESET 0x1dd8
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_GET(x) ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_SET(x) ((x) & 0x0000ffff)
#define CAP_PXC_CSR_CFG_C_MAC_SSVID_CAP_SSVID_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_pxc_csr::sta_c_tx_fc_credits                    */
/* Wide Register template: cap_pxc_csr::sta_c_tx_fc_credits                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 436 */
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_SIZE 0x2
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_BYTE_SIZE 0x8

/* Register type: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_0_2 */
/* Register template: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_0_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 436 */
/* Field member: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_0_2.posted */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_MSB 31
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_LSB 0
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_WIDTH 32
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_0_2_POSTED_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_1_2 */
/* Register template: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_1_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 436 */
/* Field member: cap_pxc_csr::sta_c_tx_fc_credits::sta_c_tx_fc_credits_1_2.non_posted */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_MSB 31
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_LSB 0
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_WIDTH 32
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_GET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_SET(x) \
   ((x) & 0xffffffff)
#define CAP_PXC_CSR_STA_C_TX_FC_CREDITS_STA_C_TX_FC_CREDITS_1_2_NON_POSTED_MODIFY(r, x) \
   ((x) & 0xffffffff)

/* Register type: cap_pxc_csr::sta_c_ecc_rxbuf_0                           */
/* Register template: cap_pxc_csr::sta_c_ecc_rxbuf_0                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 442 */
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_0.addr                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_MSB 17
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_LSB 10
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_WIDTH 8
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_FIELD_MASK 0x0003fc00
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_0.syndrome                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_MSB 9
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_LSB 2
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_WIDTH 8
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_0.correctable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_MSB 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_LSB 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_WIDTH 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_0.uncorrectable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_MSB 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_LSB 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_WIDTH 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_0_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::sta_c_ecc_rxbuf_1                           */
/* Register template: cap_pxc_csr::sta_c_ecc_rxbuf_1                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 449 */
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_1.addr                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_MSB 17
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_LSB 10
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_WIDTH 8
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_FIELD_MASK 0x0003fc00
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_1.syndrome                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_MSB 9
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_LSB 2
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_WIDTH 8
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_1.correctable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_MSB 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_LSB 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_WIDTH 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_1.uncorrectable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_MSB 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_LSB 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_WIDTH 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_1_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::sta_c_ecc_rxbuf_2                           */
/* Register template: cap_pxc_csr::sta_c_ecc_rxbuf_2                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 456 */
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_2.addr                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_MSB 17
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_LSB 10
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_WIDTH 8
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_FIELD_MASK 0x0003fc00
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_2.syndrome                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_MSB 9
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_LSB 2
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_WIDTH 8
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_2.correctable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_MSB 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_LSB 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_WIDTH 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_2.uncorrectable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_MSB 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_LSB 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_WIDTH 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_2_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::sta_c_ecc_rxbuf_3                           */
/* Register template: cap_pxc_csr::sta_c_ecc_rxbuf_3                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 463 */
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_3.addr                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_MSB 17
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_LSB 10
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_WIDTH 8
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_FIELD_MASK 0x0003fc00
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_GET(x) (((x) & 0x0003fc00) >> 10)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_SET(x) \
   (((x) << 10) & 0x0003fc00)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_ADDR_MODIFY(r, x) \
   ((((x) << 10) & 0x0003fc00) | ((r) & 0xfffc03ff))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_3.syndrome                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_MSB 9
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_LSB 2
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_WIDTH 8
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_FIELD_MASK 0x000003fc
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_GET(x) \
   (((x) & 0x000003fc) >> 2)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_SET(x) \
   (((x) << 2) & 0x000003fc)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_SYNDROME_MODIFY(r, x) \
   ((((x) << 2) & 0x000003fc) | ((r) & 0xfffffc03))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_3.correctable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_MSB 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_LSB 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_WIDTH 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_CORRECTABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::sta_c_ecc_rxbuf_3.uncorrectable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_MSB 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_LSB 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_WIDTH 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_STA_C_ECC_RXBUF_3_UNCORRECTABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::sat_c_port_cnt_tx_drop                      */
/* Register template: cap_pxc_csr::sat_c_port_cnt_tx_drop                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 470 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_tx_drop.portgate              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_MSB 15
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_LSB 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_FIELD_MASK 0x0000ff00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_GET(x) \
   (((x) & 0x0000ff00) >> 8)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_SET(x) \
   (((x) << 8) & 0x0000ff00)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_PORTGATE_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pxc_csr::sat_c_port_cnt_tx_drop.nullified             */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TX_DROP_NULLIFIED_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sat_c_port_cnt_rc_legacy_int_rx             */
/* Register template: cap_pxc_csr::sat_c_port_cnt_rc_legacy_int_rx         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 476 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_rc_legacy_int_rx.event        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_MSB 15
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_WIDTH 16
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_RESET 0x0000
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RC_LEGACY_INT_RX_EVENT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::sat_c_port_cnt_rx_malform_tlp               */
/* Register template: cap_pxc_csr::sat_c_port_cnt_rx_malform_tlp           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 481 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_rx_malform_tlp.event          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_MALFORM_TLP_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sat_c_port_cnt_rx_framing_err               */
/* Register template: cap_pxc_csr::sat_c_port_cnt_rx_framing_err           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 486 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_rx_framing_err.event          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_FRAMING_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sat_c_port_cnt_rx_ecrc_err                  */
/* Register template: cap_pxc_csr::sat_c_port_cnt_rx_ecrc_err              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 491 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_rx_ecrc_err.event             */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_ECRC_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sat_c_port_cnt_rxbuf_ecc_err                */
/* Register template: cap_pxc_csr::sat_c_port_cnt_rxbuf_ecc_err            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 496 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_rxbuf_ecc_err.event           */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RXBUF_ECC_ERR_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sat_c_port_cnt_rx_nullify                   */
/* Register template: cap_pxc_csr::sat_c_port_cnt_rx_nullify               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 501 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_rx_nullify.event              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_GET(x) ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_SET(x) ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_NULLIFY_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sat_c_port_cnt_rx_watchdog_nullify          */
/* Register template: cap_pxc_csr::sat_c_port_cnt_rx_watchdog_nullify      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 506 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_rx_watchdog_nullify.event     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_WATCHDOG_NULLIFY_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sat_c_port_cnt_rx_unsupp                    */
/* Register template: cap_pxc_csr::sat_c_port_cnt_rx_unsupp                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 511 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_rx_unsupp.event               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_GET(x) ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_SET(x) ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_RX_UNSUPP_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sat_c_port_cnt_txbfr_overflow               */
/* Register template: cap_pxc_csr::sat_c_port_cnt_txbfr_overflow           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 516 */
/* Field member: cap_pxc_csr::sat_c_port_cnt_txbfr_overflow.event          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_MSB 7
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_LSB 0
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_WIDTH 8
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_READ_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_WRITE_ACCESS 1
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_RESET 0x00
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_FIELD_MASK 0x000000ff
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PXC_CSR_SAT_C_PORT_CNT_TXBFR_OVERFLOW_EVENT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pxc_csr::sta_c_port_phystatus                        */
/* Register template: cap_pxc_csr::sta_c_port_phystatus                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 521 */
/* Field member: cap_pxc_csr::sta_c_port_phystatus.per_lane                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_MSB 15
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_LSB 0
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_WIDTH 16
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_READ_ACCESS 1
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_WRITE_ACCESS 0
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_FIELD_MASK 0x0000ffff
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_GET(x) ((x) & 0x0000ffff)
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_SET(x) ((x) & 0x0000ffff)
#define CAP_PXC_CSR_STA_C_PORT_PHYSTATUS_PER_LANE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pxc_csr::csr_intr                                    */
/* Register template: cap_pxc_csr::csr_intr                                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 112 */
/* Field member: cap_pxc_csr::csr_intr.dowstream_enable                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::csr_intr.dowstream                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PXC_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxc_csr::int_groups                                     */
/* Group template: cap_pxc_csr::intgrp_status                              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 96 */
#define CAP_PXC_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PXC_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_pxc_csr::intgrp_status.intreg                      */
/* Register type referenced: cap_pxc_csr::int_groups::intreg               */
/* Register template referenced: cap_pxc_csr::intreg_status                */
#define CAP_PXC_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PXC_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PXC_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PXC_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffc
#define CAP_PXC_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_pxc_csr::intgrp_status.int_enable_rw_reg           */
/* Register type referenced: cap_pxc_csr::int_groups::int_enable_rw_reg    */
/* Register template referenced: cap_pxc_csr::intreg_enable                */
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000003
/* Register member: cap_pxc_csr::intgrp_status.int_rw_reg                  */
/* Register type referenced: cap_pxc_csr::int_groups::int_rw_reg           */
/* Register template referenced: cap_pxc_csr::intreg_status                */
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffc
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_pxc_csr::int_groups::intreg                          */
/* Register template: cap_pxc_csr::intreg_status                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 46 */
/* Field member: cap_pxc_csr::intreg_status.int_c_ecc_interrupt            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_MSB 1
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_LSB 1
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg_status.int_c_mac_interrupt            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_MSB 0
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_LSB 0
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_GROUPS_INTREG_INT_C_MAC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::int_groups::int_enable_rw_reg               */
/* Register template: cap_pxc_csr::intreg_enable                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 34 */
/* Field member: cap_pxc_csr::intreg_enable.int_c_ecc_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_MSB 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_LSB 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_ECC_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg_enable.int_c_mac_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_MSB 0
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_LSB 0
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_C_MAC_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::int_groups::int_rw_reg                      */
/* Register template: cap_pxc_csr::intreg_status                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 46 */
/* Field member: cap_pxc_csr::intreg_status.int_c_ecc_interrupt            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_MSB 1
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_LSB 1
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_ECC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg_status.int_c_mac_interrupt            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_MSB 0
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_LSB 0
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_WRITE_ACCESS 0
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_GROUPS_INT_RW_REG_INT_C_MAC_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxc_csr::int_c_mac                                      */
/* Group template: cap_pxc_csr::intgrp                                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 75 */
#define CAP_PXC_CSR_INT_C_MAC_SIZE 0x4
#define CAP_PXC_CSR_INT_C_MAC_BYTE_SIZE 0x10
/* Register member: cap_pxc_csr::intgrp.intreg                             */
/* Register type referenced: cap_pxc_csr::int_c_mac::intreg                */
/* Register template referenced: cap_pxc_csr::intreg                       */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_OFFSET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_BYTE_OFFSET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_MAC_INTREG_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_MAC_INTREG_WRITE_MASK 0x0007ffff
/* Register member: cap_pxc_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pxc_csr::int_c_mac::int_test_set          */
/* Register template referenced: cap_pxc_csr::intreg                       */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_OFFSET 0x1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_WRITE_MASK 0x0007ffff
/* Register member: cap_pxc_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pxc_csr::int_c_mac::int_enable_set        */
/* Register template referenced: cap_pxc_csr::intreg_enable                */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_WRITE_MASK 0x0007ffff
/* Register member: cap_pxc_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pxc_csr::int_c_mac::int_enable_clear      */
/* Register template referenced: cap_pxc_csr::intreg_enable                */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_WRITE_MASK 0x0007ffff

/* Register type: cap_pxc_csr::int_c_mac::intreg                           */
/* Register template: cap_pxc_csr::intreg                                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 11 */
/* Field member: cap_pxc_csr::intreg.rc_legacy_intpin_changed_interrupt    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_MSB 18
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_LSB 18
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxc_csr::intreg.tl_flr_req_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_MSB 17
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_LSB 17
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TL_FLR_REQ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxc_csr::intreg.rxtlp_err_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_MSB 16
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_LSB 16
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RXTLP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxc_csr::intreg.txbfr_overflow_interrupt              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_MSB 15
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_LSB 15
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_TXBFR_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxc_csr::intreg.pm_turnoff_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_MSB 14
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_LSB 14
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PM_TURNOFF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxc_csr::intreg.rc_dpc_interrupt                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_MSB 13
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_LSB 13
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_DPC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxc_csr::intreg.rc_eq_req_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_MSB 12
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_LSB 12
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_EQ_REQ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxc_csr::intreg.rc_hpe_interrupt                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_MSB 11
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_LSB 11
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_HPE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxc_csr::intreg.rc_serr_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_MSB 10
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_LSB 10
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_SERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxc_csr::intreg.rc_aerr_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_MSB 9
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_LSB 9
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_AERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxc_csr::intreg.rc_pme_interrupt                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_MSB 8
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_LSB 8
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RC_PME_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxc_csr::intreg.sec_busnum_changed_interrupt          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_MSB 7
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_LSB 7
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUSNUM_CHANGED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::intreg.ltssm_st_changed_interrupt            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_MSB 6
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_LSB 6
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LTSSM_ST_CHANGED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::intreg.portgate_open2close_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_MSB 5
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_LSB 5
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_PORTGATE_OPEN2CLOSE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::intreg.rst_dn2up_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_MSB 4
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_LSB 4
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::intreg.rst_up2dn_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_MSB 3
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_LSB 3
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_RST_UP2DN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::intreg.sec_bus_rst_interrupt                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_MSB 2
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_LSB 2
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_SEC_BUS_RST_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::intreg.link_up2dn_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_MSB 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_LSB 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_UP2DN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg.link_dn2up_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_MSB 0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_LSB 0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_MAC_INTREG_LINK_DN2UP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::int_c_mac::int_test_set                     */
/* Register template: cap_pxc_csr::intreg                                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 11 */
/* Field member: cap_pxc_csr::intreg.rc_legacy_intpin_changed_interrupt    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_MSB 18
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_LSB 18
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_LEGACY_INTPIN_CHANGED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxc_csr::intreg.tl_flr_req_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_MSB 17
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_LSB 17
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TL_FLR_REQ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxc_csr::intreg.rxtlp_err_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_MSB 16
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_LSB 16
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RXTLP_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxc_csr::intreg.txbfr_overflow_interrupt              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_MSB 15
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_LSB 15
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_TXBFR_OVERFLOW_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxc_csr::intreg.pm_turnoff_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_MSB 14
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_LSB 14
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PM_TURNOFF_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxc_csr::intreg.rc_dpc_interrupt                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_MSB 13
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_LSB 13
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_DPC_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxc_csr::intreg.rc_eq_req_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_MSB 12
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_LSB 12
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_EQ_REQ_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxc_csr::intreg.rc_hpe_interrupt                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_MSB 11
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_LSB 11
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_HPE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxc_csr::intreg.rc_serr_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_MSB 10
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_LSB 10
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_SERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxc_csr::intreg.rc_aerr_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_MSB 9
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_LSB 9
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_AERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxc_csr::intreg.rc_pme_interrupt                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_MSB 8
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_LSB 8
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RC_PME_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxc_csr::intreg.sec_busnum_changed_interrupt          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_MSB 7
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_LSB 7
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUSNUM_CHANGED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::intreg.ltssm_st_changed_interrupt            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_MSB 6
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_LSB 6
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LTSSM_ST_CHANGED_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::intreg.portgate_open2close_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_MSB 5
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_LSB 5
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_PORTGATE_OPEN2CLOSE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::intreg.rst_dn2up_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_MSB 4
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_LSB 4
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::intreg.rst_up2dn_interrupt                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_MSB 3
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_LSB 3
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_RST_UP2DN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::intreg.sec_bus_rst_interrupt                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_MSB 2
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_LSB 2
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_SEC_BUS_RST_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::intreg.link_up2dn_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_MSB 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_LSB 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_UP2DN_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg.link_dn2up_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_MSB 0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_LSB 0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_MAC_INT_TEST_SET_LINK_DN2UP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::int_c_mac::int_enable_set                   */
/* Register template: cap_pxc_csr::intreg_enable                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 34 */
/* Field member: cap_pxc_csr::intreg_enable.rc_legacy_intpin_changed_enable */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_MSB 18
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_LSB 18
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_FIELD_MASK 0x00040000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_LEGACY_INTPIN_CHANGED_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxc_csr::intreg_enable.tl_flr_req_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_MSB 17
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_LSB 17
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_FIELD_MASK 0x00020000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TL_FLR_REQ_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxc_csr::intreg_enable.rxtlp_err_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_MSB 16
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_LSB 16
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_FIELD_MASK 0x00010000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RXTLP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxc_csr::intreg_enable.txbfr_overflow_enable          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_MSB 15
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_LSB 15
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_FIELD_MASK 0x00008000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_TXBFR_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxc_csr::intreg_enable.pm_turnoff_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_MSB 14
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_LSB 14
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_FIELD_MASK 0x00004000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PM_TURNOFF_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxc_csr::intreg_enable.rc_dpc_enable                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_MSB 13
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_LSB 13
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_FIELD_MASK 0x00002000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_DPC_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxc_csr::intreg_enable.rc_eq_req_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_MSB 12
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_LSB 12
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_FIELD_MASK 0x00001000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_EQ_REQ_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxc_csr::intreg_enable.rc_hpe_enable                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_MSB 11
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_LSB 11
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_HPE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxc_csr::intreg_enable.rc_serr_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_MSB 10
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_LSB 10
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_SERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxc_csr::intreg_enable.rc_aerr_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_MSB 9
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_LSB 9
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_AERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxc_csr::intreg_enable.rc_pme_enable                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_MSB 8
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_LSB 8
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RC_PME_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxc_csr::intreg_enable.sec_busnum_changed_enable      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_MSB 7
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_LSB 7
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUSNUM_CHANGED_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::intreg_enable.ltssm_st_changed_enable        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_MSB 6
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_LSB 6
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LTSSM_ST_CHANGED_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::intreg_enable.portgate_open2close_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_MSB 5
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_LSB 5
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_PORTGATE_OPEN2CLOSE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::intreg_enable.rst_dn2up_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_MSB 4
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_LSB 4
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::intreg_enable.rst_up2dn_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_MSB 3
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_LSB 3
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_RST_UP2DN_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::intreg_enable.sec_bus_rst_enable             */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_MSB 2
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_LSB 2
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_SEC_BUS_RST_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::intreg_enable.link_up2dn_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_MSB 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_LSB 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_UP2DN_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg_enable.link_dn2up_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_MSB 0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_LSB 0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_SET_LINK_DN2UP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::int_c_mac::int_enable_clear                 */
/* Register template: cap_pxc_csr::intreg_enable                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 34 */
/* Field member: cap_pxc_csr::intreg_enable.rc_legacy_intpin_changed_enable */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_MSB 18
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_LSB 18
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_FIELD_MASK 0x00040000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_LEGACY_INTPIN_CHANGED_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pxc_csr::intreg_enable.tl_flr_req_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_MSB 17
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_LSB 17
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_FIELD_MASK 0x00020000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TL_FLR_REQ_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pxc_csr::intreg_enable.rxtlp_err_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_MSB 16
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_LSB 16
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_FIELD_MASK 0x00010000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RXTLP_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pxc_csr::intreg_enable.txbfr_overflow_enable          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_MSB 15
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_LSB 15
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_FIELD_MASK 0x00008000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_TXBFR_OVERFLOW_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pxc_csr::intreg_enable.pm_turnoff_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_MSB 14
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_LSB 14
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_FIELD_MASK 0x00004000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PM_TURNOFF_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pxc_csr::intreg_enable.rc_dpc_enable                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_MSB 13
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_LSB 13
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_FIELD_MASK 0x00002000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_DPC_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pxc_csr::intreg_enable.rc_eq_req_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_MSB 12
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_LSB 12
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_FIELD_MASK 0x00001000
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_EQ_REQ_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pxc_csr::intreg_enable.rc_hpe_enable                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_MSB 11
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_LSB 11
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_FIELD_MASK 0x00000800
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_HPE_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pxc_csr::intreg_enable.rc_serr_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_MSB 10
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_LSB 10
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_FIELD_MASK 0x00000400
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_SERR_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pxc_csr::intreg_enable.rc_aerr_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_MSB 9
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_LSB 9
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_FIELD_MASK 0x00000200
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_AERR_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pxc_csr::intreg_enable.rc_pme_enable                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_MSB 8
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_LSB 8
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_FIELD_MASK 0x00000100
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RC_PME_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pxc_csr::intreg_enable.sec_busnum_changed_enable      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_MSB 7
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_LSB 7
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUSNUM_CHANGED_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::intreg_enable.ltssm_st_changed_enable        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_MSB 6
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_LSB 6
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LTSSM_ST_CHANGED_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::intreg_enable.portgate_open2close_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_MSB 5
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_LSB 5
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_PORTGATE_OPEN2CLOSE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::intreg_enable.rst_dn2up_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_MSB 4
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_LSB 4
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::intreg_enable.rst_up2dn_enable               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_MSB 3
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_LSB 3
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_RST_UP2DN_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::intreg_enable.sec_bus_rst_enable             */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_MSB 2
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_LSB 2
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_SEC_BUS_RST_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::intreg_enable.link_up2dn_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_MSB 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_LSB 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_UP2DN_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg_enable.link_dn2up_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_MSB 0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_LSB 0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_MAC_INT_ENABLE_CLEAR_LINK_DN2UP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pxc_csr::int_c_ecc                                      */
/* Group template: cap_pxc_csr::intgrp                                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 75 */
#define CAP_PXC_CSR_INT_C_ECC_SIZE 0x4
#define CAP_PXC_CSR_INT_C_ECC_BYTE_SIZE 0x10
/* Register member: cap_pxc_csr::intgrp.intreg                             */
/* Register type referenced: cap_pxc_csr::int_c_ecc::intreg                */
/* Register template referenced: cap_pxc_csr::intreg                       */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_OFFSET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_BYTE_OFFSET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_ECC_INTREG_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_ECC_INTREG_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr::intgrp.int_test_set                       */
/* Register type referenced: cap_pxc_csr::int_c_ecc::int_test_set          */
/* Register template referenced: cap_pxc_csr::intreg                       */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_OFFSET 0x1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr::intgrp.int_enable_set                     */
/* Register type referenced: cap_pxc_csr::int_c_ecc::int_enable_set        */
/* Register template referenced: cap_pxc_csr::intreg_enable                */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_WRITE_MASK 0x000000ff
/* Register member: cap_pxc_csr::intgrp.int_enable_clear                   */
/* Register type referenced: cap_pxc_csr::int_c_ecc::int_enable_clear      */
/* Register template referenced: cap_pxc_csr::intreg_enable                */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_WRITE_MASK 0x000000ff

/* Register type: cap_pxc_csr::int_c_ecc::intreg                           */
/* Register template: cap_pxc_csr::intreg                                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 11 */
/* Field member: cap_pxc_csr::intreg.rxbuf_3_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::intreg.rxbuf_2_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_MSB 6
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_LSB 6
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::intreg.rxbuf_1_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::intreg.rxbuf_0_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_MSB 4
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_LSB 4
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::intreg.rxbuf_3_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_MSB 3
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_LSB 3
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::intreg.rxbuf_2_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::intreg.rxbuf_1_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_MSB 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_LSB 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg.rxbuf_0_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_ECC_INTREG_RXBUF_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::int_c_ecc::int_test_set                     */
/* Register template: cap_pxc_csr::intreg                                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 11 */
/* Field member: cap_pxc_csr::intreg.rxbuf_3_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_MSB 7
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_LSB 7
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::intreg.rxbuf_2_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_MSB 6
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_LSB 6
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::intreg.rxbuf_1_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_MSB 5
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_LSB 5
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::intreg.rxbuf_0_correctable_interrupt         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_MSB 4
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_LSB 4
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_CORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::intreg.rxbuf_3_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_MSB 3
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_LSB 3
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_3_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::intreg.rxbuf_2_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_MSB 2
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_LSB 2
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_2_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::intreg.rxbuf_1_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_MSB 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_LSB 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_1_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg.rxbuf_0_uncorrectable_interrupt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_MSB 0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_LSB 0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_ECC_INT_TEST_SET_RXBUF_0_UNCORRECTABLE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::int_c_ecc::int_enable_set                   */
/* Register template: cap_pxc_csr::intreg_enable                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 34 */
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_3_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_MSB 7
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_LSB 7
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_2_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_MSB 6
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_LSB 6
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_1_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_MSB 5
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_LSB 5
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_0_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_MSB 4
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_LSB 4
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_3_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_MSB 3
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_LSB 3
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_2_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_1_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_MSB 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_LSB 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_0_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_SET_RXBUF_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::int_c_ecc::int_enable_clear                 */
/* Register template: cap_pxc_csr::intreg_enable                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 34 */
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_3_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_MSB 7
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_LSB 7
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_FIELD_MASK 0x00000080
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_2_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_MSB 6
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_LSB 6
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_FIELD_MASK 0x00000040
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_1_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_MSB 5
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_LSB 5
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_FIELD_MASK 0x00000020
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_0_correctable_enable     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_MSB 4
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_LSB 4
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_FIELD_MASK 0x00000010
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_CORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_3_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_MSB 3
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_LSB 3
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000008
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_3_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_2_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_MSB 2
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_LSB 2
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000004
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_2_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_1_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_MSB 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_LSB 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_1_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pxc_csr::intreg_enable.rxbuf_0_uncorrectable_enable   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_MSB 0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_LSB 0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_WIDTH 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_READ_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_WRITE_ACCESS 1
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_RESET 0x0
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PXC_CSR_INT_C_ECC_INT_ENABLE_CLEAR_RXBUF_0_UNCORRECTABLE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pxc_csr::cfg_c_spare                                 */
/* Register template: cap_pxc_csr::cfg_c_spare                             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 540 */
/* Field member: cap_pxc_csr::cfg_c_spare.data                             */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_MSB 31
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_LSB 0
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_WIDTH 32
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_READ_ACCESS 1
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_WRITE_ACCESS 1
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_RESET 0x00000000
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_FIELD_MASK 0xffffffff
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PXC_CSR_CFG_C_SPARE_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pp_csr::cfg_pp_linkwidth                             */
/* Register template: cap_pp_csr::cfg_pp_linkwidth                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 130 */
/* Field member: cap_pp_csr::cfg_pp_linkwidth.p7_lw                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_MSB 15
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_LSB 14
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_WIDTH 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_RESET 0x0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_FIELD_MASK 0x0000c000
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_GET(x) (((x) & 0x0000c000) >> 14)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_SET(x) (((x) << 14) & 0x0000c000)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P7_LW_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: cap_pp_csr::cfg_pp_linkwidth.p6_lw                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_MSB 13
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_LSB 12
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_WIDTH 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_RESET 0x0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_FIELD_MASK 0x00003000
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_GET(x) (((x) & 0x00003000) >> 12)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_SET(x) (((x) << 12) & 0x00003000)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P6_LW_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_pp_csr::cfg_pp_linkwidth.p5_lw                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_MSB 11
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_LSB 10
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_WIDTH 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_RESET 0x0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_FIELD_MASK 0x00000c00
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_GET(x) (((x) & 0x00000c00) >> 10)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_SET(x) (((x) << 10) & 0x00000c00)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P5_LW_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_pp_csr::cfg_pp_linkwidth.p4_lw                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_MSB 9
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_LSB 8
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_WIDTH 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_RESET 0x0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_FIELD_MASK 0x00000300
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_GET(x) (((x) & 0x00000300) >> 8)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_SET(x) (((x) << 8) & 0x00000300)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P4_LW_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_pp_csr::cfg_pp_linkwidth.p3_lw                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_MSB 7
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_LSB 6
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_WIDTH 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_RESET 0x0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_FIELD_MASK 0x000000c0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_GET(x) (((x) & 0x000000c0) >> 6)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_SET(x) (((x) << 6) & 0x000000c0)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P3_LW_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_pp_csr::cfg_pp_linkwidth.p2_lw                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_MSB 5
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_LSB 4
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_WIDTH 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_RESET 0x0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_FIELD_MASK 0x00000030
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_GET(x) (((x) & 0x00000030) >> 4)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_SET(x) (((x) << 4) & 0x00000030)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P2_LW_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_pp_csr::cfg_pp_linkwidth.p1_lw                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_MSB 3
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_LSB 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_WIDTH 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_RESET 0x0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_FIELD_MASK 0x0000000c
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_GET(x) (((x) & 0x0000000c) >> 2)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_SET(x) (((x) << 2) & 0x0000000c)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P1_LW_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_pp_csr::cfg_pp_linkwidth.p0_lw                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_MSB 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_LSB 0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_WIDTH 2
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_RESET 0x0
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_FIELD_MASK 0x00000003
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_GET(x) ((x) & 0x00000003)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_SET(x) ((x) & 0x00000003)
#define CAP_PP_CSR_CFG_PP_LINKWIDTH_P0_LW_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pp_csr::cfg_pp_sw_reset                              */
/* Register template: cap_pp_csr::cfg_pp_sw_reset                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 143 */
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p7_srst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_MSB 15
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_LSB 15
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_FIELD_MASK 0x00008000
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_GET(x) (((x) & 0x00008000) >> 15)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_SRST_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p7_hrst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_MSB 14
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_LSB 14
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_FIELD_MASK 0x00004000
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_GET(x) (((x) & 0x00004000) >> 14)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P7_HRST_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p6_srst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_MSB 13
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_LSB 13
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_FIELD_MASK 0x00002000
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_GET(x) (((x) & 0x00002000) >> 13)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_SRST_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p6_hrst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_MSB 12
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_LSB 12
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_FIELD_MASK 0x00001000
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_GET(x) (((x) & 0x00001000) >> 12)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P6_HRST_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p5_srst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_MSB 11
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_LSB 11
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_FIELD_MASK 0x00000800
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_GET(x) (((x) & 0x00000800) >> 11)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_SRST_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p5_hrst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_MSB 10
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_LSB 10
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_FIELD_MASK 0x00000400
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_GET(x) (((x) & 0x00000400) >> 10)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P5_HRST_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p4_srst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_MSB 9
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_LSB 9
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_FIELD_MASK 0x00000200
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_GET(x) (((x) & 0x00000200) >> 9)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_SET(x) (((x) << 9) & 0x00000200)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_SRST_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p4_hrst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_MSB 8
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_LSB 8
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_FIELD_MASK 0x00000100
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_GET(x) (((x) & 0x00000100) >> 8)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_SET(x) (((x) << 8) & 0x00000100)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P4_HRST_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p3_srst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_MSB 7
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_LSB 7
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_FIELD_MASK 0x00000080
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_GET(x) (((x) & 0x00000080) >> 7)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_SET(x) (((x) << 7) & 0x00000080)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_SRST_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p3_hrst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_MSB 6
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_LSB 6
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_FIELD_MASK 0x00000040
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_GET(x) (((x) & 0x00000040) >> 6)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_SET(x) (((x) << 6) & 0x00000040)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P3_HRST_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p2_srst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_MSB 5
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_LSB 5
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_FIELD_MASK 0x00000020
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_SET(x) (((x) << 5) & 0x00000020)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_SRST_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p2_hrst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_MSB 4
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_LSB 4
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_FIELD_MASK 0x00000010
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_GET(x) (((x) & 0x00000010) >> 4)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_SET(x) (((x) << 4) & 0x00000010)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P2_HRST_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p1_srst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_MSB 3
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_LSB 3
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_FIELD_MASK 0x00000008
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_GET(x) (((x) & 0x00000008) >> 3)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_SET(x) (((x) << 3) & 0x00000008)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_SRST_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p1_hrst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_MSB 2
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_LSB 2
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_FIELD_MASK 0x00000004
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_GET(x) (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_SET(x) (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P1_HRST_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p0_srst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_MSB 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_LSB 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_FIELD_MASK 0x00000002
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_SRST_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::cfg_pp_sw_reset.p0_hrst                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_MSB 0
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_LSB 0
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_SW_RESET_P0_HRST_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_sbus_result                              */
/* Register template: cap_pp_csr::cfg_sbus_result                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 164 */
/* Field member: cap_pp_csr::cfg_sbus_result.mode                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_MSB 0
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_LSB 0
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_WIDTH 1
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_RESET 0x0
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_SBUS_RESULT_MODE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_sbus_indir                               */
/* Register template: cap_pp_csr::cfg_sbus_indir                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 170 */
/* Field member: cap_pp_csr::cfg_sbus_indir.command                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_MSB 23
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_LSB 16
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_WIDTH 8
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_READ_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_RESET 0x00
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_FIELD_MASK 0x00ff0000
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_GET(x) (((x) & 0x00ff0000) >> 16)
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_SET(x) (((x) << 16) & 0x00ff0000)
#define CAP_PP_CSR_CFG_SBUS_INDIR_COMMAND_MODIFY(r, x) \
   ((((x) << 16) & 0x00ff0000) | ((r) & 0xff00ffff))
/* Field member: cap_pp_csr::cfg_sbus_indir.data_addr                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_MSB 15
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_LSB 8
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_WIDTH 8
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_READ_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_RESET 0x00
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_FIELD_MASK 0x0000ff00
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_GET(x) (((x) & 0x0000ff00) >> 8)
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_SET(x) (((x) << 8) & 0x0000ff00)
#define CAP_PP_CSR_CFG_SBUS_INDIR_DATA_ADDR_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pp_csr::cfg_sbus_indir.rcvr_addr                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_MSB 7
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_LSB 0
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_WIDTH 8
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_READ_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_RESET 0x00
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_CFG_SBUS_INDIR_RCVR_ADDR_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Memory type: cap_pp_csr::dhs_sbus_indir                                 */
/* Memory template: cap_pp_csr::dhs_sbus_indir                             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 178 */
#define CAP_PP_CSR_DHS_SBUS_INDIR_SIZE 0x1
#define CAP_PP_CSR_DHS_SBUS_INDIR_BYTE_SIZE 0x4
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRIES 0x1
#define CAP_PP_CSR_DHS_SBUS_INDIR_MSB 31
#define CAP_PP_CSR_DHS_SBUS_INDIR_LSB 0
#define CAP_PP_CSR_DHS_SBUS_INDIR_WIDTH 32
#define CAP_PP_CSR_DHS_SBUS_INDIR_MASK 0xffffffff
#define CAP_PP_CSR_DHS_SBUS_INDIR_GET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_DHS_SBUS_INDIR_SET(x) ((x) & 0xffffffff)
/* Register member: cap_pp_csr::dhs_sbus_indir.entry                       */
/* Register type referenced: cap_pp_csr::dhs_sbus_indir::entry             */
/* Register template referenced: cap_pp_csr::dhs_sbus_indir::entry         */
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_OFFSET 0x0
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_BYTE_OFFSET 0x0
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_READ_ACCESS 1
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_WRITE_ACCESS 1
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_READ_MASK 0xffffffff
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_WRITE_MASK 0xffffffff

/* Register type: cap_pp_csr::dhs_sbus_indir::entry                        */
/* Register template: cap_pp_csr::dhs_sbus_indir::entry                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 184 */
/* Field member: cap_pp_csr::dhs_sbus_indir::entry.data                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 110 */
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_MSB 31
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_LSB 0
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_WIDTH 32
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_READ_ACCESS 1
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_FIELD_MASK 0xffffffff
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_DHS_SBUS_INDIR_ENTRY_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pp_csr::sta_sbus_indir                               */
/* Register template: cap_pp_csr::sta_sbus_indir                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 189 */
/* Field member: cap_pp_csr::sta_sbus_indir.result_code                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_MSB 5
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_LSB 3
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_WIDTH 3
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_READ_ACCESS 1
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_FIELD_MASK 0x00000038
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_GET(x) \
   (((x) & 0x00000038) >> 3)
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_SET(x) \
   (((x) << 3) & 0x00000038)
#define CAP_PP_CSR_STA_SBUS_INDIR_RESULT_CODE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000038) | ((r) & 0xffffffc7))
/* Field member: cap_pp_csr::sta_sbus_indir.rcv_data_vld                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_MSB 2
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_LSB 2
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_WIDTH 1
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_READ_ACCESS 1
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_FIELD_MASK 0x00000004
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_STA_SBUS_INDIR_RCV_DATA_VLD_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::sta_sbus_indir.done                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_MSB 1
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_LSB 1
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_WIDTH 1
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_READ_ACCESS 1
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_FIELD_MASK 0x00000002
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_SET(x) (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_STA_SBUS_INDIR_DONE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::sta_sbus_indir.execute                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_MSB 0
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_LSB 0
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_WIDTH 1
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_READ_ACCESS 1
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_FIELD_MASK 0x00000001
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_STA_SBUS_INDIR_EXECUTE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_pp_pcs_interrupt_disable                 */
/* Register template: cap_pp_csr::cfg_pp_pcs_interrupt_disable             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 197 */
/* Field member: cap_pp_csr::cfg_pp_pcs_interrupt_disable.lanemask         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_MSB 15
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_LSB 0
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_WIDTH 16
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_RESET 0xffff
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_PCS_INTERRUPT_DISABLE_LANEMASK_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_async_reset_n                      */
/* Register template: cap_pp_csr::cfg_pp_sd_async_reset_n                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 203 */
/* Field member: cap_pp_csr::cfg_pp_sd_async_reset_n.lanemask              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_RESET 0xffff
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_GET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_SET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_ASYNC_RESET_N_LANEMASK_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_pcs_reset_n                           */
/* Register template: cap_pp_csr::cfg_pp_pcs_reset_n                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 209 */
/* Field member: cap_pp_csr::cfg_pp_pcs_reset_n.lanemask                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_MSB 15
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_LSB 0
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_WIDTH 16
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_RESET 0x0000
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_GET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_SET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_PCS_RESET_N_LANEMASK_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_pp_csr::cfg_pp_sd_fs_lf                         */
/* Wide Register template: cap_pp_csr::cfg_pp_sd_fs_lf                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 215 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_SIZE 0x2
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_BYTE_SIZE 0x8

/* Register type: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2         */
/* Register template: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 215 */
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2.margin3_lf_1_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_LSB 30
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_WIDTH 2
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_FIELD_MASK 0xc0000000
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_LF_1_0_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2.margin3_fs */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_MSB 29
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_LSB 24
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_RESET 0x35
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_FIELD_MASK 0x3f000000
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_GET(x) \
   (((x) & 0x3f000000) >> 24)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_SET(x) \
   (((x) << 24) & 0x3f000000)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN3_FS_MODIFY(r, x) \
   ((((x) << 24) & 0x3f000000) | ((r) & 0xc0ffffff))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2.margin2_lf */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_MSB 23
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_LSB 18
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_RESET 0x15
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_FIELD_MASK 0x00fc0000
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_GET(x) \
   (((x) & 0x00fc0000) >> 18)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_SET(x) \
   (((x) << 18) & 0x00fc0000)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_LF_MODIFY(r, x) \
   ((((x) << 18) & 0x00fc0000) | ((r) & 0xff03ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2.margin2_fs */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_MSB 17
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_LSB 12
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_RESET 0x3f
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_FIELD_MASK 0x0003f000
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_GET(x) \
   (((x) & 0x0003f000) >> 12)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_SET(x) \
   (((x) << 12) & 0x0003f000)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN2_FS_MODIFY(r, x) \
   ((((x) << 12) & 0x0003f000) | ((r) & 0xfffc0fff))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2.margin0_1_lf */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_MSB 11
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_LSB 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_RESET 0x08
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_FIELD_MASK 0x00000fc0
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_GET(x) \
   (((x) & 0x00000fc0) >> 6)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_SET(x) \
   (((x) << 6) & 0x00000fc0)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_LF_MODIFY(r, x) \
   ((((x) << 6) & 0x00000fc0) | ((r) & 0xfffff03f))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_0_2.margin0_1_fs */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_MSB 5
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_RESET 0x18
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_FIELD_MASK 0x0000003f
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_0_2_MARGIN0_1_FS_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2         */
/* Register template: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 215 */
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2.margin5_lf */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_MSB 27
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_LSB 22
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_RESET 0x09
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_FIELD_MASK 0x0fc00000
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_GET(x) \
   (((x) & 0x0fc00000) >> 22)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_SET(x) \
   (((x) << 22) & 0x0fc00000)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_LF_MODIFY(r, x) \
   ((((x) << 22) & 0x0fc00000) | ((r) & 0xf03fffff))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2.margin5_fs */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_MSB 21
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_RESET 0x1d
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_FIELD_MASK 0x003f0000
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_GET(x) \
   (((x) & 0x003f0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_SET(x) \
   (((x) << 16) & 0x003f0000)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN5_FS_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000) | ((r) & 0xffc0ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2.margin4_lf */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_LSB 10
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_RESET 0x0d
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_FIELD_MASK 0x0000fc00
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_GET(x) \
   (((x) & 0x0000fc00) >> 10)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_SET(x) \
   (((x) << 10) & 0x0000fc00)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_LF_MODIFY(r, x) \
   ((((x) << 10) & 0x0000fc00) | ((r) & 0xffff03ff))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2.margin4_fs */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_MSB 9
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_LSB 4
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_WIDTH 6
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_RESET 0x2b
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_FIELD_MASK 0x000003f0
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_GET(x) \
   (((x) & 0x000003f0) >> 4)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_SET(x) \
   (((x) << 4) & 0x000003f0)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN4_FS_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0) | ((r) & 0xfffffc0f))
/* Field member: cap_pp_csr::cfg_pp_sd_fs_lf::cfg_pp_sd_fs_lf_1_2.margin3_lf_5_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_MSB 3
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_WIDTH 4
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_RESET 0x4
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_FIELD_MASK 0x0000000f
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PP_CSR_CFG_PP_SD_FS_LF_CFG_PP_SD_FS_LF_1_2_MARGIN3_LF_5_2_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pp_csr::cfg_pp_sbus                                  */
/* Register template: cap_pp_csr::cfg_pp_sbus                              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 230 */
/* Field member: cap_pp_csr::cfg_pp_sbus.rom_en                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_MSB 0
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_LSB 0
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_RESET 0x1
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_SBUS_ROM_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_pp_rc_perstn                             */
/* Register template: cap_pp_csr::cfg_pp_rc_perstn                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 236 */
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p7_out_data                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_MSB 15
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_LSB 15
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_RESET 0x1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_FIELD_MASK 0x00008000
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_DATA_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p7_out_en                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_MSB 14
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_LSB 14
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_FIELD_MASK 0x00004000
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P7_OUT_EN_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p6_out_data                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_MSB 13
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_LSB 13
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_RESET 0x1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_FIELD_MASK 0x00002000
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_DATA_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p6_out_en                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_MSB 12
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_LSB 12
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_FIELD_MASK 0x00001000
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P6_OUT_EN_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p5_out_data                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_MSB 11
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_LSB 11
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_RESET 0x1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_FIELD_MASK 0x00000800
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_DATA_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p5_out_en                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_MSB 10
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_LSB 10
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_FIELD_MASK 0x00000400
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P5_OUT_EN_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p4_out_data                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_MSB 9
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_LSB 9
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_RESET 0x1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_FIELD_MASK 0x00000200
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_DATA_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p4_out_en                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_MSB 8
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_LSB 8
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_FIELD_MASK 0x00000100
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P4_OUT_EN_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p3_out_data                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_MSB 7
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_LSB 7
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_RESET 0x1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_FIELD_MASK 0x00000080
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_DATA_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p3_out_en                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_MSB 6
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_LSB 6
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_FIELD_MASK 0x00000040
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P3_OUT_EN_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p2_out_data                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_MSB 5
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_LSB 5
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_RESET 0x1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_FIELD_MASK 0x00000020
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_DATA_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p2_out_en                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_MSB 4
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_LSB 4
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_FIELD_MASK 0x00000010
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P2_OUT_EN_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p1_out_data                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_MSB 3
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_LSB 3
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_RESET 0x1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_FIELD_MASK 0x00000008
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_DATA_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p1_out_en                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_MSB 2
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_LSB 2
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_FIELD_MASK 0x00000004
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P1_OUT_EN_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p0_out_data                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_MSB 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_LSB 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_RESET 0x1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_FIELD_MASK 0x00000002
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_DATA_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::cfg_pp_rc_perstn.p0_out_en                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_MSB 0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_LSB 0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_RC_PERSTN_P0_OUT_EN_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_pp_pcie_pll_rst_n                        */
/* Register template: cap_pp_csr::cfg_pp_pcie_pll_rst_n                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 257 */
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_rst_n.pll_1                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_MSB 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_LSB 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_FIELD_MASK 0x00000002
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_rst_n.pll_0                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_MSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_LSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_RST_N_PLL_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_pp_pcie_pll_refclk_source_sel            */
/* Register template: cap_pp_csr::cfg_pp_pcie_pll_refclk_source_sel        */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 264 */
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_source_sel.pll_1       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_MSB 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_LSB 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_FIELD_MASK 0x00000002
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_source_sel.pll_0       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_MSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_LSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_GET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_SET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SOURCE_SEL_PLL_0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel                   */
/* Register template: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 271 */
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel.p7                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_MSB 7
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_LSB 7
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_FIELD_MASK 0x00000080
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P7_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel.p6                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_MSB 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_LSB 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_FIELD_MASK 0x00000040
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P6_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel.p5                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_MSB 5
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_LSB 5
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_FIELD_MASK 0x00000020
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P5_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel.p4                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_MSB 4
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_LSB 4
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_FIELD_MASK 0x00000010
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P4_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel.p3                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_MSB 3
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_LSB 3
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_FIELD_MASK 0x00000008
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P3_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel.p2                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_MSB 2
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_LSB 2
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_FIELD_MASK 0x00000004
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P2_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel.p1                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_MSB 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_LSB 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_FIELD_MASK 0x00000002
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P1_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_refclk_sel.p0                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_MSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_LSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_REFCLK_SEL_P0_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_pp_pcie_rate_change                      */
/* Register template: cap_pp_csr::cfg_pp_pcie_rate_change                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 284 */
/* Field member: cap_pp_csr::cfg_pp_pcie_rate_change.en_rstn_no_pclk_change */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_MSB 22
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_LSB 22
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_RESET 0x1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_FIELD_MASK 0x00400000
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_NO_PCLK_CHANGE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pp_csr::cfg_pp_pcie_rate_change.en_rstn_g4            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_MSB 21
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_LSB 21
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_RESET 0x1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_FIELD_MASK 0x00200000
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_EN_RSTN_G4_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pp_csr::cfg_pp_pcie_rate_change.change_ack_trig       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_MSB 20
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_LSB 14
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_WIDTH 7
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_RESET 0x02
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_FIELD_MASK 0x001fc000
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_GET(x) \
   (((x) & 0x001fc000) >> 14)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_SET(x) \
   (((x) << 14) & 0x001fc000)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_CHANGE_ACK_TRIG_MODIFY(r, x) \
   ((((x) << 14) & 0x001fc000) | ((r) & 0xffe03fff))
/* Field member: cap_pp_csr::cfg_pp_pcie_rate_change.rstn_deassert         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_MSB 13
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_LSB 7
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_WIDTH 7
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_RESET 0x10
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_FIELD_MASK 0x00003f80
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_GET(x) \
   (((x) & 0x00003f80) >> 7)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_SET(x) \
   (((x) << 7) & 0x00003f80)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_DEASSERT_MODIFY(r, x) \
   ((((x) << 7) & 0x00003f80) | ((r) & 0xffffc07f))
/* Field member: cap_pp_csr::cfg_pp_pcie_rate_change.rstn_assert           */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_MSB 6
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_LSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_WIDTH 7
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_RESET 0x7e
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_FIELD_MASK 0x0000007f
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_GET(x) \
   ((x) & 0x0000007f)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_SET(x) \
   ((x) & 0x0000007f)
#define CAP_PP_CSR_CFG_PP_PCIE_RATE_CHANGE_RSTN_ASSERT_MODIFY(r, x) \
   (((x) & 0x0000007f) | ((r) & 0xffffff80))

/* Wide Register type: cap_pp_csr::cfg_pp_pcie_pll_0                       */
/* Wide Register template: cap_pp_csr::cfg_pp_pcie_pll_0                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 294 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_SIZE 0x2
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_BYTE_SIZE 0x8

/* Register type: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2     */
/* Register template: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 294 */
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2.pll_out_divcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_MSB 31
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_LSB 26
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_RESET 0x05
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_FIELD_MASK 0xfc000000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_OUT_DIVCNT_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2.pll_disable_output_clk */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_MSB 25
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_LSB 22
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_WIDTH 4
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_FIELD_MASK 0x03c00000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_SET(x) \
   (((x) << 22) & 0x03c00000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_PLL_DISABLE_OUTPUT_CLK_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2.dll_refcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_MSB 21
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_LSB 16
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_RESET 0x01
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_FIELD_MASK 0x003f0000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_GET(x) \
   (((x) & 0x003f0000) >> 16)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_SET(x) \
   (((x) << 16) & 0x003f0000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_REFCNT_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000) | ((r) & 0xffc0ffff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2.dll_out_divcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_MSB 15
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_LSB 10
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_RESET 0x05
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_FIELD_MASK 0x0000fc00
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_GET(x) \
   (((x) & 0x0000fc00) >> 10)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_SET(x) \
   (((x) << 10) & 0x0000fc00)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_OUT_DIVCNT_MODIFY(r, x) \
   ((((x) << 10) & 0x0000fc00) | ((r) & 0xffff03ff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2.dll_fbcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_MSB 9
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_LSB 4
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_RESET 0x0a
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_FIELD_MASK 0x000003f0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_GET(x) \
   (((x) & 0x000003f0) >> 4)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_SET(x) \
   (((x) << 4) & 0x000003f0)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_FBCNT_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0) | ((r) & 0xfffffc0f))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_0_2.dll_disable_output_clk */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_MSB 3
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_LSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_WIDTH 4
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_FIELD_MASK 0x0000000f
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_0_2_DLL_DISABLE_OUTPUT_CLK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_1_2     */
/* Register template: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_1_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 294 */
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_1_2.pll_byp_io */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_MSB 15
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_LSB 15
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_FIELD_MASK 0x00008000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_BYP_IO_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_1_2.prog_fbdiv_23 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_MSB 14
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_LSB 14
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_FIELD_MASK 0x00004000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV_23_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_1_2.prog_fbdiv255 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_MSB 13
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_LSB 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_WIDTH 8
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_RESET 0x19
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_FIELD_MASK 0x00003fc0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PROG_FBDIV255_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_0::cfg_pp_pcie_pll_0_1_2.pll_refcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_MSB 5
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_LSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_RESET 0x01
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_FIELD_MASK 0x0000003f
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_0_CFG_PP_PCIE_PLL_0_1_2_PLL_REFCNT_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Wide Register type: cap_pp_csr::cfg_pp_pcie_pll_1                       */
/* Wide Register template: cap_pp_csr::cfg_pp_pcie_pll_1                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 308 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_SIZE 0x2
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_BYTE_SIZE 0x8

/* Register type: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2     */
/* Register template: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 308 */
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2.pll_out_divcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_MSB 31
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_LSB 26
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_RESET 0x05
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_FIELD_MASK 0xfc000000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_GET(x) \
   (((x) & 0xfc000000) >> 26)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_SET(x) \
   (((x) << 26) & 0xfc000000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_OUT_DIVCNT_MODIFY(r, x) \
   ((((x) << 26) & 0xfc000000) | ((r) & 0x03ffffff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2.pll_disable_output_clk */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_MSB 25
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_LSB 22
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_WIDTH 4
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_FIELD_MASK 0x03c00000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_GET(x) \
   (((x) & 0x03c00000) >> 22)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_SET(x) \
   (((x) << 22) & 0x03c00000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_PLL_DISABLE_OUTPUT_CLK_MODIFY(r, x) \
   ((((x) << 22) & 0x03c00000) | ((r) & 0xfc3fffff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2.dll_refcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_MSB 21
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_LSB 16
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_RESET 0x01
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_FIELD_MASK 0x003f0000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_GET(x) \
   (((x) & 0x003f0000) >> 16)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_SET(x) \
   (((x) << 16) & 0x003f0000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_REFCNT_MODIFY(r, x) \
   ((((x) << 16) & 0x003f0000) | ((r) & 0xffc0ffff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2.dll_out_divcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_MSB 15
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_LSB 10
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_RESET 0x05
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_FIELD_MASK 0x0000fc00
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_GET(x) \
   (((x) & 0x0000fc00) >> 10)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_SET(x) \
   (((x) << 10) & 0x0000fc00)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_OUT_DIVCNT_MODIFY(r, x) \
   ((((x) << 10) & 0x0000fc00) | ((r) & 0xffff03ff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2.dll_fbcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_MSB 9
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_LSB 4
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_RESET 0x0a
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_FIELD_MASK 0x000003f0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_GET(x) \
   (((x) & 0x000003f0) >> 4)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_SET(x) \
   (((x) << 4) & 0x000003f0)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_FBCNT_MODIFY(r, x) \
   ((((x) << 4) & 0x000003f0) | ((r) & 0xfffffc0f))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_0_2.dll_disable_output_clk */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_MSB 3
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_LSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_WIDTH 4
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_FIELD_MASK 0x0000000f
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_GET(x) \
   ((x) & 0x0000000f)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_SET(x) \
   ((x) & 0x0000000f)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_0_2_DLL_DISABLE_OUTPUT_CLK_MODIFY(r, x) \
   (((x) & 0x0000000f) | ((r) & 0xfffffff0))

/* Register type: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_1_2     */
/* Register template: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_1_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 308 */
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_1_2.pll_byp_io */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_MSB 15
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_LSB 15
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_FIELD_MASK 0x00008000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_BYP_IO_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_1_2.prog_fbdiv_23 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_MSB 14
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_LSB 14
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_WIDTH 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_RESET 0x0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_FIELD_MASK 0x00004000
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV_23_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_1_2.prog_fbdiv255 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_MSB 13
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_LSB 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_WIDTH 8
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_RESET 0x19
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_FIELD_MASK 0x00003fc0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_GET(x) \
   (((x) & 0x00003fc0) >> 6)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_SET(x) \
   (((x) << 6) & 0x00003fc0)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PROG_FBDIV255_MODIFY(r, x) \
   ((((x) << 6) & 0x00003fc0) | ((r) & 0xffffc03f))
/* Field member: cap_pp_csr::cfg_pp_pcie_pll_1::cfg_pp_pcie_pll_1_1_2.pll_refcnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_MSB 5
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_LSB 0
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_WIDTH 6
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_RESET 0x01
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_FIELD_MASK 0x0000003f
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_GET(x) \
   ((x) & 0x0000003f)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_SET(x) \
   ((x) & 0x0000003f)
#define CAP_PP_CSR_CFG_PP_PCIE_PLL_1_CFG_PP_PCIE_PLL_1_1_2_PLL_REFCNT_MODIFY(r, x) \
   (((x) & 0x0000003f) | ((r) & 0xffffffc0))

/* Register type: cap_pp_csr::sta_pp_pcie_pll                              */
/* Register template: cap_pp_csr::sta_pp_pcie_pll                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 322 */
/* Field member: cap_pp_csr::sta_pp_pcie_pll.pcie_1_pll_lock               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_MSB 3
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_LSB 3
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_WIDTH 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_FIELD_MASK 0x00000008
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_PLL_LOCK_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pp_csr::sta_pp_pcie_pll.pcie_1_dll_lock               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_MSB 2
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_LSB 2
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_WIDTH 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_FIELD_MASK 0x00000004
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_1_DLL_LOCK_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::sta_pp_pcie_pll.pcie_0_pll_lock               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_MSB 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_LSB 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_WIDTH 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_FIELD_MASK 0x00000002
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_PLL_LOCK_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::sta_pp_pcie_pll.pcie_0_dll_lock               */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_MSB 0
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_LSB 0
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_WIDTH 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_FIELD_MASK 0x00000001
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_STA_PP_PCIE_PLL_PCIE_0_DLL_LOCK_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_pp_pcsd_interrupt                        */
/* Register template: cap_pp_csr::cfg_pp_pcsd_interrupt                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 330 */
/* Field member: cap_pp_csr::cfg_pp_pcsd_interrupt.data                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_MSB 31
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_LSB 16
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_WIDTH 16
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_RESET 0x0000
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_DATA_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_interrupt.code                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_MSB 15
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_LSB 0
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_WIDTH 16
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_RESET 0x0000
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_GET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_SET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_CODE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_pcsd_interrupt_request                */
/* Register template: cap_pp_csr::cfg_pp_pcsd_interrupt_request            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 337 */
/* Field member: cap_pp_csr::cfg_pp_pcsd_interrupt_request.lanemask        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_MSB 15
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_LSB 0
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_WIDTH 16
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_RESET 0x0000
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_PCSD_INTERRUPT_REQUEST_LANEMASK_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_in_progress            */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_in_progress        */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 343 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_in_progress.per_lane    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_IN_PROGRESS_PER_LANE_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out          */
/* Wide Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_SIZE 0x8
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_BYTE_SIZE 0x20

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_0_8 */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_0_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_0_8.lane1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_MSB 31
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_LSB 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_0_8.lane0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_0_8_LANE0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_1_8 */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_1_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_1_8.lane3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_MSB 31
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_LSB 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_1_8.lane2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_1_8_LANE2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_2_8 */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_2_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_2_8.lane5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_MSB 31
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_LSB 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_2_8.lane4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_2_8_LANE4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_3_8 */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_3_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_3_8.lane7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_MSB 31
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_LSB 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE7_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_3_8.lane6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_3_8_LANE6_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_4_8 */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_4_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_4_8.lane9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_MSB 31
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_LSB 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE9_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_4_8.lane8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_4_8_LANE8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_5_8 */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_5_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_5_8.lane11 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_MSB 31
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_LSB 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE11_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_5_8.lane10 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_5_8_LANE10_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_6_8 */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_6_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_6_8.lane13 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_MSB 31
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_LSB 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE13_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_6_8.lane12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_6_8_LANE12_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_7_8 */
/* Register template: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_7_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_7_8.lane15 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_MSB 31
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_LSB 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE15_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_pcsd_interrupt_data_out::sta_pp_pcsd_interrupt_data_out_7_8.lane14 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_MSB 15
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_LSB 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_WIDTH 16
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_PCSD_INTERRUPT_DATA_OUT_STA_PP_PCSD_INTERRUPT_DATA_OUT_7_8_LANE14_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_spico_gp                           */
/* Register template: cap_pp_csr::cfg_pp_sd_spico_gp                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 368 */
/* Field member: cap_pp_csr::cfg_pp_sd_spico_gp.in                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_RESET 0x0000
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_GET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_SET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_SPICO_GP_IN_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_spico_gp                           */
/* Register template: cap_pp_csr::sta_pp_sd_spico_gp                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 374 */
/* Field member: cap_pp_csr::sta_pp_sd_spico_gp.out                        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_MSB 15
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_LSB 0
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_GET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_SET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_SPICO_GP_OUT_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Wide Register type: cap_pp_csr::sta_pp_sd_core_status                   */
/* Wide Register template: cap_pp_csr::sta_pp_sd_core_status               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_SIZE 0x8
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_BYTE_SIZE 0x20

/* Register type: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_0_8 */
/* Register template: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_0_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_0_8.lane1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_MSB 31
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_LSB 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_0_8.lane0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_MSB 15
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_LSB 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_0_8_LANE0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_1_8 */
/* Register template: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_1_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_1_8.lane3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_MSB 31
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_LSB 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_1_8.lane2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_MSB 15
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_LSB 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_1_8_LANE2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_2_8 */
/* Register template: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_2_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_2_8.lane5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_MSB 31
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_LSB 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_2_8.lane4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_MSB 15
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_LSB 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_2_8_LANE4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_3_8 */
/* Register template: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_3_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_3_8.lane7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_MSB 31
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_LSB 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE7_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_3_8.lane6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_MSB 15
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_LSB 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_3_8_LANE6_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_4_8 */
/* Register template: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_4_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_4_8.lane9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_MSB 31
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_LSB 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE9_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_4_8.lane8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_MSB 15
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_LSB 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_4_8_LANE8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_5_8 */
/* Register template: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_5_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_5_8.lane11 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_MSB 31
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_LSB 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE11_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_5_8.lane10 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_MSB 15
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_LSB 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_5_8_LANE10_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_6_8 */
/* Register template: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_6_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_6_8.lane13 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_MSB 31
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_LSB 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE13_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_6_8.lane12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_MSB 15
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_LSB 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_6_8_LANE12_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_7_8 */
/* Register template: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_7_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_7_8.lane15 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_MSB 31
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_LSB 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE15_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_core_status::sta_pp_sd_core_status_7_8.lane14 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_MSB 15
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_LSB 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_CORE_STATUS_STA_PP_SD_CORE_STATUS_7_8_LANE14_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::sta_pp_sd_rdy                                */
/* Register template: cap_pp_csr::sta_pp_sd_rdy                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 399 */
/* Field member: cap_pp_csr::sta_pp_sd_rdy.tx_rdy                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_MSB 31
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_LSB 16
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_GET(x) (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_SET(x) (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_STA_PP_SD_RDY_TX_RDY_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::sta_pp_sd_rdy.rx_rdy                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_MSB 15
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_LSB 0
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_WIDTH 16
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_GET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_SET(x) ((x) & 0x0000ffff)
#define CAP_PP_CSR_STA_PP_SD_RDY_RX_RDY_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sbus_master_bist                      */
/* Register template: cap_pp_csr::cfg_pp_sbus_master_bist                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 405 */
/* Field member: cap_pp_csr::cfg_pp_sbus_master_bist.run                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_MSB 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_LSB 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_RESET 0x0
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_FIELD_MASK 0x00000002
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_RUN_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::cfg_pp_sbus_master_bist.mode                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_MSB 0
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_LSB 0
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_WIDTH 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_RESET 0x0
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CFG_PP_SBUS_MASTER_BIST_MODE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::sta_pp_sbus_master_bist                      */
/* Register template: cap_pp_csr::sta_pp_sbus_master_bist                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 412 */
/* Field member: cap_pp_csr::sta_pp_sbus_master_bist.pass                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_MSB 1
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_LSB 1
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_WIDTH 1
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_FIELD_MASK 0x00000002
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_PASS_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::sta_pp_sbus_master_bist.fail                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_MSB 0
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_LSB 0
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_WIDTH 1
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_READ_ACCESS 1
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_FIELD_MASK 0x00000001
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_STA_PP_SBUS_MASTER_BIST_FAIL_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Wide Register type: cap_pp_csr::cfg_pp_pcsd_control                     */
/* Wide Register template: cap_pp_csr::cfg_pp_pcsd_control                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 418 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_SIZE 0x2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_BYTE_SIZE 0x8

/* Register type: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2 */
/* Register template: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 418 */
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.fts_align_grp_5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_MSB 31
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_LSB 30
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_FIELD_MASK 0xc0000000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_GET(x) \
   (((x) & 0xc0000000) >> 30)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_SET(x) \
   (((x) << 30) & 0xc0000000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_5_MODIFY(r, x) \
   ((((x) << 30) & 0xc0000000) | ((r) & 0x3fffffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.rx8b10b_realign_grp_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_MSB 29
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_LSB 28
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_FIELD_MASK 0x30000000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_GET(x) \
   (((x) & 0x30000000) >> 28)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_SET(x) \
   (((x) << 28) & 0x30000000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_4_MODIFY(r, x) \
   ((((x) << 28) & 0x30000000) | ((r) & 0xcfffffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.sris_en_grp_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_MSB 27
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_LSB 26
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_FIELD_MASK 0x0c000000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_GET(x) \
   (((x) & 0x0c000000) >> 26)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_SET(x) \
   (((x) << 26) & 0x0c000000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_4_MODIFY(r, x) \
   ((((x) << 26) & 0x0c000000) | ((r) & 0xf3ffffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.fts_align_grp_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_MSB 25
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_LSB 24
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_FIELD_MASK 0x03000000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_GET(x) \
   (((x) & 0x03000000) >> 24)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_SET(x) \
   (((x) << 24) & 0x03000000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_4_MODIFY(r, x) \
   ((((x) << 24) & 0x03000000) | ((r) & 0xfcffffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.rx8b10b_realign_grp_3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_MSB 23
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_LSB 22
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_FIELD_MASK 0x00c00000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_GET(x) \
   (((x) & 0x00c00000) >> 22)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_SET(x) \
   (((x) << 22) & 0x00c00000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_3_MODIFY(r, x) \
   ((((x) << 22) & 0x00c00000) | ((r) & 0xff3fffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.sris_en_grp_3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_MSB 21
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_LSB 20
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_FIELD_MASK 0x00300000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_GET(x) \
   (((x) & 0x00300000) >> 20)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_SET(x) \
   (((x) << 20) & 0x00300000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_3_MODIFY(r, x) \
   ((((x) << 20) & 0x00300000) | ((r) & 0xffcfffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.fts_align_grp_3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_MSB 19
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_LSB 18
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_FIELD_MASK 0x000c0000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_GET(x) \
   (((x) & 0x000c0000) >> 18)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_SET(x) \
   (((x) << 18) & 0x000c0000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_3_MODIFY(r, x) \
   ((((x) << 18) & 0x000c0000) | ((r) & 0xfff3ffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.rx8b10b_realign_grp_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_MSB 17
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_LSB 16
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_FIELD_MASK 0x00030000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_GET(x) \
   (((x) & 0x00030000) >> 16)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_SET(x) \
   (((x) << 16) & 0x00030000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_2_MODIFY(r, x) \
   ((((x) << 16) & 0x00030000) | ((r) & 0xfffcffff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.sris_en_grp_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_MSB 15
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_LSB 14
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_FIELD_MASK 0x0000c000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_SET(x) \
   (((x) << 14) & 0x0000c000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_2_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.fts_align_grp_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_MSB 13
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_LSB 12
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_FIELD_MASK 0x00003000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_GET(x) \
   (((x) & 0x00003000) >> 12)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_SET(x) \
   (((x) << 12) & 0x00003000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_2_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.rx8b10b_realign_grp_1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_MSB 11
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_LSB 10
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_FIELD_MASK 0x00000c00
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_SET(x) \
   (((x) << 10) & 0x00000c00)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_1_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.sris_en_grp_1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_MSB 9
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_LSB 8
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_FIELD_MASK 0x00000300
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_1_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.fts_align_grp_1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_MSB 7
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_LSB 6
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_FIELD_MASK 0x000000c0
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_SET(x) \
   (((x) << 6) & 0x000000c0)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_1_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.rx8b10b_realign_grp_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_MSB 5
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_LSB 4
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_FIELD_MASK 0x00000030
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_RX8B10B_REALIGN_GRP_0_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.sris_en_grp_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_MSB 3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_LSB 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_FIELD_MASK 0x0000000c
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_SRIS_EN_GRP_0_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_0_2.fts_align_grp_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_MSB 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_LSB 0
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_FIELD_MASK 0x00000003
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_GET(x) \
   ((x) & 0x00000003)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_SET(x) \
   ((x) & 0x00000003)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_0_2_FTS_ALIGN_GRP_0_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Register type: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2 */
/* Register template: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 418 */
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2.rx8b10b_realign_grp_7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_MSB 15
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_LSB 14
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_FIELD_MASK 0x0000c000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_GET(x) \
   (((x) & 0x0000c000) >> 14)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_SET(x) \
   (((x) << 14) & 0x0000c000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_7_MODIFY(r, x) \
   ((((x) << 14) & 0x0000c000) | ((r) & 0xffff3fff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2.sris_en_grp_7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_MSB 13
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_LSB 12
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_FIELD_MASK 0x00003000
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_GET(x) \
   (((x) & 0x00003000) >> 12)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_SET(x) \
   (((x) << 12) & 0x00003000)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_7_MODIFY(r, x) \
   ((((x) << 12) & 0x00003000) | ((r) & 0xffffcfff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2.fts_align_grp_7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_MSB 11
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_LSB 10
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_FIELD_MASK 0x00000c00
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_GET(x) \
   (((x) & 0x00000c00) >> 10)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_SET(x) \
   (((x) << 10) & 0x00000c00)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_7_MODIFY(r, x) \
   ((((x) << 10) & 0x00000c00) | ((r) & 0xfffff3ff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2.rx8b10b_realign_grp_6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_MSB 9
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_LSB 8
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_FIELD_MASK 0x00000300
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_6_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2.sris_en_grp_6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_MSB 7
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_LSB 6
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_FIELD_MASK 0x000000c0
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_GET(x) \
   (((x) & 0x000000c0) >> 6)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_SET(x) \
   (((x) << 6) & 0x000000c0)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_6_MODIFY(r, x) \
   ((((x) << 6) & 0x000000c0) | ((r) & 0xffffff3f))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2.fts_align_grp_6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_MSB 5
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_LSB 4
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_FIELD_MASK 0x00000030
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_GET(x) \
   (((x) & 0x00000030) >> 4)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_SET(x) \
   (((x) << 4) & 0x00000030)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_FTS_ALIGN_GRP_6_MODIFY(r, x) \
   ((((x) << 4) & 0x00000030) | ((r) & 0xffffffcf))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2.rx8b10b_realign_grp_5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_MSB 3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_LSB 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_FIELD_MASK 0x0000000c
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_GET(x) \
   (((x) & 0x0000000c) >> 2)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_SET(x) \
   (((x) << 2) & 0x0000000c)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_RX8B10B_REALIGN_GRP_5_MODIFY(r, x) \
   ((((x) << 2) & 0x0000000c) | ((r) & 0xfffffff3))
/* Field member: cap_pp_csr::cfg_pp_pcsd_control::cfg_pp_pcsd_control_1_2.sris_en_grp_5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_MSB 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_LSB 0
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_WIDTH 2
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_RESET 0x3
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_FIELD_MASK 0x00000003
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_GET(x) \
   ((x) & 0x00000003)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_SET(x) \
   ((x) & 0x00000003)
#define CAP_PP_CSR_CFG_PP_PCSD_CONTROL_CFG_PP_PCSD_CONTROL_1_2_SRIS_EN_GRP_5_MODIFY(r, x) \
   (((x) & 0x00000003) | ((r) & 0xfffffffc))

/* Wide Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl                  */
/* Wide Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_SIZE 0x8
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_BYTE_SIZE 0x20

/* Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_0_8 */
/* Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_0_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_0_8.port1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT1_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_0_8.port0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_0_8_PORT0_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_1_8 */
/* Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_1_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_1_8.port3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT3_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_1_8.port2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_1_8_PORT2_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_2_8 */
/* Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_2_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_2_8.port5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT5_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_2_8.port4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_2_8_PORT4_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_3_8 */
/* Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_3_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_3_8.port7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT7_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_3_8.port6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_3_8_PORT6_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_4_8 */
/* Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_4_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_4_8.port9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT9_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_4_8.port8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_4_8_PORT8_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_5_8 */
/* Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_5_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_5_8.port11 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT11_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_5_8.port10 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_5_8_PORT10_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_6_8 */
/* Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_6_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_6_8.port13 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT13_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_6_8.port12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_6_8_PORT12_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_7_8 */
/* Register template: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_7_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_7_8.port15 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_MSB 31
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_LSB 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_FIELD_MASK 0xffff0000
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_GET(x) \
   (((x) & 0xffff0000) >> 16)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_SET(x) \
   (((x) << 16) & 0xffff0000)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT15_MODIFY(r, x) \
   ((((x) << 16) & 0xffff0000) | ((r) & 0x0000ffff))
/* Field member: cap_pp_csr::cfg_pp_sd_core_to_cntl::cfg_pp_sd_core_to_cntl_7_8.port14 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_MSB 15
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_LSB 0
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_WIDTH 16
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_RESET 0x91aa
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_FIELD_MASK 0x0000ffff
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_GET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_SET(x) \
   ((x) & 0x0000ffff)
#define CAP_PP_CSR_CFG_PP_SD_CORE_TO_CNTL_CFG_PP_SD_CORE_TO_CNTL_7_8_PORT14_MODIFY(r, x) \
   (((x) & 0x0000ffff) | ((r) & 0xffff0000))

/* Register type: cap_pp_csr::cfg_debug_port                               */
/* Register template: cap_pp_csr::cfg_debug_port                           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 468 */
/* Field member: cap_pp_csr::cfg_debug_port.port_sel                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_MSB 17
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_LSB 15
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_WIDTH 3
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_RESET 0x0
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_FIELD_MASK 0x00038000
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_GET(x) (((x) & 0x00038000) >> 15)
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_SET(x) \
   (((x) << 15) & 0x00038000)
#define CAP_PP_CSR_CFG_DEBUG_PORT_PORT_SEL_MODIFY(r, x) \
   ((((x) << 15) & 0x00038000) | ((r) & 0xfffc7fff))
/* Field member: cap_pp_csr::cfg_debug_port.lane_sel                       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_MSB 14
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_LSB 11
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_WIDTH 4
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_RESET 0x0
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_FIELD_MASK 0x00007800
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_GET(x) (((x) & 0x00007800) >> 11)
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_SET(x) \
   (((x) << 11) & 0x00007800)
#define CAP_PP_CSR_CFG_DEBUG_PORT_LANE_SEL_MODIFY(r, x) \
   ((((x) << 11) & 0x00007800) | ((r) & 0xffff87ff))
/* Field member: cap_pp_csr::cfg_debug_port.p_domain_rst                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_MSB 10
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_LSB 10
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_WIDTH 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_RESET 0x1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_FIELD_MASK 0x00000400
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_RST_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pp_csr::cfg_debug_port.p_domain_mode                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_MSB 9
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_LSB 8
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_WIDTH 2
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_RESET 0x0
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_FIELD_MASK 0x00000300
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_GET(x) \
   (((x) & 0x00000300) >> 8)
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_SET(x) \
   (((x) << 8) & 0x00000300)
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_MODE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000300) | ((r) & 0xfffffcff))
/* Field member: cap_pp_csr::cfg_debug_port.p_domain_enable                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_MSB 7
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_LSB 7
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_WIDTH 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_RESET 0x0
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_FIELD_MASK 0x00000080
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pp_csr::cfg_debug_port.p_domain_select                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_MSB 6
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_LSB 6
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_WIDTH 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_RESET 0x0
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_FIELD_MASK 0x00000040
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PP_CSR_CFG_DEBUG_PORT_P_DOMAIN_SELECT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pp_csr::cfg_debug_port.enable                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_MSB 5
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_LSB 5
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_WIDTH 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_RESET 0x0
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_FIELD_MASK 0x00000020
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_GET(x) (((x) & 0x00000020) >> 5)
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_SET(x) (((x) << 5) & 0x00000020)
#define CAP_PP_CSR_CFG_DEBUG_PORT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pp_csr::cfg_debug_port.select                         */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_MSB 4
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_LSB 0
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_WIDTH 5
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_READ_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_RESET 0x00
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_FIELD_MASK 0x0000001f
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_GET(x) ((x) & 0x0000001f)
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_SET(x) ((x) & 0x0000001f)
#define CAP_PP_CSR_CFG_DEBUG_PORT_SELECT_MODIFY(r, x) \
   (((x) & 0x0000001f) | ((r) & 0xffffffe0))

/* Register type: cap_pp_csr::sta_debug_stall                              */
/* Register template: cap_pp_csr::sta_debug_stall                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 481 */
/* Field member: cap_pp_csr::sta_debug_stall.rx                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_MSB 15
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_LSB 8
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_WIDTH 8
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_READ_ACCESS 1
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_FIELD_MASK 0x0000ff00
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_GET(x) (((x) & 0x0000ff00) >> 8)
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_SET(x) (((x) << 8) & 0x0000ff00)
#define CAP_PP_CSR_STA_DEBUG_STALL_RX_MODIFY(r, x) \
   ((((x) << 8) & 0x0000ff00) | ((r) & 0xffff00ff))
/* Field member: cap_pp_csr::sta_debug_stall.tx                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 72 */
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_MSB 7
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_LSB 0
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_WIDTH 8
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_READ_ACCESS 1
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_WRITE_ACCESS 0
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_STA_DEBUG_STALL_TX_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_0                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_0                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 487 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_0.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_0_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_0                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_0                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 492 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_0.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_0_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_0           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_0       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 497 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_0.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_0_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_0   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 502 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_0.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_0_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_0    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_0 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 507 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_0.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_0_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_1                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_1                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 512 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_1.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_1_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_1                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_1                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 517 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_1.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_1_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_1           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_1       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 522 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_1.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_1_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_1   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 527 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_1.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_1_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_1    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_1 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 532 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_1.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_1_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_2                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_2                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 537 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_2.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_2_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_2                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_2                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 542 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_2.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_2_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_2           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_2       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 547 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_2.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_2_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_2   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 552 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_2.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_2_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_2    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_2 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 557 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_2.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_2_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_3                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_3                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 562 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_3.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_3_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_3                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_3                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 567 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_3.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_3_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_3           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_3       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 572 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_3.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_3_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_3   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 577 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_3.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_3_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_3    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_3 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 582 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_3.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_3_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_4                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_4                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 587 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_4.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_4_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_4                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_4                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 592 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_4.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_4_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_4           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_4       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 597 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_4.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_4_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_4   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 602 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_4.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_4_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_4    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_4 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 607 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_4.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_4_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_5                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_5                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 612 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_5.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_5_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_5                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_5                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 617 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_5.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_5_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_5           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_5       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 622 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_5.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_5_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_5   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 627 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_5.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_5_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_5    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_5 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 632 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_5.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_5_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_6                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_6                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 637 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_6.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_6_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_6                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_6                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 642 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_6.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_6_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_6           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_6       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 647 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_6.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_6_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_6   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 652 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_6.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_6_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_6    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_6 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 657 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_6.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_6_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_7                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_7                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 662 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_7.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_7_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_7                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_7                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 667 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_7.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_7_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_7           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_7       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 672 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_7.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_7_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_7   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 677 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_7.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_7_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_7    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_7 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 682 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_7.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_7_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_8                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_8                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 687 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_8.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_8_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_8                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_8                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 692 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_8.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_8_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_8           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_8       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 697 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_8.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_8_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_8   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 702 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_8.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_8_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_8    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_8 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 707 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_8.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_8_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_9                        */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_9                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 712 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_9.cnt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_9_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_9                     */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_9                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 717 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_9.cnt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_9_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_9           */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_9       */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 722 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_9.cnt        */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_9_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_9   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 727 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_9.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_9_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_9    */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_9 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 732 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_9.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_9_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_10                       */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_10                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 737 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_10.cnt                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_10_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_10                    */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_10                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 742 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_10.cnt                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_10_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_10          */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_10      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 747 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_10.cnt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_10_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_10  */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_10 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 752 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_10.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_10_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_10   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_10 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 757 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_10.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_10_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_11                       */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_11                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 762 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_11.cnt                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_11_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_11                    */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_11                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 767 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_11.cnt                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_11_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_11          */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_11      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 772 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_11.cnt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_11_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_11  */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_11 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 777 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_11.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_11_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_11   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_11 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 782 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_11.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_11_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_12                       */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_12                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 787 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_12.cnt                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_12_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_12                    */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_12                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 792 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_12.cnt                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_12_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_12          */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_12      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 797 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_12.cnt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_12_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_12  */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 802 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_12.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_12_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_12   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_12 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 807 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_12.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_12_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_13                       */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_13                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 812 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_13.cnt                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_13_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_13                    */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_13                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 817 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_13.cnt                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_13_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_13          */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_13      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 822 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_13.cnt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_13_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_13  */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_13 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 827 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_13.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_13_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_13   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_13 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 832 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_13.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_13_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_14                       */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_14                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 837 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_14.cnt                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_14_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_14                    */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_14                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 842 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_14.cnt                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_14_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_14          */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_14      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 847 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_14.cnt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_14_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_14  */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_14 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 852 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_14.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_14_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_14   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_14 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 857 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_14.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_14_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_add_15                       */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_add_15                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 862 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_add_15.cnt                    */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_ADD_15_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_skp_remove_15                    */
/* Register template: cap_pp_csr::sat_pp_pipe_skp_remove_15                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 867 */
/* Field member: cap_pp_csr::sat_pp_pipe_skp_remove_15.cnt                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_GET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_SET(x) ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_SKP_REMOVE_15_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_decode_disparity_err_15          */
/* Register template: cap_pp_csr::sat_pp_pipe_decode_disparity_err_15      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 872 */
/* Field member: cap_pp_csr::sat_pp_pipe_decode_disparity_err_15.cnt       */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_DECODE_DISPARITY_ERR_15_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_15  */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_15 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 877 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_underflow_err_15.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_UNDERFLOW_ERR_15_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_15   */
/* Register template: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_15 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 882 */
/* Field member: cap_pp_csr::sat_pp_pipe_elastic_buffer_overflow_err_15.cnt */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 180 */
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_MSB 7
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_LSB 0
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_WIDTH 8
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_READ_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_WRITE_ACCESS 1
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_RESET 0x00
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_FIELD_MASK 0x000000ff
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_GET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_SET(x) \
   ((x) & 0x000000ff)
#define CAP_PP_CSR_SAT_PP_PIPE_ELASTIC_BUFFER_OVERFLOW_ERR_15_CNT_MODIFY(r, x) \
   (((x) & 0x000000ff) | ((r) & 0xffffff00))

/* Register type: cap_pp_csr::csr_intr                                     */
/* Register template: cap_pp_csr::csr_intr                                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 114 */
/* Field member: cap_pp_csr::csr_intr.dowstream_enable                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MSB 1
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_LSB 1
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WIDTH 1
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_RESET 0x0
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_FIELD_MASK 0x00000002
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_GET(x) (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::csr_intr.dowstream                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_MSB 0
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_LSB 0
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_WIDTH 1
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_READ_ACCESS 1
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_WRITE_ACCESS 0
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_FIELD_MASK 0x00000001
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_CSR_INTR_DOWSTREAM_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pp_csr::int_groups                                      */
/* Group template: cap_pp_csr::intgrp_status                               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 98 */
#define CAP_PP_CSR_INT_GROUPS_SIZE 0x4
#define CAP_PP_CSR_INT_GROUPS_BYTE_SIZE 0x10
/* Register member: cap_pp_csr::intgrp_status.intreg                       */
/* Register type referenced: cap_pp_csr::int_groups::intreg                */
/* Register template referenced: cap_pp_csr::intreg_status                 */
#define CAP_PP_CSR_INT_GROUPS_INTREG_OFFSET 0x0
#define CAP_PP_CSR_INT_GROUPS_INTREG_BYTE_OFFSET 0x0
#define CAP_PP_CSR_INT_GROUPS_INTREG_READ_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_INTREG_WRITE_ACCESS 0
#define CAP_PP_CSR_INT_GROUPS_INTREG_RESET_VALUE 0x00000000
#define CAP_PP_CSR_INT_GROUPS_INTREG_RESET_MASK 0xfffffffe
#define CAP_PP_CSR_INT_GROUPS_INTREG_READ_MASK 0xffffffff
#define CAP_PP_CSR_INT_GROUPS_INTREG_WRITE_MASK 0x00000000
/* Register member: cap_pp_csr::intgrp_status.int_enable_rw_reg            */
/* Register type referenced: cap_pp_csr::int_groups::int_enable_rw_reg     */
/* Register template referenced: cap_pp_csr::intreg_enable                 */
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_OFFSET 0x1
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_BYTE_OFFSET 0x4
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_VALUE 0x00000000
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_RESET_MASK 0xffffffff
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_READ_MASK 0xffffffff
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_WRITE_MASK 0x00000001
/* Register member: cap_pp_csr::intgrp_status.int_rw_reg                   */
/* Register type referenced: cap_pp_csr::int_groups::int_rw_reg            */
/* Register template referenced: cap_pp_csr::intreg_status                 */
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_OFFSET 0x2
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_BYTE_OFFSET 0x8
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_READ_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_WRITE_ACCESS 0
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_RESET_VALUE 0x00000000
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_RESET_MASK 0xfffffffe
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_READ_MASK 0xffffffff
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_WRITE_MASK 0x00000000

/* Register type: cap_pp_csr::int_groups::intreg                           */
/* Register template: cap_pp_csr::intreg_status                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 48 */
/* Field member: cap_pp_csr::intreg_status.int_pp_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_MSB 0
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_LSB 0
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_WRITE_ACCESS 0
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_GROUPS_INTREG_INT_PP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::int_groups::int_enable_rw_reg                */
/* Register template: cap_pp_csr::intreg_enable                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 36 */
/* Field member: cap_pp_csr::intreg_enable.int_pp_enable                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_MSB 0
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_LSB 0
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_FIELD_MASK 0x00000001
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_GROUPS_INT_ENABLE_RW_REG_INT_PP_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::int_groups::int_rw_reg                       */
/* Register template: cap_pp_csr::intreg_status                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 48 */
/* Field member: cap_pp_csr::intreg_status.int_pp_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 240 */
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_MSB 0
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_LSB 0
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_WRITE_ACCESS 0
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_GROUPS_INT_RW_REG_INT_PP_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Group type: cap_pp_csr::int_pp                                          */
/* Group template: cap_pp_csr::intgrp                                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 77 */
#define CAP_PP_CSR_INT_PP_SIZE 0x4
#define CAP_PP_CSR_INT_PP_BYTE_SIZE 0x10
/* Register member: cap_pp_csr::intgrp.intreg                              */
/* Register type referenced: cap_pp_csr::int_pp::intreg                    */
/* Register template referenced: cap_pp_csr::intreg                        */
#define CAP_PP_CSR_INT_PP_INTREG_OFFSET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_BYTE_OFFSET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_RESET_VALUE 0x00000000
#define CAP_PP_CSR_INT_PP_INTREG_RESET_MASK 0xffffffff
#define CAP_PP_CSR_INT_PP_INTREG_READ_MASK 0xffffffff
#define CAP_PP_CSR_INT_PP_INTREG_WRITE_MASK 0x07ffffff
/* Register member: cap_pp_csr::intgrp.int_test_set                        */
/* Register type referenced: cap_pp_csr::int_pp::int_test_set              */
/* Register template referenced: cap_pp_csr::intreg                        */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_OFFSET 0x1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_BYTE_OFFSET 0x4
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_RESET_VALUE 0x00000000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_RESET_MASK 0xffffffff
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_READ_MASK 0xffffffff
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_WRITE_MASK 0x07ffffff
/* Register member: cap_pp_csr::intgrp.int_enable_set                      */
/* Register type referenced: cap_pp_csr::int_pp::int_enable_set            */
/* Register template referenced: cap_pp_csr::intreg_enable                 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_OFFSET 0x2
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_BYTE_OFFSET 0x8
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_RESET_VALUE 0x00000000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_RESET_MASK 0xffffffff
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_READ_MASK 0xffffffff
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_WRITE_MASK 0x07ffffff
/* Register member: cap_pp_csr::intgrp.int_enable_clear                    */
/* Register type referenced: cap_pp_csr::int_pp::int_enable_clear          */
/* Register template referenced: cap_pp_csr::intreg_enable                 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_OFFSET 0x3
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_BYTE_OFFSET 0xc
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_RESET_VALUE 0x00000000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_RESET_MASK 0xffffffff
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_READ_MASK 0xffffffff
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_WRITE_MASK 0x07ffffff

/* Register type: cap_pp_csr::int_pp::intreg                               */
/* Register template: cap_pp_csr::intreg                                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 13 */
/* Field member: cap_pp_csr::intreg.perst0n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_MSB 26
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_LSB 26
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PP_CSR_INT_PP_INTREG_PERST0N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pp_csr::intreg.perst1n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_MSB 25
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_LSB 25
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PP_CSR_INT_PP_INTREG_PERST1N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pp_csr::intreg.perst2n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_MSB 24
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_LSB 24
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PP_CSR_INT_PP_INTREG_PERST2N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pp_csr::intreg.perst3n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_MSB 23
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_LSB 23
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PP_CSR_INT_PP_INTREG_PERST3N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pp_csr::intreg.perst4n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_MSB 22
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_LSB 22
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PP_CSR_INT_PP_INTREG_PERST4N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pp_csr::intreg.perst5n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_MSB 21
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_LSB 21
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PP_CSR_INT_PP_INTREG_PERST5N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pp_csr::intreg.perst6n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_MSB 20
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_LSB 20
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PP_CSR_INT_PP_INTREG_PERST6N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pp_csr::intreg.perst7n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_MSB 19
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_LSB 19
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PP_CSR_INT_PP_INTREG_PERST7N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pp_csr::intreg.port0_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_MSB 18
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_LSB 18
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pp_csr::intreg.port0_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_MSB 17
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_LSB 17
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PP_CSR_INT_PP_INTREG_PORT0_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pp_csr::intreg.port1_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_MSB 16
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_LSB 16
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pp_csr::intreg.port1_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_MSB 15
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_LSB 15
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PP_CSR_INT_PP_INTREG_PORT1_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pp_csr::intreg.port2_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_MSB 14
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_LSB 14
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pp_csr::intreg.port2_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_MSB 13
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_LSB 13
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PP_CSR_INT_PP_INTREG_PORT2_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pp_csr::intreg.port3_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_MSB 12
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_LSB 12
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pp_csr::intreg.port3_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_MSB 11
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_LSB 11
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PP_CSR_INT_PP_INTREG_PORT3_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pp_csr::intreg.port4_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_MSB 10
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_LSB 10
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pp_csr::intreg.port4_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_MSB 9
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_LSB 9
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PP_CSR_INT_PP_INTREG_PORT4_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pp_csr::intreg.port5_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_MSB 8
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_LSB 8
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pp_csr::intreg.port5_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_MSB 7
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_LSB 7
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PP_CSR_INT_PP_INTREG_PORT5_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pp_csr::intreg.port6_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_MSB 6
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_LSB 6
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pp_csr::intreg.port6_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_MSB 5
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_LSB 5
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PP_CSR_INT_PP_INTREG_PORT6_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pp_csr::intreg.port7_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_MSB 4
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_LSB 4
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pp_csr::intreg.port7_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_MSB 3
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_LSB 3
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PP_CSR_INT_PP_INTREG_PORT7_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pp_csr::intreg.sbus_err_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_MSB 2
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_LSB 2
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_INT_PP_INTREG_SBUS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::intreg.ppsd_dbe_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_MSB 1
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_LSB 1
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_DBE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::intreg.ppsd_sbe_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_MSB 0
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_LSB 0
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_GET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_SET(x) ((x) & 0x00000001)
#define CAP_PP_CSR_INT_PP_INTREG_PPSD_SBE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::int_pp::int_test_set                         */
/* Register template: cap_pp_csr::intreg                                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 13 */
/* Field member: cap_pp_csr::intreg.perst0n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_MSB 26
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_LSB 26
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_FIELD_MASK 0x04000000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST0N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pp_csr::intreg.perst1n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_MSB 25
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_LSB 25
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_FIELD_MASK 0x02000000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST1N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pp_csr::intreg.perst2n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_MSB 24
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_LSB 24
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_FIELD_MASK 0x01000000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST2N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pp_csr::intreg.perst3n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_MSB 23
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_LSB 23
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_FIELD_MASK 0x00800000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST3N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pp_csr::intreg.perst4n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_MSB 22
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_LSB 22
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_FIELD_MASK 0x00400000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST4N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pp_csr::intreg.perst5n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_MSB 21
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_LSB 21
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_FIELD_MASK 0x00200000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST5N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pp_csr::intreg.perst6n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_MSB 20
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_LSB 20
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_FIELD_MASK 0x00100000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST6N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pp_csr::intreg.perst7n_dn2up_interrupt                */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_MSB 19
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_LSB 19
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_FIELD_MASK 0x00080000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PERST7N_DN2UP_INTERRUPT_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pp_csr::intreg.port0_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_MSB 18
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_LSB 18
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_FIELD_MASK 0x00040000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pp_csr::intreg.port0_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_MSB 17
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_LSB 17
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_FIELD_MASK 0x00020000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT0_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pp_csr::intreg.port1_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_MSB 16
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_LSB 16
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_FIELD_MASK 0x00010000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pp_csr::intreg.port1_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_MSB 15
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_LSB 15
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_FIELD_MASK 0x00008000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT1_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pp_csr::intreg.port2_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_MSB 14
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_LSB 14
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_FIELD_MASK 0x00004000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pp_csr::intreg.port2_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_MSB 13
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_LSB 13
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_FIELD_MASK 0x00002000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT2_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pp_csr::intreg.port3_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_MSB 12
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_LSB 12
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_FIELD_MASK 0x00001000
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pp_csr::intreg.port3_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_MSB 11
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_LSB 11
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_FIELD_MASK 0x00000800
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT3_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pp_csr::intreg.port4_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_MSB 10
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_LSB 10
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_FIELD_MASK 0x00000400
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pp_csr::intreg.port4_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_MSB 9
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_LSB 9
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_FIELD_MASK 0x00000200
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT4_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pp_csr::intreg.port5_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_MSB 8
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_LSB 8
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_FIELD_MASK 0x00000100
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pp_csr::intreg.port5_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_MSB 7
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_LSB 7
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_FIELD_MASK 0x00000080
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT5_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pp_csr::intreg.port6_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_MSB 6
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_LSB 6
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_FIELD_MASK 0x00000040
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pp_csr::intreg.port6_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_MSB 5
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_LSB 5
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_FIELD_MASK 0x00000020
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT6_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pp_csr::intreg.port7_p_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_MSB 4
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_LSB 4
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_FIELD_MASK 0x00000010
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_P_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pp_csr::intreg.port7_c_int_interrupt                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_MSB 3
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_LSB 3
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_FIELD_MASK 0x00000008
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PORT7_C_INT_INTERRUPT_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pp_csr::intreg.sbus_err_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_MSB 2
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_LSB 2
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_FIELD_MASK 0x00000004
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_SBUS_ERR_INTERRUPT_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::intreg.ppsd_dbe_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_MSB 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_LSB 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_FIELD_MASK 0x00000002
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_DBE_INTERRUPT_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::intreg.ppsd_sbe_interrupt                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 218 */
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_MSB 0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_LSB 0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_FIELD_MASK 0x00000001
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_GET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_SET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_PP_INT_TEST_SET_PPSD_SBE_INTERRUPT_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::int_pp::int_enable_set                       */
/* Register template: cap_pp_csr::intreg_enable                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 36 */
/* Field member: cap_pp_csr::intreg_enable.perst0n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_MSB 26
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_LSB 26
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_FIELD_MASK 0x04000000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST0N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pp_csr::intreg_enable.perst1n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_MSB 25
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_LSB 25
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_FIELD_MASK 0x02000000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST1N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pp_csr::intreg_enable.perst2n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_MSB 24
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_LSB 24
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_FIELD_MASK 0x01000000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST2N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pp_csr::intreg_enable.perst3n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_MSB 23
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_LSB 23
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_FIELD_MASK 0x00800000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST3N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pp_csr::intreg_enable.perst4n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_MSB 22
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_LSB 22
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_FIELD_MASK 0x00400000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST4N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pp_csr::intreg_enable.perst5n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_MSB 21
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_LSB 21
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_FIELD_MASK 0x00200000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST5N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pp_csr::intreg_enable.perst6n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_MSB 20
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_LSB 20
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_FIELD_MASK 0x00100000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST6N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pp_csr::intreg_enable.perst7n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_MSB 19
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_LSB 19
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_FIELD_MASK 0x00080000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PERST7N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pp_csr::intreg_enable.port0_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_MSB 18
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_LSB 18
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_FIELD_MASK 0x00040000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pp_csr::intreg_enable.port0_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_MSB 17
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_LSB 17
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_FIELD_MASK 0x00020000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT0_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pp_csr::intreg_enable.port1_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_MSB 16
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_LSB 16
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_FIELD_MASK 0x00010000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pp_csr::intreg_enable.port1_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_MSB 15
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_LSB 15
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_FIELD_MASK 0x00008000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT1_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pp_csr::intreg_enable.port2_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_MSB 14
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_LSB 14
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_FIELD_MASK 0x00004000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pp_csr::intreg_enable.port2_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_MSB 13
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_LSB 13
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_FIELD_MASK 0x00002000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT2_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pp_csr::intreg_enable.port3_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_MSB 12
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_LSB 12
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_FIELD_MASK 0x00001000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pp_csr::intreg_enable.port3_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_MSB 11
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_LSB 11
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_FIELD_MASK 0x00000800
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT3_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pp_csr::intreg_enable.port4_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_MSB 10
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_LSB 10
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_FIELD_MASK 0x00000400
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pp_csr::intreg_enable.port4_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_MSB 9
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_LSB 9
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_FIELD_MASK 0x00000200
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT4_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pp_csr::intreg_enable.port5_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_MSB 8
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_LSB 8
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_FIELD_MASK 0x00000100
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pp_csr::intreg_enable.port5_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_MSB 7
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_LSB 7
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_FIELD_MASK 0x00000080
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT5_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pp_csr::intreg_enable.port6_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_MSB 6
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_LSB 6
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_FIELD_MASK 0x00000040
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pp_csr::intreg_enable.port6_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_MSB 5
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_LSB 5
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_FIELD_MASK 0x00000020
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT6_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pp_csr::intreg_enable.port7_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_MSB 4
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_LSB 4
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pp_csr::intreg_enable.port7_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_MSB 3
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_LSB 3
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PORT7_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pp_csr::intreg_enable.sbus_err_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_MSB 2
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_LSB 2
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_SBUS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::intreg_enable.ppsd_dbe_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_MSB 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_LSB 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_DBE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::intreg_enable.ppsd_sbe_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_MSB 0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_LSB 0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_SET_PPSD_SBE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::int_pp::int_enable_clear                     */
/* Register template: cap_pp_csr::intreg_enable                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 36 */
/* Field member: cap_pp_csr::intreg_enable.perst0n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_MSB 26
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_LSB 26
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_FIELD_MASK 0x04000000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x04000000) >> 26)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_SET(x) \
   (((x) << 26) & 0x04000000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST0N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 26) & 0x04000000) | ((r) & 0xfbffffff))
/* Field member: cap_pp_csr::intreg_enable.perst1n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_MSB 25
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_LSB 25
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_FIELD_MASK 0x02000000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x02000000) >> 25)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_SET(x) \
   (((x) << 25) & 0x02000000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST1N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 25) & 0x02000000) | ((r) & 0xfdffffff))
/* Field member: cap_pp_csr::intreg_enable.perst2n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_MSB 24
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_LSB 24
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_FIELD_MASK 0x01000000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x01000000) >> 24)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_SET(x) \
   (((x) << 24) & 0x01000000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST2N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 24) & 0x01000000) | ((r) & 0xfeffffff))
/* Field member: cap_pp_csr::intreg_enable.perst3n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_MSB 23
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_LSB 23
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_FIELD_MASK 0x00800000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00800000) >> 23)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_SET(x) \
   (((x) << 23) & 0x00800000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST3N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 23) & 0x00800000) | ((r) & 0xff7fffff))
/* Field member: cap_pp_csr::intreg_enable.perst4n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_MSB 22
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_LSB 22
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_FIELD_MASK 0x00400000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00400000) >> 22)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_SET(x) \
   (((x) << 22) & 0x00400000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST4N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 22) & 0x00400000) | ((r) & 0xffbfffff))
/* Field member: cap_pp_csr::intreg_enable.perst5n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_MSB 21
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_LSB 21
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_FIELD_MASK 0x00200000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00200000) >> 21)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_SET(x) \
   (((x) << 21) & 0x00200000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST5N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 21) & 0x00200000) | ((r) & 0xffdfffff))
/* Field member: cap_pp_csr::intreg_enable.perst6n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_MSB 20
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_LSB 20
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_FIELD_MASK 0x00100000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00100000) >> 20)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_SET(x) \
   (((x) << 20) & 0x00100000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST6N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 20) & 0x00100000) | ((r) & 0xffefffff))
/* Field member: cap_pp_csr::intreg_enable.perst7n_dn2up_enable            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_MSB 19
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_LSB 19
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_FIELD_MASK 0x00080000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_GET(x) \
   (((x) & 0x00080000) >> 19)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_SET(x) \
   (((x) << 19) & 0x00080000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PERST7N_DN2UP_ENABLE_MODIFY(r, x) \
   ((((x) << 19) & 0x00080000) | ((r) & 0xfff7ffff))
/* Field member: cap_pp_csr::intreg_enable.port0_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_MSB 18
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_LSB 18
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_FIELD_MASK 0x00040000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_GET(x) \
   (((x) & 0x00040000) >> 18)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_SET(x) \
   (((x) << 18) & 0x00040000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 18) & 0x00040000) | ((r) & 0xfffbffff))
/* Field member: cap_pp_csr::intreg_enable.port0_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_MSB 17
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_LSB 17
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_FIELD_MASK 0x00020000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_GET(x) \
   (((x) & 0x00020000) >> 17)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_SET(x) \
   (((x) << 17) & 0x00020000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT0_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 17) & 0x00020000) | ((r) & 0xfffdffff))
/* Field member: cap_pp_csr::intreg_enable.port1_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_MSB 16
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_LSB 16
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_FIELD_MASK 0x00010000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_GET(x) \
   (((x) & 0x00010000) >> 16)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_SET(x) \
   (((x) << 16) & 0x00010000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 16) & 0x00010000) | ((r) & 0xfffeffff))
/* Field member: cap_pp_csr::intreg_enable.port1_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_MSB 15
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_LSB 15
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_FIELD_MASK 0x00008000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_GET(x) \
   (((x) & 0x00008000) >> 15)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_SET(x) \
   (((x) << 15) & 0x00008000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT1_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 15) & 0x00008000) | ((r) & 0xffff7fff))
/* Field member: cap_pp_csr::intreg_enable.port2_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_MSB 14
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_LSB 14
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_FIELD_MASK 0x00004000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_GET(x) \
   (((x) & 0x00004000) >> 14)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_SET(x) \
   (((x) << 14) & 0x00004000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 14) & 0x00004000) | ((r) & 0xffffbfff))
/* Field member: cap_pp_csr::intreg_enable.port2_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_MSB 13
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_LSB 13
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_FIELD_MASK 0x00002000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_GET(x) \
   (((x) & 0x00002000) >> 13)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_SET(x) \
   (((x) << 13) & 0x00002000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT2_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 13) & 0x00002000) | ((r) & 0xffffdfff))
/* Field member: cap_pp_csr::intreg_enable.port3_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_MSB 12
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_LSB 12
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_FIELD_MASK 0x00001000
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_GET(x) \
   (((x) & 0x00001000) >> 12)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_SET(x) \
   (((x) << 12) & 0x00001000)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 12) & 0x00001000) | ((r) & 0xffffefff))
/* Field member: cap_pp_csr::intreg_enable.port3_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_MSB 11
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_LSB 11
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_FIELD_MASK 0x00000800
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000800) >> 11)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_SET(x) \
   (((x) << 11) & 0x00000800)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT3_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 11) & 0x00000800) | ((r) & 0xfffff7ff))
/* Field member: cap_pp_csr::intreg_enable.port4_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_MSB 10
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_LSB 10
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_FIELD_MASK 0x00000400
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_GET(x) \
   (((x) & 0x00000400) >> 10)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_SET(x) \
   (((x) << 10) & 0x00000400)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 10) & 0x00000400) | ((r) & 0xfffffbff))
/* Field member: cap_pp_csr::intreg_enable.port4_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_MSB 9
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_LSB 9
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_FIELD_MASK 0x00000200
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000200) >> 9)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_SET(x) \
   (((x) << 9) & 0x00000200)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT4_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 9) & 0x00000200) | ((r) & 0xfffffdff))
/* Field member: cap_pp_csr::intreg_enable.port5_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_MSB 8
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_LSB 8
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_FIELD_MASK 0x00000100
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_GET(x) \
   (((x) & 0x00000100) >> 8)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_SET(x) \
   (((x) << 8) & 0x00000100)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 8) & 0x00000100) | ((r) & 0xfffffeff))
/* Field member: cap_pp_csr::intreg_enable.port5_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_MSB 7
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_LSB 7
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_FIELD_MASK 0x00000080
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000080) >> 7)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_SET(x) \
   (((x) << 7) & 0x00000080)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT5_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 7) & 0x00000080) | ((r) & 0xffffff7f))
/* Field member: cap_pp_csr::intreg_enable.port6_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_MSB 6
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_LSB 6
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_FIELD_MASK 0x00000040
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_GET(x) \
   (((x) & 0x00000040) >> 6)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_SET(x) \
   (((x) << 6) & 0x00000040)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 6) & 0x00000040) | ((r) & 0xffffffbf))
/* Field member: cap_pp_csr::intreg_enable.port6_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_MSB 5
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_LSB 5
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_FIELD_MASK 0x00000020
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000020) >> 5)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_SET(x) \
   (((x) << 5) & 0x00000020)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT6_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 5) & 0x00000020) | ((r) & 0xffffffdf))
/* Field member: cap_pp_csr::intreg_enable.port7_p_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_MSB 4
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_LSB 4
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_FIELD_MASK 0x00000010
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_GET(x) \
   (((x) & 0x00000010) >> 4)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_SET(x) \
   (((x) << 4) & 0x00000010)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_P_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 4) & 0x00000010) | ((r) & 0xffffffef))
/* Field member: cap_pp_csr::intreg_enable.port7_c_int_enable              */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_MSB 3
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_LSB 3
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_FIELD_MASK 0x00000008
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_GET(x) \
   (((x) & 0x00000008) >> 3)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_SET(x) \
   (((x) << 3) & 0x00000008)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PORT7_C_INT_ENABLE_MODIFY(r, x) \
   ((((x) << 3) & 0x00000008) | ((r) & 0xfffffff7))
/* Field member: cap_pp_csr::intreg_enable.sbus_err_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_MSB 2
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_LSB 2
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_FIELD_MASK 0x00000004
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_GET(x) \
   (((x) & 0x00000004) >> 2)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_SET(x) \
   (((x) << 2) & 0x00000004)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_SBUS_ERR_ENABLE_MODIFY(r, x) \
   ((((x) << 2) & 0x00000004) | ((r) & 0xfffffffb))
/* Field member: cap_pp_csr::intreg_enable.ppsd_dbe_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_MSB 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_LSB 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_FIELD_MASK 0x00000002
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_GET(x) \
   (((x) & 0x00000002) >> 1)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_SET(x) \
   (((x) << 1) & 0x00000002)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_DBE_ENABLE_MODIFY(r, x) \
   ((((x) << 1) & 0x00000002) | ((r) & 0xfffffffd))
/* Field member: cap_pp_csr::intreg_enable.ppsd_sbe_enable                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 231 */
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_MSB 0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_LSB 0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_WIDTH 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_READ_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_WRITE_ACCESS 1
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_RESET 0x0
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_FIELD_MASK 0x00000001
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_GET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_SET(x) \
   ((x) & 0x00000001)
#define CAP_PP_CSR_INT_PP_INT_ENABLE_CLEAR_PPSD_SBE_ENABLE_MODIFY(r, x) \
   (((x) & 0x00000001) | ((r) & 0xfffffffe))

/* Register type: cap_pp_csr::cfg_pp_spare0                                */
/* Register template: cap_pp_csr::cfg_pp_spare0                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 918 */
/* Field member: cap_pp_csr::cfg_pp_spare0.data                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_MSB 31
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_LSB 0
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_WIDTH 32
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_RESET 0x00000000
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_FIELD_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_CFG_PP_SPARE0_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pp_csr::cfg_pp_spare1                                */
/* Register template: cap_pp_csr::cfg_pp_spare1                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 924 */
/* Field member: cap_pp_csr::cfg_pp_spare1.data                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_MSB 31
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_LSB 0
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_WIDTH 32
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_RESET 0x00000000
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_FIELD_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_CFG_PP_SPARE1_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pp_csr::cfg_pp_spare2                                */
/* Register template: cap_pp_csr::cfg_pp_spare2                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 930 */
/* Field member: cap_pp_csr::cfg_pp_spare2.data                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_MSB 31
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_LSB 0
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_WIDTH 32
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_RESET 0x00000000
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_FIELD_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_CFG_PP_SPARE2_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* Register type: cap_pp_csr::cfg_pp_spare3                                */
/* Register template: cap_pp_csr::cfg_pp_spare3                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 936 */
/* Field member: cap_pp_csr::cfg_pp_spare3.data                            */
/* Source filename: /home/kalyan/pen_cleanf/capri/design/common/cap_common.csr, line: 11 */
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_MSB 31
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_LSB 0
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_WIDTH 32
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_READ_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_WRITE_ACCESS 1
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_RESET 0x00000000
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_FIELD_MASK 0xffffffff
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_GET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_SET(x) ((x) & 0xffffffff)
#define CAP_PP_CSR_CFG_PP_SPARE3_DATA_MODIFY(r, x) ((x) & 0xffffffff)

/* ####################################################################### */
/*        TYPE DEFINITIONS                                                 */
/* ####################################################################### */
#ifndef __ASSEMBLY__

/* Typedef for Wide Register: cap_pxp_csr::cfg_p_mac_k_eq                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 123 */
typedef struct {
   volatile uint32_t cfg_p_mac_k_eq_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_p_mac_k_eq_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxp_csr_cfg_p_mac_k_eq, *PTR_Cap_pxp_csr_cfg_p_mac_k_eq;

/* Typedef for Group: cap_pxp_csr::int_groups                              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 289 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pxp_csr_int_groups, *PTR_Cap_pxp_csr_int_groups;

/* Typedef for Group: cap_pxp_csr::int_p_ecc                               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 290 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pxp_csr_int_p_ecc, *PTR_Cap_pxp_csr_int_p_ecc;

/* Typedef for Addressmap: cap_pxp_csr                                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxp.gcsr, line: 301 */
typedef struct {
   volatile Cap_pxp_csr_cfg_p_mac_k_eq cfg_p_mac_k_eq; /**< Offset 0x0 (R/W) */
   volatile uint32_t sta_p_port_mac; /**< Offset 0x8 (R) */
   volatile uint32_t sta_p_port_lanes_7_0; /**< Offset 0xc (R) */
   volatile uint32_t cfg_p_ecc_disable; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_p_sram_bist; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_p_mac_test_in; /**< Offset 0x18 (R/W) */
   volatile uint32_t sta_p_sram_bist; /**< Offset 0x1c (R) */
   volatile uint32_t sta_p_ecc_txbuf_0; /**< Offset 0x20 (R) */
   volatile uint32_t sta_p_ecc_txbuf_1; /**< Offset 0x24 (R) */
   volatile uint32_t sta_p_ecc_txbuf_2; /**< Offset 0x28 (R) */
   volatile uint32_t sta_p_ecc_txbuf_3; /**< Offset 0x2c (R) */
   volatile uint32_t sat_p_port_cnt_rx_bad_tlp; /**< Offset 0x30 (R/W) */
   volatile uint32_t sat_p_port_cnt_rx_bad_dllp; /**< Offset 0x34 (R/W) */
   volatile uint32_t sat_p_port_cnt_rx_nak_received; /**< Offset 0x38 (R/W) */
   volatile uint32_t sat_p_port_cnt_tx_nak_sent; /**< Offset 0x3c (R/W) */
   volatile uint32_t sat_p_port_cnt_rx_nullified; /**< Offset 0x40 (R/W) */
   volatile uint32_t sat_p_port_cnt_fcpe; /**< Offset 0x44 (R/W) */
   volatile uint32_t sat_p_port_cnt_fc_timeout; /**< Offset 0x48 (R/W) */
   volatile uint32_t sat_p_port_cnt_txbuf_ecc_err; /**< Offset 0x4c (R/W) */
   volatile uint32_t sat_p_port_cnt_replay_num_err; /**< Offset 0x50 (R/W) */
   volatile uint32_t sat_p_port_cnt_replay_timer_err; /**< Offset 0x54 (R/W) */
   volatile uint32_t sat_p_port_cnt_core_initiated_recovery; /**< Offset 0x58 (R/W) */
   volatile uint32_t sat_p_port_cnt_ltssm_state_changed; /**< Offset 0x5c (R/W) */
   volatile uint32_t sat_p_port_cnt_8b10b_128b130b_skp_os_err; /**< Offset 0x60 (R/W) */
   volatile uint32_t sat_p_port_cnt_deskew_err; /**< Offset 0x64 (R/W) */
   volatile uint32_t sat_p_port_cnt_phystatus_err; /**< Offset 0x68 (R/W) */
   volatile uint32_t sat_p_port_cnt_rxbfr_overflow; /**< Offset 0x6c (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x70 (R/W) */
   uint8_t _pad0[0xc];
   Cap_pxp_csr_int_groups int_groups; /**< Offset 0x80 (R/W) */
   Cap_pxp_csr_int_p_ecc int_p_ecc; /**< Offset 0x90 (R/W) */
   uint8_t _pad1[0x60];
} Cap_pxp_csr, *PTR_Cap_pxp_csr;

/* Typedef for Memory: cap_pxc_csr::dhs_c_mac_apb                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 123 */
typedef struct {
   volatile uint32_t entry[0x400]; /**< Offset 0x0 (R/W) */
} Cap_pxc_csr_dhs_c_mac_apb, *PTR_Cap_pxc_csr_dhs_c_mac_apb;

/* Typedef for Wide Register: cap_pxc_csr::cfg_c_mac_k_gen                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 135 */
typedef struct {
   volatile uint32_t cfg_c_mac_k_gen_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c_mac_k_gen_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxc_csr_cfg_c_mac_k_gen, *PTR_Cap_pxc_csr_cfg_c_mac_k_gen;

/* Typedef for Wide Register: cap_pxc_csr::cfg_c_mac_k_rx_cred             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 170 */
typedef struct {
   volatile uint32_t cfg_c_mac_k_rx_cred_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c_mac_k_rx_cred_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c_mac_k_rx_cred_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_pxc_csr_cfg_c_mac_k_rx_cred, *PTR_Cap_pxc_csr_cfg_c_mac_k_rx_cred;

/* Typedef for Wide Register: cap_pxc_csr::cfg_c_mac_k_lmr                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 178 */
typedef struct {
   volatile uint32_t cfg_c_mac_k_lmr_0_3; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c_mac_k_lmr_1_3; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c_mac_k_lmr_2_3; /**< Offset 0x8 (R/W) */
   uint8_t _pad0[0x4];
} Cap_pxc_csr_cfg_c_mac_k_lmr, *PTR_Cap_pxc_csr_cfg_c_mac_k_lmr;

/* Typedef for Wide Register: cap_pxc_csr::cfg_c_mac_k_pexconf             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 186 */
typedef struct {
   volatile uint32_t cfg_c_mac_k_pexconf_0_12; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_1_12; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_2_12; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_3_12; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_4_12; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_5_12; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_6_12; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_7_12; /**< Offset 0x1c (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_8_12; /**< Offset 0x20 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_9_12; /**< Offset 0x24 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_10_12; /**< Offset 0x28 (R/W) */
   volatile uint32_t cfg_c_mac_k_pexconf_11_12; /**< Offset 0x2c (R/W) */
   uint8_t _pad0[0x10];
} Cap_pxc_csr_cfg_c_mac_k_pexconf, *PTR_Cap_pxc_csr_cfg_c_mac_k_pexconf;

/* Typedef for Wide Register: cap_pxc_csr::cfg_c_mac_k_pciconf             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 204 */
typedef struct {
   volatile uint32_t cfg_c_mac_k_pciconf_0_9; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c_mac_k_pciconf_1_9; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c_mac_k_pciconf_2_9; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_c_mac_k_pciconf_3_9; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_c_mac_k_pciconf_4_9; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_c_mac_k_pciconf_5_9; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_c_mac_k_pciconf_6_9; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_c_mac_k_pciconf_7_9; /**< Offset 0x1c (R/W) */
   volatile uint32_t cfg_c_mac_k_pciconf_8_9; /**< Offset 0x20 (R/W) */
   uint8_t _pad0[0x1c];
} Cap_pxc_csr_cfg_c_mac_k_pciconf, *PTR_Cap_pxc_csr_cfg_c_mac_k_pciconf;

/* Typedef for Wide Register: cap_pxc_csr::cfg_c_mac_k_equpreset           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 221 */
typedef struct {
   volatile uint32_t cfg_c_mac_k_equpreset_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset_4_8; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset_5_8; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset_6_8; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset_7_8; /**< Offset 0x1c (R/W) */
} Cap_pxc_csr_cfg_c_mac_k_equpreset, *PTR_Cap_pxc_csr_cfg_c_mac_k_equpreset;

/* Typedef for Wide Register: cap_pxc_csr::cfg_c_mac_k_equpreset16         */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 242 */
typedef struct {
   volatile uint32_t cfg_c_mac_k_equpreset16_0_4; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset16_1_4; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset16_2_4; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_c_mac_k_equpreset16_3_4; /**< Offset 0xc (R/W) */
} Cap_pxc_csr_cfg_c_mac_k_equpreset16, *PTR_Cap_pxc_csr_cfg_c_mac_k_equpreset16;

/* Typedef for Wide Register: cap_pxc_csr::cfg_c_port_mac                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 262 */
typedef struct {
   volatile uint32_t cfg_c_port_mac_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_c_port_mac_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxc_csr_cfg_c_port_mac, *PTR_Cap_pxc_csr_cfg_c_port_mac;

/* Typedef for Wide Register: cap_pxc_csr::cnt_c_tl_rx_req                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 287 */
typedef struct {
   volatile uint32_t cnt_c_tl_rx_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_c_tl_rx_req_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxc_csr_cnt_c_tl_rx_req, *PTR_Cap_pxc_csr_cnt_c_tl_rx_req;

/* Typedef for Wide Register: cap_pxc_csr::cnt_c_tl_rx_cpl                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 294 */
typedef struct {
   volatile uint32_t cnt_c_tl_rx_cpl_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_c_tl_rx_cpl_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxc_csr_cnt_c_tl_rx_cpl, *PTR_Cap_pxc_csr_cnt_c_tl_rx_cpl;

/* Typedef for Wide Register: cap_pxc_csr::cnt_c_tl_tx_req                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 301 */
typedef struct {
   volatile uint32_t cnt_c_tl_tx_req_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_c_tl_tx_req_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxc_csr_cnt_c_tl_tx_req, *PTR_Cap_pxc_csr_cnt_c_tl_tx_req;

/* Typedef for Wide Register: cap_pxc_csr::cnt_c_tl_tx_cpl                 */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 308 */
typedef struct {
   volatile uint32_t cnt_c_tl_tx_cpl_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cnt_c_tl_tx_cpl_1_2; /**< Offset 0x4 (R/W) */
} Cap_pxc_csr_cnt_c_tl_tx_cpl, *PTR_Cap_pxc_csr_cnt_c_tl_tx_cpl;

/* Typedef for Wide Register: cap_pxc_csr::sta_c_tx_fc_credits             */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 436 */
typedef struct {
   volatile uint32_t sta_c_tx_fc_credits_0_2; /**< Offset 0x0 (R) */
   volatile uint32_t sta_c_tx_fc_credits_1_2; /**< Offset 0x4 (R) */
} Cap_pxc_csr_sta_c_tx_fc_credits, *PTR_Cap_pxc_csr_sta_c_tx_fc_credits;

/* Typedef for Group: cap_pxc_csr::int_groups                              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 528 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pxc_csr_int_groups, *PTR_Cap_pxc_csr_int_groups;

/* Typedef for Group: cap_pxc_csr::int_c_mac                               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 529 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pxc_csr_int_c_mac, *PTR_Cap_pxc_csr_int_c_mac;

/* Typedef for Group: cap_pxc_csr::int_c_ecc                               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 530 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pxc_csr_int_c_ecc, *PTR_Cap_pxc_csr_int_c_ecc;

/* Typedef for Addressmap: cap_pxc_csr                                     */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pxc.gcsr, line: 546 */
typedef struct {
   Cap_pxc_csr_dhs_c_mac_apb dhs_c_mac_apb; /**< Offset 0x0 (R/W) */
   volatile Cap_pxc_csr_cfg_c_mac_k_gen cfg_c_mac_k_gen; /**< Offset 0x1000 (R/W) */
   uint8_t _pad0[0x8];
   volatile Cap_pxc_csr_cfg_c_mac_k_rx_cred cfg_c_mac_k_rx_cred; /**< Offset 0x1010 (R/W) */
   volatile Cap_pxc_csr_cfg_c_mac_k_lmr cfg_c_mac_k_lmr; /**< Offset 0x1020 (R/W) */
   uint8_t _pad1[0x10];
   volatile Cap_pxc_csr_cfg_c_mac_k_pexconf cfg_c_mac_k_pexconf; /**< Offset 0x1040 (R/W) */
   volatile Cap_pxc_csr_cfg_c_mac_k_pciconf cfg_c_mac_k_pciconf; /**< Offset 0x1080 (R/W) */
   volatile Cap_pxc_csr_cfg_c_mac_k_equpreset cfg_c_mac_k_equpreset; /**< Offset 0x10c0 (R/W) */
   volatile Cap_pxc_csr_cfg_c_mac_k_equpreset16 cfg_c_mac_k_equpreset16; /**< Offset 0x10e0 (R/W) */
   volatile uint32_t cfg_c_mac_k_bar0windows; /**< Offset 0x10f0 (R/W) */
   uint8_t _pad2[0x4];
   volatile Cap_pxc_csr_cfg_c_port_mac cfg_c_port_mac; /**< Offset 0x10f8 (R/W) */
   volatile Cap_pxc_csr_cnt_c_tl_rx_req cnt_c_tl_rx_req; /**< Offset 0x1100 (R/W) */
   volatile Cap_pxc_csr_cnt_c_tl_rx_cpl cnt_c_tl_rx_cpl; /**< Offset 0x1108 (R/W) */
   volatile Cap_pxc_csr_cnt_c_tl_tx_req cnt_c_tl_tx_req; /**< Offset 0x1110 (R/W) */
   volatile Cap_pxc_csr_cnt_c_tl_tx_cpl cnt_c_tl_tx_cpl; /**< Offset 0x1118 (R/W) */
   volatile uint32_t cnt_c_port_rx_cfg0_req; /**< Offset 0x1120 (R/W) */
   volatile uint32_t sta_c_port_mac; /**< Offset 0x1124 (R) */
   volatile uint32_t sta_c_port_rst; /**< Offset 0x1128 (R) */
   volatile uint32_t cfg_c_portgate_open; /**< Offset 0x112c (R/W) */
   volatile uint32_t cfg_c_portgate_close; /**< Offset 0x1130 (R/W) */
   volatile uint32_t cfg_c_ltr_latency; /**< Offset 0x1134 (R/W) */
   volatile uint32_t cfg_c_autonomous_linkwidth; /**< Offset 0x1138 (R/W) */
   volatile uint32_t cfg_c_tl_report; /**< Offset 0x113c (R/W) */
   volatile uint32_t cfg_c_ecc_disable; /**< Offset 0x1140 (R/W) */
   volatile uint32_t cfg_c_brsw; /**< Offset 0x1144 (R/W) */
   volatile uint32_t sta_c_brsw; /**< Offset 0x1148 (R) */
   volatile uint32_t cfg_c_mac_test_in; /**< Offset 0x114c (R/W) */
   volatile uint32_t cfg_c_mac_ssvid_cap; /**< Offset 0x1150 (R/W) */
   uint8_t _pad3[0x4];
   volatile Cap_pxc_csr_sta_c_tx_fc_credits sta_c_tx_fc_credits; /**< Offset 0x1158 (R) */
   volatile uint32_t sta_c_ecc_rxbuf_0; /**< Offset 0x1160 (R) */
   volatile uint32_t sta_c_ecc_rxbuf_1; /**< Offset 0x1164 (R) */
   volatile uint32_t sta_c_ecc_rxbuf_2; /**< Offset 0x1168 (R) */
   volatile uint32_t sta_c_ecc_rxbuf_3; /**< Offset 0x116c (R) */
   volatile uint32_t sat_c_port_cnt_tx_drop; /**< Offset 0x1170 (R/W) */
   volatile uint32_t sat_c_port_cnt_rc_legacy_int_rx; /**< Offset 0x1174 (R/W) */
   volatile uint32_t sat_c_port_cnt_rx_malform_tlp; /**< Offset 0x1178 (R/W) */
   volatile uint32_t sat_c_port_cnt_rx_framing_err; /**< Offset 0x117c (R/W) */
   volatile uint32_t sat_c_port_cnt_rx_ecrc_err; /**< Offset 0x1180 (R/W) */
   volatile uint32_t sat_c_port_cnt_rxbuf_ecc_err; /**< Offset 0x1184 (R/W) */
   volatile uint32_t sat_c_port_cnt_rx_nullify; /**< Offset 0x1188 (R/W) */
   volatile uint32_t sat_c_port_cnt_rx_watchdog_nullify; /**< Offset 0x118c (R/W) */
   volatile uint32_t sat_c_port_cnt_rx_unsupp; /**< Offset 0x1190 (R/W) */
   volatile uint32_t sat_c_port_cnt_txbfr_overflow; /**< Offset 0x1194 (R/W) */
   volatile uint32_t sta_c_port_phystatus; /**< Offset 0x1198 (R) */
   volatile uint32_t csr_intr; /**< Offset 0x119c (R/W) */
   Cap_pxc_csr_int_groups int_groups; /**< Offset 0x11a0 (R/W) */
   Cap_pxc_csr_int_c_mac int_c_mac; /**< Offset 0x11b0 (R/W) */
   Cap_pxc_csr_int_c_ecc int_c_ecc; /**< Offset 0x11c0 (R/W) */
   volatile uint32_t cfg_c_spare; /**< Offset 0x11d0 (R/W) */
   uint8_t _pad4[0xe2c];
} Cap_pxc_csr, *PTR_Cap_pxc_csr;

/* Typedef for Memory: cap_pp_csr::dhs_sbus_indir                          */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 178 */
typedef struct {
   volatile uint32_t entry; /**< Offset 0x0 (R/W) */
} Cap_pp_csr_dhs_sbus_indir, *PTR_Cap_pp_csr_dhs_sbus_indir;

/* Typedef for Wide Register: cap_pp_csr::cfg_pp_sd_fs_lf                  */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 215 */
typedef struct {
   volatile uint32_t cfg_pp_sd_fs_lf_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pp_sd_fs_lf_1_2; /**< Offset 0x4 (R/W) */
} Cap_pp_csr_cfg_pp_sd_fs_lf, *PTR_Cap_pp_csr_cfg_pp_sd_fs_lf;

/* Typedef for Wide Register: cap_pp_csr::cfg_pp_pcie_pll_0                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 294 */
typedef struct {
   volatile uint32_t cfg_pp_pcie_pll_0_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pp_pcie_pll_0_1_2; /**< Offset 0x4 (R/W) */
} Cap_pp_csr_cfg_pp_pcie_pll_0, *PTR_Cap_pp_csr_cfg_pp_pcie_pll_0;

/* Typedef for Wide Register: cap_pp_csr::cfg_pp_pcie_pll_1                */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 308 */
typedef struct {
   volatile uint32_t cfg_pp_pcie_pll_1_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pp_pcie_pll_1_1_2; /**< Offset 0x4 (R/W) */
} Cap_pp_csr_cfg_pp_pcie_pll_1, *PTR_Cap_pp_csr_cfg_pp_pcie_pll_1;

/* Typedef for Wide Register: cap_pp_csr::sta_pp_pcsd_interrupt_data_out   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 348 */
typedef struct {
   volatile uint32_t sta_pp_pcsd_interrupt_data_out_0_8; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pp_pcsd_interrupt_data_out_1_8; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pp_pcsd_interrupt_data_out_2_8; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pp_pcsd_interrupt_data_out_3_8; /**< Offset 0xc (R) */
   volatile uint32_t sta_pp_pcsd_interrupt_data_out_4_8; /**< Offset 0x10 (R) */
   volatile uint32_t sta_pp_pcsd_interrupt_data_out_5_8; /**< Offset 0x14 (R) */
   volatile uint32_t sta_pp_pcsd_interrupt_data_out_6_8; /**< Offset 0x18 (R) */
   volatile uint32_t sta_pp_pcsd_interrupt_data_out_7_8; /**< Offset 0x1c (R) */
} Cap_pp_csr_sta_pp_pcsd_interrupt_data_out,
  *PTR_Cap_pp_csr_sta_pp_pcsd_interrupt_data_out;

/* Typedef for Wide Register: cap_pp_csr::sta_pp_sd_core_status            */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 379 */
typedef struct {
   volatile uint32_t sta_pp_sd_core_status_0_8; /**< Offset 0x0 (R) */
   volatile uint32_t sta_pp_sd_core_status_1_8; /**< Offset 0x4 (R) */
   volatile uint32_t sta_pp_sd_core_status_2_8; /**< Offset 0x8 (R) */
   volatile uint32_t sta_pp_sd_core_status_3_8; /**< Offset 0xc (R) */
   volatile uint32_t sta_pp_sd_core_status_4_8; /**< Offset 0x10 (R) */
   volatile uint32_t sta_pp_sd_core_status_5_8; /**< Offset 0x14 (R) */
   volatile uint32_t sta_pp_sd_core_status_6_8; /**< Offset 0x18 (R) */
   volatile uint32_t sta_pp_sd_core_status_7_8; /**< Offset 0x1c (R) */
} Cap_pp_csr_sta_pp_sd_core_status, *PTR_Cap_pp_csr_sta_pp_sd_core_status;

/* Typedef for Wide Register: cap_pp_csr::cfg_pp_pcsd_control              */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 418 */
typedef struct {
   volatile uint32_t cfg_pp_pcsd_control_0_2; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pp_pcsd_control_1_2; /**< Offset 0x4 (R/W) */
} Cap_pp_csr_cfg_pp_pcsd_control, *PTR_Cap_pp_csr_cfg_pp_pcsd_control;

/* Typedef for Wide Register: cap_pp_csr::cfg_pp_sd_core_to_cntl           */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 447 */
typedef struct {
   volatile uint32_t cfg_pp_sd_core_to_cntl_0_8; /**< Offset 0x0 (R/W) */
   volatile uint32_t cfg_pp_sd_core_to_cntl_1_8; /**< Offset 0x4 (R/W) */
   volatile uint32_t cfg_pp_sd_core_to_cntl_2_8; /**< Offset 0x8 (R/W) */
   volatile uint32_t cfg_pp_sd_core_to_cntl_3_8; /**< Offset 0xc (R/W) */
   volatile uint32_t cfg_pp_sd_core_to_cntl_4_8; /**< Offset 0x10 (R/W) */
   volatile uint32_t cfg_pp_sd_core_to_cntl_5_8; /**< Offset 0x14 (R/W) */
   volatile uint32_t cfg_pp_sd_core_to_cntl_6_8; /**< Offset 0x18 (R/W) */
   volatile uint32_t cfg_pp_sd_core_to_cntl_7_8; /**< Offset 0x1c (R/W) */
} Cap_pp_csr_cfg_pp_sd_core_to_cntl, *PTR_Cap_pp_csr_cfg_pp_sd_core_to_cntl;

/* Typedef for Group: cap_pp_csr::int_groups                               */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 888 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R) */
   volatile uint32_t int_enable_rw_reg; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_rw_reg; /**< Offset 0x8 (R) */
   uint8_t _pad0[0x4];
} Cap_pp_csr_int_groups, *PTR_Cap_pp_csr_int_groups;

/* Typedef for Group: cap_pp_csr::int_pp                                   */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 889 */
typedef struct {
   volatile uint32_t intreg; /**< Offset 0x0 (R/W1C) */
   volatile uint32_t int_test_set; /**< Offset 0x4 (R/W1S) */
   volatile uint32_t int_enable_set; /**< Offset 0x8 (R/W1S) */
   volatile uint32_t int_enable_clear; /**< Offset 0xc (R/W1C) */
} Cap_pp_csr_int_pp, *PTR_Cap_pp_csr_int_pp;

/* Typedef for Addressmap: cap_pp_csr                                      */
/* Source filename: /home/kalyan/pen_cleanf/capri/verif/common/csr_gen/pp.gcsr, line: 942 */
typedef struct {
   volatile uint32_t base; /**< Offset 0x0 (R/W) */
   uint8_t _pad0[0x7fc];
   Cap_pxp_csr port_p[0x8]; /**< Offset 0x800 (R/W) */
   uint8_t _pad1[0xf000];
   Cap_pxc_csr port_c[0x8]; /**< Offset 0x10000 (R/W) */
   volatile uint32_t cfg_pp_linkwidth; /**< Offset 0x20000 (R/W) */
   volatile uint32_t cfg_pp_sw_reset; /**< Offset 0x20004 (R/W) */
   volatile uint32_t cfg_sbus_result; /**< Offset 0x20008 (R/W) */
   volatile uint32_t cfg_sbus_indir; /**< Offset 0x2000c (R/W) */
   Cap_pp_csr_dhs_sbus_indir dhs_sbus_indir; /**< Offset 0x20010 (R/W) */
   volatile uint32_t sta_sbus_indir; /**< Offset 0x20014 (R) */
   volatile uint32_t cfg_pp_pcs_interrupt_disable; /**< Offset 0x20018 (R/W) */
   volatile uint32_t cfg_pp_sd_async_reset_n; /**< Offset 0x2001c (R/W) */
   volatile uint32_t cfg_pp_pcs_reset_n; /**< Offset 0x20020 (R/W) */
   uint8_t _pad2[0x4];
   volatile Cap_pp_csr_cfg_pp_sd_fs_lf cfg_pp_sd_fs_lf; /**< Offset 0x20028 (R/W) */
   volatile uint32_t cfg_pp_sbus; /**< Offset 0x20030 (R/W) */
   volatile uint32_t cfg_pp_rc_perstn; /**< Offset 0x20034 (R/W) */
   volatile uint32_t cfg_pp_pcie_pll_rst_n; /**< Offset 0x20038 (R/W) */
   volatile uint32_t cfg_pp_pcie_pll_refclk_source_sel; /**< Offset 0x2003c (R/W) */
   volatile uint32_t cfg_pp_pcie_pll_refclk_sel; /**< Offset 0x20040 (R/W) */
   volatile uint32_t cfg_pp_pcie_rate_change; /**< Offset 0x20044 (R/W) */
   volatile Cap_pp_csr_cfg_pp_pcie_pll_0 cfg_pp_pcie_pll_0; /**< Offset 0x20048 (R/W) */
   volatile Cap_pp_csr_cfg_pp_pcie_pll_1 cfg_pp_pcie_pll_1; /**< Offset 0x20050 (R/W) */
   volatile uint32_t sta_pp_pcie_pll; /**< Offset 0x20058 (R) */
   uint8_t _pad3[0x24];
   volatile uint32_t cfg_pp_pcsd_interrupt[0x10]; /**< Offset 0x20080 (R/W) */
   volatile uint32_t cfg_pp_pcsd_interrupt_request; /**< Offset 0x200c0 (R/W) */
   volatile uint32_t sta_pp_pcsd_interrupt_in_progress; /**< Offset 0x200c4 (R) */
   uint8_t _pad4[0x18];
   volatile Cap_pp_csr_sta_pp_pcsd_interrupt_data_out sta_pp_pcsd_interrupt_data_out; /**< Offset 0x200e0 (R) */
   volatile uint32_t cfg_pp_sd_spico_gp; /**< Offset 0x20100 (R/W) */
   volatile uint32_t sta_pp_sd_spico_gp; /**< Offset 0x20104 (R) */
   uint8_t _pad5[0x18];
   volatile Cap_pp_csr_sta_pp_sd_core_status sta_pp_sd_core_status; /**< Offset 0x20120 (R) */
   volatile uint32_t sta_pp_sd_rdy; /**< Offset 0x20140 (R) */
   volatile uint32_t cfg_pp_sbus_master_bist; /**< Offset 0x20144 (R/W) */
   volatile uint32_t sta_pp_sbus_master_bist; /**< Offset 0x20148 (R) */
   uint8_t _pad6[0x4];
   volatile Cap_pp_csr_cfg_pp_pcsd_control cfg_pp_pcsd_control; /**< Offset 0x20150 (R/W) */
   uint8_t _pad7[0x8];
   volatile Cap_pp_csr_cfg_pp_sd_core_to_cntl cfg_pp_sd_core_to_cntl; /**< Offset 0x20160 (R/W) */
   volatile uint32_t cfg_debug_port; /**< Offset 0x20180 (R/W) */
   volatile uint32_t sta_debug_stall; /**< Offset 0x20184 (R) */
   volatile uint32_t sat_pp_pipe_skp_add_0; /**< Offset 0x20188 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_0; /**< Offset 0x2018c (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_0; /**< Offset 0x20190 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_0; /**< Offset 0x20194 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_0; /**< Offset 0x20198 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_1; /**< Offset 0x2019c (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_1; /**< Offset 0x201a0 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_1; /**< Offset 0x201a4 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_1; /**< Offset 0x201a8 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_1; /**< Offset 0x201ac (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_2; /**< Offset 0x201b0 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_2; /**< Offset 0x201b4 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_2; /**< Offset 0x201b8 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_2; /**< Offset 0x201bc (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_2; /**< Offset 0x201c0 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_3; /**< Offset 0x201c4 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_3; /**< Offset 0x201c8 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_3; /**< Offset 0x201cc (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_3; /**< Offset 0x201d0 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_3; /**< Offset 0x201d4 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_4; /**< Offset 0x201d8 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_4; /**< Offset 0x201dc (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_4; /**< Offset 0x201e0 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_4; /**< Offset 0x201e4 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_4; /**< Offset 0x201e8 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_5; /**< Offset 0x201ec (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_5; /**< Offset 0x201f0 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_5; /**< Offset 0x201f4 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_5; /**< Offset 0x201f8 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_5; /**< Offset 0x201fc (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_6; /**< Offset 0x20200 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_6; /**< Offset 0x20204 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_6; /**< Offset 0x20208 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_6; /**< Offset 0x2020c (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_6; /**< Offset 0x20210 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_7; /**< Offset 0x20214 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_7; /**< Offset 0x20218 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_7; /**< Offset 0x2021c (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_7; /**< Offset 0x20220 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_7; /**< Offset 0x20224 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_8; /**< Offset 0x20228 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_8; /**< Offset 0x2022c (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_8; /**< Offset 0x20230 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_8; /**< Offset 0x20234 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_8; /**< Offset 0x20238 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_9; /**< Offset 0x2023c (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_9; /**< Offset 0x20240 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_9; /**< Offset 0x20244 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_9; /**< Offset 0x20248 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_9; /**< Offset 0x2024c (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_10; /**< Offset 0x20250 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_10; /**< Offset 0x20254 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_10; /**< Offset 0x20258 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_10; /**< Offset 0x2025c (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_10; /**< Offset 0x20260 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_11; /**< Offset 0x20264 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_11; /**< Offset 0x20268 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_11; /**< Offset 0x2026c (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_11; /**< Offset 0x20270 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_11; /**< Offset 0x20274 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_12; /**< Offset 0x20278 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_12; /**< Offset 0x2027c (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_12; /**< Offset 0x20280 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_12; /**< Offset 0x20284 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_12; /**< Offset 0x20288 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_13; /**< Offset 0x2028c (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_13; /**< Offset 0x20290 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_13; /**< Offset 0x20294 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_13; /**< Offset 0x20298 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_13; /**< Offset 0x2029c (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_14; /**< Offset 0x202a0 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_14; /**< Offset 0x202a4 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_14; /**< Offset 0x202a8 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_14; /**< Offset 0x202ac (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_14; /**< Offset 0x202b0 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_add_15; /**< Offset 0x202b4 (R/W) */
   volatile uint32_t sat_pp_pipe_skp_remove_15; /**< Offset 0x202b8 (R/W) */
   volatile uint32_t sat_pp_pipe_decode_disparity_err_15; /**< Offset 0x202bc (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_underflow_err_15; /**< Offset 0x202c0 (R/W) */
   volatile uint32_t sat_pp_pipe_elastic_buffer_overflow_err_15; /**< Offset 0x202c4 (R/W) */
   volatile uint32_t csr_intr; /**< Offset 0x202c8 (R/W) */
   uint8_t _pad8[0x4];
   Cap_pp_csr_int_groups int_groups; /**< Offset 0x202d0 (R/W) */
   Cap_pp_csr_int_pp int_pp; /**< Offset 0x202e0 (R/W) */
   volatile uint32_t cfg_pp_spare0; /**< Offset 0x202f0 (R/W) */
   volatile uint32_t cfg_pp_spare1; /**< Offset 0x202f4 (R/W) */
   volatile uint32_t cfg_pp_spare2; /**< Offset 0x202f8 (R/W) */
   volatile uint32_t cfg_pp_spare3; /**< Offset 0x202fc (R/W) */
   uint8_t _pad9[0x1fd00];
} Cap_pp_csr, *PTR_Cap_pp_csr;
#endif

#endif
