

================================================================
== Synthesis Summary Report of 'multicycle_pipeline_ip'
================================================================
+ General Information: 
    * Date:           Sun Sep  8 16:49:16 2024
    * Version:        2024.1 (Build 5069499 on May 21 2024)
    * Project:        multicycle_pipeline_ip
    * Solution:       hls (Vivado IP Flow Target)
    * Product family: zynq
    * Target device:  xc7z020-clg400-1
    

+ Performance & Resource Estimates: 
    
    PS: '+' for module; 'o' for loop; '*' for dataflow
    +--------------------------+--------+--------+---------+--------+----------+---------+------+----------+-----------+----+-----------+------------+-----+
    |          Modules         |  Issue |        | Latency | Latency| Iteration|         | Trip |          |           |    |           |            |     |
    |          & Loops         |  Type  |  Slack | (cycles)|  (ns)  |  Latency | Interval| Count| Pipelined|   BRAM    | DSP|     FF    |     LUT    | URAM|
    +--------------------------+--------+--------+---------+--------+----------+---------+------+----------+-----------+----+-----------+------------+-----+
    |+ multicycle_pipeline_ip  |  Timing|  -14.22|        -|       -|         -|        0|     -|    rewind|  192 (68%)|   -|  2368 (2%)|  6517 (12%)|    -|
    | o VITIS_LOOP_91_1        |       -|    7.30|        -|       -|         3|        2|     -|       yes|          -|   -|          -|           -|    -|
    +--------------------------+--------+--------+---------+--------+----------+---------+------+----------+-----------+----+-----------+------------+-----+


================================================================
== HW Interfaces
================================================================
* S_AXILITE Interfaces
+---------------+------------+---------------+--------+----------+-------------------+
| Interface     | Data Width | Address Width | Offset | Register | Resource Estimate |
+---------------+------------+---------------+--------+----------+-------------------+
| s_axi_control | 32         | 19            | 16     | 0        | BRAM=192          |
+---------------+------------+---------------+--------+----------+-------------------+

* S_AXILITE Registers
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| Interface     | Register            | Offset | Width | Access | Description                      | Bit Fields                                                           |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+
| s_axi_control | CTRL                | 0x00   | 32    | RW     | Control signals                  | 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT |
| s_axi_control | GIER                | 0x04   | 32    | RW     | Global Interrupt Enable Register | 0=Enable                                                             |
| s_axi_control | IP_IER              | 0x08   | 32    | RW     | IP Interrupt Enable Register     | 0=CHAN0_INT_EN 1=CHAN1_INT_EN                                        |
| s_axi_control | IP_ISR              | 0x0c   | 32    | RW     | IP Interrupt Status Register     | 0=CHAN0_INT_ST 1=CHAN1_INT_ST                                        |
| s_axi_control | start_pc            | 0x10   | 32    | W      | Data signal of start_pc          |                                                                      |
| s_axi_control | nb_instruction      | 0x18   | 32    | R      | Data signal of nb_instruction    |                                                                      |
| s_axi_control | nb_instruction_ctrl | 0x1c   | 32    | R      | Control signal of nb_instruction | 0=nb_instruction_ap_vld                                              |
| s_axi_control | nb_cycle            | 0x28   | 32    | R      | Data signal of nb_cycle          |                                                                      |
| s_axi_control | nb_cycle_ctrl       | 0x2c   | 32    | R      | Control signal of nb_cycle       | 0=nb_cycle_ap_vld                                                    |
+---------------+---------------------+--------+-------+--------+----------------------------------+----------------------------------------------------------------------+

* TOP LEVEL CONTROL
+-----------+------------+-----------+
| Interface | Type       | Ports     |
+-----------+------------+-----------+
| ap_clk    | clock      | ap_clk    |
| ap_rst_n  | reset      | ap_rst_n  |
| interrupt | interrupt  | interrupt |
| ap_ctrl   | ap_ctrl_hs |           |
+-----------+------------+-----------+


================================================================
== SW I/O Information
================================================================
* Top Function Arguments
+----------------+-----------+---------------+
| Argument       | Direction | Datatype      |
+----------------+-----------+---------------+
| start_pc       | in        | unsigned int  |
| code_ram       | in        | unsigned int* |
| data_ram       | inout     | int*          |
| nb_instruction | out       | unsigned int* |
| nb_cycle       | out       | unsigned int* |
+----------------+-----------+---------------+

* SW-to-HW Mapping
+----------------+---------------+----------+-----------------------------------------------+
| Argument       | HW Interface  | HW Type  | HW Info                                       |
+----------------+---------------+----------+-----------------------------------------------+
| start_pc       | s_axi_control | register | name=start_pc offset=0x10 range=32            |
| code_ram       | s_axi_control | memory   | name=code_ram offset=131072 range=131072      |
| data_ram       | s_axi_control | memory   | name=data_ram offset=262144 range=262144      |
| nb_instruction | s_axi_control | register | name=nb_instruction offset=0x18 range=32      |
| nb_instruction | s_axi_control | register | name=nb_instruction_ctrl offset=0x1c range=32 |
| nb_cycle       | s_axi_control | register | name=nb_cycle offset=0x28 range=32            |
| nb_cycle       | s_axi_control | register | name=nb_cycle_ctrl offset=0x2c range=32       |
+----------------+---------------+----------+-----------------------------------------------+


================================================================
== M_AXI Burst Information
================================================================
 Note: All burst requests might be further partitioned into multiple requests during RTL generation based on max_read_burst_length or max_write_burst_length settings.


================================================================
== Bind Op Report
================================================================
+---------------------------------------+-----+--------+--------------------------+-----------+-----------+---------+
| Name                                  | DSP | Pragma | Variable                 | Op        | Impl      | Latency |
+---------------------------------------+-----+--------+--------------------------+-----------+-----------+---------+
| + multicycle_pipeline_ip              | 0   |        |                          |           |           |         |
|   nb_instruction                      |     |        | c_nbi                    | add       | fabric    | 0       |
|   nb_cycle                            |     |        | c_nbc                    | add       | fabric    | 0       |
|   and_ln36_fu_8566_p2                 |     |        | and_ln36                 | and       | auto      | 0       |
|   icmp_ln38_fu_8572_p2                |     |        | icmp_ln38                | seteq     | auto      | 0       |
|   and_ln36_1_fu_8578_p2               |     |        | and_ln36_1               | and       | auto      | 0       |
|   xor_ln17_fu_8584_p2                 |     |        | xor_ln17                 | xor       | auto      | 0       |
|   and_ln23_fu_8590_p2                 |     |        | and_ln23                 | and       | auto      | 0       |
|   shl_ln78_fu_8795_p2                 |     |        | shl_ln78                 | shl       | auto_pipe | 0       |
|   shl_ln78_2_fu_8814_p2               |     |        | shl_ln78_2               | shl       | auto_pipe | 0       |
|   shl_ln75_fu_8838_p2                 |     |        | shl_ln75                 | shl       | auto_pipe | 0       |
|   shl_ln75_2_fu_8857_p2               |     |        | shl_ln75_2               | shl       | auto_pipe | 0       |
|   icmp_ln30_fu_12458_p2               |     |        | icmp_ln30                | seteq     | auto      | 0       |
|   icmp_ln30_1_fu_12463_p2             |     |        | icmp_ln30_1              | seteq     | auto      | 0       |
|   icmp_ln30_2_fu_12468_p2             |     |        | icmp_ln30_2              | seteq     | auto      | 0       |
|   sparsemux_9_3_8_1_1_U5              |     |        | b                        | sparsemux | auto      | 0       |
|   h_fu_12515_p3                       |     |        | h                        | select    | auto_sel  | 0       |
|   icmp_ln24_fu_9070_p2                |     |        | icmp_ln24                | setlt     | auto      | 0       |
|   result_23_fu_9182_p14               |     |        | xor_ln24                 | xor       | auto      | 0       |
|   result_23_fu_9182_p10               |     |        | icmp_ln9                 | seteq     | auto      | 0       |
|   result_23_fu_9182_p8                |     |        | icmp_ln11                | setne     | auto      | 0       |
|   result_23_fu_9182_p6                |     |        | icmp_ln16                | setlt     | auto      | 0       |
|   icmp_ln18_fu_9100_p2                |     |        | icmp_ln18                | setlt     | auto      | 0       |
|   result_23_fu_9182_p4                |     |        | xor_ln18                 | xor       | auto      | 0       |
|   result_23_fu_9182_p2                |     |        | icmp_ln21                | setlt     | auto      | 0       |
|   icmp_ln8_fu_9118_p2                 |     |        | icmp_ln8                 | seteq     | auto      | 0       |
|   icmp_ln8_1_fu_9124_p2               |     |        | icmp_ln8_1               | seteq     | auto      | 0       |
|   icmp_ln8_2_fu_9130_p2               |     |        | icmp_ln8_2               | seteq     | auto      | 0       |
|   icmp_ln8_3_fu_9136_p2               |     |        | icmp_ln8_3               | seteq     | auto      | 0       |
|   icmp_ln8_4_fu_9142_p2               |     |        | icmp_ln8_4               | seteq     | auto      | 0       |
|   icmp_ln8_5_fu_9148_p2               |     |        | icmp_ln8_5               | seteq     | auto      | 0       |
|   icmp_ln8_6_fu_9154_p2               |     |        | icmp_ln8_6               | seteq     | auto      | 0       |
|   or_ln8_fu_9160_p2                   |     |        | or_ln8                   | or        | auto      | 0       |
|   sparsemux_15_6_1_1_1_U1             |     |        | result_23                | sparsemux | auto      | 0       |
|   shift_1_fu_9234_p3                  |     |        | shift_1                  | select    | auto_sel  | 0       |
|   rv2_1_fu_9242_p3                    |     |        | rv2_1                    | select    | auto_sel  | 0       |
|   result_24_fu_12718_p16              |     |        | result                   | and       | auto      | 0       |
|   and_ln46_fu_9250_p2                 |     |        | and_ln46                 | and       | auto      | 0       |
|   result_5_fu_9256_p2                 |     |        | result_5                 | sub       | fabric    | 0       |
|   result_6_fu_9262_p2                 |     |        | result_6                 | add       | fabric    | 0       |
|   result_7_fu_9268_p3                 |     |        | result_7                 | select    | auto_sel  | 0       |
|   result_8_fu_9280_p2                 |     |        | result_8                 | shl       | auto_pipe | 0       |
|   result_9_fu_12673_p2                |     |        | result_9                 | setlt     | auto      | 0       |
|   result_10_fu_12681_p2               |     |        | result_10                | setlt     | auto      | 0       |
|   result_24_fu_12718_p6               |     |        | result_11                | xor       | auto      | 0       |
|   result_12_fu_9286_p2                |     |        | result_12                | ashr      | auto_pipe | 0       |
|   result_13_fu_12693_p2               |     |        | result_13                | lshr      | auto_pipe | 0       |
|   result_24_fu_12718_p4               |     |        | result_14                | select    | auto_sel  | 0       |
|   result_24_fu_12718_p2               |     |        | result_15                | or        | auto      | 0       |
|   sparsemux_17_7_32_1_1_U6            |     |        | result_24                | sparsemux | auto      | 0       |
|   npc4_fu_9306_p2                     |     |        | npc4                     | add       | fabric    | 0       |
|   result_18_fu_9316_p2                |     |        | result_18                | add       | fabric    | 0       |
|   result_19_fu_9326_p2                |     |        | result_19                | add       | fabric    | 0       |
|   result_25_fu_9404_p4                |     |        | result_20                | select    | auto_sel  | 0       |
|   result_25_fu_9404_p10               |     |        | result_21                | select    | auto_sel  | 0       |
|   icmp_ln79_fu_9348_p2                |     |        | icmp_ln79                | seteq     | auto      | 0       |
|   icmp_ln79_1_fu_9354_p2              |     |        | icmp_ln79_1              | seteq     | auto      | 0       |
|   icmp_ln79_2_fu_9360_p2              |     |        | icmp_ln79_2              | seteq     | auto      | 0       |
|   icmp_ln79_3_fu_9366_p2              |     |        | icmp_ln79_3              | seteq     | auto      | 0       |
|   sel_tmp23_fu_9372_p2                |     |        | sel_tmp23                | and       | auto      | 0       |
|   sel_tmp25_fu_9378_p2                |     |        | sel_tmp25                | xor       | auto      | 0       |
|   sel_tmp26_fu_9384_p2                |     |        | sel_tmp26                | and       | auto      | 0       |
|   sparsemux_13_5_32_1_1_U2            |     |        | result_25                | sparsemux | auto      | 0       |
|   j_b_target_pc_fu_9446_p2            |     |        | j_b_target_pc            | add       | fabric    | 0       |
|   add_ln122_fu_9460_p2                |     |        | add_ln122                | add       | fabric    | 0       |
|   next_pc_fu_9476_p3                  |     |        | next_pc                  | select    | auto_sel  | 0       |
|   or_ln31_fu_9484_p2                  |     |        | or_ln31                  | or        | auto      | 0       |
|   add_ln31_fu_9490_p2                 |     |        | add_ln31                 | add       | fabric    | 0       |
|   e_to_f_target_pc_1_fu_9496_p3       |     |        | e_to_f_target_pc_1       | select    | auto_sel  | 0       |
|   or_ln61_fu_9508_p2                  |     |        | or_ln61                  | or        | auto      | 0       |
|   or_ln61_1_fu_9514_p2                |     |        | or_ln61_1                | or        | auto      | 0       |
|   select_ln63_fu_12759_p3             |     |        | select_ln63              | select    | auto_sel  | 0       |
|   e_to_m_value_fu_12836_p6            |     |        | select_ln61              | select    | auto_sel  | 0       |
|   e_to_f_target_pc_3_fu_9520_p3       |     |        | e_to_f_target_pc_3       | select    | auto_sel  | 0       |
|   e_to_m_rd_1_fu_12772_p3             |     |        | e_to_m_rd_1              | select    | auto_sel  | 0       |
|   e_to_m_has_no_dest_1_fu_12780_p3    |     |        | e_to_m_has_no_dest_1     | select    | auto_sel  | 0       |
|   e_to_m_is_load_1_fu_9528_p3         |     |        | e_to_m_is_load_1         | select    | auto_sel  | 0       |
|   e_to_m_is_store_1_fu_12788_p3       |     |        | e_to_m_is_store_1        | select    | auto_sel  | 0       |
|   e_to_m_func3_1_fu_9536_p3           |     |        | e_to_m_func3_1           | select    | auto_sel  | 0       |
|   sel_tmp36_fu_12796_p2               |     |        | sel_tmp36                | and       | auto      | 0       |
|   sel_tmp37_fu_12802_p2               |     |        | sel_tmp37                | xor       | auto      | 0       |
|   sparsemux_7_2_1_1_1_U7              |     |        | e_to_m_is_ret_1          | sparsemux | auto      | 0       |
|   e_to_m_address_1_fu_9544_p3         |     |        | e_to_m_address_1         | select    | auto_sel  | 0       |
|   sparsemux_7_2_32_1_1_U8             |     |        | e_to_m_value             | sparsemux | auto      | 0       |
|   or_ln115_fu_12855_p2                |     |        | or_ln115                 | or        | auto      | 0       |
|   or_ln115_1_fu_12860_p2              |     |        | or_ln115_1               | or        | auto      | 0       |
|   and_ln115_fu_12866_p2               |     |        | and_ln115                | and       | auto      | 0       |
|   icmp_ln118_fu_9552_p2               |     |        | icmp_ln118               | setne     | auto      | 0       |
|   xor_ln118_fu_12872_p2               |     |        | xor_ln118                | xor       | auto      | 0       |
|   or_ln118_fu_12878_p2                |     |        | or_ln118                 | or        | auto      | 0       |
|   e_to_f_is_valid_fu_12883_p3         |     |        | e_to_f_is_valid          | select    | auto_sel  | 0       |
|   i_safe_is_full_fu_9558_p2           |     |        | i_safe_is_full           | or        | auto      | 0       |
|   i_safe_pc_2_fu_9564_p3              |     |        | i_safe_pc_2              | select    | auto_sel  | 0       |
|   i_safe_d_i_rd_2_fu_9572_p3          |     |        | i_safe_d_i_rd_2          | select    | auto_sel  | 0       |
|   i_safe_d_i_func3_2_fu_9580_p3       |     |        | i_safe_d_i_func3_2       | select    | auto_sel  | 0       |
|   tmp_fu_9737_p66                     |     |        | i_safe_d_i_rs1_2         | select    | auto_sel  | 0       |
|   tmp_1_fu_9879_p66                   |     |        | i_safe_d_i_rs2_2         | select    | auto_sel  | 0       |
|   i_safe_d_i_func7_2_fu_9604_p3       |     |        | i_safe_d_i_func7_2       | select    | auto_sel  | 0       |
|   i_safe_d_i_type_2_fu_9612_p3        |     |        | i_safe_d_i_type_2        | select    | auto_sel  | 0       |
|   i_safe_d_i_imm_2_fu_9620_p3         |     |        | i_safe_d_i_imm_2         | select    | auto_sel  | 0       |
|   i_safe_d_i_is_rs1_reg_2_fu_9628_p3  |     |        | i_safe_d_i_is_rs1_reg_2  | select    | auto_sel  | 0       |
|   i_safe_d_i_is_rs2_reg_2_fu_9636_p3  |     |        | i_safe_d_i_is_rs2_reg_2  | select    | auto_sel  | 0       |
|   i_safe_d_i_is_load_2_fu_9644_p3     |     |        | i_safe_d_i_is_load_2     | select    | auto_sel  | 0       |
|   i_safe_d_i_is_store_2_fu_12891_p3   |     |        | i_safe_d_i_is_store_2    | select    | auto_sel  | 0       |
|   i_safe_d_i_is_branch_2_fu_12898_p3  |     |        | i_safe_d_i_is_branch_2   | select    | auto_sel  | 0       |
|   i_safe_d_i_is_jalr_2_fu_9652_p3     |     |        | i_safe_d_i_is_jalr_2     | select    | auto_sel  | 0       |
|   i_safe_d_i_is_jal_2_fu_9660_p3      |     |        | i_safe_d_i_is_jal_2      | select    | auto_sel  | 0       |
|   i_safe_d_i_is_ret_2_fu_12905_p3     |     |        | i_safe_d_i_is_ret_2      | select    | auto_sel  | 0       |
|   i_safe_d_i_is_lui_2_fu_9668_p3      |     |        | i_safe_d_i_is_lui_2      | select    | auto_sel  | 0       |
|   i_safe_d_i_has_no_dest_2_fu_9676_p3 |     |        | i_safe_d_i_has_no_dest_2 | select    | auto_sel  | 0       |
|   i_safe_d_i_is_r_type_2_fu_9684_p3   |     |        | i_safe_d_i_is_r_type_2   | select    | auto_sel  | 0       |
|   sparsemux_65_5_1_1_1_U3             |     |        | tmp                      | sparsemux | auto      | 0       |
|   is_locked_1_fu_9873_p2              |     |        | is_locked_1              | and       | auto      | 0       |
|   sparsemux_65_5_1_1_1_U4             |     |        | tmp_1                    | sparsemux | auto      | 0       |
|   is_locked_2_fu_10015_p2             |     |        | is_locked_2              | and       | auto      | 0       |
|   i_wait_3_fu_10021_p2                |     |        | i_wait_3                 | or        | auto      | 0       |
|   sparsemux_65_5_32_1_1_U9            |     |        | rv1                      | sparsemux | auto      | 0       |
|   sparsemux_65_5_32_1_1_U10           |     |        | rv2                      | sparsemux | auto      | 0       |
|   xor_ln86_fu_14461_p2                |     |        | xor_ln86                 | xor       | auto      | 0       |
|   i_to_e_is_valid_fu_14466_p2         |     |        | i_to_e_is_valid          | and       | auto      | 0       |
|   is_lui_fu_14480_p2                  |     |        | is_lui                   | seteq     | auto      | 0       |
|   is_load_fu_14486_p2                 |     |        | is_load                  | seteq     | auto      | 0       |
|   is_store_fu_14492_p2                |     |        | is_store                 | seteq     | auto      | 0       |
|   icmp_ln29_fu_14498_p2               |     |        | icmp_ln29                | seteq     | auto      | 0       |
|   or_ln48_fu_14522_p2                 |     |        | or_ln48                  | or        | auto      | 0       |
|   icmp_ln38_1_fu_14528_p2             |     |        | icmp_ln38_1              | setne     | auto      | 0       |
|   icmp_ln39_fu_12085_p2               |     |        | icmp_ln39                | seteq     | auto      | 0       |
|   or_ln39_fu_14538_p2                 |     |        | or_ln39                  | or        | auto      | 0       |
|   or_ln39_1_fu_14544_p2               |     |        | or_ln39_1                | or        | auto      | 0       |
|   or_ln39_2_fu_14549_p2               |     |        | or_ln39_2                | or        | auto      | 0       |
|   or_ln39_3_fu_14554_p2               |     |        | or_ln39_3                | or        | auto      | 0       |
|   icmp_ln42_fu_14560_p2               |     |        | icmp_ln42                | setne     | auto      | 0       |
|   xor_ln39_fu_14566_p2                |     |        | xor_ln39                 | xor       | auto      | 0       |
|   d_i_is_rs2_reg_fu_14572_p2          |     |        | d_i_is_rs2_reg           | and       | auto      | 0       |
|   d_i_is_ret_fu_14578_p2              |     |        | d_i_is_ret               | seteq     | auto      | 0       |
|   icmp_ln51_fu_12091_p2               |     |        | icmp_ln51                | seteq     | auto      | 0       |
|   or_ln51_fu_14583_p2                 |     |        | or_ln51                  | or        | auto      | 0       |
|   d_i_has_no_dest_fu_14588_p2         |     |        | d_i_has_no_dest          | or        | auto      | 0       |
|   d_i_is_r_type_2_fu_14594_p2         |     |        | d_i_is_r_type_2          | seteq     | auto      | 0       |
|   add_ln89_fu_12281_p2                |     |        | add_ln89                 | add       | fabric    | 0       |
|   d_to_f_is_valid_fu_12295_p2         |     |        | d_to_f_is_valid          | and       | auto      | 0       |
|   or_ln55_fu_14671_p2                 |     |        | or_ln55                  | or        | auto      | 0       |
|   has_input_fu_14676_p2               |     |        | has_input                | or        | auto      | 0       |
|   pc_3_fu_12301_p3                    |     |        | pc_3                     | select    | auto_sel  | 0       |
|   pc_fu_12309_p3                      |     |        | pc                       | select    | auto_sel  | 0       |
|   d_ctrl_is_branch_1_fu_14691_p2      |     |        | d_ctrl_is_branch_1       | seteq     | auto      | 0       |
|   d_ctrl_is_jalr_1_fu_14697_p2        |     |        | d_ctrl_is_jalr_1         | seteq     | auto      | 0       |
|   d_ctrl_is_jal_1_fu_14703_p2         |     |        | d_ctrl_is_jal_1          | seteq     | auto      | 0       |
|   f_to_f_next_pc_3_fu_14709_p2        |     |        | f_to_f_next_pc_3         | add       | fabric    | 0       |
|   f_to_f_next_pc_1_fu_14714_p3        |     |        | f_to_f_next_pc_1         | select    | auto_sel  | 0       |
|   f_to_d_pc_1_fu_14721_p3             |     |        | f_to_d_pc_1              | select    | auto_sel  | 0       |
|   f_to_d_instruction_1_fu_14728_p3    |     |        | f_to_d_instruction_1     | select    | auto_sel  | 0       |
|   f_to_d_is_branch_fu_14735_p3        |     |        | f_to_d_is_branch         | select    | auto_sel  | 0       |
|   f_to_d_is_jalr_fu_14743_p3          |     |        | f_to_d_is_jalr           | select    | auto_sel  | 0       |
|   f_to_d_is_jal_fu_14751_p3           |     |        | f_to_d_is_jal            | select    | auto_sel  | 0       |
|   or_ln75_fu_14758_p2                 |     |        | or_ln75                  | or        | auto      | 0       |
|   is_ctrl_fu_14764_p2                 |     |        | is_ctrl                  | or        | auto      | 0       |
|   xor_ln77_fu_14770_p2                |     |        | xor_ln77                 | xor       | auto      | 0       |
|   f_to_f_is_valid_fu_14776_p2         |     |        | f_to_f_is_valid          | and       | auto      | 0       |
+---------------------------------------+-----+--------+--------------------------+-----------+-----------+---------+


================================================================
== Storage Report
================================================================
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| Name                     | Usage     | Type      | BRAM | URAM | Pragma | Variable | Impl | Latency | Bitwidth, Depth, |
|                          |           |           |      |      |        |          |      |         | Banks            |
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+
| + multicycle_pipeline_ip |           |           | 192  | 0    |        |          |      |         |                  |
|   control_s_axi_U        | interface | s_axilite | 192  |      |        |          |      |         |                  |
+--------------------------+-----------+-----------+------+------+--------+----------+------+---------+------------------+


================================================================
== Pragma Report
================================================================
* Valid Pragma Syntax
+-----------------+-----------------------------------------+--------------------------------------------------------------------------------+
| Type            | Options                                 | Location                                                                       |
+-----------------+-----------------------------------------+--------------------------------------------------------------------------------+
| interface       | s_axilite port=start_pc                 | ../../multicycle_pipeline_ip.cpp:54 in multicycle_pipeline_ip, start_pc        |
| interface       | s_axilite port=code_ram                 | ../../multicycle_pipeline_ip.cpp:55 in multicycle_pipeline_ip, code_ram        |
| interface       | s_axilite port=data_ram                 | ../../multicycle_pipeline_ip.cpp:56 in multicycle_pipeline_ip, data_ram        |
| interface       | s_axilite port=nb_instruction           | ../../multicycle_pipeline_ip.cpp:57 in multicycle_pipeline_ip, nb_instruction  |
| interface       | s_axilite port=nb_cycle                 | ../../multicycle_pipeline_ip.cpp:58 in multicycle_pipeline_ip, nb_cycle        |
| interface       | s_axilite port=return                   | ../../multicycle_pipeline_ip.cpp:59 in multicycle_pipeline_ip, return          |
| inline          | recursive                               | ../../multicycle_pipeline_ip.cpp:60 in multicycle_pipeline_ip                  |
| array_partition | variable=reg_file dim=1 complete        | ../../multicycle_pipeline_ip.cpp:62 in multicycle_pipeline_ip, reg_file        |
| array_partition | variable=is_reg_computed dim=1 complete | ../../multicycle_pipeline_ip.cpp:64 in multicycle_pipeline_ip, is_reg_computed |
| pipeline        | II=2                                    | ../../multicycle_pipeline_ip.cpp:92 in multicycle_pipeline_ip                  |
| latency         | max=1                                   | ../../multicycle_pipeline_ip.cpp:93 in multicycle_pipeline_ip                  |
+-----------------+-----------------------------------------+--------------------------------------------------------------------------------+


