## ==============================================================
## File generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
## Version: 2015.3
## Copyright (C) 2015 Xilinx Inc. All rights reserved.
## 
## ==============================================================


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source run_vivado.tcl -notrace
[Wed Jun 29 19:38:12 2016] Launched synth_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/synth_1/runme.log
[Wed Jun 29 19:38:12 2016] Waiting for synth_1 to finish...

*** Running vivado
    with args -log axi_interfaces.vds -m64 -mode batch -messageDb vivado.pb -notrace -source axi_interfaces.tcl


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source axi_interfaces.tcl -notrace
Command: synth_design -top axi_interfaces -part xc7k160tfbg484-1 -no_iobuf -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in 1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1132.867 ; gain = 178.840 ; free physical = 9541 ; free virtual = 36666
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'axi_interfaces' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.vhd:88]
	Parameter C_S_AXI_AXILITES_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_AXILITES_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-5534] Detected attribute (* fsm_encoding = "none" *) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.vhd:109]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
INFO: [Synth 8-3491] module 'axi_interfaces_AXILiteS_s_axi' declared at '/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:12' bound to instance 'axi_interfaces_AXILiteS_s_axi_U' of component 'axi_interfaces_AXILiteS_s_axi' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.vhd:209]
INFO: [Synth 8-638] synthesizing module 'axi_interfaces_AXILiteS_s_axi' [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:68]
	Parameter C_S_AXI_ADDR_WIDTH bound to: 5 - type: integer 
	Parameter C_S_AXI_DATA_WIDTH bound to: 32 - type: integer 
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:151]
WARNING: [Synth 8-614] signal 'ACLK_EN' is read in the process but is not in the sensitivity list [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:202]
INFO: [Synth 8-256] done synthesizing module 'axi_interfaces_AXILiteS_s_axi' (1#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces_AXILiteS_s_axi.vhd:68]
INFO: [Synth 8-256] done synthesizing module 'axi_interfaces' (2#1) [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.vhd:88]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 1173.250 ; gain = 219.223 ; free physical = 9498 ; free virtual = 36623
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:09 ; elapsed = 00:00:10 . Memory (MB): peak = 1173.250 ; gain = 219.223 ; free physical = 9497 ; free virtual = 36623
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.xdc]
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.xdc]
Completed Processing XDC Constraints

INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1472.609 ; gain = 0.000 ; free physical = 9191 ; free virtual = 36347
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 17178 
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.613 ; gain = 518.586 ; free physical = 9188 ; free virtual = 36344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7k160tfbg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.613 ; gain = 518.586 ; free physical = 9188 ; free virtual = 36344
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.613 ; gain = 518.586 ; free physical = 9188 ; free virtual = 36344
---------------------------------------------------------------------------------
INFO: [Synth 8-5544] ROM "AWREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "WREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "BVALID" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "ARREADY_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-5544] ROM "RVALID_t" won't be mapped to Block RAM because address size (3) smaller than threshold (5)
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-5546] ROM "exitcond_fu_441_p2" won't be mapped to RAM because it is too sparse
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.613 ; gain = 518.586 ; free physical = 9187 ; free virtual = 36342
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 2     
	                1 Bit    Registers := 14    
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 17    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module axi_interfaces 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 8     
	   2 Input      6 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 8     
+---Muxes : 
	   4 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 10    
Module axi_interfaces_AXILiteS_s_axi 
Detailed RTL Component Info : 
+---XORs : 
	   2 Input      1 Bit         XORs := 2     
+---Registers : 
	               32 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                3 Bit    Registers := 2     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 6     
+---Muxes : 
	   5 Input     32 Bit        Muxes := 1     
	   5 Input      3 Bit        Muxes := 1     
	   6 Input      2 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 600 (col length:100)
BRAMs: 650 (col length: RAMB18 100 RAMB36 50)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
Start Parallel Synthesis Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9188 ; free virtual = 36344
---------------------------------------------------------------------------------
Start Cross Boundary Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-3917] design axi_interfaces has port s_axi_AXILiteS_RRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_interfaces has port s_axi_AXILiteS_RRESP[0] driven by constant 0
WARNING: [Synth 8-3917] design axi_interfaces has port s_axi_AXILiteS_BRESP[1] driven by constant 0
WARNING: [Synth 8-3917] design axi_interfaces has port s_axi_AXILiteS_BRESP[0] driven by constant 0
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_AWADDR[4]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[31]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[30]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[29]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[28]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[27]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[26]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[25]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[24]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[23]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[22]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[21]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[20]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[19]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[18]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[17]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[16]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[15]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[14]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[13]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[12]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[11]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[10]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[9]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[8]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[6]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[5]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[4]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[3]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WDATA[2]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WSTRB[3]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WSTRB[2]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_WSTRB[1]
WARNING: [Synth 8-3331] design axi_interfaces has unconnected port s_axi_AXILiteS_ARADDR[4]
---------------------------------------------------------------------------------
Finished Cross Boundary Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9189 ; free virtual = 36344
---------------------------------------------------------------------------------
Finished Parallel Reinference  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:23 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9189 ; free virtual = 36344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1_reg_213_reg[0] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1_reg_213_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\i1_reg_213_reg[2] )
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[4] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[5] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[6] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[8] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[9] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[10] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[11] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[12] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[13] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[14] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[15] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[16] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[17] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[18] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[19] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[20] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[21] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[22] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[23] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[24] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[25] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[26] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[27] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[28] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[29] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[30] ' (FDE) to '\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] )
INFO: [Synth 8-3886] merging instance '\axi_interfaces_AXILiteS_s_axi_U/rstate_reg[1] ' (FDS) to '\axi_interfaces_AXILiteS_s_axi_U/rstate_reg[0] '
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\axi_interfaces_AXILiteS_s_axi_U/wstate_reg[2] )
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/wstate_reg[2] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rstate_reg[1] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[15] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[14] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[13] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[12] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[11] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[10] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[9] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[8] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[6] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[5] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\axi_interfaces_AXILiteS_s_axi_U/rdata_data_reg[4] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_0_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_1_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_2_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[22] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[23] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[24] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[25] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[26] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[27] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[28] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[29] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[30] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_3_reg[31] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[16] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[17] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[18] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[19] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[20] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[21] ) is unused and will be removed from module axi_interfaces.
WARNING: [Synth 8-3332] Sequential element (\acc_4_reg[22] ) is unused and will be removed from module axi_interfaces.
INFO: [Common 17-14] Message 'Synth 8-3332' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
---------------------------------------------------------------------------------
Finished Area Optimization : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9189 ; free virtual = 36344
---------------------------------------------------------------------------------
Finished Parallel Area Optimization  : Time (s): cpu = 00:00:21 ; elapsed = 00:00:24 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9189 ; free virtual = 36344

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
Finished Parallel Timing Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
Finished Parallel Synthesis Optimization  : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:32 ; elapsed = 00:00:35 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |CARRY4 |    64|
|2     |LUT1   |     1|
|3     |LUT2   |   274|
|4     |LUT3   |    12|
|5     |LUT4   |    13|
|6     |LUT5   |     7|
|7     |LUT6   |    11|
|8     |FDRE   |   159|
|9     |FDSE   |     2|
+------+-------+------+

Report Instance Areas: 
+------+----------------------------------+------------------------------+------+
|      |Instance                          |Module                        |Cells |
+------+----------------------------------+------------------------------+------+
|1     |top                               |                              |   543|
|2     |  axi_interfaces_AXILiteS_s_axi_U |axi_interfaces_AXILiteS_s_axi |    83|
+------+----------------------------------+------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9178 ; free virtual = 36341
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 198 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:24 ; elapsed = 00:00:25 . Memory (MB): peak = 1472.617 ; gain = 105.387 ; free physical = 9194 ; free virtual = 36358
Synthesis Optimization Complete : Time (s): cpu = 00:00:33 ; elapsed = 00:00:36 . Memory (MB): peak = 1472.617 ; gain = 518.590 ; free physical = 9194 ; free virtual = 36358
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
58 Infos, 140 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1472.617 ; gain = 447.367 ; free physical = 9194 ; free virtual = 36358
report_utilization: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1512.625 ; gain = 0.000 ; free physical = 9194 ; free virtual = 36358
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 19:38:56 2016...
[Wed Jun 29 19:38:59 2016] synth_1 finished
wait_on_run: Time (s): cpu = 00:00:00.17 ; elapsed = 00:00:47 . Memory (MB): peak = 1065.863 ; gain = 7.883 ; free physical = 9721 ; free virtual = 36885
Design is defaulting to impl run constrset: constrs_1
Design is defaulting to synth run part: xc7k160tfbg484-1
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.xdc]
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/axi_interfaces.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

open_run: Time (s): cpu = 00:00:05 ; elapsed = 00:00:06 . Memory (MB): peak = 1303.227 ; gain = 237.363 ; free physical = 9489 ; free virtual = 36652
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1303.227 ; gain = 0.000 ; free physical = 9488 ; free virtual = 36652
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-78] ReportTimingParams: -max_paths 1 -nworst 1 -delay_type max -sort_by slack.
report_timing: Time (s): cpu = 00:00:14 ; elapsed = 00:00:18 . Memory (MB): peak = 1773.723 ; gain = 470.496 ; free physical = 9111 ; free virtual = 36290
[Wed Jun 29 19:39:23 2016] Launched impl_1...
Run output will be captured here: /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/impl_1/runme.log
[Wed Jun 29 19:39:23 2016] Waiting for impl_1 to finish...

*** Running vivado
    with args -log axi_interfaces.vdi -applog -m64 -messageDb vivado.pb -mode batch -source axi_interfaces.tcl -notrace


****** Vivado v2015.3 (64-bit)
  **** SW Build 1368829 on Mon Sep 28 20:06:39 MDT 2015
  **** IP Build 1367837 on Mon Sep 28 08:56:14 MDT 2015
    ** Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.

source axi_interfaces.tcl -notrace
Command: open_checkpoint /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/impl_1/axi_interfaces.dcp
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Device 21-403] Loading part xc7k160tfbg484-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17527-finance.eit.uni-kl.de/dcp/axi_interfaces.xdc]
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/impl_1/.Xil/Vivado-17527-finance.eit.uni-kl.de/dcp/axi_interfaces.xdc]
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Project 1-604] Checkpoint was created with Vivado v2015.3 (64-bit) build 1368829
open_checkpoint: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1291.227 ; gain = 267.992 ; free physical = 8716 ; free virtual = 35895
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in 1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.18 . Memory (MB): peak = 1328.238 ; gain = 26.008 ; free physical = 8708 ; free virtual = 35887
INFO: [Timing 38-35] Done setting XDC timing constraints.

Starting Logic Optimization Task
Implement Debug Cores | Checksum: 85008302

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 85008302

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1770.723 ; gain = 0.000 ; free physical = 8355 ; free virtual = 35534

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-10] Eliminated 0 cells.
Phase 2 Constant Propagation | Checksum: 85008302

Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1770.723 ; gain = 0.000 ; free physical = 8355 ; free virtual = 35534

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 192 unconnected nets.
INFO: [Opt 31-11] Eliminated 0 unconnected cells.
Phase 3 Sweep | Checksum: 4762f4ac

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.12 . Memory (MB): peak = 1770.723 ; gain = 0.000 ; free physical = 8355 ; free virtual = 35534

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1770.723 ; gain = 0.000 ; free physical = 8355 ; free virtual = 35534
Ending Logic Optimization Task | Checksum: 4762f4ac

Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.13 . Memory (MB): peak = 1770.723 ; gain = 0.000 ; free physical = 8355 ; free virtual = 35534

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 4762f4ac

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1770.723 ; gain = 0.000 ; free physical = 8355 ; free virtual = 35534
INFO: [Common 17-83] Releasing license: Implementation
21 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:13 ; elapsed = 00:00:14 . Memory (MB): peak = 1770.723 ; gain = 479.496 ; free physical = 8355 ; free virtual = 35534
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/impl_1/axi_interfaces_drc_opted.rpt.
INFO: [Vivado_Tcl 4-424] Cannot write hardware definition file as there are no IPI block design hardware handoff files present
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in 1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.352 ; gain = 0.000 ; free physical = 8341 ; free virtual = 35519
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1814.352 ; gain = 0.000 ; free physical = 8341 ; free virtual = 35519

Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device

Phase 1.1.1 Pre-Place Cells
Phase 1.1.1 Pre-Place Cells | Checksum: 00000000

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1814.352 ; gain = 0.000 ; free physical = 8341 ; free virtual = 35519

Phase 1.1.2 IO and Clk Clean Up
Phase 1.1.2 IO and Clk Clean Up | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1814.352 ; gain = 0.000 ; free physical = 8340 ; free virtual = 35519

Phase 1.1.3 Implementation Feasibility check On IDelay
Phase 1.1.3 Implementation Feasibility check On IDelay | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1814.352 ; gain = 0.000 ; free physical = 8339 ; free virtual = 35518

Phase 1.1.4 Commit IO Placement
Phase 1.1.4 Commit IO Placement | Checksum: 00000000

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1814.352 ; gain = 0.000 ; free physical = 8339 ; free virtual = 35518
Phase 1.1 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 161d7850

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1814.352 ; gain = 0.000 ; free physical = 8339 ; free virtual = 35518

Phase 1.2 Build Placer Netlist Model

Phase 1.2.1 Place Init Design

Phase 1.2.1.1 Init Lut Pin Assignment
Phase 1.2.1.1 Init Lut Pin Assignment | Checksum: dbcee13e

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1814.352 ; gain = 0.000 ; free physical = 8339 ; free virtual = 35518
Phase 1.2.1 Place Init Design | Checksum: ce781366

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.980 ; gain = 8.629 ; free physical = 8331 ; free virtual = 35510
Phase 1.2 Build Placer Netlist Model | Checksum: ce781366

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.980 ; gain = 8.629 ; free physical = 8331 ; free virtual = 35510

Phase 1.3 Constrain Clocks/Macros

Phase 1.3.1 Constrain Global/Regional Clocks
Phase 1.3.1 Constrain Global/Regional Clocks | Checksum: ce781366

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.980 ; gain = 8.629 ; free physical = 8331 ; free virtual = 35510
Phase 1.3 Constrain Clocks/Macros | Checksum: ce781366

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.980 ; gain = 8.629 ; free physical = 8331 ; free virtual = 35510
Phase 1 Placer Initialization | Checksum: ce781366

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1822.980 ; gain = 8.629 ; free physical = 8331 ; free virtual = 35510

Phase 2 Global Placement
SimPL: WL = 842 (366, 476)
SimPL: WL = 835 (366, 469)
SimPL: WL = 835 (366, 469)
SimPL: WL = 835 (366, 469)
SimPL: WL = 835 (366, 469)
Phase 2 Global Placement | Checksum: cfaf42ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8330 ; free virtual = 35509

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: cfaf42ca

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8330 ; free virtual = 35509

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 114f39458

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8330 ; free virtual = 35509

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1279d4dfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8330 ; free virtual = 35509

Phase 3.4 updateClock Trees: DP
Phase 3.4 updateClock Trees: DP | Checksum: 1279d4dfb

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8330 ; free virtual = 35509

Phase 3.5 Timing Path Optimizer
Phase 3.5 Timing Path Optimizer | Checksum: 1b0a9af12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8330 ; free virtual = 35509

Phase 3.6 Fast Optimization
Phase 3.6 Fast Optimization | Checksum: 1b0a9af12

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8330 ; free virtual = 35509

Phase 3.7 Small Shape Detail Placement

Phase 3.7.1 Commit Small Macros and Core Logic

Phase 3.7.1.1 Commit Slice Clusters
Phase 3.7.1.1 Commit Slice Clusters | Checksum: 1a086eaa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8329 ; free virtual = 35508
Phase 3.7.1 Commit Small Macros and Core Logic | Checksum: 1a086eaa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8329 ; free virtual = 35508

Phase 3.7.2 Clock Restriction Legalization for Leaf Columns
Phase 3.7.2 Clock Restriction Legalization for Leaf Columns | Checksum: 1a086eaa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8329 ; free virtual = 35508

Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins
Phase 3.7.3 Clock Restriction Legalization for Non-Clock Pins | Checksum: 1a086eaa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8329 ; free virtual = 35508
Phase 3.7 Small Shape Detail Placement | Checksum: 1a086eaa3

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8329 ; free virtual = 35508

Phase 3.8 Re-assign LUT pins
Phase 3.8 Re-assign LUT pins | Checksum: 19a7f450c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8329 ; free virtual = 35508
Phase 3 Detail Placement | Checksum: 19a7f450c

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1832.984 ; gain = 18.633 ; free physical = 8329 ; free virtual = 35508

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization

Phase 4.1.1 callUpdateTimingBeforePCO
Phase 4.1.1 callUpdateTimingBeforePCO | Checksum: 12981abc9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507

Phase 4.1.2 updateClock Trees: PCOPT
Phase 4.1.2 updateClock Trees: PCOPT | Checksum: 12981abc9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507

Phase 4.1.3 Post Placement Optimization

Phase 4.1.3.1 PCOPT Shape updates

Phase 4.1.3.1.1 removeOptionalFFsFromShapes
Phase 4.1.3.1.1 removeOptionalFFsFromShapes | Checksum: 12981abc9

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507

Phase 4.1.3.1.2 deleteLutnmShapes

Phase 4.1.3.1.2.1 deleteShapes
Phase 4.1.3.1.2.1 deleteShapes | Checksum: 18419b047

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507
Phase 4.1.3.1.2 deleteLutnmShapes | Checksum: 18419b047

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507
Phase 4.1.3.1 PCOPT Shape updates | Checksum: 18419b047

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507

Phase 4.1.3.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=0.799. For the most accurate timing information please run report_timing.
Phase 4.1.3.2 Post Placement Timing Optimization | Checksum: 15207643d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507
Phase 4.1.3 Post Placement Optimization | Checksum: 15207643d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507
Phase 4.1 Post Commit Optimization | Checksum: 15207643d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507

Phase 4.2 Sweep Clock Roots: Post-Placement
Phase 4.2 Sweep Clock Roots: Post-Placement | Checksum: 15207643d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507

Phase 4.3 Post Placement Cleanup
Phase 4.3 Post Placement Cleanup | Checksum: 15207643d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507

Phase 4.4 Placer Reporting

Phase 4.4.1 Restore STA
Phase 4.4.1 Restore STA | Checksum: 15207643d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507
Phase 4.4 Placer Reporting | Checksum: 15207643d

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507

Phase 4.5 Final Placement Cleanup
Phase 4.5 Final Placement Cleanup | Checksum: 1ab8ced1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 1ab8ced1b

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507
Ending Placer Task | Checksum: 10bae9137

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1833.988 ; gain = 19.637 ; free physical = 8328 ; free virtual = 35507
INFO: [Common 17-83] Releasing license: Implementation
36 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.08 . Memory (MB): peak = 1843.992 ; gain = 0.000 ; free physical = 8327 ; free virtual = 35507
report_io: Time (s): cpu = 00:00:00.13 ; elapsed = 00:00:00.20 . Memory (MB): peak = 1843.992 ; gain = 0.000 ; free physical = 8324 ; free virtual = 35503
report_utilization: Time (s): cpu = 00:00:00.05 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1843.992 ; gain = 0.000 ; free physical = 8324 ; free virtual = 35503
report_control_sets: Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.06 . Memory (MB): peak = 1843.992 ; gain = 0.000 ; free physical = 8324 ; free virtual = 35503
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in 1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.500 ns. Skipping all physical synthesis optimizations.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
41 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.11 ; elapsed = 00:00:00.09 . Memory (MB): peak = 1843.992 ; gain = 0.000 ; free physical = 8321 ; free virtual = 35501
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7k160t'
INFO: [Common 17-1223] The version limit for your license is '2016.06' and will expire in 1 days. A version limit expiration means that, although you may be able to continue to use the current version of tools or IP with this license, you will not be eligible for any updates or new releases.
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs
Checksum: PlaceDB: b107e0e1 ConstDB: 0 ShapeSum: 5aa6b056 RouteDB: 32aa25b4

Phase 1 Build RT Design
WARNING: [Route 35-198] Port "d_o_0_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_o_0_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_o_2_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_o_2_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_o_1_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_o_1_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_o_4_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_o_4_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_o_5_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_o_5_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_o_3_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_o_3_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_7_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_7_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_0_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_0_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_6_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_6_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_o_6_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_o_6_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_o_7_TREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_o_7_TREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_RREADY" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_RREADY". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "ap_rst_n" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "ap_rst_n". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_1_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_1_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_4_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_4_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_3_TVALID" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_3_TVALID". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_ARADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_ARADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "s_axi_AXILiteS_AWADDR[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "s_axi_AXILiteS_AWADDR[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_2_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_2_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "d_i_5_TDATA[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "d_i_5_TDATA[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
INFO: [Common 17-14] Message 'Route 35-198' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
Using Offlined NodeGraph Builder
Phase 1 Build RT Design | Checksum: 1afe34bad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1986.660 ; gain = 142.668 ; free physical = 8120 ; free virtual = 35300

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1afe34bad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1986.664 ; gain = 142.672 ; free physical = 8120 ; free virtual = 35300

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 1afe34bad

Time (s): cpu = 00:00:26 ; elapsed = 00:00:21 . Memory (MB): peak = 1992.660 ; gain = 148.668 ; free physical = 8114 ; free virtual = 35294
 Number of Nodes with overlaps = 0

Phase 2.3 Update Timing
Phase 2.3 Update Timing | Checksum: 1b5bb5264

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.952  | TNS=0.000  | WHS=-0.104 | THS=-1.296 |

Phase 2 Router Initialization | Checksum: 20023f432

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 1a921860b

Time (s): cpu = 00:00:27 ; elapsed = 00:00:22 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0

Phase 4.1.1 Update Timing
Phase 4.1.1 Update Timing | Checksum: 1e164062e

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.720  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 13677468f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284
Phase 4 Rip-up And Reroute | Checksum: 13677468f

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp

Phase 5.1.1 Update Timing
Phase 5.1.1 Update Timing | Checksum: 19e25a5f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.730  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 5.1 Delay CleanUp | Checksum: 19e25a5f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 19e25a5f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284
Phase 5 Delay and Skew Optimization | Checksum: 19e25a5f2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 6 Post Hold Fix

Phase 6.1 Update Timing
Phase 6.1 Update Timing | Checksum: 16c1199a2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284
INFO: [Route 35-416] Intermediate Timing Summary | WNS=0.730  | TNS=0.000  | WHS=0.078  | THS=0.000  |

Phase 6 Post Hold Fix | Checksum: 16c1199a2

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0036036 %
  Global Horizontal Routing Utilization  = 0.00520034 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 1a06518bc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 1a06518bc

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 225c68ea3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=0.730  | TNS=0.000  | WHS=0.078  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 225c68ea3

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:28 ; elapsed = 00:00:23 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
56 Infos, 100 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:29 ; elapsed = 00:00:24 . Memory (MB): peak = 2002.480 ; gain = 158.488 ; free physical = 8103 ; free virtual = 35284
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.12 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2012.484 ; gain = 0.000 ; free physical = 8102 ; free virtual = 35284
INFO: [DRC 23-27] Running DRC with 2 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/project.runs/impl_1/axi_interfaces_drc_routed.rpt.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 19:40:29 2016...
[Wed Jun 29 19:40:30 2016] impl_1 finished
wait_on_run: Time (s): cpu = 00:00:00.18 ; elapsed = 00:01:07 . Memory (MB): peak = 1814.738 ; gain = 0.000 ; free physical = 9104 ; free virtual = 36284
INFO: [Netlist 29-17] Analyzing 64 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2015.3
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/.Xil/Vivado-16993-finance.eit.uni-kl.de/dcp/axi_interfaces.xdc]
Finished Parsing XDC File [/home/ctnguyen/work/tut_vivadohls/Vivado_HLS_Tutorial/Interface_Synthesis/lab4/axi_interfaces_prj/solution2/impl/vhdl/.Xil/Vivado-16993-finance.eit.uni-kl.de/dcp/axi_interfaces.xdc]
Reading XDEF placement.
Reading placer database...
Reading XDEF routing.
Read XDEF File: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1889.734 ; gain = 0.000 ; free physical = 9019 ; free virtual = 36201
Restored from archive | CPU: 0.040000 secs | Memory: 0.409584 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 1889.734 ; gain = 0.000 ; free physical = 9019 ; free virtual = 36201
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
report_utilization: Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.23 . Memory (MB): peak = 1992.734 ; gain = 1.000 ; free physical = 9010 ; free virtual = 36191


Implementation tool: Xilinx Vivado v.2015.3
Device target:       xc7k160tfbg484-1
Report date:         Wed Jun 29 19:40:33 CEST 2016

#=== Resource usage ===
SLICE:           80
LUT:            304
FF:             161
DSP:              0
BRAM:             0
SRL:              0
#=== Final timing ===
CP required:    4.000
CP achieved:    3.268
Timing met
INFO: [Common 17-206] Exiting Vivado at Wed Jun 29 19:40:33 2016...
