<stg><name>fexpand</name>


<trans_list>

<trans id="184" from="1" to="2">
<condition id="33">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="185" from="2" to="3">
<condition id="34">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="186" from="3" to="4">
<condition id="35">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="187" from="4" to="5">
<condition id="36">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="188" from="5" to="6">
<condition id="37">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="189" from="6" to="7">
<condition id="38">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="190" from="7" to="8">
<condition id="39">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="191" from="8" to="9">
<condition id="40">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="192" from="9" to="10">
<condition id="41">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="193" from="10" to="11">
<condition id="42">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="194" from="11" to="12">
<condition id="43">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="195" from="12" to="13">
<condition id="44">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="196" from="13" to="14">
<condition id="45">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="197" from="14" to="15">
<condition id="46">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="198" from="15" to="16">
<condition id="47">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="199" from="16" to="17">
<condition id="48">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="200" from="17" to="18">
<condition id="49">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="201" from="18" to="19">
<condition id="50">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="202" from="19" to="20">
<condition id="51">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="203" from="20" to="21">
<condition id="52">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="204" from="21" to="22">
<condition id="53">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="205" from="22" to="23">
<condition id="54">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="206" from="23" to="24">
<condition id="55">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="207" from="24" to="25">
<condition id="56">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="208" from="25" to="26">
<condition id="57">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="209" from="26" to="27">
<condition id="58">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="210" from="27" to="28">
<condition id="59">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="211" from="28" to="29">
<condition id="60">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="212" from="29" to="30">
<condition id="61">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="213" from="30" to="31">
<condition id="62">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="214" from="31" to="32">
<condition id="63">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="215" from="32" to="33">
<condition id="64">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="1">

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="4" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:1  %input_addr = getelementptr [32 x i8]* %input_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="input_addr"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="0">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="5">
<![CDATA[
:3  %input_load = load i8* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>
</state>

<state id="2" st_id="2">

<operation id="36" st_id="2" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="6" bw="8" op_0_bw="5">
<![CDATA[
:3  %input_load = load i8* %input_addr, align 1

]]></Node>
<StgValue><ssdm name="input_load"/></StgValue>
</operation>

<operation id="37" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="7" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:4  %input_addr_1 = getelementptr [32 x i8]* %input_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="input_addr_1"/></StgValue>
</operation>

<operation id="38" st_id="2" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="5">
<![CDATA[
:5  %input_load_1 = load i8* %input_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>
</state>

<state id="3" st_id="3">

<operation id="39" st_id="3" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="8" bw="8" op_0_bw="5">
<![CDATA[
:5  %input_load_1 = load i8* %input_addr_1, align 1

]]></Node>
<StgValue><ssdm name="input_load_1"/></StgValue>
</operation>

<operation id="40" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="9" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:6  %input_addr_2 = getelementptr [32 x i8]* %input_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="input_addr_2"/></StgValue>
</operation>

<operation id="41" st_id="3" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="2">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="5">
<![CDATA[
:7  %input_load_2 = load i8* %input_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>
</state>

<state id="4" st_id="4">

<operation id="42" st_id="4" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="10" bw="8" op_0_bw="5">
<![CDATA[
:7  %input_load_2 = load i8* %input_addr_2, align 1

]]></Node>
<StgValue><ssdm name="input_load_2"/></StgValue>
</operation>

<operation id="43" st_id="4" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="11" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:8  %input_addr_3 = getelementptr [32 x i8]* %input_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="input_addr_3"/></StgValue>
</operation>

<operation id="44" st_id="4" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="3">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="5">
<![CDATA[
:9  %input_load_3 = load i8* %input_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>
</state>

<state id="5" st_id="5">

<operation id="45" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="5" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:2  %output_addr1111 = getelementptr [10 x i26]* %output_r, i64 0, i64 0

]]></Node>
<StgValue><ssdm name="output_addr1111"/></StgValue>
</operation>

<operation id="46" st_id="5" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="12" bw="8" op_0_bw="5">
<![CDATA[
:9  %input_load_3 = load i8* %input_addr_3, align 1

]]></Node>
<StgValue><ssdm name="input_load_3"/></StgValue>
</operation>

<operation id="47" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="13" bw="2" op_0_bw="8">
<![CDATA[
:10  %tmp = trunc i8 %input_load_3 to i2

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="48" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="14" bw="26" op_0_bw="26" op_1_bw="2" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:11  %tmp_365 = call i26 @_ssdm_op_BitConcatenate.i26.i2.i8.i8.i8(i2 %tmp, i8 %input_load_2, i8 %input_load_1, i8 %input_load)

]]></Node>
<StgValue><ssdm name="tmp_365"/></StgValue>
</operation>

<operation id="49" st_id="5" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="15" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:12  store i26 %tmp_365, i26* %output_addr1111, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="50" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="16" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:13  %input_addr_4 = getelementptr [32 x i8]* %input_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="input_addr_4"/></StgValue>
</operation>

<operation id="51" st_id="5" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="5">
<![CDATA[
:14  %input_load_4 = load i8* %input_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="52" st_id="5" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="4">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="6" op_0_bw="6" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:20  %tmp_585 = call i6 @_ssdm_op_PartSelect.i6.i8.i32.i32(i8 %input_load_3, i32 2, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_585"/></StgValue>
</operation>
</state>

<state id="6" st_id="6">

<operation id="53" st_id="6" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="17" bw="8" op_0_bw="5">
<![CDATA[
:14  %input_load_4 = load i8* %input_addr_4, align 1

]]></Node>
<StgValue><ssdm name="input_load_4"/></StgValue>
</operation>

<operation id="54" st_id="6" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="18" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:15  %input_addr_5 = getelementptr [32 x i8]* %input_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="input_addr_5"/></StgValue>
</operation>

<operation id="55" st_id="6" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="5">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="5">
<![CDATA[
:16  %input_load_5 = load i8* %input_addr_5, align 1

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>
</state>

<state id="7" st_id="7">

<operation id="56" st_id="7" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="5">
<![CDATA[
:16  %input_load_5 = load i8* %input_addr_5, align 1

]]></Node>
<StgValue><ssdm name="input_load_5"/></StgValue>
</operation>

<operation id="57" st_id="7" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:17  %input_addr_6 = getelementptr [32 x i8]* %input_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="input_addr_6"/></StgValue>
</operation>

<operation id="58" st_id="7" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="6">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="5">
<![CDATA[
:18  %input_load_6 = load i8* %input_addr_6, align 1

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>
</state>

<state id="8" st_id="8">

<operation id="59" st_id="8" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="5">
<![CDATA[
:18  %input_load_6 = load i8* %input_addr_6, align 1

]]></Node>
<StgValue><ssdm name="input_load_6"/></StgValue>
</operation>

<operation id="60" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="3" op_0_bw="8">
<![CDATA[
:19  %tmp_873 = trunc i8 %input_load_6 to i3

]]></Node>
<StgValue><ssdm name="tmp_873"/></StgValue>
</operation>

<operation id="61" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="25" op_0_bw="25" op_1_bw="3" op_2_bw="8" op_3_bw="8" op_4_bw="6">
<![CDATA[
:21  %tmp_906_cast = call i25 @_ssdm_op_BitConcatenate.i25.i3.i8.i8.i6(i3 %tmp_873, i8 %input_load_5, i8 %input_load_4, i6 %tmp_585)

]]></Node>
<StgValue><ssdm name="tmp_906_cast"/></StgValue>
</operation>

<operation id="62" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:22  %output_addr = getelementptr [10 x i26]* %output_r, i64 0, i64 1

]]></Node>
<StgValue><ssdm name="output_addr"/></StgValue>
</operation>

<operation id="63" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="26" op_0_bw="25">
<![CDATA[
:23  %tmp_907_cast_cast_ca = zext i25 %tmp_906_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_907_cast_cast_ca"/></StgValue>
</operation>

<operation id="64" st_id="8" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:24  store i26 %tmp_907_cast_cast_ca, i26* %output_addr, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="65" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:25  %input_addr_7 = getelementptr [32 x i8]* %input_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="input_addr_7"/></StgValue>
</operation>

<operation id="66" st_id="8" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="5">
<![CDATA[
:26  %input_load_7 = load i8* %input_addr_7, align 1

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="67" st_id="8" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="7">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:32  %tmp_586 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %input_load_6, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_586"/></StgValue>
</operation>
</state>

<state id="9" st_id="9">

<operation id="68" st_id="9" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="8" op_0_bw="5">
<![CDATA[
:26  %input_load_7 = load i8* %input_addr_7, align 1

]]></Node>
<StgValue><ssdm name="input_load_7"/></StgValue>
</operation>

<operation id="69" st_id="9" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:27  %input_addr_8 = getelementptr [32 x i8]* %input_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="input_addr_8"/></StgValue>
</operation>

<operation id="70" st_id="9" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="8">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
:28  %input_load_8 = load i8* %input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>
</state>

<state id="10" st_id="10">

<operation id="71" st_id="10" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="8" op_0_bw="5">
<![CDATA[
:28  %input_load_8 = load i8* %input_addr_8, align 1

]]></Node>
<StgValue><ssdm name="input_load_8"/></StgValue>
</operation>

<operation id="72" st_id="10" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:29  %input_addr_9 = getelementptr [32 x i8]* %input_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="input_addr_9"/></StgValue>
</operation>

<operation id="73" st_id="10" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="9">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="5">
<![CDATA[
:30  %input_load_9 = load i8* %input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>
</state>

<state id="11" st_id="11">

<operation id="74" st_id="11" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="8" op_0_bw="5">
<![CDATA[
:30  %input_load_9 = load i8* %input_addr_9, align 1

]]></Node>
<StgValue><ssdm name="input_load_9"/></StgValue>
</operation>

<operation id="75" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="5" op_0_bw="8">
<![CDATA[
:31  %tmp_874 = trunc i8 %input_load_9 to i5

]]></Node>
<StgValue><ssdm name="tmp_874"/></StgValue>
</operation>

<operation id="76" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="26" op_0_bw="26" op_1_bw="5" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
:33  %tmp_909_cast = call i26 @_ssdm_op_BitConcatenate.i26.i5.i8.i8.i5(i5 %tmp_874, i8 %input_load_8, i8 %input_load_7, i5 %tmp_586)

]]></Node>
<StgValue><ssdm name="tmp_909_cast"/></StgValue>
</operation>

<operation id="77" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:34  %output_addr_148 = getelementptr [10 x i26]* %output_r, i64 0, i64 2

]]></Node>
<StgValue><ssdm name="output_addr_148"/></StgValue>
</operation>

<operation id="78" st_id="11" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:35  store i26 %tmp_909_cast, i26* %output_addr_148, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="79" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:36  %input_addr_10 = getelementptr [32 x i8]* %input_r, i64 0, i64 10

]]></Node>
<StgValue><ssdm name="input_addr_10"/></StgValue>
</operation>

<operation id="80" st_id="11" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
:37  %input_load_10 = load i8* %input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="81" st_id="11" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="10">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="46" bw="3" op_0_bw="3" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:43  %tmp_587 = call i3 @_ssdm_op_PartSelect.i3.i8.i32.i32(i8 %input_load_9, i32 5, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_587"/></StgValue>
</operation>
</state>

<state id="12" st_id="12">

<operation id="82" st_id="12" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="8" op_0_bw="5">
<![CDATA[
:37  %input_load_10 = load i8* %input_addr_10, align 1

]]></Node>
<StgValue><ssdm name="input_load_10"/></StgValue>
</operation>

<operation id="83" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:38  %input_addr_11 = getelementptr [32 x i8]* %input_r, i64 0, i64 11

]]></Node>
<StgValue><ssdm name="input_addr_11"/></StgValue>
</operation>

<operation id="84" st_id="12" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="11">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="5">
<![CDATA[
:39  %input_load_11 = load i8* %input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>
</state>

<state id="13" st_id="13">

<operation id="85" st_id="13" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="5">
<![CDATA[
:39  %input_load_11 = load i8* %input_addr_11, align 1

]]></Node>
<StgValue><ssdm name="input_load_11"/></StgValue>
</operation>

<operation id="86" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:40  %input_addr_12 = getelementptr [32 x i8]* %input_r, i64 0, i64 12

]]></Node>
<StgValue><ssdm name="input_addr_12"/></StgValue>
</operation>

<operation id="87" st_id="13" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="12">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
:41  %input_load_12 = load i8* %input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>
</state>

<state id="14" st_id="14">

<operation id="88" st_id="14" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="5">
<![CDATA[
:41  %input_load_12 = load i8* %input_addr_12, align 1

]]></Node>
<StgValue><ssdm name="input_load_12"/></StgValue>
</operation>

<operation id="89" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="6" op_0_bw="8">
<![CDATA[
:42  %tmp_875 = trunc i8 %input_load_12 to i6

]]></Node>
<StgValue><ssdm name="tmp_875"/></StgValue>
</operation>

<operation id="90" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="47" bw="25" op_0_bw="25" op_1_bw="6" op_2_bw="8" op_3_bw="8" op_4_bw="3">
<![CDATA[
:44  %tmp_912_cast = call i25 @_ssdm_op_BitConcatenate.i25.i6.i8.i8.i3(i6 %tmp_875, i8 %input_load_11, i8 %input_load_10, i3 %tmp_587)

]]></Node>
<StgValue><ssdm name="tmp_912_cast"/></StgValue>
</operation>

<operation id="91" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="48" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:45  %output_addr_149 = getelementptr [10 x i26]* %output_r, i64 0, i64 3

]]></Node>
<StgValue><ssdm name="output_addr_149"/></StgValue>
</operation>

<operation id="92" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="49" bw="26" op_0_bw="25">
<![CDATA[
:46  %tmp_913_cast_cast_ca = zext i25 %tmp_912_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_913_cast_cast_ca"/></StgValue>
</operation>

<operation id="93" st_id="14" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="50" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:47  store i26 %tmp_913_cast_cast_ca, i26* %output_addr_149, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="94" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="51" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:48  %input_addr_13 = getelementptr [32 x i8]* %input_r, i64 0, i64 13

]]></Node>
<StgValue><ssdm name="input_addr_13"/></StgValue>
</operation>

<operation id="95" st_id="14" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
:49  %input_load_13 = load i8* %input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="96" st_id="14" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="13">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:54  %tmp_588 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %input_load_12, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_588"/></StgValue>
</operation>
</state>

<state id="15" st_id="15">

<operation id="97" st_id="15" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="5">
<![CDATA[
:49  %input_load_13 = load i8* %input_addr_13, align 1

]]></Node>
<StgValue><ssdm name="input_load_13"/></StgValue>
</operation>

<operation id="98" st_id="15" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:50  %input_addr_14 = getelementptr [32 x i8]* %input_r, i64 0, i64 14

]]></Node>
<StgValue><ssdm name="input_addr_14"/></StgValue>
</operation>

<operation id="99" st_id="15" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="14">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
:51  %input_load_14 = load i8* %input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>
</state>

<state id="16" st_id="16">

<operation id="100" st_id="16" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="5">
<![CDATA[
:51  %input_load_14 = load i8* %input_addr_14, align 1

]]></Node>
<StgValue><ssdm name="input_load_14"/></StgValue>
</operation>

<operation id="101" st_id="16" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:52  %input_addr_15 = getelementptr [32 x i8]* %input_r, i64 0, i64 15

]]></Node>
<StgValue><ssdm name="input_addr_15"/></StgValue>
</operation>

<operation id="102" st_id="16" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="15">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="5">
<![CDATA[
:53  %input_load_15 = load i8* %input_addr_15, align 1

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>
</state>

<state id="17" st_id="17">

<operation id="103" st_id="17" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="5">
<![CDATA[
:53  %input_load_15 = load i8* %input_addr_15, align 1

]]></Node>
<StgValue><ssdm name="input_load_15"/></StgValue>
</operation>

<operation id="104" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="26" op_0_bw="26" op_1_bw="8" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:55  %tmp_s = call i26 @_ssdm_op_BitConcatenate.i26.i8.i8.i8.i2(i8 %input_load_15, i8 %input_load_14, i8 %input_load_13, i2 %tmp_588)

]]></Node>
<StgValue><ssdm name="tmp_s"/></StgValue>
</operation>

<operation id="105" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:56  %output_addr_150 = getelementptr [10 x i26]* %output_r, i64 0, i64 4

]]></Node>
<StgValue><ssdm name="output_addr_150"/></StgValue>
</operation>

<operation id="106" st_id="17" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:57  store i26 %tmp_s, i26* %output_addr_150, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="107" st_id="17" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:58  %input_addr_16 = getelementptr [32 x i8]* %input_r, i64 0, i64 16

]]></Node>
<StgValue><ssdm name="input_addr_16"/></StgValue>
</operation>

<operation id="108" st_id="17" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="16">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5">
<![CDATA[
:59  %input_load_16 = load i8* %input_addr_16, align 1

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>
</state>

<state id="18" st_id="18">

<operation id="109" st_id="18" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="5">
<![CDATA[
:59  %input_load_16 = load i8* %input_addr_16, align 1

]]></Node>
<StgValue><ssdm name="input_load_16"/></StgValue>
</operation>

<operation id="110" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:60  %input_addr_17 = getelementptr [32 x i8]* %input_r, i64 0, i64 17

]]></Node>
<StgValue><ssdm name="input_addr_17"/></StgValue>
</operation>

<operation id="111" st_id="18" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="17">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="5">
<![CDATA[
:61  %input_load_17 = load i8* %input_addr_17, align 1

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>
</state>

<state id="19" st_id="19">

<operation id="112" st_id="19" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="8" op_0_bw="5">
<![CDATA[
:61  %input_load_17 = load i8* %input_addr_17, align 1

]]></Node>
<StgValue><ssdm name="input_load_17"/></StgValue>
</operation>

<operation id="113" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:62  %input_addr_18 = getelementptr [32 x i8]* %input_r, i64 0, i64 18

]]></Node>
<StgValue><ssdm name="input_addr_18"/></StgValue>
</operation>

<operation id="114" st_id="19" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="18">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="5">
<![CDATA[
:63  %input_load_18 = load i8* %input_addr_18, align 1

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>
</state>

<state id="20" st_id="20">

<operation id="115" st_id="20" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="8" op_0_bw="5">
<![CDATA[
:63  %input_load_18 = load i8* %input_addr_18, align 1

]]></Node>
<StgValue><ssdm name="input_load_18"/></StgValue>
</operation>

<operation id="116" st_id="20" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:64  %input_addr_19 = getelementptr [32 x i8]* %input_r, i64 0, i64 19

]]></Node>
<StgValue><ssdm name="input_addr_19"/></StgValue>
</operation>

<operation id="117" st_id="20" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="19">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="5">
<![CDATA[
:65  %input_load_19 = load i8* %input_addr_19, align 1

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>
</state>

<state id="21" st_id="21">

<operation id="118" st_id="21" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="8" op_0_bw="5">
<![CDATA[
:65  %input_load_19 = load i8* %input_addr_19, align 1

]]></Node>
<StgValue><ssdm name="input_load_19"/></StgValue>
</operation>

<operation id="119" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="1" op_0_bw="8">
<![CDATA[
:66  %tmp_876 = trunc i8 %input_load_19 to i1

]]></Node>
<StgValue><ssdm name="tmp_876"/></StgValue>
</operation>

<operation id="120" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="25" op_0_bw="25" op_1_bw="1" op_2_bw="8" op_3_bw="8" op_4_bw="8">
<![CDATA[
:67  %tmp_371 = call i25 @_ssdm_op_BitConcatenate.i25.i1.i8.i8.i8(i1 %tmp_876, i8 %input_load_18, i8 %input_load_17, i8 %input_load_16)

]]></Node>
<StgValue><ssdm name="tmp_371"/></StgValue>
</operation>

<operation id="121" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:68  %output_addr_151 = getelementptr [10 x i26]* %output_r, i64 0, i64 5

]]></Node>
<StgValue><ssdm name="output_addr_151"/></StgValue>
</operation>

<operation id="122" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="26" op_0_bw="25">
<![CDATA[
:69  %tmp_916_cast_cast = zext i25 %tmp_371 to i26

]]></Node>
<StgValue><ssdm name="tmp_916_cast_cast"/></StgValue>
</operation>

<operation id="123" st_id="21" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:70  store i26 %tmp_916_cast_cast, i26* %output_addr_151, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="124" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:71  %input_addr_20 = getelementptr [32 x i8]* %input_r, i64 0, i64 20

]]></Node>
<StgValue><ssdm name="input_addr_20"/></StgValue>
</operation>

<operation id="125" st_id="21" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
:72  %input_load_20 = load i8* %input_addr_20, align 1

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="126" st_id="21" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="20">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="7" op_0_bw="7" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:78  %tmp_589 = call i7 @_ssdm_op_PartSelect.i7.i8.i32.i32(i8 %input_load_19, i32 1, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_589"/></StgValue>
</operation>
</state>

<state id="22" st_id="22">

<operation id="127" st_id="22" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="8" op_0_bw="5">
<![CDATA[
:72  %input_load_20 = load i8* %input_addr_20, align 1

]]></Node>
<StgValue><ssdm name="input_load_20"/></StgValue>
</operation>

<operation id="128" st_id="22" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:73  %input_addr_21 = getelementptr [32 x i8]* %input_r, i64 0, i64 21

]]></Node>
<StgValue><ssdm name="input_addr_21"/></StgValue>
</operation>

<operation id="129" st_id="22" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="21">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
:74  %input_load_21 = load i8* %input_addr_21, align 1

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>
</state>

<state id="23" st_id="23">

<operation id="130" st_id="23" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="8" op_0_bw="5">
<![CDATA[
:74  %input_load_21 = load i8* %input_addr_21, align 1

]]></Node>
<StgValue><ssdm name="input_load_21"/></StgValue>
</operation>

<operation id="131" st_id="23" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:75  %input_addr_22 = getelementptr [32 x i8]* %input_r, i64 0, i64 22

]]></Node>
<StgValue><ssdm name="input_addr_22"/></StgValue>
</operation>

<operation id="132" st_id="23" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="22">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="5">
<![CDATA[
:76  %input_load_22 = load i8* %input_addr_22, align 1

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>
</state>

<state id="24" st_id="24">

<operation id="133" st_id="24" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="8" op_0_bw="5">
<![CDATA[
:76  %input_load_22 = load i8* %input_addr_22, align 1

]]></Node>
<StgValue><ssdm name="input_load_22"/></StgValue>
</operation>

<operation id="134" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="3" op_0_bw="8">
<![CDATA[
:77  %tmp_877 = trunc i8 %input_load_22 to i3

]]></Node>
<StgValue><ssdm name="tmp_877"/></StgValue>
</operation>

<operation id="135" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="26" op_0_bw="26" op_1_bw="3" op_2_bw="8" op_3_bw="8" op_4_bw="7">
<![CDATA[
:79  %tmp_918_cast = call i26 @_ssdm_op_BitConcatenate.i26.i3.i8.i8.i7(i3 %tmp_877, i8 %input_load_21, i8 %input_load_20, i7 %tmp_589)

]]></Node>
<StgValue><ssdm name="tmp_918_cast"/></StgValue>
</operation>

<operation id="136" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:80  %output_addr_152 = getelementptr [10 x i26]* %output_r, i64 0, i64 6

]]></Node>
<StgValue><ssdm name="output_addr_152"/></StgValue>
</operation>

<operation id="137" st_id="24" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:81  store i26 %tmp_918_cast, i26* %output_addr_152, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="138" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:82  %input_addr_23 = getelementptr [32 x i8]* %input_r, i64 0, i64 23

]]></Node>
<StgValue><ssdm name="input_addr_23"/></StgValue>
</operation>

<operation id="139" st_id="24" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="5">
<![CDATA[
:83  %input_load_23 = load i8* %input_addr_23, align 1

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="140" st_id="24" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="23">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="5" op_0_bw="5" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:89  %tmp_590 = call i5 @_ssdm_op_PartSelect.i5.i8.i32.i32(i8 %input_load_22, i32 3, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_590"/></StgValue>
</operation>
</state>

<state id="25" st_id="25">

<operation id="141" st_id="25" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="5">
<![CDATA[
:83  %input_load_23 = load i8* %input_addr_23, align 1

]]></Node>
<StgValue><ssdm name="input_load_23"/></StgValue>
</operation>

<operation id="142" st_id="25" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:84  %input_addr_24 = getelementptr [32 x i8]* %input_r, i64 0, i64 24

]]></Node>
<StgValue><ssdm name="input_addr_24"/></StgValue>
</operation>

<operation id="143" st_id="25" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="24">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="5">
<![CDATA[
:85  %input_load_24 = load i8* %input_addr_24, align 1

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>
</state>

<state id="26" st_id="26">

<operation id="144" st_id="26" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="5">
<![CDATA[
:85  %input_load_24 = load i8* %input_addr_24, align 1

]]></Node>
<StgValue><ssdm name="input_load_24"/></StgValue>
</operation>

<operation id="145" st_id="26" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:86  %input_addr_25 = getelementptr [32 x i8]* %input_r, i64 0, i64 25

]]></Node>
<StgValue><ssdm name="input_addr_25"/></StgValue>
</operation>

<operation id="146" st_id="26" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="25">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
:87  %input_load_25 = load i8* %input_addr_25, align 1

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>
</state>

<state id="27" st_id="27">

<operation id="147" st_id="27" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="8" op_0_bw="5">
<![CDATA[
:87  %input_load_25 = load i8* %input_addr_25, align 1

]]></Node>
<StgValue><ssdm name="input_load_25"/></StgValue>
</operation>

<operation id="148" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="4" op_0_bw="8">
<![CDATA[
:88  %tmp_878 = trunc i8 %input_load_25 to i4

]]></Node>
<StgValue><ssdm name="tmp_878"/></StgValue>
</operation>

<operation id="149" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="25" op_0_bw="25" op_1_bw="4" op_2_bw="8" op_3_bw="8" op_4_bw="5">
<![CDATA[
:90  %tmp_921_cast = call i25 @_ssdm_op_BitConcatenate.i25.i4.i8.i8.i5(i4 %tmp_878, i8 %input_load_24, i8 %input_load_23, i5 %tmp_590)

]]></Node>
<StgValue><ssdm name="tmp_921_cast"/></StgValue>
</operation>

<operation id="150" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:91  %output_addr_153 = getelementptr [10 x i26]* %output_r, i64 0, i64 7

]]></Node>
<StgValue><ssdm name="output_addr_153"/></StgValue>
</operation>

<operation id="151" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="26" op_0_bw="25">
<![CDATA[
:92  %tmp_922_cast_cast_ca = zext i25 %tmp_921_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_922_cast_cast_ca"/></StgValue>
</operation>

<operation id="152" st_id="27" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:93  store i26 %tmp_922_cast_cast_ca, i26* %output_addr_153, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="153" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:94  %input_addr_26 = getelementptr [32 x i8]* %input_r, i64 0, i64 26

]]></Node>
<StgValue><ssdm name="input_addr_26"/></StgValue>
</operation>

<operation id="154" st_id="27" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="5">
<![CDATA[
:95  %input_load_26 = load i8* %input_addr_26, align 1

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="155" st_id="27" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="26">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="4" op_0_bw="4" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:101  %tmp_591 = call i4 @_ssdm_op_PartSelect.i4.i8.i32.i32(i8 %input_load_25, i32 4, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_591"/></StgValue>
</operation>
</state>

<state id="28" st_id="28">

<operation id="156" st_id="28" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="5">
<![CDATA[
:95  %input_load_26 = load i8* %input_addr_26, align 1

]]></Node>
<StgValue><ssdm name="input_load_26"/></StgValue>
</operation>

<operation id="157" st_id="28" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:96  %input_addr_27 = getelementptr [32 x i8]* %input_r, i64 0, i64 27

]]></Node>
<StgValue><ssdm name="input_addr_27"/></StgValue>
</operation>

<operation id="158" st_id="28" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="27">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="5">
<![CDATA[
:97  %input_load_27 = load i8* %input_addr_27, align 1

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>
</state>

<state id="29" st_id="29">

<operation id="159" st_id="29" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="5">
<![CDATA[
:97  %input_load_27 = load i8* %input_addr_27, align 1

]]></Node>
<StgValue><ssdm name="input_load_27"/></StgValue>
</operation>

<operation id="160" st_id="29" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:98  %input_addr_28 = getelementptr [32 x i8]* %input_r, i64 0, i64 28

]]></Node>
<StgValue><ssdm name="input_addr_28"/></StgValue>
</operation>

<operation id="161" st_id="29" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="28">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
:99  %input_load_28 = load i8* %input_addr_28, align 1

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>
</state>

<state id="30" st_id="30">

<operation id="162" st_id="30" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="5">
<![CDATA[
:99  %input_load_28 = load i8* %input_addr_28, align 1

]]></Node>
<StgValue><ssdm name="input_load_28"/></StgValue>
</operation>

<operation id="163" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="6" op_0_bw="8">
<![CDATA[
:100  %tmp_879 = trunc i8 %input_load_28 to i6

]]></Node>
<StgValue><ssdm name="tmp_879"/></StgValue>
</operation>

<operation id="164" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="26" op_0_bw="26" op_1_bw="6" op_2_bw="8" op_3_bw="8" op_4_bw="4">
<![CDATA[
:102  %tmp_924_cast = call i26 @_ssdm_op_BitConcatenate.i26.i6.i8.i8.i4(i6 %tmp_879, i8 %input_load_27, i8 %input_load_26, i4 %tmp_591)

]]></Node>
<StgValue><ssdm name="tmp_924_cast"/></StgValue>
</operation>

<operation id="165" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:103  %output_addr_154 = getelementptr [10 x i26]* %output_r, i64 0, i64 8

]]></Node>
<StgValue><ssdm name="output_addr_154"/></StgValue>
</operation>

<operation id="166" st_id="30" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:104  store i26 %tmp_924_cast, i26* %output_addr_154, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="167" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:105  %input_addr_29 = getelementptr [32 x i8]* %input_r, i64 0, i64 29

]]></Node>
<StgValue><ssdm name="input_addr_29"/></StgValue>
</operation>

<operation id="168" st_id="30" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="5">
<![CDATA[
:106  %input_load_29 = load i8* %input_addr_29, align 1

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="169" st_id="30" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="29">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="115" bw="2" op_0_bw="2" op_1_bw="8" op_2_bw="32" op_3_bw="32">
<![CDATA[
:112  %tmp_592 = call i2 @_ssdm_op_PartSelect.i2.i8.i32.i32(i8 %input_load_28, i32 6, i32 7)

]]></Node>
<StgValue><ssdm name="tmp_592"/></StgValue>
</operation>
</state>

<state id="31" st_id="31">

<operation id="170" st_id="31" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="8" op_0_bw="5">
<![CDATA[
:106  %input_load_29 = load i8* %input_addr_29, align 1

]]></Node>
<StgValue><ssdm name="input_load_29"/></StgValue>
</operation>

<operation id="171" st_id="31" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:107  %input_addr_30 = getelementptr [32 x i8]* %input_r, i64 0, i64 30

]]></Node>
<StgValue><ssdm name="input_addr_30"/></StgValue>
</operation>

<operation id="172" st_id="31" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="30">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
:108  %input_load_30 = load i8* %input_addr_30, align 1

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>
</state>

<state id="32" st_id="32">

<operation id="173" st_id="32" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="111" bw="8" op_0_bw="5">
<![CDATA[
:108  %input_load_30 = load i8* %input_addr_30, align 1

]]></Node>
<StgValue><ssdm name="input_load_30"/></StgValue>
</operation>

<operation id="174" st_id="32" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="112" bw="5" op_0_bw="8" op_1_bw="64" op_2_bw="64">
<![CDATA[
:109  %input_addr_31 = getelementptr [32 x i8]* %input_r, i64 0, i64 31

]]></Node>
<StgValue><ssdm name="input_addr_31"/></StgValue>
</operation>

<operation id="175" st_id="32" stage="2" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="31">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
:110  %input_load_31 = load i8* %input_addr_31, align 1

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>
</state>

<state id="33" st_id="33">

<operation id="176" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="3" bw="32" op_0_bw="32" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0" op_5_bw="32" op_6_bw="0" op_7_bw="0" op_8_bw="0" op_9_bw="0" op_10_bw="0">
<![CDATA[
:0  %empty = call i32 (...)* @_ssdm_op_SpecMemCore([32 x i8]* %input_r, [1 x i8]* @p_str11, [7 x i8]* @RAM_1P_str, [1 x i8]* @p_str11, i32 -1, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11, [1 x i8]* @p_str11)

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="177" st_id="33" stage="1" lat="2">
<core>RAM_1P</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="5">
<![CDATA[
:110  %input_load_31 = load i8* %input_addr_31, align 1

]]></Node>
<StgValue><ssdm name="input_load_31"/></StgValue>
</operation>

<operation id="178" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="114" bw="7" op_0_bw="8">
<![CDATA[
:111  %tmp_880 = trunc i8 %input_load_31 to i7

]]></Node>
<StgValue><ssdm name="tmp_880"/></StgValue>
</operation>

<operation id="179" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="116" bw="25" op_0_bw="25" op_1_bw="7" op_2_bw="8" op_3_bw="8" op_4_bw="2">
<![CDATA[
:113  %tmp_927_cast = call i25 @_ssdm_op_BitConcatenate.i25.i7.i8.i8.i2(i7 %tmp_880, i8 %input_load_30, i8 %input_load_29, i2 %tmp_592)

]]></Node>
<StgValue><ssdm name="tmp_927_cast"/></StgValue>
</operation>

<operation id="180" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="117" bw="4" op_0_bw="26" op_1_bw="64" op_2_bw="64">
<![CDATA[
:114  %output_addr_155 = getelementptr [10 x i26]* %output_r, i64 0, i64 9

]]></Node>
<StgValue><ssdm name="output_addr_155"/></StgValue>
</operation>

<operation id="181" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="118" bw="26" op_0_bw="25">
<![CDATA[
:115  %tmp_928_cast_cast_ca = zext i25 %tmp_927_cast to i26

]]></Node>
<StgValue><ssdm name="tmp_928_cast_cast_ca"/></StgValue>
</operation>

<operation id="182" st_id="33" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="26" op_1_bw="4">
<![CDATA[
:116  store i26 %tmp_928_cast_cast_ca, i26* %output_addr_155, align 4

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>

<operation id="183" st_id="33" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="32">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="120" bw="0">
<![CDATA[
:117  ret void

]]></Node>
<StgValue><ssdm name=""/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
