TimeQuest Timing Analyzer report for ov5640_sdram_hdmi_tft
Wed Jan 05 21:42:06 2022
Quartus Prime Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. TimeQuest Timing Analyzer Summary
  3. Parallel Compilation
  4. Clocks
  5. Slow 1200mV 85C Model Fmax Summary
  6. Timing Closure Recommendations
  7. Slow 1200mV 85C Model Setup Summary
  8. Slow 1200mV 85C Model Hold Summary
  9. Slow 1200mV 85C Model Recovery Summary
 10. Slow 1200mV 85C Model Removal Summary
 11. Slow 1200mV 85C Model Minimum Pulse Width Summary
 12. Slow 1200mV 85C Model Setup: 'sdram_control_top:sdram_control_top|sd_rd_req'
 13. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 14. Slow 1200mV 85C Model Setup: 'camera_pclk'
 15. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 16. Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 17. Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 18. Slow 1200mV 85C Model Hold: 'camera_pclk'
 19. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 20. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 21. Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 22. Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 23. Slow 1200mV 85C Model Hold: 'sdram_control_top:sdram_control_top|sd_rd_req'
 24. Slow 1200mV 85C Model Recovery: 'camera_pclk'
 25. Slow 1200mV 85C Model Removal: 'camera_pclk'
 26. Slow 1200mV 85C Model Metastability Summary
 27. Slow 1200mV 0C Model Fmax Summary
 28. Slow 1200mV 0C Model Setup Summary
 29. Slow 1200mV 0C Model Hold Summary
 30. Slow 1200mV 0C Model Recovery Summary
 31. Slow 1200mV 0C Model Removal Summary
 32. Slow 1200mV 0C Model Minimum Pulse Width Summary
 33. Slow 1200mV 0C Model Setup: 'sdram_control_top:sdram_control_top|sd_rd_req'
 34. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 35. Slow 1200mV 0C Model Setup: 'camera_pclk'
 36. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 37. Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 38. Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 39. Slow 1200mV 0C Model Hold: 'camera_pclk'
 40. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 41. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 42. Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 43. Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 44. Slow 1200mV 0C Model Hold: 'sdram_control_top:sdram_control_top|sd_rd_req'
 45. Slow 1200mV 0C Model Recovery: 'camera_pclk'
 46. Slow 1200mV 0C Model Removal: 'camera_pclk'
 47. Slow 1200mV 0C Model Metastability Summary
 48. Fast 1200mV 0C Model Setup Summary
 49. Fast 1200mV 0C Model Hold Summary
 50. Fast 1200mV 0C Model Recovery Summary
 51. Fast 1200mV 0C Model Removal Summary
 52. Fast 1200mV 0C Model Minimum Pulse Width Summary
 53. Fast 1200mV 0C Model Setup: 'sdram_control_top:sdram_control_top|sd_rd_req'
 54. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 55. Fast 1200mV 0C Model Setup: 'camera_pclk'
 56. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 57. Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 58. Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 59. Fast 1200mV 0C Model Hold: 'camera_pclk'
 60. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'
 61. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'
 62. Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'
 63. Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'
 64. Fast 1200mV 0C Model Hold: 'sdram_control_top:sdram_control_top|sd_rd_req'
 65. Fast 1200mV 0C Model Recovery: 'camera_pclk'
 66. Fast 1200mV 0C Model Removal: 'camera_pclk'
 67. Fast 1200mV 0C Model Metastability Summary
 68. Multicorner Timing Analysis Summary
 69. Board Trace Model Assignments
 70. Input Transition Times
 71. Signal Integrity Metrics (Slow 1200mv 0c Model)
 72. Signal Integrity Metrics (Slow 1200mv 85c Model)
 73. Signal Integrity Metrics (Fast 1200mv 0c Model)
 74. Setup Transfers
 75. Hold Transfers
 76. Recovery Transfers
 77. Removal Transfers
 78. Report TCCS
 79. Report RSKM
 80. Unconstrained Paths Summary
 81. Clock Status Summary
 82. Unconstrained Input Ports
 83. Unconstrained Output Ports
 84. Unconstrained Input Ports
 85. Unconstrained Output Ports
 86. TimeQuest Timing Analyzer Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel MegaCore Function License Agreement, or other 
applicable license agreement, including, without limitation, 
that your use is for the sole purpose of programming logic 
devices manufactured by Intel and sold by Intel or its 
authorized distributors.  Please refer to the applicable 
agreement for further details.



+-----------------------------------------------------------------------------+
; TimeQuest Timing Analyzer Summary                                           ;
+-----------------------+-----------------------------------------------------+
; Quartus Prime Version ; Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition ;
; Timing Analyzer       ; TimeQuest                                           ;
; Revision Name         ; ov5640_sdram_hdmi_tft                               ;
; Device Family         ; Cyclone IV E                                        ;
; Device Name           ; EP4CE10F17C8                                        ;
; Timing Models         ; Final                                               ;
; Delay Model           ; Combined                                            ;
; Rise/Fall Delays      ; Enabled                                             ;
+-----------------------+-----------------------------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 16          ;
; Maximum allowed            ; 8           ;
;                            ;             ;
; Average used               ; 1.36        ;
; Maximum used               ; 8           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   9.5%      ;
;     Processor 3            ;   8.0%      ;
;     Processor 4            ;   6.7%      ;
;     Processors 5-8         ;   3.0%      ;
+----------------------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Clocks                                                                                                                                                                                                                                                                                                                                           ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; Clock Name                                                ; Type      ; Period ; Frequency  ; Rise   ; Fall   ; Duty Cycle ; Divide by ; Multiply by ; Phase ; Offset ; Edge List ; Edge Shift ; Inverted ; Master ; Source                                                      ; Targets                                                       ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+
; camera_pclk                                               ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { camera_pclk }                                               ;
; clk                                                       ; Base      ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { clk }                                                       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; 30.303 ; 33.0 MHz   ; 0.000  ; 15.151 ; 50.00      ; 50        ; 33          ;       ;        ;           ;            ; false    ; clk    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] } ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; 6.060  ; 165.02 MHz ; 0.000  ; 3.030  ; 50.00      ; 10        ; 33          ;       ;        ;           ;            ; false    ; clk    ; pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0] ; { pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] } ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; 8.000  ; 125.0 MHz  ; 0.000  ; 4.000  ; 50.00      ; 2         ; 5           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[0] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; 8.000  ; 125.0 MHz  ; -2.000 ; 2.000  ; 50.00      ; 2         ; 5           ; -90.0 ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[1] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; Generated ; 20.000 ; 50.0 MHz   ; 0.000  ; 10.000 ; 50.00      ; 1         ; 1           ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[2] }      ;
; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; Generated ; 41.600 ; 24.04 MHz  ; 0.000  ; 20.800 ; 50.00      ; 52        ; 25          ;       ;        ;           ;            ; false    ; clk    ; pll_inst|altpll_component|auto_generated|pll1|inclk[0]      ; { pll_inst|altpll_component|auto_generated|pll1|clk[3] }      ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; Base      ; 1.000  ; 1000.0 MHz ; 0.000  ; 0.500  ;            ;           ;             ;       ;        ;           ;            ;          ;        ;                                                             ; { sdram_control_top:sdram_control_top|sd_rd_req }             ;
+-----------------------------------------------------------+-----------+--------+------------+--------+--------+------------+-----------+-------------+-------+--------+-----------+------------+----------+--------+-------------------------------------------------------------+---------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Fmax Summary                                                              ;
+------------+-----------------+-----------------------------------------------------------+------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note ;
+------------+-----------------+-----------------------------------------------------------+------+
; 55.24 MHz  ; 55.24 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;      ;
; 136.54 MHz ; 136.54 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ;      ;
; 141.5 MHz  ; 141.5 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ;      ;
; 232.67 MHz ; 232.67 MHz      ; camera_pclk                                               ;      ;
; 326.48 MHz ; 326.48 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;      ;
+------------+-----------------+-----------------------------------------------------------+------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


----------------------------------
; Timing Closure Recommendations ;
----------------------------------
HTML report is unavailable in plain text report export.


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup Summary                                                ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; sdram_control_top:sdram_control_top|sd_rd_req             ; -4.912 ; -72.856       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -3.701 ; -84.640       ;
; camera_pclk                                               ; -3.298 ; -129.431      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.997  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.199 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 12.933 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold Summary                                                ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; camera_pclk                                               ; 0.396 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.423 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.432 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.452 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.453 ; 0.000         ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; 2.496 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+----------------------------------------+
; Slow 1200mV 85C Model Recovery Summary ;
+-------------+--------+-----------------+
; Clock       ; Slack  ; End Point TNS   ;
+-------------+--------+-----------------+
; camera_pclk ; -2.978 ; -67.118         ;
+-------------+--------+-----------------+


+---------------------------------------+
; Slow 1200mV 85C Model Removal Summary ;
+-------------+-------+-----------------+
; Clock       ; Slack ; End Point TNS   ;
+-------------+-------+-----------------+
; camera_pclk ; 2.230 ; 0.000           ;
+-------------+-------+-----------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Minimum Pulse Width Summary                                  ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.201 ; -142.063      ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; 0.427  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.748  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.691  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.718  ; 0.000         ;
; clk                                                       ; 9.832  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.685 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'sdram_control_top:sdram_control_top|sd_rd_req'                                                                                                                                                                                      ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                          ; Launch Clock                                         ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -4.912 ; sdram_control_top:sdram_control_top|wr_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.910      ; 7.987      ;
; -4.804 ; sdram_control_top:sdram_control_top|wr_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.666      ; 7.913      ;
; -4.742 ; sdram_control_top:sdram_control_top|wr_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.675      ; 7.860      ;
; -4.708 ; sdram_control_top:sdram_control_top|rd_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.673      ; 7.824      ;
; -4.707 ; sdram_control_top:sdram_control_top|rd_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.682      ; 7.832      ;
; -4.679 ; sdram_control_top:sdram_control_top|wr_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.828      ; 7.809      ;
; -4.668 ; sdram_control_top:sdram_control_top|rd_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.917      ; 7.750      ;
; -4.664 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.921      ; 7.750      ;
; -4.655 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.675      ; 7.773      ;
; -4.645 ; sdram_control_top:sdram_control_top|rd_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.835      ; 7.782      ;
; -4.640 ; sdram_control_top:sdram_control_top|wr_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.664      ; 7.747      ;
; -4.639 ; sdram_control_top:sdram_control_top|rd_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.681      ; 7.761      ;
; -4.624 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.686      ; 7.753      ;
; -4.619 ; sdram_control_top:sdram_control_top|rd_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.671      ; 7.733      ;
; -4.616 ; sdram_control_top:sdram_control_top|rd_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.692      ; 7.758      ;
; -4.588 ; sdram_control_top:sdram_control_top|wr_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.815      ; 7.707      ;
; -4.569 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.677      ; 7.689      ;
; -4.563 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.675      ; 7.689      ;
; -4.558 ; sdram_control_top:sdram_control_top|wr_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.686      ; 7.693      ;
; -4.557 ; sdram_control_top:sdram_control_top|wr_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.674      ; 7.672      ;
; -4.547 ; sdram_control_top:sdram_control_top|wr_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.664      ; 7.662      ;
; -4.538 ; sdram_control_top:sdram_control_top|wr_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.684      ; 7.671      ;
; -4.531 ; sdram_control_top:sdram_control_top|rd_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.822      ; 7.657      ;
; -4.515 ; sdram_control_top:sdram_control_top|wr_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.685      ; 7.650      ;
; -4.504 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.695      ; 7.648      ;
; -4.500 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.826      ; 7.630      ;
; -4.461 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.839      ; 7.602      ;
; -4.453 ; sdram_control_top:sdram_control_top|rd_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.671      ; 7.575      ;
; -4.446 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.685      ; 7.572      ;
; -4.428 ; sdram_control_top:sdram_control_top|rd_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.691      ; 7.568      ;
; -4.425 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.697      ; 7.571      ;
; -4.381 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.696      ; 7.712      ;
; -4.379 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.696      ; 7.525      ;
; -4.358 ; sdram_control_top:sdram_control_top|wr_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.685      ; 7.678      ;
; -4.325 ; sdram_control_top:sdram_control_top|wr_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.816      ; 7.782      ;
; -4.319 ; sdram_control_top:sdram_control_top|rd_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.692      ; 7.646      ;
; -4.314 ; sdram_control_top:sdram_control_top|rd_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.693      ; 7.456      ;
; -4.311 ; sdram_control_top:sdram_control_top|rd_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.671      ; 7.617      ;
; -4.309 ; sdram_control_top:sdram_control_top|wr_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.674      ; 7.434      ;
; -4.236 ; sdram_control_top:sdram_control_top|rd_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.682      ; 7.553      ;
; -4.233 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.675      ; 7.543      ;
; -4.230 ; sdram_control_top:sdram_control_top|rd_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.681      ; 7.362      ;
; -4.225 ; sdram_control_top:sdram_control_top|wr_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.664      ; 7.524      ;
; -4.223 ; sdram_control_top:sdram_control_top|wr_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.675      ; 7.533      ;
; -4.180 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.685      ; 7.316      ;
; -4.148 ; sdram_control_top:sdram_control_top|rd_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.823      ; 7.612      ;
; -4.145 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.827      ; 7.613      ;
; -4.102 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.686      ; 7.423      ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.701 ; sdram_control_top:sdram_control_top|sd_raddr[6]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.037     ; 0.115      ;
; -3.670 ; sdram_control_top:sdram_control_top|sd_baddr[1]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -4.006     ; 0.115      ;
; -3.643 ; sdram_control_top:sdram_control_top|sd_raddr[1]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.979     ; 0.115      ;
; -3.601 ; sdram_control_top:sdram_control_top|sd_raddr[8]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.937     ; 0.115      ;
; -3.522 ; sdram_control_top:sdram_control_top|sd_raddr[5]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.858     ; 0.115      ;
; -3.522 ; sdram_control_top:sdram_control_top|sd_baddr[0]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.858     ; 0.115      ;
; -3.521 ; sdram_control_top:sdram_control_top|sd_raddr[3]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.857     ; 0.115      ;
; -3.520 ; sdram_control_top:sdram_control_top|sd_raddr[4]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.856     ; 0.115      ;
; -3.471 ; sdram_control_top:sdram_control_top|sd_raddr[7]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.807     ; 0.115      ;
; -3.469 ; sdram_control_top:sdram_control_top|sd_caddr[8]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.805     ; 0.115      ;
; -3.457 ; sdram_control_top:sdram_control_top|sd_raddr[10]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.793     ; 0.115      ;
; -3.456 ; sdram_control_top:sdram_control_top|sd_raddr[9]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.792     ; 0.115      ;
; -3.456 ; sdram_control_top:sdram_control_top|sd_raddr[11]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.792     ; 0.115      ;
; -3.456 ; sdram_control_top:sdram_control_top|sd_raddr[12]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.792     ; 0.115      ;
; -3.442 ; sdram_control_top:sdram_control_top|sd_raddr[0]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.778     ; 0.115      ;
; -3.442 ; sdram_control_top:sdram_control_top|sd_raddr[2]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.778     ; 0.115      ;
; -2.570 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 3.200      ;
; -2.348 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.978      ;
; -2.163 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 3.293      ;
; -2.056 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.109      ;
; -2.056 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.109      ;
; -2.056 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.109      ;
; -2.056 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.109      ;
; -2.056 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.341      ; 3.109      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[0]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[8]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -2.033 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.386      ; 3.131      ;
; -1.969 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.052      ;
; -1.969 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.371      ; 3.052      ;
; -1.966 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 3.096      ;
; -1.898 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.398      ; 3.008      ;
; -1.898 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.398      ; 3.008      ;
; -1.840 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.395      ; 2.947      ;
; -1.840 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.395      ; 2.947      ;
; -1.840 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.395      ; 2.947      ;
; -1.840 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.395      ; 2.947      ;
; -1.840 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.395      ; 2.947      ;
; -1.720 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.READ ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.082     ; 2.350      ;
; -1.663 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.341      ; 3.216      ;
; -1.663 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.341      ; 3.216      ;
; -1.663 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.341      ; 3.216      ;
; -1.663 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.341      ; 3.216      ;
; -1.663 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.341      ; 3.216      ;
; -1.642 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.355      ; 2.709      ;
; -1.578 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.161      ;
; -1.578 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.371      ; 3.161      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[0]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[8]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.574 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.386      ; 3.172      ;
; -1.506 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.398      ; 3.116      ;
; -1.506 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.398      ; 3.116      ;
; -1.454 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.395      ; 3.061      ;
; -1.454 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.395      ; 3.061      ;
; -1.454 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.395      ; 3.061      ;
; -1.454 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.395      ; 3.061      ;
; -1.454 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.395      ; 3.061      ;
; -1.369 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.397      ; 2.478      ;
; -1.323 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt          ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.080     ; 1.955      ;
; -1.265 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.READ ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.082     ; 2.395      ;
; -1.214 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.355      ; 2.781      ;
; -0.913 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.397      ; 2.522      ;
; -0.850 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt          ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.080     ; 1.982      ;
; 0.676  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 7.250      ;
; 0.751  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[24] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 7.176      ;
; 0.758  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[28] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 7.168      ;
; 0.768  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[30] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 7.158      ;
; 0.804  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[23] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 7.122      ;
; 0.851  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[26] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 7.075      ;
; 0.873  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 7.053      ;
; 0.943  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[27] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.984      ;
; 0.948  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[24] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.979      ;
; 0.949  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[13] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.978      ;
; 0.951  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[15] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.976      ;
; 0.969  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[28] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.957      ;
; 0.970  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[30] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.956      ;
; 0.971  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[29] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.955      ;
; 1.001  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[23] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.925      ;
; 1.029  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[22] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.898      ;
; 1.029  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[21] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.898      ;
; 1.048  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[26] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.878      ;
; 1.059  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[7]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.868      ;
; 1.060  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[11] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.867      ;
; 1.093  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.570     ; 6.338      ;
; 1.103  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt_done      ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.073     ; 6.825      ;
; 1.103  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[31] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.075     ; 6.823      ;
; 1.140  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[27] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.074     ; 6.787      ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -3.298 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.105      ; 4.471      ;
; -3.298 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.105      ; 4.471      ;
; -3.297 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.112      ; 4.477      ;
; -3.183 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.189      ; 4.440      ;
; -3.183 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.189      ; 4.440      ;
; -3.182 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.030      ; 4.233      ;
; -3.182 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.030      ; 4.233      ;
; -3.182 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.196      ; 4.446      ;
; -3.167 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.078      ; 4.313      ;
; -3.167 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.078      ; 4.313      ;
; -3.166 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.085      ; 4.319      ;
; -3.106 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.068      ; 4.242      ;
; -3.106 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.068      ; 4.242      ;
; -3.105 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.075      ; 4.248      ;
; -3.067 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.114      ; 4.202      ;
; -3.067 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.114      ; 4.202      ;
; -3.051 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.003      ; 4.075      ;
; -3.051 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.003      ; 4.075      ;
; -3.039 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.000      ; 4.060      ;
; -3.039 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.000      ; 4.060      ;
; -3.030 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 4.077      ;
; -3.030 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.021     ; 4.077      ;
; -3.029 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; -0.014     ; 4.083      ;
; -3.014 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.065     ; 3.970      ;
; -3.014 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.065     ; 3.970      ;
; -3.014 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.065     ; 3.970      ;
; -3.009 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.171     ; 3.859      ;
; -3.006 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.971      ;
; -3.006 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.971      ;
; -3.006 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.971      ;
; -3.006 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.971      ;
; -3.006 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.056     ; 3.971      ;
; -2.997 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.198     ; 3.820      ;
; -2.993 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.216      ; 4.277      ;
; -2.993 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.216      ; 4.277      ;
; -2.992 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.223      ; 4.283      ;
; -2.985 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.198     ; 3.808      ;
; -2.978 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.005      ; 4.004      ;
; -2.978 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.005      ; 4.004      ;
; -2.939 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 3.903      ;
; -2.939 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 3.903      ;
; -2.939 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 3.903      ;
; -2.939 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 3.903      ;
; -2.939 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 3.903      ;
; -2.934 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.105      ; 4.107      ;
; -2.934 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.105      ; 4.107      ;
; -2.933 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.112      ; 4.113      ;
; -2.932 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.105      ; 4.105      ;
; -2.932 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.105      ; 4.105      ;
; -2.931 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.112      ; 4.111      ;
; -2.929 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.105      ; 4.102      ;
; -2.929 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.105      ; 4.102      ;
; -2.928 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.112      ; 4.108      ;
; -2.924 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.084      ; 4.029      ;
; -2.924 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.084      ; 4.029      ;
; -2.909 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.216      ; 4.193      ;
; -2.909 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.216      ; 4.193      ;
; -2.908 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.223      ; 4.199      ;
; -2.899 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.019      ; 3.939      ;
; -2.899 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; 0.019      ; 3.939      ;
; -2.899 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.019      ; 3.939      ;
; -2.891 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.028      ; 3.940      ;
; -2.891 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; 0.028      ; 3.940      ;
; -2.891 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.028      ; 3.940      ;
; -2.891 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.028      ; 3.940      ;
; -2.891 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.028      ; 3.940      ;
; -2.883 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.002     ; 3.902      ;
; -2.883 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.002     ; 3.902      ;
; -2.882 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.114     ; 3.789      ;
; -2.878 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.198     ; 3.701      ;
; -2.877 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.141      ; 4.039      ;
; -2.877 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.141      ; 4.039      ;
; -2.876 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 3.839      ;
; -2.876 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.058     ; 3.839      ;
; -2.875 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.083     ; 3.813      ;
; -2.875 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.083     ; 3.813      ;
; -2.875 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.083     ; 3.813      ;
; -2.875 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.083     ; 3.813      ;
; -2.875 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.083     ; 3.813      ;
; -2.871 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.068      ; 4.007      ;
; -2.871 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.068      ; 4.007      ;
; -2.870 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.114     ; 3.777      ;
; -2.870 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.075      ; 4.013      ;
; -2.866 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.225     ; 3.662      ;
; -2.860 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.053     ; 3.828      ;
; -2.858 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 3.872      ;
; -2.858 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 3.872      ;
; -2.858 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 3.872      ;
; -2.858 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 3.872      ;
; -2.858 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.007     ; 3.872      ;
; -2.854 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.225     ; 3.650      ;
; -2.848 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 3.812      ;
; -2.848 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 3.812      ;
; -2.848 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.057     ; 3.812      ;
; -2.847 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.037     ; 3.831      ;
; -2.847 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.037     ; 3.831      ;
; -2.842 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.745      ;
; -2.842 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.745      ;
; -2.842 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.745      ;
; -2.842 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.118     ; 3.745      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                           ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 2.997 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.077     ; 2.529      ;
; 3.039 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.077     ; 2.487      ;
; 3.259 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.077     ; 2.267      ;
; 3.415 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.078     ; 2.435      ;
; 3.427 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.553      ;
; 3.428 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.552      ;
; 3.429 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.551      ;
; 3.430 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.550      ;
; 3.433 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.547      ;
; 3.435 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.545      ;
; 3.435 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.545      ;
; 3.468 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.110     ; 1.897      ;
; 3.538 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.110     ; 1.827      ;
; 3.551 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.110     ; 1.814      ;
; 3.562 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.110     ; 1.803      ;
; 3.571 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.409      ;
; 3.572 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.408      ;
; 3.573 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.407      ;
; 3.575 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.078     ; 2.275      ;
; 3.596 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.384      ;
; 3.596 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.384      ;
; 3.598 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.382      ;
; 3.598 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.382      ;
; 3.668 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.078     ; 2.182      ;
; 3.681 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.299      ;
; 3.682 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.298      ;
; 3.683 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.297      ;
; 3.687 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.293      ;
; 3.688 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.292      ;
; 3.689 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.291      ;
; 3.690 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.290      ;
; 3.710 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.113     ; 2.108      ;
; 3.750 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.230      ;
; 3.750 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.230      ;
; 3.750 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.230      ;
; 3.750 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.230      ;
; 3.751 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.229      ;
; 3.751 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.229      ;
; 3.751 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.229      ;
; 3.752 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.228      ;
; 3.752 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.228      ;
; 3.887 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.110     ; 1.934      ;
; 3.928 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.113     ; 1.434      ;
; 3.954 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.026      ;
; 3.954 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.026      ;
; 3.954 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.026      ;
; 3.955 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.025      ;
; 3.955 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.025      ;
; 3.955 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.025      ;
; 3.956 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.024      ;
; 3.956 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.024      ;
; 3.956 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 2.024      ;
; 3.969 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.110     ; 1.852      ;
; 3.977 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.110     ; 1.844      ;
; 3.992 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.884      ;
; 3.993 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.883      ;
; 3.999 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.877      ;
; 4.002 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.110     ; 1.819      ;
; 4.010 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.970      ;
; 4.010 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.970      ;
; 4.010 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.970      ;
; 4.010 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.970      ;
; 4.011 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.969      ;
; 4.011 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.969      ;
; 4.011 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.969      ;
; 4.012 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.968      ;
; 4.012 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.968      ;
; 4.066 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.810      ;
; 4.070 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.806      ;
; 4.094 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.782      ;
; 4.099 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.777      ;
; 4.115 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.761      ;
; 4.128 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.748      ;
; 4.132 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.077     ; 1.852      ;
; 4.195 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 1.781      ;
; 4.215 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.077     ; 1.769      ;
; 4.217 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.659      ;
; 4.218 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.658      ;
; 4.221 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.655      ;
; 4.222 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.654      ;
; 4.225 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.651      ;
; 4.229 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.647      ;
; 4.254 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.622      ;
; 4.256 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.620      ;
; 4.272 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.604      ;
; 4.309 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.185     ; 1.567      ;
; 4.410 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.570      ;
; 4.495 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.485      ;
; 4.499 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.481      ;
; 4.499 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.481      ;
; 4.502 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.478      ;
; 4.505 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.475      ;
; 4.515 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.465      ;
; 4.516 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.464      ;
; 4.517 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.463      ;
; 4.517 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.463      ;
; 4.519 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.461      ;
; 4.520 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.460      ;
; 4.521 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.459      ;
; 4.523 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.081     ; 1.457      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                     ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 12.199 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.082     ; 18.023     ;
; 12.315 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.082     ; 17.907     ;
; 12.379 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.082     ; 17.843     ;
; 12.440 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.080     ; 17.784     ;
; 12.491 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.082     ; 17.731     ;
; 12.494 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.082     ; 17.728     ;
; 12.569 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.080     ; 17.655     ;
; 12.590 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.082     ; 17.632     ;
; 13.072 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 17.157     ;
; 13.085 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 17.144     ;
; 13.160 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 17.069     ;
; 13.173 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 17.056     ;
; 13.192 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 17.037     ;
; 13.196 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 17.033     ;
; 13.205 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 17.024     ;
; 13.209 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 17.020     ;
; 13.239 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.990     ;
; 13.240 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.989     ;
; 13.246 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.983     ;
; 13.272 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.957     ;
; 13.285 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.944     ;
; 13.286 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.946     ;
; 13.299 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.933     ;
; 13.327 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.902     ;
; 13.328 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.901     ;
; 13.334 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.895     ;
; 13.359 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.870     ;
; 13.360 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.869     ;
; 13.363 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.866     ;
; 13.364 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.865     ;
; 13.365 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.864     ;
; 13.366 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.863     ;
; 13.370 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.859     ;
; 13.378 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.851     ;
; 13.415 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.817     ;
; 13.427 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.805     ;
; 13.428 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.804     ;
; 13.439 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.790     ;
; 13.440 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.792     ;
; 13.440 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.789     ;
; 13.446 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.783     ;
; 13.453 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.779     ;
; 13.454 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.778     ;
; 13.460 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.772     ;
; 13.518 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.711     ;
; 13.531 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.698     ;
; 13.532 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.697     ;
; 13.533 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.696     ;
; 13.539 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.690     ;
; 13.572 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.657     ;
; 13.582 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.650     ;
; 13.583 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.649     ;
; 13.585 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.642     ;
; 13.585 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.644     ;
; 13.589 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.643     ;
; 13.594 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.638     ;
; 13.595 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.637     ;
; 13.598 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.629     ;
; 13.601 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.631     ;
; 13.610 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.618     ;
; 13.623 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.605     ;
; 13.647 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.585     ;
; 13.660 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.572     ;
; 13.675 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.552     ;
; 13.683 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.549     ;
; 13.685 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.544     ;
; 13.686 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.543     ;
; 13.688 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.539     ;
; 13.692 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.537     ;
; 13.696 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.536     ;
; 13.723 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.506     ;
; 13.731 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.496     ;
; 13.736 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.493     ;
; 13.739 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.490     ;
; 13.740 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.489     ;
; 13.744 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.483     ;
; 13.746 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.075     ; 16.483     ;
; 13.752 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.475     ;
; 13.753 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.474     ;
; 13.759 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.468     ;
; 13.777 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.451     ;
; 13.778 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.450     ;
; 13.784 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.444     ;
; 13.794 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.071     ; 16.439     ;
; 13.807 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.071     ; 16.426     ;
; 13.814 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.418     ;
; 13.815 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.417     ;
; 13.821 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.411     ;
; 13.825 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.403     ;
; 13.828 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.399     ;
; 13.838 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.390     ;
; 13.841 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe22 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.387     ;
; 13.841 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.386     ;
; 13.842 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.385     ;
; 13.843 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.384     ;
; 13.849 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.077     ; 16.378     ;
; 13.850 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.382     ;
; 13.851 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.381     ;
; 13.854 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe22 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.076     ; 16.374     ;
; 13.857 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.375     ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                               ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 12.933 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.988      ;
; 12.941 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.980      ;
; 13.068 ; camera_init:camera_init|Init_Done                                                                                                                   ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 6.852      ;
; 13.107 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.814      ;
; 13.119 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.473     ; 6.409      ;
; 13.128 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.793      ;
; 13.136 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.785      ;
; 13.142 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.779      ;
; 13.193 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.728      ;
; 13.241 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.681      ;
; 13.275 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.646      ;
; 13.302 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.619      ;
; 13.332 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.589      ;
; 13.337 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.584      ;
; 13.388 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.533      ;
; 13.404 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.518      ;
; 13.408 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.514      ;
; 13.429 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.473     ; 6.099      ;
; 13.436 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.486      ;
; 13.438 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.483      ;
; 13.470 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.451      ;
; 13.527 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.394      ;
; 13.561 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.473     ; 5.967      ;
; 13.563 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.358      ;
; 13.571 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.350      ;
; 13.584 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.337      ;
; 13.590 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 6.330      ;
; 13.598 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 6.322      ;
; 13.599 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.323      ;
; 13.603 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.319      ;
; 13.610 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.312      ;
; 13.613 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.309      ;
; 13.626 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.296      ;
; 13.633 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.288      ;
; 13.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.179      ;
; 13.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.176      ;
; 13.772 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.149      ;
; 13.779 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.142      ;
; 13.799 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 6.121      ;
; 13.805 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.117      ;
; 13.808 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.114      ;
; 13.821 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.101      ;
; 13.823 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.098      ;
; 13.829 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.092      ;
; 13.850 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 6.070      ;
; 13.859 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.473     ; 5.669      ;
; 13.862 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.060      ;
; 13.871 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 6.051      ;
; 13.897 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.022      ;
; 13.898 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.023      ;
; 13.905 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 6.016      ;
; 13.908 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 6.011      ;
; 13.932 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.988      ;
; 13.938 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.984      ;
; 13.941 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.981      ;
; 13.996 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.926      ;
; 14.002 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.917      ;
; 14.034 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.888      ;
; 14.038 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.884      ;
; 14.054 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.867      ;
; 14.057 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.865      ;
; 14.061 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.860      ;
; 14.065 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.856      ;
; 14.083 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.837      ;
; 14.094 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.826      ;
; 14.107 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.812      ;
; 14.111 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.808      ;
; 14.177 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.742      ;
; 14.177 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.742      ;
; 14.188 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.732      ;
; 14.188 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.731      ;
; 14.188 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.731      ;
; 14.191 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.731      ;
; 14.237 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.682      ;
; 14.239 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.473     ; 5.289      ;
; 14.239 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.681      ;
; 14.240 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.682      ;
; 14.241 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.678      ;
; 14.243 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.679      ;
; 14.256 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.666      ;
; 14.267 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.654      ;
; 14.270 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.651      ;
; 14.282 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.637      ;
; 14.282 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.637      ;
; 14.283 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.638      ;
; 14.293 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.081     ; 5.627      ;
; 14.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.622      ;
; 14.312 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.609      ;
; 14.320 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.601      ;
; 14.323 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[3]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.473     ; 5.205      ;
; 14.357 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.564      ;
; 14.365 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.080     ; 5.556      ;
; 14.369 ; camera_init:camera_init|delay_cnt[13]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.550      ;
; 14.373 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.549      ;
; 14.375 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.544      ;
; 14.376 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.079     ; 5.546      ;
; 14.386 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.533      ;
; 14.387 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.532      ;
; 14.387 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.532      ;
; 14.391 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.082     ; 5.528      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                            ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                        ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.396 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.235      ; 0.843      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.485 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.746      ;
; 0.497 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.758      ;
; 0.497 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.758      ;
; 0.547 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.235      ; 0.994      ;
; 0.564 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 0.832      ;
; 0.578 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.171      ; 0.961      ;
; 0.648 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.198      ; 1.058      ;
; 0.674 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.324      ; 1.210      ;
; 0.689 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                             ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.281      ; 1.224      ;
; 0.698 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.057      ; 0.967      ;
; 0.718 ; DVP_Capture:DVP_Capture|r_Data[6]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.066      ; 0.996      ;
; 0.725 ; DVP_Capture:DVP_Capture|r_Data[4]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.066      ; 1.003      ;
; 0.732 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.000      ;
; 0.737 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.002      ; 0.951      ;
; 0.737 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.005      ;
; 0.752 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.020      ;
; 0.776 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.293      ; 1.281      ;
; 0.792 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.135      ; 1.139      ;
; 0.798 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.060      ; 1.070      ;
; 0.801 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.000      ; 1.013      ;
; 0.802 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.000      ; 1.014      ;
; 0.804 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.037      ; 1.053      ;
; 0.809 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.077      ;
; 0.810 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.078      ;
; 0.831 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.099      ;
; 0.832 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.100      ;
; 0.836 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.293      ; 1.341      ;
; 0.837 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.235      ; 1.284      ;
; 0.839 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.170      ; 1.221      ;
; 0.839 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.107      ;
; 0.851 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.002      ; 1.065      ;
; 0.854 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.266      ; 1.332      ;
; 0.856 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.266      ; 1.334      ;
; 0.856 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.066      ; 1.134      ;
; 0.857 ; DVP_Capture:DVP_Capture|r_Data[6]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.127      ; 1.196      ;
; 0.858 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                          ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.670      ; 1.782      ;
; 0.873 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.141      ;
; 0.873 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                          ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.667      ; 1.794      ;
; 0.876 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 0.000        ; -0.055     ; 1.033      ;
; 0.880 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                          ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.667      ; 1.801      ;
; 0.885 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.439      ; 1.536      ;
; 0.893 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.330      ;
; 0.894 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.609      ; 1.757      ;
; 0.901 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.707      ; 1.862      ;
; 0.924 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                          ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.667      ; 1.845      ;
; 0.925 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.609      ; 1.788      ;
; 0.926 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                             ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.426      ;
; 0.926 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.670      ; 1.850      ;
; 0.928 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.707      ; 1.889      ;
; 0.930 ; DVP_Capture:DVP_Capture|r_Data[5]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.063      ; 1.205      ;
; 0.933 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.309      ; 1.496      ;
; 0.934 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.609      ; 1.797      ;
; 0.937 ; DVP_Capture:DVP_Capture|r_Data[7]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.063      ; 1.212      ;
; 0.949 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.000      ; 1.161      ;
; 0.951 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.000      ; 1.163      ;
; 0.952 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                             ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.246      ; 1.452      ;
; 0.954 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.309      ; 1.517      ;
; 0.958 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.063      ; 1.233      ;
; 0.962 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.127      ; 1.301      ;
; 0.963 ; DVP_Capture:DVP_Capture|r_Data[0]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.063      ; 1.238      ;
; 0.967 ; DVP_Capture:DVP_Capture|r_Data[5]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 1.203      ;
; 0.968 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.000      ; 1.180      ;
; 0.976 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.707      ; 1.937      ;
; 0.981 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                             ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.160      ; 1.395      ;
; 0.985 ; DVP_Capture:DVP_Capture|r_Data[2]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                             ; camera_pclk  ; camera_pclk ; 0.000        ; 0.063      ; 1.260      ;
; 0.987 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.037      ; 1.236      ;
; 1.006 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.274      ;
; 1.011 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                             ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|delayed_wrptr_g[6]                                        ; camera_pclk  ; camera_pclk ; 0.000        ; 0.007      ; 1.230      ;
; 1.014 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.225      ; 1.451      ;
; 1.016 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                           ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.670      ; 1.940      ;
; 1.028 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                             ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.255      ; 1.537      ;
; 1.033 ; DVP_Capture:DVP_Capture|r_Data[4]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.127      ; 1.372      ;
; 1.033 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                             ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.160      ; 1.447      ;
; 1.036 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                          ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.670      ; 1.960      ;
; 1.040 ; DVP_Capture:DVP_Capture|r_Data[0]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.439      ; 1.691      ;
; 1.048 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                          ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.670      ; 1.972      ;
; 1.071 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                              ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.056      ; 1.339      ;
; 1.096 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.037      ; 1.345      ;
; 1.096 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.060      ; 1.368      ;
; 1.130 ; DVP_Capture:DVP_Capture|r_Data[2]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 1.366      ;
; 1.133 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                              ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.260      ; 1.605      ;
; 1.149 ; DVP_Capture:DVP_Capture|r_Data[7]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                              ; camera_pclk  ; camera_pclk ; 0.000        ; 0.024      ; 1.385      ;
; 1.153 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 0.000        ; -0.084     ; 1.281      ;
; 1.170 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9    ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.102      ; 1.484      ;
; 1.185 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.293      ; 1.690      ;
; 1.198 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.293      ; 1.703      ;
; 1.201 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                 ; camera_pclk  ; camera_pclk ; 0.000        ; 0.223      ; 1.636      ;
+-------+--------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.423 ; disp_driver:disp_driver|Disp_Green[2]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.157      ;
; 0.435 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.435 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.099      ; 0.746      ;
; 0.443 ; disp_driver:disp_driver|Disp_Green[7]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.480      ; 1.177      ;
; 0.454 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.454 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.746      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]                                                                                                                          ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.758      ;
; 0.478 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.205      ;
; 0.478 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.206      ;
; 0.482 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.482 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.794      ;
; 0.484 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.484 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.100      ; 0.796      ;
; 0.496 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.223      ;
; 0.496 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.224      ;
; 0.498 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.225      ;
; 0.498 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.226      ;
; 0.503 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.795      ;
; 0.504 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.797      ;
; 0.506 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.247      ;
; 0.506 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.248      ;
; 0.507 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.234      ;
; 0.507 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.235      ;
; 0.507 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.248      ;
; 0.507 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.249      ;
; 0.508 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.249      ;
; 0.508 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.250      ;
; 0.526 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a5~portb_address_reg0         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.395      ; 1.175      ;
; 0.527 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.820      ;
; 0.528 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.528 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.819      ;
; 0.528 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.820      ;
; 0.529 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.820      ;
; 0.529 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.821      ;
; 0.530 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.530 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 0.821      ;
; 0.540 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.267      ;
; 0.540 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.268      ;
; 0.541 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.487      ; 1.282      ;
; 0.541 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.488      ; 1.283      ;
; 0.551 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.278      ;
; 0.551 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.279      ;
; 0.605 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.355      ;
; 0.607 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.538      ; 1.357      ;
; 0.629 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.921      ;
; 0.640 ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.679 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.971      ;
; 0.690 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[5]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.982      ;
; 0.691 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[3]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.983      ;
; 0.692 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[6]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.984      ;
; 0.693 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[4]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.985      ;
; 0.700 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                                                                                                        ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.700 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.701 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.473      ; 1.428      ;
; 0.701 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.474      ; 1.429      ;
; 0.704 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.997      ;
; 0.705 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.998      ;
; 0.707 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.707 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.000      ;
; 0.708 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.001      ;
; 0.717 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.010      ;
; 0.724 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.724 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.016      ;
; 0.725 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.018      ;
; 0.726 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.726 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.079      ; 1.017      ;
; 0.726 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.726 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.018      ;
; 0.740 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.032      ;
; 0.744 ; disp_driver:disp_driver|Disp_Green[3]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.483      ; 1.481      ;
; 0.744 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.037      ;
; 0.745 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.038      ;
; 0.746 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.752 ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.045      ;
; 0.753 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.755 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.755 ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.048      ;
; 0.756 ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.756 ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.760 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.053      ;
; 0.761 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.761 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.054      ;
; 0.762 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; disp_driver:disp_driver|vcount_r[0]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[0]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.762 ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.055      ;
; 0.763 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.763 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.056      ;
; 0.764 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
; 0.764 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.057      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                           ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.432 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[6]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.102      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[10]                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[10]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[9]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                                        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_opt                                                                                               ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_opt                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.IDLE                                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.IDLE                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]                                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.746      ;
; 0.485 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.778      ;
; 0.501 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.795      ;
; 0.503 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.503 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.796      ;
; 0.523 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[7]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 0.817      ;
; 0.524 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.817      ;
; 0.526 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.819      ;
; 0.625 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.918      ;
; 0.632 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.925      ;
; 0.640 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.933      ;
; 0.644 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.937      ;
; 0.652 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.945      ;
; 0.657 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.950      ;
; 0.665 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.665 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.958      ;
; 0.666 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.959      ;
; 0.667 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.960      ;
; 0.668 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.961      ;
; 0.675 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.968      ;
; 0.677 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.970      ;
; 0.693 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.986      ;
; 0.697 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.697 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.990      ;
; 0.698 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.698 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.991      ;
; 0.699 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.699 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.992      ;
; 0.700 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.993      ;
; 0.701 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 0.994      ;
; 0.707 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 0.999      ;
; 0.724 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.017      ;
; 0.725 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.038      ;
; 0.726 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.019      ;
; 0.727 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.040      ;
; 0.727 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.040      ;
; 0.730 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.023      ;
; 0.733 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.026      ;
; 0.740 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.740 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.033      ;
; 0.742 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.055      ;
; 0.743 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.036      ;
; 0.745 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.080      ; 1.037      ;
; 0.746 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[5]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[5]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.040      ;
; 0.746 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[6]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[6]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.041      ;
; 0.748 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[4]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.082      ; 1.042      ;
; 0.749 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.062      ;
; 0.751 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a5~porta_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.472      ; 1.477      ;
; 0.752 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.065      ;
; 0.753 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.046      ;
; 0.754 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.067      ;
; 0.756 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.049      ;
; 0.757 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.757 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.081      ; 1.050      ;
; 0.760 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.101      ; 1.073      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                     ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.452 ; camera_init:camera_init|cnt[5]                                                            ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[7]                                                            ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[6]                                                            ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|cnt[4]                                                            ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.452 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|cnt[2]                                                            ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|wrreg_req                                                         ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|state.00                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|state.10                                                          ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|ack                                       ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o         ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                    ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.453 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                   ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.746      ;
; 0.509 ; camera_init:camera_init|state.01                                                          ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.802      ;
; 0.531 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.824      ;
; 0.540 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                              ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.833      ;
; 0.542 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.836      ;
; 0.543 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.836      ;
; 0.556 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.849      ;
; 0.566 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.859      ;
; 0.631 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|state.01                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.924      ;
; 0.678 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 0.971      ;
; 0.692 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 0.986      ;
; 0.727 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.021      ;
; 0.742 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.035      ;
; 0.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.036      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.037      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.746 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.039      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|delay_cnt[19]                                                     ; camera_init:camera_init|delay_cnt[19]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|delay_cnt[17]                                                     ; camera_init:camera_init|delay_cnt[17]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.747 ; camera_init:camera_init|delay_cnt[16]                                                     ; camera_init:camera_init|delay_cnt[16]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.040      ;
; 0.748 ; camera_init:camera_init|delay_cnt[9]                                                      ; camera_init:camera_init|delay_cnt[9]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.042      ;
; 0.748 ; camera_init:camera_init|i2c_control:i2c_control|Go                                        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.041      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; camera_init:camera_init|delay_cnt[18]                                                     ; camera_init:camera_init|delay_cnt[18]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.042      ;
; 0.749 ; camera_init:camera_init|delay_cnt[7]                                                      ; camera_init:camera_init|delay_cnt[7]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.043      ;
; 0.750 ; camera_init:camera_init|delay_cnt[5]                                                      ; camera_init:camera_init|delay_cnt[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.044      ;
; 0.751 ; camera_init:camera_init|delay_cnt[13]                                                     ; camera_init:camera_init|delay_cnt[13]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.044      ;
; 0.752 ; camera_init:camera_init|delay_cnt[15]                                                     ; camera_init:camera_init|delay_cnt[15]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.045      ;
; 0.752 ; camera_init:camera_init|delay_cnt[6]                                                      ; camera_init:camera_init|delay_cnt[6]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.046      ;
; 0.753 ; camera_init:camera_init|delay_cnt[8]                                                      ; camera_init:camera_init|delay_cnt[8]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; camera_init:camera_init|delay_cnt[3]                                                      ; camera_init:camera_init|delay_cnt[3]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.047      ;
; 0.753 ; camera_init:camera_init|delay_cnt[1]                                                      ; camera_init:camera_init|delay_cnt[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.047      ;
; 0.754 ; camera_init:camera_init|delay_cnt[12]                                                     ; camera_init:camera_init|delay_cnt[12]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.047      ;
; 0.756 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.049      ;
; 0.759 ; camera_init:camera_init|delay_cnt[20]                                                     ; camera_init:camera_init|delay_cnt[20]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.052      ;
; 0.760 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.053      ;
; 0.765 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.765 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.058      ;
; 0.771 ; camera_init:camera_init|delay_cnt[10]                                                     ; camera_init:camera_init|delay_cnt[10]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.064      ;
; 0.772 ; camera_init:camera_init|delay_cnt[4]                                                      ; camera_init:camera_init|delay_cnt[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.066      ;
; 0.772 ; camera_init:camera_init|delay_cnt[2]                                                      ; camera_init:camera_init|delay_cnt[2]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.066      ;
; 0.773 ; camera_init:camera_init|delay_cnt[14]                                                     ; camera_init:camera_init|delay_cnt[14]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.066      ;
; 0.777 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                         ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.070      ;
; 0.778 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.071      ;
; 0.779 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                         ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.072      ;
; 0.787 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.081      ;
; 0.788 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.081      ;
; 0.791 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.085      ;
; 0.796 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.090      ;
; 0.796 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.090      ;
; 0.797 ; camera_init:camera_init|state.01                                                          ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.090      ;
; 0.798 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.092      ;
; 0.820 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.113      ;
; 0.828 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.121      ;
; 0.829 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.123      ;
; 0.854 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                    ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.147      ;
; 0.871 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.164      ;
; 0.918 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.211      ;
; 0.951 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.244      ;
; 0.959 ; camera_init:camera_init|delay_cnt[11]                                                     ; camera_init:camera_init|delay_cnt[11]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.252      ;
; 0.976 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.269      ;
; 0.981 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                              ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.082      ; 1.275      ;
; 1.050 ; camera_init:camera_init|i2c_control:i2c_control|Go                                        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.343      ;
; 1.053 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.346      ;
; 1.056 ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.349      ;
; 1.068 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.361      ;
; 1.069 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                              ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.081      ; 1.362      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.453 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.746      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.465 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.758      ;
; 0.501 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.501 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.794      ;
; 0.502 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.502 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.795      ;
; 0.527 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.820      ;
; 0.529 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.822      ;
; 0.626 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.919      ;
; 0.641 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.641 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.934      ;
; 0.643 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.643 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.936      ;
; 0.645 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.938      ;
; 0.646 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.939      ;
; 0.647 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.647 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.940      ;
; 0.685 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.978      ;
; 0.696 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.989      ;
; 0.698 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.991      ;
; 0.701 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.994      ;
; 0.702 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.995      ;
; 0.703 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.996      ;
; 0.703 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 0.996      ;
; 0.712 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.005      ;
; 0.718 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.011      ;
; 0.733 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.181      ; 1.143      ;
; 0.741 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.034      ;
; 0.750 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.043      ;
; 0.771 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.064      ;
; 0.774 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.067      ;
; 0.791 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.084      ;
; 0.802 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.095      ;
; 0.806 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.099      ;
; 0.809 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.102      ;
; 0.809 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.102      ;
; 0.812 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.105      ;
; 0.821 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.114      ;
; 0.821 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.114      ;
; 0.822 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.115      ;
; 0.827 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.120      ;
; 0.870 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.163      ;
; 0.870 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.163      ;
; 0.872 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.165      ;
; 0.873 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.166      ;
; 0.895 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.188      ;
; 0.896 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.189      ;
; 0.903 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.196      ;
; 0.904 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.197      ;
; 0.919 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.212      ;
; 0.919 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.212      ;
; 0.921 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.214      ;
; 0.936 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.229      ;
; 0.937 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.230      ;
; 0.941 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.234      ;
; 0.941 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.234      ;
; 0.944 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.237      ;
; 0.946 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.239      ;
; 0.953 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.246      ;
; 0.961 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.254      ;
; 0.971 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.264      ;
; 0.972 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.265      ;
; 0.972 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.265      ;
; 0.978 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.271      ;
; 0.978 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.271      ;
; 0.981 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.274      ;
; 1.032 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.325      ;
; 1.033 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.326      ;
; 1.036 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.329      ;
; 1.062 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.359      ;
; 1.077 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.483      ;
; 1.113 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.519      ;
; 1.132 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.538      ;
; 1.132 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.425      ;
; 1.134 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.540      ;
; 1.158 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.564      ;
; 1.161 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.567      ;
; 1.163 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.569      ;
; 1.166 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.572      ;
; 1.167 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.573      ;
; 1.169 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.575      ;
; 1.218 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.024      ; 1.368      ;
; 1.225 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.631      ;
; 1.245 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.651      ;
; 1.250 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.656      ;
; 1.254 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.660      ;
; 1.273 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.679      ;
; 1.277 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.683      ;
; 1.298 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.704      ;
; 1.303 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.709      ;
; 1.305 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.177      ; 1.711      ;
; 1.344 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.077      ; 1.633      ;
; 1.364 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.661      ;
; 1.429 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.085      ; 1.726      ;
; 1.491 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.784      ;
; 1.492 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.785      ;
; 1.492 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.785      ;
; 1.492 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.081      ; 1.785      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Hold: 'sdram_control_top:sdram_control_top|sd_rd_req'                                                                                                                                                                                      ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                          ; Launch Clock                                         ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.496 ; sdram_control_top:sdram_control_top|rd_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.424      ; 6.490      ;
; 2.653 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.526      ; 6.749      ;
; 2.675 ; sdram_control_top:sdram_control_top|rd_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.424      ; 6.669      ;
; 2.692 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.281      ; 6.543      ;
; 2.692 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.428      ; 6.690      ;
; 2.705 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.428      ; 6.703      ;
; 2.713 ; sdram_control_top:sdram_control_top|rd_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.287      ; 6.570      ;
; 2.727 ; sdram_control_top:sdram_control_top|wr_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.417      ; 6.714      ;
; 2.749 ; sdram_control_top:sdram_control_top|rd_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.522      ; 6.841      ;
; 2.772 ; sdram_control_top:sdram_control_top|rd_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.289      ; 6.631      ;
; 2.774 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.292      ; 6.636      ;
; 2.786 ; sdram_control_top:sdram_control_top|rd_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.289      ; 6.645      ;
; 2.818 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.293      ; 6.681      ;
; 2.823 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.441      ; 6.834      ;
; 2.828 ; sdram_control_top:sdram_control_top|rd_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.437      ; 6.835      ;
; 2.858 ; sdram_control_top:sdram_control_top|rd_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.288      ; 6.716      ;
; 2.859 ; sdram_control_top:sdram_control_top|wr_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.515      ; 6.944      ;
; 2.875 ; sdram_control_top:sdram_control_top|wr_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.280      ; 6.725      ;
; 2.890 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.291      ; 6.751      ;
; 2.895 ; sdram_control_top:sdram_control_top|wr_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.282      ; 6.747      ;
; 2.907 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.272      ; 6.749      ;
; 2.914 ; sdram_control_top:sdram_control_top|wr_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.417      ; 6.901      ;
; 2.915 ; sdram_control_top:sdram_control_top|wr_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.281      ; 6.766      ;
; 2.937 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.281      ; 6.788      ;
; 2.937 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.293      ; 6.800      ;
; 2.944 ; sdram_control_top:sdram_control_top|wr_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.282      ; 6.796      ;
; 2.948 ; sdram_control_top:sdram_control_top|wr_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.270      ; 6.788      ;
; 2.962 ; sdram_control_top:sdram_control_top|rd_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.268      ; 6.800      ;
; 2.964 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.282      ; 6.816      ;
; 2.994 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.270      ; 6.834      ;
; 3.001 ; sdram_control_top:sdram_control_top|wr_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.259      ; 6.830      ;
; 3.012 ; sdram_control_top:sdram_control_top|rd_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.266      ; 6.848      ;
; 3.026 ; sdram_control_top:sdram_control_top|rd_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.277      ; 6.873      ;
; 3.045 ; sdram_control_top:sdram_control_top|rd_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.277      ; 6.892      ;
; 3.048 ; sdram_control_top:sdram_control_top|wr_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.261      ; 6.879      ;
; 3.058 ; sdram_control_top:sdram_control_top|wr_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.271      ; 6.899      ;
; 3.061 ; sdram_control_top:sdram_control_top|rd_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.278      ; 6.909      ;
; 3.101 ; sdram_control_top:sdram_control_top|rd_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.266      ; 6.937      ;
; 3.107 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.270      ; 6.947      ;
; 3.134 ; sdram_control_top:sdram_control_top|wr_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.259      ; 6.963      ;
; 3.139 ; sdram_control_top:sdram_control_top|wr_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.430      ; 7.139      ;
; 3.162 ; sdram_control_top:sdram_control_top|rd_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.266      ; 6.998      ;
; 3.238 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.281      ; 7.089      ;
; 3.255 ; sdram_control_top:sdram_control_top|wr_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.270      ; 7.095      ;
; 3.298 ; sdram_control_top:sdram_control_top|rd_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.277      ; 7.145      ;
; 3.313 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.270      ; 7.153      ;
; 3.323 ; sdram_control_top:sdram_control_top|wr_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.270      ; 7.163      ;
; 3.355 ; sdram_control_top:sdram_control_top|wr_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 4.259      ; 7.184      ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Recovery: 'camera_pclk'                                                                                                                                                      ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -2.978 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.028      ; 5.917      ;
; -2.978 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.028      ; 5.917      ;
; -2.978 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.028      ; 5.917      ;
; -2.978 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.028      ; 5.917      ;
; -2.946 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.723      ; 5.580      ;
; -2.946 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.723      ; 5.580      ;
; -2.946 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.723      ; 5.580      ;
; -2.942 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|Hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.065      ; 5.918      ;
; -2.911 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.081      ; 5.903      ;
; -2.911 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.081      ; 5.903      ;
; -2.910 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.504      ;
; -2.910 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.781      ; 5.602      ;
; -2.910 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.781      ; 5.602      ;
; -2.910 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.504      ;
; -2.910 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.781      ; 5.602      ;
; -2.910 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.683      ; 5.504      ;
; -2.907 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|dump_frame      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.193      ; 6.011      ;
; -2.907 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataValid     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 2.193      ; 6.011      ;
; -2.866 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.720      ; 5.497      ;
; -2.866 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.720      ; 5.497      ;
; -2.866 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.720      ; 5.497      ;
; -2.866 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.720      ; 5.497      ;
; -2.866 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.720      ; 5.497      ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 85C Model Removal: 'camera_pclk'                                                                                                                                                      ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.230 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|dump_frame      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.717      ; 5.239      ;
; 2.230 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataValid     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.717      ; 5.239      ;
; 2.332 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.600      ; 5.224      ;
; 2.332 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.600      ; 5.224      ;
; 2.362 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|Hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.584      ; 5.238      ;
; 2.376 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.224      ; 4.892      ;
; 2.376 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.224      ; 4.892      ;
; 2.376 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.224      ; 4.892      ;
; 2.376 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.224      ; 4.892      ;
; 2.376 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.224      ; 4.892      ;
; 2.386 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.546      ; 5.224      ;
; 2.386 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.546      ; 5.224      ;
; 2.386 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.546      ; 5.224      ;
; 2.386 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.546      ; 5.224      ;
; 2.387 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.288      ; 4.967      ;
; 2.387 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.288      ; 4.967      ;
; 2.387 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.288      ; 4.967      ;
; 2.422 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.185      ; 4.899      ;
; 2.422 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.185      ; 4.899      ;
; 2.422 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.185      ; 4.899      ;
; 2.430 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.227      ; 4.949      ;
; 2.430 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.227      ; 4.949      ;
; 2.430 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.227      ; 4.949      ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


-----------------------------------------------
; Slow 1200mV 85C Model Metastability Summary ;
-----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+-------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Fmax Summary                                                                                                         ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; Fmax       ; Restricted Fmax ; Clock Name                                                ; Note                                           ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
; 60.96 MHz  ; 60.96 MHz       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ;                                                ;
; 146.99 MHz ; 146.99 MHz      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ;                                                ;
; 149.1 MHz  ; 149.1 MHz       ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ;                                                ;
; 250.69 MHz ; 238.04 MHz      ; camera_pclk                                               ; limit due to minimum period restriction (tmin) ;
; 345.66 MHz ; 345.66 MHz      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ;                                                ;
+------------+-----------------+-----------------------------------------------------------+------------------------------------------------+
This panel reports FMAX for every clock in the design, regardless of the user-specified clock periods.  FMAX is only computed for paths where the source and destination registers or ports are driven by the same clock.  Paths of different clocks, including generated clocks, are ignored.  For paths between a clock and its inversion, FMAX is computed as if the rising and falling edges are scaled along with FMAX, such that the duty cycle (in terms of a percentage) is maintained. Altera recommends that you always use clock constraints and other slack reports for sign-off analysis.


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; sdram_control_top:sdram_control_top|sd_rd_req             ; -5.092 ; -75.577       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -3.098 ; -70.162       ;
; camera_pclk                                               ; -2.989 ; -117.525      ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 3.167  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 13.293 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 13.898 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; camera_pclk                                               ; 0.376 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.381 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.385 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.400 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.401 ; 0.000         ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; 2.380 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Slow 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; camera_pclk ; -3.029 ; -68.014        ;
+-------------+--------+----------------+


+--------------------------------------+
; Slow 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; camera_pclk ; 2.043 ; 0.000          ;
+-------------+-------+----------------+


+------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.201 ; -142.206      ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; 0.262  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.748  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.667  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.715  ; 0.000         ;
; clk                                                       ; 9.835  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.703 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'sdram_control_top:sdram_control_top|sd_rd_req'                                                                                                                                                                                       ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                          ; Launch Clock                                         ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -5.092 ; sdram_control_top:sdram_control_top|wr_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.364      ; 7.717      ;
; -4.981 ; sdram_control_top:sdram_control_top|wr_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.148      ; 7.658      ;
; -4.875 ; sdram_control_top:sdram_control_top|rd_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.371      ; 7.507      ;
; -4.862 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.374      ; 7.497      ;
; -4.861 ; sdram_control_top:sdram_control_top|wr_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.154      ; 7.544      ;
; -4.854 ; sdram_control_top:sdram_control_top|rd_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.155      ; 7.538      ;
; -4.845 ; sdram_control_top:sdram_control_top|rd_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.161      ; 7.535      ;
; -4.826 ; sdram_control_top:sdram_control_top|rd_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.307      ; 7.533      ;
; -4.812 ; sdram_control_top:sdram_control_top|wr_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.300      ; 7.512      ;
; -4.804 ; sdram_control_top:sdram_control_top|rd_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.172      ; 7.511      ;
; -4.802 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.156      ; 7.487      ;
; -4.793 ; sdram_control_top:sdram_control_top|rd_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.160      ; 7.481      ;
; -4.764 ; sdram_control_top:sdram_control_top|rd_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.153      ; 7.446      ;
; -4.762 ; sdram_control_top:sdram_control_top|wr_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.146      ; 7.437      ;
; -4.759 ; sdram_control_top:sdram_control_top|wr_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.289      ; 7.450      ;
; -4.756 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.164      ; 7.449      ;
; -4.745 ; sdram_control_top:sdram_control_top|rd_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.296      ; 7.443      ;
; -4.742 ; sdram_control_top:sdram_control_top|wr_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.165      ; 7.441      ;
; -4.741 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.158      ; 7.428      ;
; -4.725 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.156      ; 7.417      ;
; -4.716 ; sdram_control_top:sdram_control_top|wr_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.146      ; 7.398      ;
; -4.699 ; sdram_control_top:sdram_control_top|wr_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.163      ; 7.396      ;
; -4.693 ; sdram_control_top:sdram_control_top|wr_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.153      ; 7.374      ;
; -4.684 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.299      ; 7.385      ;
; -4.674 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.173      ; 7.381      ;
; -4.668 ; sdram_control_top:sdram_control_top|wr_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.165      ; 7.368      ;
; -4.630 ; sdram_control_top:sdram_control_top|rd_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.153      ; 7.319      ;
; -4.628 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.310      ; 7.338      ;
; -4.627 ; sdram_control_top:sdram_control_top|rd_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.170      ; 7.331      ;
; -4.602 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.163      ; 7.293      ;
; -4.599 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.175      ; 7.308      ;
; -4.568 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.175      ; 7.432      ;
; -4.558 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.175      ; 7.268      ;
; -4.532 ; sdram_control_top:sdram_control_top|rd_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.172      ; 7.393      ;
; -4.532 ; sdram_control_top:sdram_control_top|wr_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.165      ; 7.386      ;
; -4.529 ; sdram_control_top:sdram_control_top|rd_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.172      ; 7.235      ;
; -4.517 ; sdram_control_top:sdram_control_top|rd_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.153      ; 7.359      ;
; -4.508 ; sdram_control_top:sdram_control_top|wr_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.286      ; 7.489      ;
; -4.486 ; sdram_control_top:sdram_control_top|wr_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.153      ; 7.129      ;
; -4.431 ; sdram_control_top:sdram_control_top|rd_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.160      ; 7.081      ;
; -4.414 ; sdram_control_top:sdram_control_top|rd_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.161      ; 7.264      ;
; -4.412 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.156      ; 7.257      ;
; -4.403 ; sdram_control_top:sdram_control_top|wr_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.146      ; 7.238      ;
; -4.385 ; sdram_control_top:sdram_control_top|wr_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.154      ; 7.228      ;
; -4.378 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.163      ; 7.031      ;
; -4.353 ; sdram_control_top:sdram_control_top|rd_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.293      ; 7.341      ;
; -4.346 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.296      ; 7.337      ;
; -4.220 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 3.164      ; 7.073      ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -3.098 ; sdram_control_top:sdram_control_top|sd_raddr[6]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.449     ; 0.101      ;
; -3.083 ; sdram_control_top:sdram_control_top|sd_baddr[1]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.434     ; 0.101      ;
; -3.060 ; sdram_control_top:sdram_control_top|sd_raddr[1]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.411     ; 0.101      ;
; -3.013 ; sdram_control_top:sdram_control_top|sd_raddr[8]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.364     ; 0.101      ;
; -2.943 ; sdram_control_top:sdram_control_top|sd_raddr[5]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.294     ; 0.101      ;
; -2.943 ; sdram_control_top:sdram_control_top|sd_baddr[0]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.294     ; 0.101      ;
; -2.943 ; sdram_control_top:sdram_control_top|sd_raddr[3]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.294     ; 0.101      ;
; -2.942 ; sdram_control_top:sdram_control_top|sd_raddr[4]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.293     ; 0.101      ;
; -2.897 ; sdram_control_top:sdram_control_top|sd_raddr[7]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.248     ; 0.101      ;
; -2.895 ; sdram_control_top:sdram_control_top|sd_caddr[8]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.246     ; 0.101      ;
; -2.879 ; sdram_control_top:sdram_control_top|sd_raddr[9]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.230     ; 0.101      ;
; -2.879 ; sdram_control_top:sdram_control_top|sd_raddr[10]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.230     ; 0.101      ;
; -2.878 ; sdram_control_top:sdram_control_top|sd_raddr[11]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.229     ; 0.101      ;
; -2.878 ; sdram_control_top:sdram_control_top|sd_raddr[12]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.229     ; 0.101      ;
; -2.863 ; sdram_control_top:sdram_control_top|sd_raddr[0]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.214     ; 0.101      ;
; -2.863 ; sdram_control_top:sdram_control_top|sd_raddr[2]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -3.214     ; 0.101      ;
; -2.145 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.061      ; 2.898      ;
; -1.988 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.061      ; 2.741      ;
; -1.838 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.061      ; 3.091      ;
; -1.664 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.061      ; 2.917      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[0]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[8]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.501      ; 2.855      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 2.810      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 2.810      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 2.810      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 2.810      ;
; -1.662 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.456      ; 2.810      ;
; -1.585 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.484      ; 2.761      ;
; -1.585 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.484      ; 2.761      ;
; -1.514 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 2.722      ;
; -1.514 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.516      ; 2.722      ;
; -1.460 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.509      ; 2.661      ;
; -1.460 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.509      ; 2.661      ;
; -1.460 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.509      ; 2.661      ;
; -1.460 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.509      ; 2.661      ;
; -1.460 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.509      ; 2.661      ;
; -1.403 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.456      ; 3.051      ;
; -1.403 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.456      ; 3.051      ;
; -1.403 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.456      ; 3.051      ;
; -1.403 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.456      ; 3.051      ;
; -1.403 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.456      ; 3.051      ;
; -1.357 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.READ ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.061      ; 2.110      ;
; -1.320 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.484      ; 2.996      ;
; -1.320 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.484      ; 2.996      ;
; -1.295 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.468      ; 2.455      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[0]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[8]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.288 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.501      ; 2.981      ;
; -1.242 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.516      ; 2.950      ;
; -1.242 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.516      ; 2.950      ;
; -1.209 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.509      ; 2.910      ;
; -1.209 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.509      ; 2.910      ;
; -1.209 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.509      ; 2.910      ;
; -1.209 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.509      ; 2.910      ;
; -1.209 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.509      ; 2.910      ;
; -1.050 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.512      ; 2.254      ;
; -1.008 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.READ ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.061      ; 2.261      ;
; -0.995 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt          ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; 0.064      ; 1.751      ;
; -0.969 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.468      ; 2.629      ;
; -0.663 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.512      ; 2.367      ;
; -0.616 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt          ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; 0.064      ; 1.872      ;
; 1.197  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.737      ;
; 1.284  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[24] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.651      ;
; 1.322  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[23] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.612      ;
; 1.331  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[28] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.603      ;
; 1.332  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[30] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.602      ;
; 1.364  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[26] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.570      ;
; 1.371  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.563      ;
; 1.458  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[24] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.477      ;
; 1.483  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[27] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.452      ;
; 1.496  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[23] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.438      ;
; 1.498  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[13] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.437      ;
; 1.498  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[15] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.437      ;
; 1.506  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[28] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.428      ;
; 1.506  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[30] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.428      ;
; 1.508  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[29] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.426      ;
; 1.519  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.534     ; 5.949      ;
; 1.527  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt_done      ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.065     ; 6.410      ;
; 1.538  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[26] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.068     ; 6.396      ;
; 1.557  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[22] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.378      ;
; 1.557  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[21] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.378      ;
; 1.575  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.528     ; 5.899      ;
; 1.589  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[7]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.346      ;
; 1.589  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[11] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.067     ; 6.346      ;
; 1.632  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.327      ; 6.697      ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -2.989 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.098      ; 4.146      ;
; -2.988 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.093      ; 4.140      ;
; -2.988 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.093      ; 4.140      ;
; -2.934 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.022      ; 3.978      ;
; -2.934 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.022      ; 3.978      ;
; -2.899 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.071      ; 4.029      ;
; -2.898 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.066      ; 4.023      ;
; -2.898 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.066      ; 4.023      ;
; -2.889 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.172      ; 4.120      ;
; -2.888 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.167      ; 4.114      ;
; -2.888 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.167      ; 4.114      ;
; -2.844 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.005     ; 3.861      ;
; -2.844 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.005     ; 3.861      ;
; -2.834 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.096      ; 3.952      ;
; -2.834 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.096      ; 3.952      ;
; -2.803 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.065      ; 3.927      ;
; -2.802 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.060      ; 3.921      ;
; -2.802 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.060      ; 3.921      ;
; -2.775 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.003     ; 3.794      ;
; -2.775 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.003     ; 3.794      ;
; -2.753 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.153     ; 3.622      ;
; -2.749 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.055     ; 3.716      ;
; -2.749 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.055     ; 3.716      ;
; -2.749 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.055     ; 3.716      ;
; -2.746 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.718      ;
; -2.746 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.718      ;
; -2.746 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.718      ;
; -2.746 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.718      ;
; -2.746 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.718      ;
; -2.744 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.197      ; 4.000      ;
; -2.743 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.192      ; 3.994      ;
; -2.743 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.192      ; 3.994      ;
; -2.737 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.177     ; 3.582      ;
; -2.737 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.000      ; 3.759      ;
; -2.737 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.000      ; 3.759      ;
; -2.728 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; -0.009     ; 3.778      ;
; -2.727 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; -0.014     ; 3.772      ;
; -2.727 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.014     ; 3.772      ;
; -2.722 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.177     ; 3.567      ;
; -2.689 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.121      ; 3.832      ;
; -2.689 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.121      ; 3.832      ;
; -2.681 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.053     ; 3.650      ;
; -2.681 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.053     ; 3.650      ;
; -2.681 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.053     ; 3.650      ;
; -2.681 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.053     ; 3.650      ;
; -2.681 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.053     ; 3.650      ;
; -2.675 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.071      ; 3.768      ;
; -2.675 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.071      ; 3.768      ;
; -2.664 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.098      ; 3.821      ;
; -2.663 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.093      ; 3.815      ;
; -2.663 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.093      ; 3.815      ;
; -2.663 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.180     ; 3.505      ;
; -2.663 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.008     ; 3.677      ;
; -2.663 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.008     ; 3.677      ;
; -2.656 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.601      ;
; -2.656 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.601      ;
; -2.656 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.601      ;
; -2.656 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.601      ;
; -2.656 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.077     ; 3.601      ;
; -2.649 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.098      ; 3.806      ;
; -2.649 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.019      ; 3.690      ;
; -2.649 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; 0.019      ; 3.690      ;
; -2.649 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.019      ; 3.690      ;
; -2.648 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.093      ; 3.800      ;
; -2.648 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.093      ; 3.800      ;
; -2.648 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.098      ; 3.805      ;
; -2.647 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.093      ; 3.799      ;
; -2.647 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.093      ; 3.799      ;
; -2.647 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.204     ; 3.465      ;
; -2.646 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.024      ; 3.692      ;
; -2.646 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; 0.024      ; 3.692      ;
; -2.646 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.024      ; 3.692      ;
; -2.646 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.024      ; 3.692      ;
; -2.646 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.024      ; 3.692      ;
; -2.640 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.610      ;
; -2.640 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.052     ; 3.610      ;
; -2.637 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.103     ; 3.556      ;
; -2.632 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.204     ; 3.450      ;
; -2.628 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 3.599      ;
; -2.628 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 3.599      ;
; -2.628 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.051     ; 3.599      ;
; -2.627 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.197      ; 3.883      ;
; -2.626 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.192      ; 3.877      ;
; -2.626 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.192      ; 3.877      ;
; -2.624 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.050     ; 3.596      ;
; -2.622 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.103     ; 3.541      ;
; -2.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.109     ; 3.533      ;
; -2.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.109     ; 3.533      ;
; -2.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.109     ; 3.533      ;
; -2.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.109     ; 3.533      ;
; -2.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.109     ; 3.533      ;
; -2.613 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.065      ; 3.737      ;
; -2.612 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.060      ; 3.731      ;
; -2.612 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.060      ; 3.731      ;
; -2.610 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.008     ; 3.624      ;
; -2.610 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.008     ; 3.624      ;
; -2.610 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.008     ; 3.624      ;
; -2.610 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.008     ; 3.624      ;
; -2.610 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.008     ; 3.624      ;
; -2.609 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.022      ; 3.653      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 3.167 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.076     ; 2.402      ;
; 3.188 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.076     ; 2.381      ;
; 3.421 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.075     ; 2.149      ;
; 3.544 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.076     ; 2.315      ;
; 3.621 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.100     ; 1.806      ;
; 3.639 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.351      ;
; 3.640 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.350      ;
; 3.641 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.349      ;
; 3.642 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.348      ;
; 3.652 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.338      ;
; 3.654 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.336      ;
; 3.654 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.336      ;
; 3.676 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.077     ; 2.182      ;
; 3.705 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.102     ; 1.720      ;
; 3.708 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.100     ; 1.719      ;
; 3.728 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.102     ; 1.697      ;
; 3.779 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.077     ; 2.079      ;
; 3.823 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.167      ;
; 3.824 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.166      ;
; 3.825 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.165      ;
; 3.836 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.104     ; 1.996      ;
; 3.847 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.143      ;
; 3.848 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.142      ;
; 3.849 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.141      ;
; 3.849 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.141      ;
; 3.862 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.128      ;
; 3.863 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.127      ;
; 3.864 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.126      ;
; 3.865 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.125      ;
; 3.875 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.115      ;
; 3.877 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.113      ;
; 3.877 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.113      ;
; 3.936 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.054      ;
; 3.937 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.053      ;
; 3.937 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.053      ;
; 3.937 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.053      ;
; 3.938 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.052      ;
; 3.938 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.052      ;
; 3.938 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.052      ;
; 3.938 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.052      ;
; 3.939 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 2.051      ;
; 4.004 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.100     ; 1.832      ;
; 4.071 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.102     ; 1.763      ;
; 4.103 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.104     ; 1.320      ;
; 4.103 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.100     ; 1.733      ;
; 4.124 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.102     ; 1.710      ;
; 4.144 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.759      ;
; 4.146 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.757      ;
; 4.150 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.753      ;
; 4.159 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.831      ;
; 4.159 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.831      ;
; 4.160 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.830      ;
; 4.160 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.830      ;
; 4.160 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.830      ;
; 4.160 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.830      ;
; 4.160 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.830      ;
; 4.160 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.830      ;
; 4.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.829      ;
; 4.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.829      ;
; 4.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.829      ;
; 4.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.829      ;
; 4.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.829      ;
; 4.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.829      ;
; 4.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.829      ;
; 4.161 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.829      ;
; 4.162 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.828      ;
; 4.162 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.828      ;
; 4.183 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.720      ;
; 4.187 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.716      ;
; 4.203 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.700      ;
; 4.208 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.695      ;
; 4.229 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.160     ; 1.673      ;
; 4.241 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.662      ;
; 4.243 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.747      ;
; 4.297 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.693      ;
; 4.316 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.674      ;
; 4.332 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.571      ;
; 4.334 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.569      ;
; 4.338 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.565      ;
; 4.339 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.564      ;
; 4.340 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.563      ;
; 4.340 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.563      ;
; 4.362 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.541      ;
; 4.364 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.159     ; 1.539      ;
; 4.373 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.160     ; 1.529      ;
; 4.415 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.160     ; 1.487      ;
; 4.558 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.431      ;
; 4.635 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.355      ;
; 4.635 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.355      ;
; 4.636 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.354      ;
; 4.641 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.072     ; 1.349      ;
; 4.652 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.337      ;
; 4.655 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.334      ;
; 4.656 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.333      ;
; 4.666 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.323      ;
; 4.666 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.323      ;
; 4.670 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.319      ;
; 4.681 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.308      ;
; 4.682 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.307      ;
; 4.682 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.073     ; 1.307      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 13.293 ; camera_init:camera_init|Init_Done                                                                                                                   ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.636      ;
; 13.390 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.539      ;
; 13.397 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.532      ;
; 13.520 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.409      ;
; 13.565 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.364      ;
; 13.569 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.360      ;
; 13.576 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.353      ;
; 13.609 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.418     ; 5.975      ;
; 13.677 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.252      ;
; 13.691 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.238      ;
; 13.699 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.230      ;
; 13.716 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.214      ;
; 13.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.186      ;
; 13.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.185      ;
; 13.842 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.087      ;
; 13.856 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.073      ;
; 13.860 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.070      ;
; 13.861 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.069      ;
; 13.870 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.059      ;
; 13.889 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 6.039      ;
; 13.895 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 6.035      ;
; 13.896 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 6.032      ;
; 13.910 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.418     ; 5.674      ;
; 13.922 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 6.007      ;
; 13.952 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.975      ;
; 13.959 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.968      ;
; 13.974 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.955      ;
; 14.021 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.908      ;
; 14.032 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.898      ;
; 14.036 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.418     ; 5.548      ;
; 14.037 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.893      ;
; 14.039 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.891      ;
; 14.040 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.890      ;
; 14.064 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.866      ;
; 14.064 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.864      ;
; 14.127 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.800      ;
; 14.153 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.776      ;
; 14.157 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.773      ;
; 14.160 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.770      ;
; 14.176 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.752      ;
; 14.190 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.738      ;
; 14.211 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.719      ;
; 14.215 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.714      ;
; 14.216 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.714      ;
; 14.239 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.688      ;
; 14.243 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.687      ;
; 14.253 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.075     ; 5.674      ;
; 14.264 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.666      ;
; 14.278 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.650      ;
; 14.281 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.648      ;
; 14.336 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.594      ;
; 14.337 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.418     ; 5.247      ;
; 14.339 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.591      ;
; 14.347 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.582      ;
; 14.355 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.574      ;
; 14.359 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.570      ;
; 14.360 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.569      ;
; 14.390 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.540      ;
; 14.422 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.506      ;
; 14.423 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.505      ;
; 14.443 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.487      ;
; 14.444 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.485      ;
; 14.501 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.428      ;
; 14.507 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.422      ;
; 14.524 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.405      ;
; 14.531 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.398      ;
; 14.531 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.398      ;
; 14.536 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.393      ;
; 14.539 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.390      ;
; 14.563 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.365      ;
; 14.563 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.365      ;
; 14.563 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.366      ;
; 14.569 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.361      ;
; 14.571 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.357      ;
; 14.571 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.357      ;
; 14.594 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.334      ;
; 14.599 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.329      ;
; 14.614 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.315      ;
; 14.621 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.308      ;
; 14.626 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.302      ;
; 14.628 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.301      ;
; 14.646 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.283      ;
; 14.649 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.280      ;
; 14.650 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.279      ;
; 14.656 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.273      ;
; 14.657 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.272      ;
; 14.659 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.270      ;
; 14.660 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.268      ;
; 14.660 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.268      ;
; 14.673 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.256      ;
; 14.682 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]                                                                  ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.072     ; 5.248      ;
; 14.688 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[0]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.418     ; 4.896      ;
; 14.708 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.221      ;
; 14.719 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.209      ;
; 14.722 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.206      ;
; 14.723 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.205      ;
; 14.723 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.205      ;
; 14.740 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.188      ;
; 14.740 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.074     ; 5.188      ;
; 14.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.073     ; 5.185      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 13.898 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.074     ; 16.333     ;
; 13.916 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.074     ; 16.315     ;
; 13.960 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.074     ; 16.271     ;
; 14.055 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.178     ;
; 14.070 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.074     ; 16.161     ;
; 14.125 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.074     ; 16.106     ;
; 14.141 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.074     ; 16.090     ;
; 14.158 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.072     ; 16.075     ;
; 14.308 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.931     ;
; 14.309 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.930     ;
; 14.310 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.929     ;
; 14.329 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.910     ;
; 14.330 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.909     ;
; 14.331 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.908     ;
; 14.398 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.841     ;
; 14.415 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.824     ;
; 14.419 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.820     ;
; 14.436 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.803     ;
; 14.466 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.773     ;
; 14.466 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.773     ;
; 14.467 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.772     ;
; 14.467 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.772     ;
; 14.468 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.771     ;
; 14.468 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.771     ;
; 14.478 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.761     ;
; 14.479 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.760     ;
; 14.480 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.759     ;
; 14.556 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.683     ;
; 14.556 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.683     ;
; 14.560 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.682     ;
; 14.560 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.679     ;
; 14.568 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.671     ;
; 14.573 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.666     ;
; 14.573 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.666     ;
; 14.581 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.661     ;
; 14.581 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.658     ;
; 14.585 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.654     ;
; 14.645 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.597     ;
; 14.665 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.577     ;
; 14.666 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.576     ;
; 14.668 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.571     ;
; 14.686 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.556     ;
; 14.689 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.550     ;
; 14.690 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.549     ;
; 14.711 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.528     ;
; 14.718 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.524     ;
; 14.718 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.521     ;
; 14.718 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.524     ;
; 14.718 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.521     ;
; 14.730 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.512     ;
; 14.730 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.509     ;
; 14.760 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.476     ;
; 14.774 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.463     ;
; 14.781 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.455     ;
; 14.795 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.442     ;
; 14.803 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.439     ;
; 14.803 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.439     ;
; 14.815 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.427     ;
; 14.819 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.420     ;
; 14.823 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.419     ;
; 14.823 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.419     ;
; 14.826 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.413     ;
; 14.826 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.413     ;
; 14.835 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.407     ;
; 14.838 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.401     ;
; 14.840 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.399     ;
; 14.843 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.393     ;
; 14.848 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.391     ;
; 14.848 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.391     ;
; 14.860 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.379     ;
; 14.863 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.379     ;
; 14.864 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.372     ;
; 14.884 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.358     ;
; 14.886 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.350     ;
; 14.890 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe22 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.347     ;
; 14.907 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.329     ;
; 14.911 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe22 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.326     ;
; 14.912 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.330     ;
; 14.918 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.318     ;
; 14.918 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.318     ;
; 14.930 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.306     ;
; 14.932 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.305     ;
; 14.932 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.305     ;
; 14.933 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.309     ;
; 14.944 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.293     ;
; 14.957 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.280     ;
; 14.976 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.260     ;
; 14.977 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.262     ;
; 14.977 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.262     ;
; 14.978 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.068     ; 15.259     ;
; 14.989 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.066     ; 15.250     ;
; 14.997 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe5  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.239     ;
; 15.001 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.235     ;
; 15.001 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.235     ;
; 15.013 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.223     ;
; 15.016 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.220     ;
; 15.021 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.221     ;
; 15.021 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.221     ;
; 15.033 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.063     ; 15.209     ;
; 15.037 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe11 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.069     ; 15.199     ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.376 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.210      ; 0.781      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.430 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.669      ;
; 0.445 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                     ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                     ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.684      ;
; 0.445 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.044      ; 0.684      ;
; 0.495 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.210      ; 0.900      ;
; 0.529 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.773      ;
; 0.540 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.153      ; 0.888      ;
; 0.584 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.180      ; 0.959      ;
; 0.599 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.284      ; 1.078      ;
; 0.635 ; DVP_Capture:DVP_Capture|r_Data[6]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.062      ; 0.892      ;
; 0.638 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.249      ; 1.117      ;
; 0.641 ; DVP_Capture:DVP_Capture|r_Data[4]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.062      ; 0.898      ;
; 0.644 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.050      ; 0.889      ;
; 0.670 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.914      ;
; 0.673 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.008      ; 0.876      ;
; 0.690 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.934      ;
; 0.696 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.940      ;
; 0.705 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.259      ; 1.159      ;
; 0.706 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.003      ; 0.904      ;
; 0.707 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.003      ; 0.905      ;
; 0.714 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.036      ; 0.945      ;
; 0.730 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.115      ; 1.040      ;
; 0.742 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 0.991      ;
; 0.745 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.259      ; 1.199      ;
; 0.754 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.998      ;
; 0.756 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.000      ;
; 0.762 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.210      ; 1.167      ;
; 0.762 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.235      ; 1.192      ;
; 0.769 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.235      ; 1.199      ;
; 0.770 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.146      ; 1.111      ;
; 0.775 ; DVP_Capture:DVP_Capture|r_Data[6]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.118      ; 1.088      ;
; 0.776 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.020      ;
; 0.777 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.021      ;
; 0.781 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.025      ;
; 0.781 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.008      ; 0.984      ;
; 0.782 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.598      ; 1.610      ;
; 0.787 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.389      ; 1.371      ;
; 0.788 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; -0.049     ; 0.934      ;
; 0.790 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.204      ; 1.189      ;
; 0.793 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.062      ; 1.050      ;
; 0.795 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.595      ; 1.620      ;
; 0.802 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.595      ; 1.627      ;
; 0.811 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.055      ;
; 0.820 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.542      ; 1.592      ;
; 0.825 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.630      ; 1.685      ;
; 0.827 ; DVP_Capture:DVP_Capture|r_Data[5]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.081      ;
; 0.832 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.595      ; 1.657      ;
; 0.832 ; DVP_Capture:DVP_Capture|r_Data[7]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.086      ;
; 0.833 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.542      ; 1.605      ;
; 0.842 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.630      ; 1.702      ;
; 0.842 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.598      ; 1.670      ;
; 0.845 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.281      ; 1.356      ;
; 0.846 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.217      ; 1.293      ;
; 0.849 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.103      ;
; 0.851 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.118      ; 1.164      ;
; 0.852 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.542      ; 1.624      ;
; 0.852 ; DVP_Capture:DVP_Capture|r_Data[0]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.106      ;
; 0.854 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.003      ; 1.052      ;
; 0.859 ; DVP_Capture:DVP_Capture|r_Data[5]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 1.079      ;
; 0.864 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.281      ; 1.375      ;
; 0.869 ; DVP_Capture:DVP_Capture|r_Data[2]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.059      ; 1.123      ;
; 0.872 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.003      ; 1.070      ;
; 0.873 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.003      ; 1.071      ;
; 0.875 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.217      ; 1.322      ;
; 0.890 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.630      ; 1.750      ;
; 0.891 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.145      ; 1.266      ;
; 0.902 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.036      ; 1.133      ;
; 0.916 ; DVP_Capture:DVP_Capture|r_Data[4]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.118      ; 1.229      ;
; 0.917 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.204      ; 1.316      ;
; 0.922 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.598      ; 1.750      ;
; 0.931 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.008      ; 1.134      ;
; 0.933 ; DVP_Capture:DVP_Capture|r_Data[0]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.389      ; 1.517      ;
; 0.936 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.180      ;
; 0.936 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.145      ; 1.311      ;
; 0.938 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.598      ; 1.766      ;
; 0.943 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.222      ; 1.395      ;
; 0.958 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.598      ; 1.786      ;
; 0.977 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.036      ; 1.208      ;
; 1.002 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.054      ; 1.251      ;
; 1.003 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 1.247      ;
; 1.005 ; DVP_Capture:DVP_Capture|r_Data[2]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 1.225      ;
; 1.006 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.233      ; 1.434      ;
; 1.023 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; -0.071     ; 1.147      ;
; 1.024 ; DVP_Capture:DVP_Capture|r_Data[7]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 1.244      ;
; 1.039 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.088      ; 1.322      ;
; 1.062 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.318      ; 1.575      ;
; 1.069 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.201      ; 1.465      ;
; 1.072 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|delayed_wrptr_g[9]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.250      ; 1.517      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.381 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[6]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.093      ; 0.669      ;
; 0.400 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[10]                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[10]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                                        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_opt                                                                                               ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_opt                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.IDLE                                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.IDLE                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[9]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]                                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.448 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.716      ;
; 0.469 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.737      ;
; 0.470 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.738      ;
; 0.471 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.471 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.739      ;
; 0.472 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.739      ;
; 0.472 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.740      ;
; 0.473 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.740      ;
; 0.484 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[7]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.752      ;
; 0.486 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.754      ;
; 0.491 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.759      ;
; 0.578 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.846      ;
; 0.586 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.853      ;
; 0.596 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.863      ;
; 0.600 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.868      ;
; 0.602 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.870      ;
; 0.608 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.875      ;
; 0.615 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.882      ;
; 0.616 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.883      ;
; 0.616 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.884      ;
; 0.617 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.884      ;
; 0.618 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.886      ;
; 0.624 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.891      ;
; 0.625 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.893      ;
; 0.628 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.896      ;
; 0.629 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.897      ;
; 0.630 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.895      ;
; 0.632 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.899      ;
; 0.633 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.900      ;
; 0.644 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.644 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.912      ;
; 0.645 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.913      ;
; 0.646 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.647 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.915      ;
; 0.661 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.928      ;
; 0.662 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.930      ;
; 0.664 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.932      ;
; 0.665 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.932      ;
; 0.665 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.933      ;
; 0.667 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.935      ;
; 0.670 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.937      ;
; 0.673 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.070      ; 0.938      ;
; 0.674 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.961      ;
; 0.674 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.961      ;
; 0.674 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.941      ;
; 0.675 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.675 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.942      ;
; 0.678 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.965      ;
; 0.683 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.076      ; 0.954      ;
; 0.686 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.973      ;
; 0.687 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.955      ;
; 0.691 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a5~porta_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.415      ; 1.336      ;
; 0.694 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[5]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[5]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.981      ;
; 0.698 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[4]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[6]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[6]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.985      ;
; 0.700 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.092      ; 0.987      ;
; 0.705 ; sdram_control_top:sdram_control_top|wr_sdram_addr[11]                                                                                                                 ; sdram_control_top:sdram_control_top|wr_sdram_addr[11]                                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.973      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.385 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.385 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.089      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.402 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.669      ;
; 0.409 ; disp_driver:disp_driver|Disp_Green[2]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.063      ;
; 0.416 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]                                                                                                                          ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.684      ;
; 0.428 ; disp_driver:disp_driver|Disp_Green[7]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.424      ; 1.082      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.738      ;
; 0.454 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.739      ;
; 0.455 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.090      ; 0.740      ;
; 0.458 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.106      ;
; 0.458 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.106      ;
; 0.469 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.117      ;
; 0.469 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.117      ;
; 0.470 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.118      ;
; 0.470 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.118      ;
; 0.471 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.738      ;
; 0.473 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.741      ;
; 0.480 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.128      ;
; 0.480 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.128      ;
; 0.481 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.142      ;
; 0.481 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.142      ;
; 0.484 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.145      ;
; 0.484 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.145      ;
; 0.485 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.146      ;
; 0.485 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.146      ;
; 0.492 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.492 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.758      ;
; 0.492 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.759      ;
; 0.493 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.493 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.759      ;
; 0.493 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.760      ;
; 0.494 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.760      ;
; 0.495 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.495 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.761      ;
; 0.496 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a5~portb_address_reg0         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.347      ; 1.073      ;
; 0.512 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.160      ;
; 0.512 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.160      ;
; 0.512 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.173      ;
; 0.512 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.431      ; 1.173      ;
; 0.515 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.163      ;
; 0.515 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.163      ;
; 0.546 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.238      ;
; 0.547 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.497      ; 1.239      ;
; 0.582 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.849      ;
; 0.597 ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.865      ;
; 0.611 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.878      ;
; 0.642 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[5]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.909      ;
; 0.644 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[3]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.911      ;
; 0.645 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[6]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.912      ;
; 0.646 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                                                                                                        ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.914      ;
; 0.646 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[4]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.913      ;
; 0.647 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.914      ;
; 0.652 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.300      ;
; 0.652 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.300      ;
; 0.653 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.920      ;
; 0.656 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.923      ;
; 0.657 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.924      ;
; 0.660 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.660 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.927      ;
; 0.662 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.929      ;
; 0.667 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.667 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.934      ;
; 0.668 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.934      ;
; 0.668 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.668 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.935      ;
; 0.669 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.071      ; 0.935      ;
; 0.673 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.940      ;
; 0.687 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.954      ;
; 0.692 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.959      ;
; 0.694 ; disp_driver:disp_driver|Disp_Green[3]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.425      ; 1.349      ;
; 0.694 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.961      ;
; 0.697 ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.697 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.964      ;
; 0.699 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.966      ;
; 0.702 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.969      ;
; 0.704 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.972      ;
; 0.705 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.353      ;
; 0.705 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.418      ; 1.353      ;
; 0.705 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.972      ;
; 0.706 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.974      ;
; 0.706 ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[2]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.706 ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.973      ;
; 0.707 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.073      ; 0.975      ;
; 0.707 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.707 ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.974      ;
; 0.708 ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[8]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
; 0.708 ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                  ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.072      ; 0.975      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.400 ; camera_init:camera_init|cnt[2]                                                            ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; camera_init:camera_init|wrreg_req                                                         ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|state.00                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.400 ; camera_init:camera_init|state.10                                                          ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[5]                                                            ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[7]                                                            ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[6]                                                            ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|cnt[4]                                                            ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|ack                                       ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o         ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                    ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.401 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                   ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.669      ;
; 0.477 ; camera_init:camera_init|state.01                                                          ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.746      ;
; 0.487 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.755      ;
; 0.504 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                              ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.772      ;
; 0.506 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.774      ;
; 0.508 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.776      ;
; 0.516 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.784      ;
; 0.533 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.801      ;
; 0.584 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|state.01                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 0.853      ;
; 0.629 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.897      ;
; 0.647 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.915      ;
; 0.648 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.916      ;
; 0.667 ; camera_init:camera_init|i2c_control:i2c_control|Go                                        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.935      ;
; 0.673 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.941      ;
; 0.690 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.690 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.958      ;
; 0.691 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.959      ;
; 0.692 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.960      ;
; 0.693 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.693 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.961      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.694 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.962      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; camera_init:camera_init|delay_cnt[17]                                                     ; camera_init:camera_init|delay_cnt[17]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.695 ; camera_init:camera_init|delay_cnt[16]                                                     ; camera_init:camera_init|delay_cnt[16]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.963      ;
; 0.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; camera_init:camera_init|delay_cnt[19]                                                     ; camera_init:camera_init|delay_cnt[19]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.696 ; camera_init:camera_init|delay_cnt[9]                                                      ; camera_init:camera_init|delay_cnt[9]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.964      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.965      ;
; 0.697 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.965      ;
; 0.698 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; camera_init:camera_init|delay_cnt[18]                                                     ; camera_init:camera_init|delay_cnt[18]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; camera_init:camera_init|delay_cnt[13]                                                     ; camera_init:camera_init|delay_cnt[13]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.698 ; camera_init:camera_init|delay_cnt[5]                                                      ; camera_init:camera_init|delay_cnt[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.966      ;
; 0.699 ; camera_init:camera_init|delay_cnt[7]                                                      ; camera_init:camera_init|delay_cnt[7]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.967      ;
; 0.701 ; camera_init:camera_init|delay_cnt[15]                                                     ; camera_init:camera_init|delay_cnt[15]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.969      ;
; 0.701 ; camera_init:camera_init|delay_cnt[8]                                                      ; camera_init:camera_init|delay_cnt[8]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.969      ;
; 0.702 ; camera_init:camera_init|delay_cnt[3]                                                      ; camera_init:camera_init|delay_cnt[3]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.970      ;
; 0.703 ; camera_init:camera_init|delay_cnt[12]                                                     ; camera_init:camera_init|delay_cnt[12]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.703 ; camera_init:camera_init|delay_cnt[1]                                                      ; camera_init:camera_init|delay_cnt[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.971      ;
; 0.704 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.704 ; camera_init:camera_init|delay_cnt[6]                                                      ; camera_init:camera_init|delay_cnt[6]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.972      ;
; 0.708 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.976      ;
; 0.709 ; camera_init:camera_init|delay_cnt[20]                                                     ; camera_init:camera_init|delay_cnt[20]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.977      ;
; 0.711 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.979      ;
; 0.716 ; camera_init:camera_init|delay_cnt[10]                                                     ; camera_init:camera_init|delay_cnt[10]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.984      ;
; 0.717 ; camera_init:camera_init|delay_cnt[4]                                                      ; camera_init:camera_init|delay_cnt[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.985      ;
; 0.718 ; camera_init:camera_init|delay_cnt[14]                                                     ; camera_init:camera_init|delay_cnt[14]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.986      ;
; 0.719 ; camera_init:camera_init|delay_cnt[2]                                                      ; camera_init:camera_init|delay_cnt[2]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.987      ;
; 0.728 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.996      ;
; 0.729 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                         ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 0.997      ;
; 0.732 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                         ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.000      ;
; 0.734 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.002      ;
; 0.737 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.005      ;
; 0.738 ; camera_init:camera_init|state.01                                                          ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.007      ;
; 0.741 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.009      ;
; 0.743 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.011      ;
; 0.744 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.012      ;
; 0.745 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.013      ;
; 0.764 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.032      ;
; 0.768 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.036      ;
; 0.774 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.043      ;
; 0.792 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                    ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.059      ;
; 0.810 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.078      ;
; 0.839 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.107      ;
; 0.869 ; camera_init:camera_init|delay_cnt[11]                                                     ; camera_init:camera_init|delay_cnt[11]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.137      ;
; 0.878 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.146      ;
; 0.883 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                              ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.074      ; 1.152      ;
; 0.905 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.172      ;
; 0.959 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                              ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.072      ; 1.226      ;
; 0.965 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.233      ;
; 0.970 ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.238      ;
; 0.982 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.250      ;
; 0.983 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.073      ; 1.251      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.401 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.669      ;
; 0.416 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.416 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.684      ;
; 0.470 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.737      ;
; 0.471 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.471 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.738      ;
; 0.472 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.739      ;
; 0.493 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.760      ;
; 0.495 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.762      ;
; 0.598 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.598 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.866      ;
; 0.599 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.867      ;
; 0.600 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.600 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.868      ;
; 0.601 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.868      ;
; 0.602 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.869      ;
; 0.603 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.603 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.870      ;
; 0.618 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.886      ;
; 0.623 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.891      ;
; 0.635 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.903      ;
; 0.642 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.909      ;
; 0.648 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.916      ;
; 0.653 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.921      ;
; 0.655 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.923      ;
; 0.656 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.924      ;
; 0.669 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 0.936      ;
; 0.670 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.938      ;
; 0.678 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.049      ;
; 0.690 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 0.958      ;
; 0.733 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.001      ;
; 0.733 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.001      ;
; 0.734 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.002      ;
; 0.737 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.004      ;
; 0.737 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.005      ;
; 0.740 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.008      ;
; 0.740 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.008      ;
; 0.749 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.017      ;
; 0.753 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.021      ;
; 0.756 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.024      ;
; 0.756 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.024      ;
; 0.759 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.027      ;
; 0.820 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.088      ;
; 0.821 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.089      ;
; 0.824 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.092      ;
; 0.824 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.092      ;
; 0.851 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.119      ;
; 0.852 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.120      ;
; 0.860 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.128      ;
; 0.862 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.130      ;
; 0.866 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.134      ;
; 0.867 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.135      ;
; 0.868 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.136      ;
; 0.893 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.161      ;
; 0.895 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.163      ;
; 0.896 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.164      ;
; 0.897 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.165      ;
; 0.900 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.168      ;
; 0.901 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.169      ;
; 0.906 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.174      ;
; 0.915 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.183      ;
; 0.917 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.185      ;
; 0.918 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.186      ;
; 0.918 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.186      ;
; 0.918 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.186      ;
; 0.919 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.187      ;
; 0.919 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.187      ;
; 0.920 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.188      ;
; 0.923 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.191      ;
; 0.924 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.192      ;
; 0.962 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.230      ;
; 0.965 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.336      ;
; 1.000 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.371      ;
; 1.018 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.389      ;
; 1.020 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.391      ;
; 1.034 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.302      ;
; 1.035 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.406      ;
; 1.038 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.409      ;
; 1.040 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.411      ;
; 1.044 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.415      ;
; 1.044 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.415      ;
; 1.046 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.417      ;
; 1.093 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.464      ;
; 1.107 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.478      ;
; 1.112 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.483      ;
; 1.117 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.488      ;
; 1.125 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.019      ; 1.256      ;
; 1.131 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.502      ;
; 1.136 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.507      ;
; 1.153 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.524      ;
; 1.159 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.530      ;
; 1.160 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.159      ; 1.531      ;
; 1.198 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.072      ; 1.465      ;
; 1.223 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.491      ;
; 1.279 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.547      ;
; 1.346 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.479      ;
; 1.347 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.021      ; 1.480      ;
; 1.382 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.650      ;
; 1.382 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.073      ; 1.650      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Hold: 'sdram_control_top:sdram_control_top|sd_rd_req'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                          ; Launch Clock                                         ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 2.380 ; sdram_control_top:sdram_control_top|rd_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.825      ; 5.775      ;
; 2.560 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.907      ; 6.037      ;
; 2.568 ; sdram_control_top:sdram_control_top|rd_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.822      ; 5.960      ;
; 2.591 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.828      ; 5.989      ;
; 2.593 ; sdram_control_top:sdram_control_top|rd_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.695      ; 5.858      ;
; 2.595 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.825      ; 5.990      ;
; 2.609 ; sdram_control_top:sdram_control_top|wr_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.818      ; 5.997      ;
; 2.612 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.687      ; 5.869      ;
; 2.639 ; sdram_control_top:sdram_control_top|rd_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.904      ; 6.113      ;
; 2.649 ; sdram_control_top:sdram_control_top|rd_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.696      ; 5.915      ;
; 2.658 ; sdram_control_top:sdram_control_top|rd_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.696      ; 5.924      ;
; 2.667 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.699      ; 5.936      ;
; 2.688 ; sdram_control_top:sdram_control_top|rd_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.836      ; 6.094      ;
; 2.696 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.839      ; 6.105      ;
; 2.719 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.699      ; 5.988      ;
; 2.734 ; sdram_control_top:sdram_control_top|rd_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.696      ; 6.000      ;
; 2.749 ; sdram_control_top:sdram_control_top|wr_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.897      ; 6.216      ;
; 2.752 ; sdram_control_top:sdram_control_top|wr_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.688      ; 6.010      ;
; 2.766 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.698      ; 6.034      ;
; 2.775 ; sdram_control_top:sdram_control_top|wr_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.689      ; 6.034      ;
; 2.776 ; sdram_control_top:sdram_control_top|wr_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.815      ; 6.161      ;
; 2.800 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.681      ; 6.051      ;
; 2.806 ; sdram_control_top:sdram_control_top|wr_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.689      ; 6.065      ;
; 2.810 ; sdram_control_top:sdram_control_top|wr_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.689      ; 6.069      ;
; 2.816 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.699      ; 6.085      ;
; 2.838 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.687      ; 6.095      ;
; 2.838 ; sdram_control_top:sdram_control_top|wr_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.677      ; 6.085      ;
; 2.846 ; sdram_control_top:sdram_control_top|rd_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.678      ; 6.094      ;
; 2.859 ; sdram_control_top:sdram_control_top|rd_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.676      ; 6.105      ;
; 2.862 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.688      ; 6.120      ;
; 2.871 ; sdram_control_top:sdram_control_top|wr_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.669      ; 6.110      ;
; 2.871 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.679      ; 6.120      ;
; 2.894 ; sdram_control_top:sdram_control_top|rd_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.684      ; 6.148      ;
; 2.916 ; sdram_control_top:sdram_control_top|rd_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.684      ; 6.170      ;
; 2.922 ; sdram_control_top:sdram_control_top|wr_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.671      ; 6.163      ;
; 2.937 ; sdram_control_top:sdram_control_top|rd_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.685      ; 6.192      ;
; 2.937 ; sdram_control_top:sdram_control_top|wr_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.678      ; 6.185      ;
; 2.944 ; sdram_control_top:sdram_control_top|rd_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.676      ; 6.190      ;
; 2.971 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.679      ; 6.220      ;
; 2.982 ; sdram_control_top:sdram_control_top|wr_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.669      ; 6.221      ;
; 2.996 ; sdram_control_top:sdram_control_top|wr_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.829      ; 6.395      ;
; 3.020 ; sdram_control_top:sdram_control_top|rd_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.676      ; 6.266      ;
; 3.127 ; sdram_control_top:sdram_control_top|wr_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.678      ; 6.375      ;
; 3.134 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.688      ; 6.392      ;
; 3.185 ; sdram_control_top:sdram_control_top|rd_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.685      ; 6.440      ;
; 3.189 ; sdram_control_top:sdram_control_top|wr_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.677      ; 6.436      ;
; 3.190 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.679      ; 6.439      ;
; 3.212 ; sdram_control_top:sdram_control_top|wr_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 3.669      ; 6.451      ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Recovery: 'camera_pclk'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -3.029 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.754      ; 5.695      ;
; -3.029 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.754      ; 5.695      ;
; -3.029 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.754      ; 5.695      ;
; -3.029 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.754      ; 5.695      ;
; -2.996 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|Hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.786      ; 5.694      ;
; -2.977 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|dump_frame      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.902      ; 5.791      ;
; -2.977 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataValid     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.902      ; 5.791      ;
; -2.966 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.483      ; 5.361      ;
; -2.966 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.483      ; 5.361      ;
; -2.966 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.483      ; 5.361      ;
; -2.965 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.797      ; 5.674      ;
; -2.965 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.797      ; 5.674      ;
; -2.938 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.448      ; 5.298      ;
; -2.938 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.448      ; 5.298      ;
; -2.938 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.448      ; 5.298      ;
; -2.937 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.536      ; 5.385      ;
; -2.937 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.536      ; 5.385      ;
; -2.937 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.536      ; 5.385      ;
; -2.899 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.480      ; 5.291      ;
; -2.899 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.480      ; 5.291      ;
; -2.899 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.480      ; 5.291      ;
; -2.899 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.480      ; 5.291      ;
; -2.899 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.480      ; 5.291      ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Slow 1200mV 0C Model Removal: 'camera_pclk'                                                                                                                                                       ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 2.043 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|dump_frame      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.364      ; 4.682      ;
; 2.043 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataValid     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.364      ; 4.682      ;
; 2.148 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.254      ; 4.677      ;
; 2.148 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.254      ; 4.677      ;
; 2.171 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|Hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.243      ; 4.689      ;
; 2.177 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.924      ; 4.376      ;
; 2.177 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.924      ; 4.376      ;
; 2.177 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.924      ; 4.376      ;
; 2.177 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.924      ; 4.376      ;
; 2.177 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.924      ; 4.376      ;
; 2.193 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.983      ; 4.451      ;
; 2.193 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.983      ; 4.451      ;
; 2.193 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.983      ; 4.451      ;
; 2.193 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.209      ; 4.677      ;
; 2.193 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.209      ; 4.677      ;
; 2.193 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.209      ; 4.677      ;
; 2.193 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 2.209      ; 4.677      ;
; 2.217 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.890      ; 4.382      ;
; 2.217 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.890      ; 4.382      ;
; 2.217 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.890      ; 4.382      ;
; 2.230 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.927      ; 4.432      ;
; 2.230 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.927      ; 4.432      ;
; 2.230 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.927      ; 4.432      ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Slow 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup Summary                                                 ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; sdram_control_top:sdram_control_top|sd_rd_req             ; -1.838 ; -25.568       ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -1.769 ; -39.043       ;
; camera_pclk                                               ; -0.794 ; -18.634       ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 4.674  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 16.868 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 22.372 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-----------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold Summary                                                 ;
+-----------------------------------------------------------+-------+---------------+
; Clock                                                     ; Slack ; End Point TNS ;
+-----------------------------------------------------------+-------+---------------+
; camera_pclk                                               ; 0.129 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.144 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 0.178 ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.186 ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.187 ; 0.000         ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; 0.962 ; 0.000         ;
+-----------------------------------------------------------+-------+---------------+


+---------------------------------------+
; Fast 1200mV 0C Model Recovery Summary ;
+-------------+--------+----------------+
; Clock       ; Slack  ; End Point TNS  ;
+-------------+--------+----------------+
; camera_pclk ; -0.780 ; -17.255        ;
+-------------+--------+----------------+


+--------------------------------------+
; Fast 1200mV 0C Model Removal Summary ;
+-------------+-------+----------------+
; Clock       ; Slack ; End Point TNS  ;
+-------------+-------+----------------+
; camera_pclk ; 0.786 ; 0.000          ;
+-------------+-------+----------------+


+------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Minimum Pulse Width Summary                                   ;
+-----------------------------------------------------------+--------+---------------+
; Clock                                                     ; Slack  ; End Point TNS ;
+-----------------------------------------------------------+--------+---------------+
; camera_pclk                                               ; -3.000 ; -111.368      ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; 0.304  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.828  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 3.733  ; 0.000         ;
; clk                                                       ; 9.423  ; 0.000         ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 9.734  ; 0.000         ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 14.887 ; 0.000         ;
+-----------------------------------------------------------+--------+---------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'sdram_control_top:sdram_control_top|sd_rd_req'                                                                                                                                                                                       ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                             ; To Node                                          ; Launch Clock                                         ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; -1.838 ; sdram_control_top:sdram_control_top|rd_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.964      ; 3.793      ;
; -1.787 ; sdram_control_top:sdram_control_top|wr_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.956      ; 3.734      ;
; -1.776 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.966      ; 3.733      ;
; -1.767 ; sdram_control_top:sdram_control_top|wr_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.962      ; 3.720      ;
; -1.762 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.960      ; 3.713      ;
; -1.749 ; sdram_control_top:sdram_control_top|wr_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.962      ; 3.702      ;
; -1.718 ; sdram_control_top:sdram_control_top|wr_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.020      ; 3.667      ;
; -1.688 ; sdram_control_top:sdram_control_top|rd_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.958      ; 3.637      ;
; -1.661 ; sdram_control_top:sdram_control_top|wr_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.063      ; 3.601      ;
; -1.620 ; sdram_control_top:sdram_control_top|rd_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.960      ; 3.571      ;
; -1.600 ; sdram_control_top:sdram_control_top|rd_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.964      ; 3.555      ;
; -1.593 ; sdram_control_top:sdram_control_top|wr_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.956      ; 3.540      ;
; -1.575 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.966      ; 3.532      ;
; -1.573 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.024      ; 3.526      ;
; -1.573 ; sdram_control_top:sdram_control_top|wr_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.958      ; 3.522      ;
; -1.568 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.960      ; 3.519      ;
; -1.562 ; sdram_control_top:sdram_control_top|rd_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.964      ; 3.534      ;
; -1.560 ; sdram_control_top:sdram_control_top|wr_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.962      ; 3.530      ;
; -1.555 ; sdram_control_top:sdram_control_top|rd_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.065      ; 3.497      ;
; -1.552 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.067      ; 3.496      ;
; -1.543 ; sdram_control_top:sdram_control_top|wr_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.967      ; 3.501      ;
; -1.532 ; sdram_control_top:sdram_control_top|wr_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.962      ; 3.579      ;
; -1.531 ; sdram_control_top:sdram_control_top|rd_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.022      ; 3.482      ;
; -1.527 ; sdram_control_top:sdram_control_top|rd_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.958      ; 3.476      ;
; -1.526 ; sdram_control_top:sdram_control_top|wr_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.016      ; 3.472      ;
; -1.520 ; sdram_control_top:sdram_control_top|rd_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.959      ; 3.564      ;
; -1.519 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.961      ; 3.565      ;
; -1.514 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.970      ; 3.474      ;
; -1.512 ; sdram_control_top:sdram_control_top|rd_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.964      ; 3.561      ;
; -1.511 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.962      ; 3.464      ;
; -1.498 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.020      ; 3.448      ;
; -1.497 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.966      ; 3.548      ;
; -1.478 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.971      ; 3.439      ;
; -1.475 ; sdram_control_top:sdram_control_top|wr_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.966      ; 3.431      ;
; -1.471 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.971      ; 3.527      ;
; -1.464 ; sdram_control_top:sdram_control_top|wr_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.967      ; 3.421      ;
; -1.459 ; sdram_control_top:sdram_control_top|wr_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.957      ; 3.501      ;
; -1.458 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.971      ; 3.420      ;
; -1.456 ; sdram_control_top:sdram_control_top|wr_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.015      ; 3.564      ;
; -1.456 ; sdram_control_top:sdram_control_top|rd_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.969      ; 3.416      ;
; -1.453 ; sdram_control_top:sdram_control_top|rd_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.969      ; 3.412      ;
; -1.415 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.966      ; 3.389      ;
; -1.400 ; sdram_control_top:sdram_control_top|wr_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.967      ; 3.452      ;
; -1.373 ; sdram_control_top:sdram_control_top|rd_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.018      ; 3.321      ;
; -1.348 ; sdram_control_top:sdram_control_top|rd_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.969      ; 3.402      ;
; -1.339 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.019      ; 3.451      ;
; -1.337 ; sdram_control_top:sdram_control_top|rd_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 1.968      ; 3.295      ;
; -1.299 ; sdram_control_top:sdram_control_top|rd_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; 0.500        ; 2.017      ; 3.409      ;
+--------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                 ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                        ; To Node                                                                         ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; -1.769 ; sdram_control_top:sdram_control_top|sd_raddr[6]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.156     ; 0.050      ;
; -1.746 ; sdram_control_top:sdram_control_top|sd_baddr[1]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.133     ; 0.050      ;
; -1.735 ; sdram_control_top:sdram_control_top|sd_raddr[1]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.122     ; 0.050      ;
; -1.717 ; sdram_control_top:sdram_control_top|sd_raddr[8]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.104     ; 0.050      ;
; -1.691 ; sdram_control_top:sdram_control_top|sd_baddr[0]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.078     ; 0.050      ;
; -1.690 ; sdram_control_top:sdram_control_top|sd_raddr[5]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.077     ; 0.050      ;
; -1.690 ; sdram_control_top:sdram_control_top|sd_raddr[3]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.077     ; 0.050      ;
; -1.689 ; sdram_control_top:sdram_control_top|sd_raddr[4]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.076     ; 0.050      ;
; -1.666 ; sdram_control_top:sdram_control_top|sd_raddr[7]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.053     ; 0.050      ;
; -1.665 ; sdram_control_top:sdram_control_top|sd_caddr[8]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.052     ; 0.050      ;
; -1.664 ; sdram_control_top:sdram_control_top|sd_raddr[9]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.051     ; 0.050      ;
; -1.664 ; sdram_control_top:sdram_control_top|sd_raddr[10]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.051     ; 0.050      ;
; -1.663 ; sdram_control_top:sdram_control_top|sd_raddr[11]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.050     ; 0.050      ;
; -1.663 ; sdram_control_top:sdram_control_top|sd_raddr[12]                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.050     ; 0.050      ;
; -1.657 ; sdram_control_top:sdram_control_top|sd_raddr[0]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.044     ; 0.050      ;
; -1.657 ; sdram_control_top:sdram_control_top|sd_raddr[2]                                  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -2.044     ; 0.050      ;
; -1.090 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 1.389      ;
; -0.988 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 1.287      ;
; -0.914 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 1.383      ;
; -0.914 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 1.383      ;
; -0.914 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 1.383      ;
; -0.914 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 1.383      ;
; -0.914 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.073     ; 1.383      ;
; -0.872 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.058     ; 1.356      ;
; -0.872 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.058     ; 1.356      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[0]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[8]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.866 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.060     ; 1.348      ;
; -0.842 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.050     ; 1.334      ;
; -0.842 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.050     ; 1.334      ;
; -0.808 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.051     ; 1.299      ;
; -0.808 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.051     ; 1.299      ;
; -0.808 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.051     ; 1.299      ;
; -0.808 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.051     ; 1.299      ;
; -0.808 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.051     ; 1.299      ;
; -0.727 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.READ ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 1.026      ;
; -0.709 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.066     ; 1.185      ;
; -0.577 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.049     ; 1.070      ;
; -0.552 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt          ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.500        ; -0.243     ; 0.851      ;
; -0.512 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.311      ;
; -0.422 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 1.221      ;
; -0.301 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 1.270      ;
; -0.301 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 1.270      ;
; -0.301 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 1.270      ;
; -0.301 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 1.270      ;
; -0.301 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.073     ; 1.270      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[0]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[8]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[2]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.272 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]       ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.060     ; 1.254      ;
; -0.269 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[7]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.058     ; 1.253      ;
; -0.269 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|caddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.058     ; 1.253      ;
; -0.248 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[0]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.050     ; 1.240      ;
; -0.248 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[2]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.050     ; 1.240      ;
; -0.215 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[6]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.051     ; 1.206      ;
; -0.215 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[9]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.051     ; 1.206      ;
; -0.215 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[10]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.051     ; 1.206      ;
; -0.215 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[11]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.051     ; 1.206      ;
; -0.215 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[12]     ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.051     ; 1.206      ;
; -0.131 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.READ ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.930      ;
; -0.126 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[1]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.066     ; 1.102      ;
; -0.015 ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[8]      ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.049     ; 1.008      ;
; 0.028  ; sdram_control_top:sdram_control_top|sd_rd_req                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt          ; sdram_control_top:sdram_control_top|sd_rd_req        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 1.000        ; -0.243     ; 0.771      ;
; 4.905  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.048      ;
; 4.950  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[28] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 3.003      ;
; 4.958  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[30] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 2.995      ;
; 4.977  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[24] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 2.977      ;
; 4.996  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.230     ; 2.761      ;
; 5.004  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[23] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 2.949      ;
; 5.007  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 2.946      ;
; 5.019  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[26] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 2.934      ;
; 5.045  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[13] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 2.909      ;
; 5.050  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[29] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 2.903      ;
; 5.051  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[28] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 2.902      ;
; 5.051  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[15] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 2.903      ;
; 5.052  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[27] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 2.902      ;
; 5.052  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[30] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.034     ; 2.901      ;
; 5.053  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt_done      ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.028     ; 2.906      ;
; 5.069  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.227     ; 2.691      ;
; 5.076  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]          ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.230     ; 2.681      ;
; 5.076  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[22] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF              ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 2.878      ;
; 5.079  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[24] ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.AREF ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; -0.033     ; 2.875      ;
; 5.081  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 3.042      ;
; 5.081  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 3.042      ;
; 5.081  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 3.042      ;
; 5.081  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|baddr_r[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 3.042      ;
; 5.081  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]  ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|raddr_r[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 8.000        ; 0.136      ; 3.042      ;
+--------+----------------------------------------------------------------------------------+---------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                  ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                                             ; To Node                                                                                                                                                             ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; -0.794 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.039      ; 1.862      ;
; -0.794 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.039      ; 1.862      ;
; -0.793 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.020      ; 1.842      ;
; -0.793 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.020      ; 1.842      ;
; -0.792 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.042      ; 1.863      ;
; -0.791 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.023      ; 1.843      ;
; -0.746 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.079      ; 1.854      ;
; -0.746 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.079      ; 1.854      ;
; -0.744 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.082      ; 1.855      ;
; -0.731 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.015      ; 1.775      ;
; -0.731 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.015      ; 1.775      ;
; -0.729 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.018      ; 1.776      ;
; -0.716 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.020      ; 1.743      ;
; -0.716 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.020      ; 1.743      ;
; -0.715 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.001      ; 1.723      ;
; -0.715 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.001      ; 1.723      ;
; -0.701 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.099      ; 1.829      ;
; -0.701 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.099      ; 1.829      ;
; -0.700 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; -0.026     ; 1.703      ;
; -0.700 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.026     ; 1.703      ;
; -0.699 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.102      ; 1.830      ;
; -0.698 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; -0.023     ; 1.704      ;
; -0.684 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.101     ; 1.590      ;
; -0.683 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.006      ; 1.696      ;
; -0.683 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.006      ; 1.696      ;
; -0.683 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 1.570      ;
; -0.680 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.101     ; 1.586      ;
; -0.679 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.120     ; 1.566      ;
; -0.676 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.081     ; 1.602      ;
; -0.675 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.100     ; 1.582      ;
; -0.669 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.000      ; 1.676      ;
; -0.669 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.000      ; 1.676      ;
; -0.668 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.060      ; 1.735      ;
; -0.668 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.060      ; 1.735      ;
; -0.667 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.649      ;
; -0.667 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.649      ;
; -0.667 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.649      ;
; -0.660 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.019     ; 1.648      ;
; -0.660 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.019     ; 1.648      ;
; -0.660 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.019     ; 1.648      ;
; -0.660 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.019     ; 1.648      ;
; -0.660 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.019     ; 1.648      ;
; -0.659 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.038     ; 1.628      ;
; -0.659 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.038     ; 1.628      ;
; -0.659 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.038     ; 1.628      ;
; -0.659 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.038     ; 1.628      ;
; -0.659 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.038     ; 1.628      ;
; -0.656 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.015      ; 1.700      ;
; -0.656 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.015      ; 1.700      ;
; -0.654 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.018      ; 1.701      ;
; -0.647 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.002      ; 1.656      ;
; -0.647 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.002      ; 1.656      ;
; -0.647 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.629      ;
; -0.647 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.629      ;
; -0.647 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.629      ;
; -0.644 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.039      ; 1.712      ;
; -0.644 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.039      ; 1.712      ;
; -0.642 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.042      ; 1.713      ;
; -0.642 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.062     ; 1.587      ;
; -0.642 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.062     ; 1.587      ;
; -0.642 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.062     ; 1.587      ;
; -0.642 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.062     ; 1.587      ;
; -0.642 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.062     ; 1.587      ;
; -0.638 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.039      ; 1.706      ;
; -0.638 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.039      ; 1.706      ;
; -0.636 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.042      ; 1.707      ;
; -0.636 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 1.582      ;
; -0.635 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.046      ; 1.688      ;
; -0.635 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.046      ; 1.688      ;
; -0.632 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.061     ; 1.578      ;
; -0.625 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.607      ;
; -0.625 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.607      ;
; -0.625 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.607      ;
; -0.625 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.607      ;
; -0.625 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.607      ;
; -0.623 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.080      ; 1.710      ;
; -0.623 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.080      ; 1.710      ;
; -0.622 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.039      ; 1.690      ;
; -0.622 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.039      ; 1.690      ;
; -0.621 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.125     ; 1.503      ;
; -0.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.042      ; 1.691      ;
; -0.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.018     ; 1.609      ;
; -0.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.018     ; 1.609      ;
; -0.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_we_reg       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.099      ; 1.748      ;
; -0.620 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0 ; camera_pclk  ; camera_pclk ; 1.000        ; 0.099      ; 1.748      ;
; -0.619 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; 0.015      ; 1.641      ;
; -0.619 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; 0.015      ; 1.641      ;
; -0.619 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.015      ; 1.641      ;
; -0.618 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0  ; camera_pclk  ; camera_pclk ; 1.000        ; 0.102      ; 1.749      ;
; -0.617 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.125     ; 1.499      ;
; -0.613 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.105     ; 1.515      ;
; -0.612 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                    ; camera_pclk  ; camera_pclk ; 1.000        ; 0.021      ; 1.640      ;
; -0.612 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]              ; camera_pclk  ; camera_pclk ; 1.000        ; 0.021      ; 1.640      ;
; -0.612 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.021      ; 1.640      ;
; -0.612 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.021      ; 1.640      ;
; -0.612 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; 0.021      ; 1.640      ;
; -0.612 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                    ; camera_pclk  ; camera_pclk ; 1.000        ; -0.025     ; 1.594      ;
; -0.604 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                       ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 1.562      ;
; -0.604 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]              ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 1.562      ;
; -0.604 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                ; camera_pclk  ; camera_pclk ; 1.000        ; -0.049     ; 1.562      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                            ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 4.674 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.040     ; 1.144      ;
; 4.737 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.040     ; 1.081      ;
; 4.796 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.039     ; 1.023      ;
; 4.893 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.039     ; 1.067      ;
; 4.934 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.077      ;
; 4.935 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.076      ;
; 4.936 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.075      ;
; 4.944 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.067      ;
; 4.944 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.067      ;
; 4.944 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.055     ; 0.810      ;
; 4.945 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.055     ; 0.809      ;
; 4.945 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.066      ;
; 4.946 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.065      ;
; 4.946 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.065      ;
; 4.946 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.065      ;
; 4.947 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.064      ;
; 4.955 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.056      ;
; 4.956 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.055      ;
; 4.957 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.054      ;
; 4.957 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 1.054      ;
; 4.959 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.056     ; 0.794      ;
; 4.977 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.056     ; 0.776      ;
; 4.991 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.040     ; 0.968      ;
; 4.994 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[3]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.040     ; 0.965      ;
; 5.030 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.981      ;
; 5.031 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.980      ;
; 5.032 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.979      ;
; 5.034 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.058     ; 0.908      ;
; 5.040 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.971      ;
; 5.041 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.970      ;
; 5.042 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.969      ;
; 5.042 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.969      ;
; 5.069 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.942      ;
; 5.069 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.942      ;
; 5.069 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.942      ;
; 5.069 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.942      ;
; 5.070 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.941      ;
; 5.070 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.941      ;
; 5.070 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.941      ;
; 5.071 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.940      ;
; 5.071 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.940      ;
; 5.094 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.868      ;
; 5.095 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.867      ;
; 5.101 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.861      ;
; 5.116 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.895      ;
; 5.116 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.895      ;
; 5.116 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.895      ;
; 5.116 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.895      ;
; 5.117 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.894      ;
; 5.117 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.894      ;
; 5.118 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.893      ;
; 5.118 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.893      ;
; 5.118 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.893      ;
; 5.129 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.833      ;
; 5.133 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.058     ; 0.618      ;
; 5.133 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.055     ; 0.812      ;
; 5.134 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.828      ;
; 5.134 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[0]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.055     ; 0.811      ;
; 5.148 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.814      ;
; 5.150 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[1]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.056     ; 0.794      ;
; 5.154 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.808      ;
; 5.161 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.801      ;
; 5.170 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.792      ;
; 5.178 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.833      ;
; 5.178 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.833      ;
; 5.178 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.833      ;
; 5.178 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.833      ;
; 5.179 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.832      ;
; 5.179 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.832      ;
; 5.179 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.832      ;
; 5.180 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.831      ;
; 5.180 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.831      ;
; 5.186 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_1|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFLO ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.056     ; 0.758      ;
; 5.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.037     ; 0.816      ;
; 5.203 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.808      ;
; 5.207 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.755      ;
; 5.209 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.753      ;
; 5.212 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.750      ;
; 5.213 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.749      ;
; 5.213 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.749      ;
; 5.215 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.747      ;
; 5.216 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.037     ; 0.794      ;
; 5.226 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.736      ;
; 5.228 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.734      ;
; 5.238 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.724      ;
; 5.257 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.085     ; 0.705      ;
; 5.319 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.692      ;
; 5.367 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.644      ;
; 5.367 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.037     ; 0.643      ;
; 5.370 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.641      ;
; 5.370 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.641      ;
; 5.372 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.639      ;
; 5.374 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.637      ;
; 5.378 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.633      ;
; 5.378 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.633      ;
; 5.378 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.633      ;
; 5.378 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.633      ;
; 5.379 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.632      ;
; 5.380 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.631      ;
; 5.380 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 6.060        ; -0.036     ; 0.631      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                                                                                ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                                                                           ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 16.868 ; camera_init:camera_init|Init_Done                                                                                                                   ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 3.082      ;
; 17.009 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.941      ;
; 17.014 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.936      ;
; 17.014 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.936      ;
; 17.088 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.862      ;
; 17.090 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.860      ;
; 17.093 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.857      ;
; 17.093 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.857      ;
; 17.101 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.849      ;
; 17.105 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.845      ;
; 17.124 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.827      ;
; 17.154 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.796      ;
; 17.158 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.792      ;
; 17.169 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.781      ;
; 17.180 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.770      ;
; 17.184 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.766      ;
; 17.200 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.751      ;
; 17.200 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.751      ;
; 17.203 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.748      ;
; 17.216 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[5]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 2.552      ;
; 17.219 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.730      ;
; 17.219 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.730      ;
; 17.225 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.725      ;
; 17.233 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.717      ;
; 17.237 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.713      ;
; 17.250 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.700      ;
; 17.250 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.700      ;
; 17.279 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.672      ;
; 17.279 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.672      ;
; 17.287 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.664      ;
; 17.288 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.663      ;
; 17.304 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.646      ;
; 17.306 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.643      ;
; 17.310 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.639      ;
; 17.325 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.626      ;
; 17.329 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.621      ;
; 17.333 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[7]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 2.435      ;
; 17.337 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.613      ;
; 17.341 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.609      ;
; 17.343 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.608      ;
; 17.344 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.607      ;
; 17.360 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.591      ;
; 17.363 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.586      ;
; 17.364 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[4]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 2.404      ;
; 17.366 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.585      ;
; 17.367 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.584      ;
; 17.394 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.556      ;
; 17.404 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.547      ;
; 17.405 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.545      ;
; 17.405 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.545      ;
; 17.408 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.542      ;
; 17.422 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.529      ;
; 17.423 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.528      ;
; 17.424 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.527      ;
; 17.436 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.515      ;
; 17.436 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.515      ;
; 17.444 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.506      ;
; 17.452 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.498      ;
; 17.481 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.470      ;
; 17.487 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.463      ;
; 17.492 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.459      ;
; 17.492 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.458      ;
; 17.492 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.458      ;
; 17.493 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.457      ;
; 17.500 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.451      ;
; 17.501 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.449      ;
; 17.503 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.448      ;
; 17.523 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.428      ;
; 17.524 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.427      ;
; 17.530 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.420      ;
; 17.540 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.411      ;
; 17.543 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.407      ;
; 17.547 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.403      ;
; 17.548 ; camera_init:camera_init|ov5640_init_table_rgb:camera_init_table|altsyncram:rom_rtl_0|altsyncram_ua91:auto_generated|ram_block1a0~porta_address_reg0 ; camera_init:camera_init|i2c_control:i2c_control|Tx_DATA[6]                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.219     ; 2.220      ;
; 17.548 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.402      ;
; 17.548 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.402      ;
; 17.548 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.402      ;
; 17.549 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.401      ;
; 17.559 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.392      ;
; 17.560 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.391      ;
; 17.561 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.390      ;
; 17.562 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.388      ;
; 17.562 ; camera_init:camera_init|delay_cnt[16]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.388      ;
; 17.563 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.387      ;
; 17.563 ; camera_init:camera_init|delay_cnt[19]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.387      ;
; 17.573 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.377      ;
; 17.578 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.372      ;
; 17.578 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.372      ;
; 17.579 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.372      ;
; 17.580 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]                                                             ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.371      ;
; 17.586 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.364      ;
; 17.586 ; camera_init:camera_init|delay_cnt[20]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.364      ;
; 17.588 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.038     ; 2.361      ;
; 17.595 ; camera_init:camera_init|delay_cnt[17]                                                                                                               ; camera_init:camera_init|Init_Done                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.036     ; 2.356      ;
; 17.599 ; camera_init:camera_init|delay_cnt[18]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.351      ;
; 17.609 ; camera_init:camera_init|delay_cnt[12]                                                                                                               ; camera_init:camera_init|cnt[3]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.341      ;
; 17.619 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.331      ;
; 17.619 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[1]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.331      ;
; 17.619 ; camera_init:camera_init|delay_cnt[15]                                                                                                               ; camera_init:camera_init|cnt[0]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.331      ;
; 17.624 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]                                                              ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 20.000       ; -0.037     ; 2.326      ;
+--------+-----------------------------------------------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Setup: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack  ; From Node                                                                                       ; To Node                                                                          ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 22.372 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.038     ; 7.880      ;
; 22.515 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.038     ; 7.737      ;
; 22.518 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.038     ; 7.734      ;
; 22.549 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][14]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.035     ; 7.706      ;
; 22.562 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.038     ; 7.690      ;
; 22.583 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.038     ; 7.669      ;
; 22.615 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:a_delay|sr[0][15]                 ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.035     ; 7.640      ;
; 22.633 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3]                ; sobel:sobel_inst|oDATA[0]                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.038     ; 7.619      ;
; 22.817 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.444      ;
; 22.832 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.429      ;
; 22.861 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.400      ;
; 22.875 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.386      ;
; 22.876 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.385      ;
; 22.890 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.371      ;
; 22.896 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.365      ;
; 22.896 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.365      ;
; 22.897 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.364      ;
; 22.911 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.350      ;
; 22.917 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.344      ;
; 22.923 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.338      ;
; 22.929 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.335      ;
; 22.932 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.329      ;
; 22.940 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.321      ;
; 22.941 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.320      ;
; 22.944 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.320      ;
; 22.953 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.308      ;
; 22.954 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.307      ;
; 22.955 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.306      ;
; 22.967 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.294      ;
; 22.968 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.293      ;
; 22.975 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.286      ;
; 22.976 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.285      ;
; 22.979 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.285      ;
; 22.981 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.280      ;
; 22.994 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.270      ;
; 22.996 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.265      ;
; 22.996 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.268      ;
; 22.997 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.264      ;
; 23.002 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.259      ;
; 23.003 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.261      ;
; 23.008 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.256      ;
; 23.009 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.255      ;
; 23.010 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.254      ;
; 23.011 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.253      ;
; 23.018 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.246      ;
; 23.021 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.240      ;
; 23.023 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.238      ;
; 23.025 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.239      ;
; 23.032 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.229      ;
; 23.033 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.228      ;
; 23.035 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe2  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.229      ;
; 23.036 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.225      ;
; 23.045 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.219      ;
; 23.052 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.209      ;
; 23.058 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.206      ;
; 23.059 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.202      ;
; 23.059 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.205      ;
; 23.060 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.204      ;
; 23.062 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.197      ;
; 23.067 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.194      ;
; 23.075 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.189      ;
; 23.076 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.188      ;
; 23.077 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.182      ;
; 23.077 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.182      ;
; 23.082 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.182      ;
; 23.083 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.181      ;
; 23.085 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.179      ;
; 23.089 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.175      ;
; 23.090 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.174      ;
; 23.092 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.167      ;
; 23.100 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.161      ;
; 23.101 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.160      ;
; 23.102 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe6  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.162      ;
; 23.109 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe12 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.155      ;
; 23.116 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe8  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.148      ;
; 23.122 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.142      ;
; 23.123 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.138      ;
; 23.124 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.140      ;
; 23.125 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.139      ;
; 23.126 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.133      ;
; 23.126 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.138      ;
; 23.127 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe16 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.134      ;
; 23.131 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.130      ;
; 23.132 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.129      ;
; 23.137 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe4  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.127      ;
; 23.138 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe18 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.123      ;
; 23.141 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe1  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.118      ;
; 23.141 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.118      ;
; 23.141 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.123      ;
; 23.142 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.117      ;
; 23.145 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.114      ;
; 23.151 ; sobel:sobel_inst|PA_3:pa1|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe10 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.026     ; 7.113      ;
; 23.156 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.103      ;
; 23.157 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe3  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.102      ;
; 23.158 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe14 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.029     ; 7.103      ;
; 23.160 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe7  ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.099      ;
; 23.167 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.092      ;
; 23.168 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe20 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:b_dffe[7]|sr[0][0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.091      ;
; 23.179 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe22 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][3] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.080      ;
; 23.182 ; sobel:sobel_inst|PA_3:pa0|parallel_add:parallel_add_component|par_add_n9f:auto_generated|dffe24 ; sobel:sobel_inst|SQRT:sqrt0|altsqrt:ALTSQRT_component|dffpipe:r_dffe[7]|sr[0][2] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 30.303       ; -0.031     ; 7.077      ;
+--------+-------------------------------------------------------------------------------------------------+----------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'camera_pclk'                                                                                                                                                                                                                                                                                                                                                                                    ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+
; 0.129 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.125      ; 0.338      ;
; 0.180 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.125      ; 0.389      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.201 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.307      ;
; 0.208 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                     ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                     ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.208 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.022      ; 0.314      ;
; 0.220 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[7]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.081      ; 0.385      ;
; 0.223 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.332      ;
; 0.231 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.166      ; 0.481      ;
; 0.231 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.100      ; 0.415      ;
; 0.268 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.131      ; 0.503      ;
; 0.271 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.152      ; 0.507      ;
; 0.274 ; DVP_Capture:DVP_Capture|r_Data[6]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.032      ; 0.390      ;
; 0.277 ; DVP_Capture:DVP_Capture|r_Data[4]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.032      ; 0.393      ;
; 0.285 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.394      ;
; 0.286 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.395      ;
; 0.287 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.396      ;
; 0.290 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.399      ;
; 0.292 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.152      ; 0.528      ;
; 0.296 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.125      ; 0.505      ;
; 0.305 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.000      ; 0.389      ;
; 0.306 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.132      ; 0.522      ;
; 0.307 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.132      ; 0.523      ;
; 0.307 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.018      ; 0.409      ;
; 0.309 ; DVP_Capture:DVP_Capture|r_Data[6]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.070      ; 0.463      ;
; 0.314 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[8]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; -0.006     ; 0.392      ;
; 0.315 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.006     ; 0.393      ;
; 0.317 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.078      ; 0.479      ;
; 0.319 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.063      ; 0.466      ;
; 0.321 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.120      ; 0.525      ;
; 0.323 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.432      ;
; 0.323 ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.756      ;
; 0.324 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.026      ; 0.434      ;
; 0.324 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.219      ; 0.627      ;
; 0.327 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.032      ; 0.443      ;
; 0.329 ; DVP_Capture:DVP_Capture|r_DataPixel[14]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.762      ;
; 0.331 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.440      ;
; 0.331 ; DVP_Capture:DVP_Capture|r_DataPixel[11]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.764      ;
; 0.337 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.446      ;
; 0.337 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.446      ;
; 0.343 ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.452      ;
; 0.343 ; DVP_Capture:DVP_Capture|r_DataPixel[12]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.776      ;
; 0.344 ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.777      ;
; 0.346 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.000      ; 0.430      ;
; 0.348 ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.345      ; 0.797      ;
; 0.353 ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.345      ; 0.802      ;
; 0.357 ; DVP_Capture:DVP_Capture|r_DataPixel[6]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.293      ; 0.754      ;
; 0.361 ; DVP_Capture:DVP_Capture|FrameCnt[1]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.470      ;
; 0.361 ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.293      ; 0.758      ;
; 0.362 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.120      ; 0.566      ;
; 0.365 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; camera_pclk  ; camera_pclk ; 0.000        ; -0.041     ; 0.408      ;
; 0.368 ; DVP_Capture:DVP_Capture|r_Data[3]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[3]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.070      ; 0.522      ;
; 0.368 ; DVP_Capture:DVP_Capture|r_Data[5]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.032      ; 0.484      ;
; 0.369 ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.345      ; 0.818      ;
; 0.373 ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.293      ; 0.770      ;
; 0.373 ; DVP_Capture:DVP_Capture|r_Data[7]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.032      ; 0.489      ;
; 0.374 ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.149      ; 0.627      ;
; 0.376 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[2]                ; camera_pclk  ; camera_pclk ; 0.000        ; -0.006     ; 0.454      ;
; 0.376 ; DVP_Capture:DVP_Capture|r_Data[0]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[0]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.219      ; 0.679      ;
; 0.378 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; -0.006     ; 0.456      ;
; 0.378 ; DVP_Capture:DVP_Capture|r_Data[1]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.032      ; 0.494      ;
; 0.379 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; -0.006     ; 0.457      ;
; 0.379 ; DVP_Capture:DVP_Capture|r_DataPixel[13]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.812      ;
; 0.381 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[2]                                                  ; camera_pclk  ; camera_pclk ; 0.000        ; 0.018      ; 0.483      ;
; 0.381 ; DVP_Capture:DVP_Capture|r_Data[0]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[8]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.032      ; 0.497      ;
; 0.383 ; DVP_Capture:DVP_Capture|r_DataPixel[9]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.816      ;
; 0.384 ; DVP_Capture:DVP_Capture|r_DataPixel[1]                                                                                                                                ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.149      ; 0.637      ;
; 0.384 ; DVP_Capture:DVP_Capture|r_Data[5]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[5]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.015      ; 0.483      ;
; 0.385 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|delayed_wrptr_g[6]                                          ; camera_pclk  ; camera_pclk ; 0.000        ; 0.003      ; 0.472      ;
; 0.387 ; DVP_Capture:DVP_Capture|r_Data[2]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[10]                                                                                                                               ; camera_pclk  ; camera_pclk ; 0.000        ; 0.032      ; 0.503      ;
; 0.388 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.107      ; 0.599      ;
; 0.389 ; DVP_Capture:DVP_Capture|r_DataPixel[15]                                                                                                                               ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_datain_reg0    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.329      ; 0.822      ;
; 0.393 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.502      ;
; 0.399 ; DVP_Capture:DVP_Capture|r_Data[4]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[4]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.070      ; 0.553      ;
; 0.400 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.107      ; 0.611      ;
; 0.411 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.068      ; 0.583      ;
; 0.423 ; DVP_Capture:DVP_Capture|FrameCnt[0]                                                                                                                                   ; DVP_Capture:DVP_Capture|FrameCnt[2]                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.025      ; 0.532      ;
; 0.427 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.018      ; 0.529      ;
; 0.428 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.152      ; 0.664      ;
; 0.428 ; DVP_Capture:DVP_Capture|FrameCnt[3]                                                                                                                                   ; DVP_Capture:DVP_Capture|dump_frame                                                                                                                                    ; camera_pclk  ; camera_pclk ; 0.000        ; 0.132      ; 0.644      ;
; 0.429 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[3]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.113      ; 0.646      ;
; 0.437 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[1]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a0~porta_address_reg0   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.068      ; 0.609      ;
; 0.440 ; DVP_Capture:DVP_Capture|r_Data[2]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[2]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.015      ; 0.539      ;
; 0.450 ; DVP_Capture:DVP_Capture|r_Data[7]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataPixel[7]                                                                                                                                ; camera_pclk  ; camera_pclk ; 0.000        ; 0.015      ; 0.549      ;
; 0.453 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; camera_pclk  ; camera_pclk ; 0.000        ; 0.220      ; 0.757      ;
; 0.456 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.152      ; 0.692      ;
; 0.456 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|parity9                         ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; camera_pclk  ; camera_pclk ; 0.000        ; 0.049      ; 0.589      ;
; 0.457 ; DVP_Capture:DVP_Capture|r_Href                                                                                                                                        ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                     ; camera_pclk  ; camera_pclk ; 0.000        ; 0.213      ; 0.754      ;
; 0.459 ; DVP_Capture:DVP_Capture|Hcount[0]                                                                                                                                     ; DVP_Capture:DVP_Capture|r_DataValid                                                                                                                                   ; camera_pclk  ; camera_pclk ; 0.000        ; 0.116      ; 0.659      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+-------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                                     ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.144 ; disp_driver:disp_driver|Disp_Green[2]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.469      ;
; 0.152 ; disp_driver:disp_driver|Disp_Green[7]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.477      ;
; 0.167 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.492      ;
; 0.168 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.491      ;
; 0.169 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.494      ;
; 0.170 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.493      ;
; 0.170 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.495      ;
; 0.171 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.494      ;
; 0.176 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.501      ;
; 0.176 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.508      ;
; 0.177 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.500      ;
; 0.177 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.507      ;
; 0.177 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.509      ;
; 0.178 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.508      ;
; 0.178 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.510      ;
; 0.179 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.509      ;
; 0.180 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.180 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.043      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.314      ;
; 0.187 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.512      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.315      ;
; 0.188 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.511      ;
; 0.188 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.228      ; 0.520      ;
; 0.188 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.188 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.044      ; 0.316      ;
; 0.189 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a2~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.226      ; 0.519      ;
; 0.190 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.515      ;
; 0.191 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.514      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]                                                                                                                          ; dvi_encoder:u_dvi_encoder|encode:encb|cnt[3]                                                                                                                                ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0]       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.314      ;
; 0.196 ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|c1_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.317      ;
; 0.199 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a5~portb_address_reg0         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.177      ; 0.480      ;
; 0.205 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.205 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.206 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.206 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[5]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[5]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.326      ;
; 0.207 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[6]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[6]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.207 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[7]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[7]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.327      ;
; 0.251 ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|c0_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.255 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.375      ;
; 0.259 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.565      ;
; 0.260 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.380      ;
; 0.261 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.222      ; 0.567      ;
; 0.267 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[0]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; dvi_encoder:u_dvi_encoder|encode:encr|din_q[0]                                                                                                                        ; dvi_encoder:u_dvi_encoder|encode:encg|q_m_reg[0]                                                                                                                            ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.270 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.595      ;
; 0.271 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.594      ;
; 0.276 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[5]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.396      ;
; 0.278 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[0]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[0]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.278 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[3]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.279 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sobel:sobel_inst|MAC_3:y0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[4]                                  ; sobel:sobel_inst|MAC_3:x0|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[4]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sobel:sobel_inst|MAC_3:y1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[2]                                  ; sobel:sobel_inst|MAC_3:x1|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[2]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[1]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[1]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.279 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[6]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.399      ;
; 0.280 ; sobel:sobel_inst|MAC_3:y2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult1|scan_chain_a_reg[3]                                  ; sobel:sobel_inst|MAC_3:x2|altmult_add:ALTMULT_ADD_component|mult_add_fk74:auto_generated|ded_mult_1ba1:ded_mult2|scan_chain_a_reg[3]                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.280 ; disp_driver:disp_driver|DataReq                                                                                                                                       ; disp_driver:disp_driver|Disp_Green[4]                                                                                                                                       ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.400      ;
; 0.283 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~portb_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.608      ;
; 0.284 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a8~porta_address_reg0 ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.219      ; 0.607      ;
; 0.291 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.291 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.293 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.293 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.413      ;
; 0.294 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.415      ;
; 0.296 ; disp_driver:disp_driver|Disp_Green[3]                                                                                                                                 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|altsyncram_5ka1:altsyncram2|ram_block3a0~porta_datain_reg0  ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.221      ; 0.621      ;
; 0.297 ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[1]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.417      ;
; 0.298 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; dvi_encoder:u_dvi_encoder|encode:encr|de_reg[1]                                                                                                                       ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                                                                                                               ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[1]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.299 ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[2]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.419      ;
; 0.301 ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[3]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.421      ;
; 0.302 ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[3]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[9]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[1]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[3]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[7]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[4]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[5]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.304 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[7]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.425      ;
; 0.305 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[6]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                     ; sobel:sobel_inst|LineBuffer:LineBuffer_inst|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_6rv:auto_generated|cntr_auf:cntr1|counter_reg_bit[2]                           ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[4]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                   ; disp_driver:disp_driver|vcount_r[9]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                  ; disp_driver:disp_driver|vcount_r[11]                                                                                                                                        ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[4]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
; 0.305 ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                   ; disp_driver:disp_driver|hcount_r[5]                                                                                                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.425      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[0]'                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                                                                                             ; To Node                                                                                                                                                               ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.178 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[6]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[6]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[12]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[11]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[10]                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[10]                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[10]                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[9]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[9]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[8]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[7]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Sa[3]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[1]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]                                                                                                 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Ba[0]                                                                                                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                                        ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|sdram_init:sdram_init|Saddr[0]                                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                                    ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|FF                                                                                                    ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_opt                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt                                                                                                ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_opt                                                                                                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_opt                                                                                               ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_opt                                                                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.IDLE                                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|main_state.IDLE                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]                                                                                       ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|ref_time_cnt[0]                                                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a5                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a1                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a3                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a7                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a4                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.307      ;
; 0.193 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[1] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[5] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.193 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[6] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.314      ;
; 0.194 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[6] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[6] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[2] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[4] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.194 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.315      ;
; 0.195 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.315      ;
; 0.195 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[0] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.316      ;
; 0.196 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[7] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.316      ;
; 0.205 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a9                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.325      ;
; 0.212 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[7]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|Wr_data_vaild                                                                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.334      ;
; 0.251 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.372      ;
; 0.254 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[3] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.375      ;
; 0.256 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[0] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.377      ;
; 0.262 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[1] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.383      ;
; 0.265 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[4] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[4] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.385      ;
; 0.266 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[1] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[1] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[3] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[3] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.266 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[7] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[9] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.386      ;
; 0.266 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[0]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.387      ;
; 0.267 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[2] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[1]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.388      ;
; 0.268 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a0                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.268 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a[8] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.389      ;
; 0.268 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a[8] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[8] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.388      ;
; 0.269 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[9] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.389      ;
; 0.271 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.391      ;
; 0.272 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.272 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.392      ;
; 0.273 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.393      ;
; 0.274 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_9pl:ws_dgrp|dffpipe_qe9:dffpipe17|dffe19a[9] ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:ws_brp|dffe13a[6]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.394      ;
; 0.275 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a5~porta_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.596      ;
; 0.275 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[9]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.395      ;
; 0.278 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[0]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.399      ;
; 0.278 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a8                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.398      ;
; 0.280 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a9                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[9]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.280 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[0]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.401      ;
; 0.283 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a1                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[0]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.283 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|altsyncram_fo41:fifo_ram|ram_block11a5~porta_address_reg0   ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.217      ; 0.604      ;
; 0.283 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a0                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a2                      ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.404      ;
; 0.285 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a4                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[4]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.405      ;
; 0.287 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|sub_parity10a[1]                ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a5                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[5]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_1lc:wrptr_g1p|counter8a6                      ; sdram_control_top:sdram_control_top|fifo_rd:sd_rd_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|wrptr_g[6]                                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.287 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[7]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.407      ;
; 0.289 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|rdptr_g[8]                                                  ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_brp|dffe13a[8]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.409      ;
; 0.290 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[5]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[6]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.419      ;
; 0.290 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|counter5a6                      ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[1]                 ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.036      ; 0.410      ;
; 0.291 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.420      ;
; 0.291 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|alt_synch_pipe_8pl:rs_dgwp|dffpipe_pe9:dffpipe14|dffe16a[5] ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|dffpipe_oe9:rs_bwp|dffe13a[4]                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.412      ;
; 0.293 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|sub_parity7a[2]                 ; sdram_control_top:sdram_control_top|fifo_wr:sd_wr_fifo|dcfifo:dcfifo_component|dcfifo_6tn1:auto_generated|a_graycounter_577:rdptr_g1p|parity6                         ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.414      ;
; 0.296 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[3]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.425      ;
; 0.298 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[5]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[5]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[4]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[4]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[6]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|wr_cnt[6]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[1]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.429      ;
; 0.302 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[7]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
; 0.302 ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]                                                                                             ; sdram_control_top:sdram_control_top|sdram_control:sdram_control|rd_cnt[9]                                                                                             ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000        ; 0.045      ; 0.431      ;
+-------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_inst|altpll_component|auto_generated|pll1|clk[2]'                                                                                                                                                                                                                                                                      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                                 ; To Node                                                                                     ; Launch Clock                                         ; Latch Clock                                          ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+
; 0.186 ; camera_init:camera_init|cnt[2]                                                            ; camera_init:camera_init|cnt[2]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[5]                                                            ; camera_init:camera_init|cnt[5]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[7]                                                            ; camera_init:camera_init|cnt[7]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[6]                                                            ; camera_init:camera_init|cnt[6]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|cnt[4]                                                            ; camera_init:camera_init|cnt[4]                                                              ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|wrreg_req                                                         ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|state.00                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|state.10                                                          ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|ack                                       ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                    ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.186 ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                   ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sdat_oe     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o         ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|ack_o           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.187 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.307      ;
; 0.197 ; camera_init:camera_init|state.01                                                          ; camera_init:camera_init|state.10                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.318      ;
; 0.212 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                              ; camera_init:camera_init|i2c_control:i2c_control|Go                                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.333      ;
; 0.213 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.334      ;
; 0.214 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.335      ;
; 0.217 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.338      ;
; 0.220 ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.341      ;
; 0.227 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.348      ;
; 0.255 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|state.01                                                            ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.376      ;
; 0.277 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.WR_DATA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.398      ;
; 0.281 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_ACK   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.402      ;
; 0.281 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.401      ;
; 0.287 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.408      ;
; 0.288 ; camera_init:camera_init|i2c_control:i2c_control|Go                                        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.408      ;
; 0.289 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|Trans_Done    ; camera_init:camera_init|i2c_control:i2c_control|state.IDLE                                  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.410      ;
; 0.296 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[13]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[11]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.296 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[7]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.417      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[10]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[8]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.297 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[5]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.418      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[17]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[15]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[12]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.298 ; camera_init:camera_init|delay_cnt[17]                                                     ; camera_init:camera_init|delay_cnt[17]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.419      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[18]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[19]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[6]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[4]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|delay_cnt[19]                                                     ; camera_init:camera_init|delay_cnt[19]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|delay_cnt[18]                                                     ; camera_init:camera_init|delay_cnt[18]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.299 ; camera_init:camera_init|delay_cnt[16]                                                     ; camera_init:camera_init|delay_cnt[16]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.420      ;
; 0.300 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[14]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.421      ;
; 0.300 ; camera_init:camera_init|delay_cnt[9]                                                      ; camera_init:camera_init|delay_cnt[9]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.420      ;
; 0.301 ; camera_init:camera_init|delay_cnt[13]                                                     ; camera_init:camera_init|delay_cnt[13]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.422      ;
; 0.302 ; camera_init:camera_init|delay_cnt[8]                                                      ; camera_init:camera_init|delay_cnt[8]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; camera_init:camera_init|delay_cnt[7]                                                      ; camera_init:camera_init|delay_cnt[7]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.302 ; camera_init:camera_init|delay_cnt[5]                                                      ; camera_init:camera_init|delay_cnt[5]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.422      ;
; 0.303 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[9]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; camera_init:camera_init|delay_cnt[15]                                                     ; camera_init:camera_init|delay_cnt[15]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; camera_init:camera_init|delay_cnt[12]                                                     ; camera_init:camera_init|delay_cnt[12]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.424      ;
; 0.303 ; camera_init:camera_init|delay_cnt[3]                                                      ; camera_init:camera_init|delay_cnt[3]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.423      ;
; 0.304 ; camera_init:camera_init|delay_cnt[6]                                                      ; camera_init:camera_init|delay_cnt[6]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.304 ; camera_init:camera_init|delay_cnt[1]                                                      ; camera_init:camera_init|delay_cnt[1]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.424      ;
; 0.305 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]   ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[16]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.305 ; camera_init:camera_init|delay_cnt[20]                                                     ; camera_init:camera_init|delay_cnt[20]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.426      ;
; 0.306 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.427      ;
; 0.308 ; camera_init:camera_init|delay_cnt[10]                                                     ; camera_init:camera_init|delay_cnt[10]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.429      ;
; 0.311 ; camera_init:camera_init|delay_cnt[14]                                                     ; camera_init:camera_init|delay_cnt[14]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; camera_init:camera_init|delay_cnt[4]                                                      ; camera_init:camera_init|delay_cnt[4]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; camera_init:camera_init|delay_cnt[2]                                                      ; camera_init:camera_init|delay_cnt[2]                                                        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.311 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG_DONE                         ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.432      ;
; 0.311 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STO   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.431      ;
; 0.314 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG_DONE                         ; camera_init:camera_init|i2c_control:i2c_control|RW_Done                                     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.435      ;
; 0.319 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|div_cnt[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.440      ;
; 0.320 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[1]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.441      ;
; 0.320 ; camera_init:camera_init|state.01                                                          ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.441      ;
; 0.321 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[0]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.442      ;
; 0.325 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[3]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[4]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.446      ;
; 0.325 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|cnt[2]          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.446      ;
; 0.333 ; camera_init:camera_init|state.00                                                          ; camera_init:camera_init|wrreg_req                                                           ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.454      ;
; 0.334 ; camera_init:camera_init|i2c_control:i2c_control|cnt[2]                                    ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.455      ;
; 0.336 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|en_div_cnt      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.456      ;
; 0.345 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.RD_DATA ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.CHECK_ACK ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.466      ;
; 0.359 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.480      ;
; 0.370 ; camera_init:camera_init|delay_cnt[11]                                                     ; camera_init:camera_init|delay_cnt[11]                                                       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.491      ;
; 0.371 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|ack                                         ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.492      ;
; 0.373 ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                    ; camera_init:camera_init|i2c_control:i2c_control|Cmd[1]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.494      ;
; 0.379 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                                ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.500      ;
; 0.383 ; camera_init:camera_init|i2c_control:i2c_control|state.WR_REG                              ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_WR_DONE                          ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.504      ;
; 0.414 ; camera_init:camera_init|i2c_control:i2c_control|Cmd[3]                                    ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.IDLE      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.534      ;
; 0.420 ; camera_init:camera_init|i2c_control:i2c_control|Go                                        ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|state.GEN_STA   ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.540      ;
; 0.422 ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk      ; camera_init:camera_init|i2c_control:i2c_control|i2c_bit_shift:i2c_bit_shift|i2c_sclk        ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.542      ;
; 0.422 ; camera_init:camera_init|i2c_control:i2c_control|state.WAIT_RD_DONE                        ; camera_init:camera_init|i2c_control:i2c_control|cnt[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.037      ; 0.543      ;
; 0.424 ; camera_init:camera_init|i2c_control:i2c_control|state.RD_REG                              ; camera_init:camera_init|i2c_control:i2c_control|Cmd[0]                                      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; 0.000        ; 0.036      ; 0.544      ;
+-------+-------------------------------------------------------------------------------------------+---------------------------------------------------------------------------------------------+------------------------------------------------------+------------------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]'                                                                                                                                                                                                                                                                                                             ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                                                       ; To Node                                                                                                                                 ; Launch Clock                                              ; Latch Clock                                               ; Relationship ; Clock Skew ; Data Delay ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+
; 0.187 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.307      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.194 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.314      ;
; 0.195 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.315      ;
; 0.206 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.326      ;
; 0.208 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.328      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.253 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.373      ;
; 0.254 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.441      ;
; 0.254 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.374      ;
; 0.255 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.255 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.375      ;
; 0.256 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.376      ;
; 0.260 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.380      ;
; 0.263 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.383      ;
; 0.268 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.388      ;
; 0.274 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.394      ;
; 0.279 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.399      ;
; 0.281 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.401      ;
; 0.282 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.402      ;
; 0.285 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.405      ;
; 0.286 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.406      ;
; 0.286 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.406      ;
; 0.287 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.407      ;
; 0.295 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.415      ;
; 0.312 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.432      ;
; 0.313 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.433      ;
; 0.314 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.434      ;
; 0.315 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.435      ;
; 0.318 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.438      ;
; 0.319 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.439      ;
; 0.321 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.441      ;
; 0.321 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.441      ;
; 0.322 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.442      ;
; 0.325 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.445      ;
; 0.326 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.446      ;
; 0.327 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.447      ;
; 0.364 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.484      ;
; 0.365 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.485      ;
; 0.367 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.487      ;
; 0.369 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.489      ;
; 0.377 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.497      ;
; 0.378 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.498      ;
; 0.385 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.505      ;
; 0.386 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.506      ;
; 0.386 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.506      ;
; 0.387 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.507      ;
; 0.388 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.508      ;
; 0.396 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.516      ;
; 0.397 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.517      ;
; 0.398 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.518      ;
; 0.398 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.518      ;
; 0.399 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.519      ;
; 0.399 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.519      ;
; 0.401 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.521      ;
; 0.402 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.522      ;
; 0.403 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.523      ;
; 0.404 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.524      ;
; 0.409 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[9]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.596      ;
; 0.411 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.531      ;
; 0.412 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.532      ;
; 0.413 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.533      ;
; 0.415 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.535      ;
; 0.416 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.536      ;
; 0.419 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.539      ;
; 0.420 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_3h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.540      ;
; 0.424 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.611      ;
; 0.430 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.617      ;
; 0.431 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.618      ;
; 0.431 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.551      ;
; 0.433 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.620      ;
; 0.440 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.627      ;
; 0.442 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.629      ;
; 0.443 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.630      ;
; 0.445 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.632      ;
; 0.447 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.634      ;
; 0.448 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[0]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]                                                             ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.568      ;
; 0.473 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.660      ;
; 0.477 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.664      ;
; 0.482 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[6]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.669      ;
; 0.485 ; dvi_encoder:u_dvi_encoder|encode:encb|dout[8]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.672      ;
; 0.494 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.681      ;
; 0.495 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_2h[0] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|altddio_out:altddio_out_0|ddio_out_s9j:auto_generated|ddio_outa[2]~DFFHI ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.002      ; 0.555      ;
; 0.496 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.683      ;
; 0.498 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.685      ;
; 0.500 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[2]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.687      ;
; 0.502 ; dvi_encoder:u_dvi_encoder|encode:encg|dout[7]                                   ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[0]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; -0.003       ; 0.086      ; 0.689      ;
; 0.544 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4] ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.037      ; 0.665      ;
; 0.563 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.683      ;
; 0.587 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[1]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0l[4]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.707      ;
; 0.614 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_0h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.734      ;
; 0.614 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[1]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.734      ;
; 0.614 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1l[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.734      ;
; 0.614 ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_mod5[2]     ; dvi_encoder:u_dvi_encoder|serdes_4b_10to1:serdes_4b_10to1_inst|TMDS_shift_1h[3]                                                         ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000        ; 0.036      ; 0.734      ;
+-------+---------------------------------------------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------------------+-----------------------------------------------------------+-----------------------------------------------------------+--------------+------------+------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Hold: 'sdram_control_top:sdram_control_top|sd_rd_req'                                                                                                                                                                                       ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; Slack ; From Node                                             ; To Node                                          ; Launch Clock                                         ; Latch Clock                                   ; Relationship ; Clock Skew ; Data Delay ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+
; 0.962 ; sdram_control_top:sdram_control_top|rd_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.304      ; 2.836      ;
; 1.019 ; sdram_control_top:sdram_control_top|rd_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.303      ; 2.892      ;
; 1.023 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.305      ; 2.898      ;
; 1.038 ; sdram_control_top:sdram_control_top|rd_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.251      ; 2.859      ;
; 1.043 ; sdram_control_top:sdram_control_top|rd_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.353      ; 2.966      ;
; 1.044 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.249      ; 2.863      ;
; 1.062 ; sdram_control_top:sdram_control_top|rd_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.252      ; 2.884      ;
; 1.066 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.355      ; 2.991      ;
; 1.071 ; sdram_control_top:sdram_control_top|rd_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.308      ; 2.949      ;
; 1.074 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.306      ; 2.950      ;
; 1.079 ; sdram_control_top:sdram_control_top|rd_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.253      ; 2.902      ;
; 1.083 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.310      ; 2.963      ;
; 1.095 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.254      ; 2.919      ;
; 1.095 ; sdram_control_top:sdram_control_top|wr_sdram_addr[10] ; sdram_control_top:sdram_control_top|sd_raddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.302      ; 2.967      ;
; 1.107 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.255      ; 2.932      ;
; 1.110 ; sdram_control_top:sdram_control_top|rd_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.252      ; 2.932      ;
; 1.112 ; sdram_control_top:sdram_control_top|wr_sdram_addr[22] ; sdram_control_top:sdram_control_top|sd_baddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.251      ; 2.933      ;
; 1.129 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.250      ; 2.949      ;
; 1.131 ; sdram_control_top:sdram_control_top|wr_sdram_addr[13] ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.249      ; 2.950      ;
; 1.131 ; sdram_control_top:sdram_control_top|wr_sdram_addr[14] ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.250      ; 2.951      ;
; 1.132 ; sdram_control_top:sdram_control_top|rd_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.247      ; 2.949      ;
; 1.137 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.253      ; 2.960      ;
; 1.141 ; sdram_control_top:sdram_control_top|wr_sdram_addr[21] ; sdram_control_top:sdram_control_top|sd_raddr[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.245      ; 2.956      ;
; 1.150 ; sdram_control_top:sdram_control_top|wr_sdram_addr[17] ; sdram_control_top:sdram_control_top|sd_raddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.301      ; 3.021      ;
; 1.152 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.245      ; 2.967      ;
; 1.153 ; sdram_control_top:sdram_control_top|rd_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.242      ; 2.965      ;
; 1.162 ; sdram_control_top:sdram_control_top|rd_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.242      ; 2.974      ;
; 1.165 ; sdram_control_top:sdram_control_top|wr_sdram_addr[15] ; sdram_control_top:sdram_control_top|sd_raddr[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.351      ; 3.086      ;
; 1.166 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.254      ; 2.990      ;
; 1.167 ; sdram_control_top:sdram_control_top|wr_sdram_addr[8]  ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.240      ; 2.977      ;
; 1.172 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.249      ; 2.991      ;
; 1.175 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.244      ; 2.989      ;
; 1.177 ; sdram_control_top:sdram_control_top|wr_sdram_addr[12] ; sdram_control_top:sdram_control_top|sd_raddr[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.250      ; 2.997      ;
; 1.181 ; sdram_control_top:sdram_control_top|rd_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.248      ; 2.999      ;
; 1.183 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_caddr[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.244      ; 2.997      ;
; 1.200 ; sdram_control_top:sdram_control_top|wr_sdram_addr[9]  ; sdram_control_top:sdram_control_top|sd_raddr[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.240      ; 3.010      ;
; 1.201 ; sdram_control_top:sdram_control_top|wr_sdram_addr[19] ; sdram_control_top:sdram_control_top|sd_raddr[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.246      ; 3.017      ;
; 1.202 ; sdram_control_top:sdram_control_top|rd_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.242      ; 3.014      ;
; 1.206 ; sdram_control_top:sdram_control_top|rd_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.247      ; 3.023      ;
; 1.214 ; sdram_control_top:sdram_control_top|wr_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.241      ; 3.025      ;
; 1.221 ; sdram_control_top:sdram_control_top|wr_sdram_addr[23] ; sdram_control_top:sdram_control_top|sd_baddr[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.306      ; 3.097      ;
; 1.226 ; sdram_control_top:sdram_control_top|rd_sdram_addr[16] ; sdram_control_top:sdram_control_top|sd_raddr[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.243      ; 3.039      ;
; 1.286 ; sdram_control_top:sdram_control_top|wr_sdram_addr[20] ; sdram_control_top:sdram_control_top|sd_raddr[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.245      ; 3.101      ;
; 1.293 ; sdram_control_top:sdram_control_top|wr_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.246      ; 3.109      ;
; 1.297 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.244      ; 3.111      ;
; 1.301 ; sdram_control_top:sdram_control_top|sd_wr_req         ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.250      ; 3.121      ;
; 1.318 ; sdram_control_top:sdram_control_top|wr_sdram_addr[11] ; sdram_control_top:sdram_control_top|sd_raddr[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.240      ; 3.128      ;
; 1.359 ; sdram_control_top:sdram_control_top|rd_sdram_addr[18] ; sdram_control_top:sdram_control_top|sd_raddr[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[0] ; sdram_control_top:sdram_control_top|sd_rd_req ; -0.500       ; 2.248      ; 3.177      ;
+-------+-------------------------------------------------------+--------------------------------------------------+------------------------------------------------------+-----------------------------------------------+--------------+------------+------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Recovery: 'camera_pclk'                                                                                                                                                       ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack  ; From Node                         ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; -0.780 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.884      ; 2.561      ;
; -0.780 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.884      ; 2.561      ;
; -0.780 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.884      ; 2.561      ;
; -0.769 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.868      ; 2.534      ;
; -0.769 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.868      ; 2.534      ;
; -0.769 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.868      ; 2.534      ;
; -0.762 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.042      ; 2.701      ;
; -0.762 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.042      ; 2.701      ;
; -0.762 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.042      ; 2.701      ;
; -0.762 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.042      ; 2.701      ;
; -0.757 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|Hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.058      ; 2.712      ;
; -0.750 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.920      ; 2.567      ;
; -0.750 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.920      ; 2.567      ;
; -0.750 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.920      ; 2.567      ;
; -0.749 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.884      ; 2.530      ;
; -0.749 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.884      ; 2.530      ;
; -0.749 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.884      ; 2.530      ;
; -0.749 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.884      ; 2.530      ;
; -0.749 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 0.884      ; 2.530      ;
; -0.737 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.064      ; 2.698      ;
; -0.737 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.064      ; 2.698      ;
; -0.667 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|dump_frame      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.129      ; 2.693      ;
; -0.667 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataValid     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 1.000        ; 1.129      ; 2.693      ;
+--------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fast 1200mV 0C Model Removal: 'camera_pclk'                                                                                                                                                       ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; Slack ; From Node                         ; To Node                                 ; Launch Clock                                         ; Latch Clock ; Relationship ; Clock Skew ; Data Delay ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+
; 0.786 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|dump_frame      ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.381      ; 2.331      ;
; 0.786 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataValid     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.381      ; 2.331      ;
; 0.834 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[0]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.313      ; 2.311      ;
; 0.834 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[1]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.313      ; 2.311      ;
; 0.849 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|Hcount[0]       ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.307      ; 2.320      ;
; 0.862 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[3]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.290      ; 2.316      ;
; 0.862 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[2]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.290      ; 2.316      ;
; 0.862 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[0]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.290      ; 2.316      ;
; 0.862 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|FrameCnt[1]     ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.290      ; 2.316      ;
; 0.875 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[3]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.164      ; 2.203      ;
; 0.875 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[4]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.164      ; 2.203      ;
; 0.875 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[6]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.164      ; 2.203      ;
; 0.880 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[8]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.126      ; 2.170      ;
; 0.880 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[9]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.126      ; 2.170      ;
; 0.880 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[10] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.126      ; 2.170      ;
; 0.880 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[13] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.126      ; 2.170      ;
; 0.880 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[15] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.126      ; 2.170      ;
; 0.901 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[2]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.109      ; 2.174      ;
; 0.901 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[5]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.109      ; 2.174      ;
; 0.901 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[7]  ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.109      ; 2.174      ;
; 0.905 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[11] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.126      ; 2.195      ;
; 0.905 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[12] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.126      ; 2.195      ;
; 0.905 ; camera_init:camera_init|Init_Done ; DVP_Capture:DVP_Capture|r_DataPixel[14] ; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 0.000        ; 1.126      ; 2.195      ;
+-------+-----------------------------------+-----------------------------------------+------------------------------------------------------+-------------+--------------+------------+------------+


----------------------------------------------
; Fast 1200mV 0C Model Metastability Summary ;
----------------------------------------------
Design MTBF is not calculated because the design doesn't meet its timing requirements.



+--------------------------------------------------------------------------------------------------------------------------+
; Multicorner Timing Analysis Summary                                                                                      ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Clock                                                      ; Setup    ; Hold  ; Recovery ; Removal ; Minimum Pulse Width ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+
; Worst-case Slack                                           ; -5.092   ; 0.129 ; -3.029   ; 0.786   ; -3.201              ;
;  camera_pclk                                               ; -3.298   ; 0.129 ; -3.029   ; 0.786   ; -3.201              ;
;  clk                                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 9.423               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 12.199   ; 0.144 ; N/A      ; N/A     ; 14.685              ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 2.997    ; 0.187 ; N/A      ; N/A     ; 2.748               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -3.701   ; 0.178 ; N/A      ; N/A     ; 3.667               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 12.933   ; 0.186 ; N/A      ; N/A     ; 9.715               ;
;  sdram_control_top:sdram_control_top|sd_rd_req             ; -5.092   ; 0.962 ; N/A      ; N/A     ; 0.262               ;
; Design-wide TNS                                            ; -286.927 ; 0.0   ; -68.014  ; 0.0     ; -142.206            ;
;  camera_pclk                                               ; -129.431 ; 0.000 ; -68.014  ; 0.000   ; -142.206            ;
;  clk                                                       ; N/A      ; N/A   ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; -84.640  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 0.000    ; 0.000 ; N/A      ; N/A     ; 0.000               ;
;  sdram_control_top:sdram_control_top|sd_rd_req             ; -75.577  ; 0.000 ; N/A      ; N/A     ; 0.000               ;
+------------------------------------------------------------+----------+-------+----------+---------+---------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Board Trace Model Assignments                                                                                                                                                                                                                                                                                                                                                                                     ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; Pin            ; I/O Standard ; Near Tline Length ; Near Tline L per Length ; Near Tline C per Length ; Near Series R ; Near Differential R ; Near Pull-up R ; Near Pull-down R ; Near C ; Far Tline Length ; Far Tline L per Length ; Far Tline C per Length ; Far Series R ; Far Pull-up R ; Far Pull-down R ; Far C ; Termination Voltage ; Far Differential R ; EBD File Name ; EBD Signal Name ; EBD Far-end ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[0]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[1]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[2]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[3]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[4]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[5]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[6]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[7]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[8]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[9]     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[10]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[11]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[12]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[13]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[14]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_rgb[15]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_hs         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_vs         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_clk        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_de         ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tft_pwm        ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 in              ; 0 H/in                  ; 0 F/in                  ; short         ; -                   ; open           ; open             ; open   ; 0 in             ; 0 H/in                 ; 0 F/in                 ; short        ; open          ; open            ; open  ; 0 V                 ; -                  ; n/a           ; n/a             ; n/a         ;
+----------------+--------------+-------------------+-------------------------+-------------------------+---------------+---------------------+----------------+------------------+--------+------------------+------------------------+------------------------+--------------+---------------+-----------------+-------+---------------------+--------------------+---------------+-----------------+-------------+


+----------------------------------------------------------------------------+
; Input Transition Times                                                     ;
+-------------------------+--------------+-----------------+-----------------+
; Pin                     ; I/O Standard ; 10-90 Rise Time ; 90-10 Fall Time ;
+-------------------------+--------------+-----------------+-----------------+
; sdram_dq[0]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[1]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[2]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[3]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[4]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[5]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[6]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[7]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[8]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[9]             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[10]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[11]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[12]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[13]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[14]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; sdram_dq[15]            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_sdat             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; rst_n                   ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; clk                     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_pclk             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_href             ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_vsync            ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[0]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[1]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[2]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[3]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[4]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[5]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[6]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; camera_data[7]          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_ASDO_DATA1~     ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_FLASH_nCE_nCSO~ ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
; ~ALTERA_DATA0~          ; 3.3-V LVTTL  ; 2640 ps         ; 2640 ps         ;
+-------------------------+--------------+-----------------+-----------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.196 V                              ; 0.301 V                              ; 4.93e-09 s                  ; 3.56e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.196 V                             ; 0.301 V                             ; 4.93e-09 s                 ; 3.56e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_rgb[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_rgb[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_rgb[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_rgb[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_rgb[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_rgb[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_rgb[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.09 V              ; -0.011 V            ; 0.226 V                              ; 0.296 V                              ; 4.86e-09 s                  ; 3.55e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 6.38e-09 V                  ; 3.09 V             ; -0.011 V           ; 0.226 V                             ; 0.296 V                             ; 4.86e-09 s                 ; 3.55e-09 s                 ; Yes                       ; Yes                       ;
; tft_rgb[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_rgb[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_rgb[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_rgb[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_rgb[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_rgb[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_rgb[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_rgb[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_rgb[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_hs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_vs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tft_de         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tft_pwm        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.13 V              ; -0.117 V            ; 0.15 V                               ; 0.263 V                              ; 6.31e-10 s                  ; 4.46e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.13 V             ; -0.117 V           ; 0.15 V                              ; 0.263 V                             ; 6.31e-10 s                 ; 4.46e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 8.89e-09 V                   ; 3.12 V              ; -0.11 V             ; 0.153 V                              ; 0.272 V                              ; 6.41e-10 s                  ; 4.57e-10 s                  ; No                         ; Yes                        ; 3.08 V                      ; 8.89e-09 V                  ; 3.12 V             ; -0.11 V            ; 0.153 V                             ; 0.272 V                             ; 6.41e-10 s                 ; 4.57e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 3.51e-09 V                   ; 3.18 V              ; -0.157 V            ; 0.147 V                              ; 0.259 V                              ; 2.81e-10 s                  ; 2.53e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 3.51e-09 V                  ; 3.18 V             ; -0.157 V           ; 0.147 V                             ; 0.259 V                             ; 2.81e-10 s                 ; 2.53e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 6.38e-09 V                   ; 3.12 V              ; -0.0818 V           ; 0.205 V                              ; 0.244 V                              ; 8.86e-10 s                  ; 6.56e-10 s                  ; No                         ; No                         ; 3.08 V                      ; 6.38e-09 V                  ; 3.12 V             ; -0.0818 V          ; 0.205 V                             ; 0.244 V                             ; 8.86e-10 s                 ; 6.56e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Slow 1200mv 85c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.08 V              ; -0.00457 V          ; 0.185 V                              ; 0.21 V                               ; 5.8e-09 s                   ; 4.46e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.08 V             ; -0.00457 V         ; 0.185 V                             ; 0.21 V                              ; 5.8e-09 s                  ; 4.46e-09 s                 ; Yes                       ; Yes                       ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.08 V              ; -0.0053 V           ; 0.206 V                              ; 0.247 V                              ; 5.77e-09 s                  ; 4.45e-09 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 5.04e-07 V                  ; 3.08 V             ; -0.0053 V          ; 0.206 V                             ; 0.247 V                             ; 5.77e-09 s                 ; 4.45e-09 s                 ; Yes                       ; Yes                       ;
; tft_rgb[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_rgb[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_hs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_vs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tft_de         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tft_pwm        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0624 V           ; 0.233 V                              ; 0.172 V                              ; 6.86e-10 s                  ; 6.33e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0624 V          ; 0.233 V                             ; 0.172 V                             ; 6.86e-10 s                 ; 6.33e-10 s                 ; Yes                       ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 7.5e-07 V                    ; 3.11 V              ; -0.0503 V           ; 0.122 V                              ; 0.172 V                              ; 7.08e-10 s                  ; 6.43e-10 s                  ; Yes                        ; Yes                        ; 3.08 V                      ; 7.5e-07 V                   ; 3.11 V             ; -0.0503 V          ; 0.122 V                             ; 0.172 V                             ; 7.08e-10 s                 ; 6.43e-10 s                 ; Yes                       ; Yes                       ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 2.6e-07 V                    ; 3.13 V              ; -0.103 V            ; 0.164 V                              ; 0.134 V                              ; 3.14e-10 s                  ; 4.05e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 2.6e-07 V                   ; 3.13 V             ; -0.103 V           ; 0.164 V                             ; 0.134 V                             ; 3.14e-10 s                 ; 4.05e-10 s                 ; Yes                       ; No                        ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.08 V                       ; 5.04e-07 V                   ; 3.11 V              ; -0.0469 V           ; 0.191 V                              ; 0.215 V                              ; 1.08e-09 s                  ; 8.62e-10 s                  ; Yes                        ; No                         ; 3.08 V                      ; 5.04e-07 V                  ; 3.11 V             ; -0.0469 V          ; 0.191 V                             ; 0.215 V                             ; 1.08e-09 s                 ; 8.62e-10 s                 ; Yes                       ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Signal Integrity Metrics (Fast 1200mv 0c Model)                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; Pin            ; I/O Standard ; Board Delay on Rise ; Board Delay on Fall ; Steady State Voh at FPGA Pin ; Steady State Vol at FPGA Pin ; Voh Max at FPGA Pin ; Vol Min at FPGA Pin ; Ringback Voltage on Rise at FPGA Pin ; Ringback Voltage on Fall at FPGA Pin ; 10-90 Rise Time at FPGA Pin ; 90-10 Fall Time at FPGA Pin ; Monotonic Rise at FPGA Pin ; Monotonic Fall at FPGA Pin ; Steady State Voh at Far-end ; Steady State Vol at Far-end ; Voh Max at Far-end ; Vol Min at Far-end ; Ringback Voltage on Rise at Far-end ; Ringback Voltage on Fall at Far-end ; 10-90 Rise Time at Far-end ; 90-10 Fall Time at Far-end ; Monotonic Rise at Far-end ; Monotonic Fall at Far-end ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+
; sdram_clk      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cke      ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cs_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_we_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_cas_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ras_n    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[0]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dqm[1]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_ba[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[0]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.48 V              ; -0.0173 V           ; 0.356 V                              ; 0.324 V                              ; 3.89e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.48 V             ; -0.0173 V          ; 0.356 V                             ; 0.324 V                             ; 3.89e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; sdram_addr[1]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[2]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[3]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[4]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[5]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[6]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[7]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[8]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[9]  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[10] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[11] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_addr[12] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_sclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_xclk    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_rst_n   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_pwdn    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_rgb[0]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_rgb[1]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_rgb[2]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_rgb[3]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_rgb[4]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_rgb[5]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_rgb[6]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.48 V              ; -0.0162 V           ; 0.354 V                              ; 0.317 V                              ; 3.88e-09 s                  ; 3.06e-09 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.48 V             ; -0.0162 V          ; 0.354 V                             ; 0.317 V                             ; 3.88e-09 s                 ; 3.06e-09 s                 ; No                        ; No                        ;
; tft_rgb[7]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_rgb[8]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_rgb[9]     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_rgb[10]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_rgb[11]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_rgb[12]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_rgb[13]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_rgb[14]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_rgb[15]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_hs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_vs         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_clk        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tft_de         ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tft_pwm        ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_clk_p     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_clk_n     ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_data_p[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_p[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_p[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.6 V               ; -0.127 V            ; 0.302 V                              ; 0.21 V                               ; 4.55e-10 s                  ; 4.11e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.6 V              ; -0.127 V           ; 0.302 V                             ; 0.21 V                              ; 4.55e-10 s                 ; 4.11e-10 s                 ; No                        ; No                        ;
; tmds_data_n[0] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; tmds_data_n[1] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; tmds_data_n[2] ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
; sdram_dq[0]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[1]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[2]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[3]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[4]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[5]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[6]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[7]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[8]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[9]    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[10]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[11]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[12]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[13]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[14]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; sdram_dq[15]   ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; camera_sdat    ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.85e-07 V                   ; 3.57 V              ; -0.141 V            ; 0.301 V                              ; 0.239 V                              ; 4.61e-10 s                  ; 4.2e-10 s                   ; No                         ; No                         ; 3.46 V                      ; 1.85e-07 V                  ; 3.57 V             ; -0.141 V           ; 0.301 V                             ; 0.239 V                             ; 4.61e-10 s                 ; 4.2e-10 s                  ; No                        ; No                        ;
; ~ALTERA_DCLK~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 6.54e-08 V                   ; 3.66 V              ; -0.26 V             ; 0.41 V                               ; 0.32 V                               ; 1.57e-10 s                  ; 2.15e-10 s                  ; No                         ; Yes                        ; 3.46 V                      ; 6.54e-08 V                  ; 3.66 V             ; -0.26 V            ; 0.41 V                              ; 0.32 V                              ; 1.57e-10 s                 ; 2.15e-10 s                 ; No                        ; Yes                       ;
; ~ALTERA_nCEO~  ; 3.3-V LVTTL  ; 0 s                 ; 0 s                 ; 3.46 V                       ; 1.25e-07 V                   ; 3.57 V              ; -0.0855 V           ; 0.315 V                              ; 0.175 V                              ; 6.79e-10 s                  ; 6.15e-10 s                  ; No                         ; No                         ; 3.46 V                      ; 1.25e-07 V                  ; 3.57 V             ; -0.0855 V          ; 0.315 V                             ; 0.175 V                             ; 6.79e-10 s                 ; 6.15e-10 s                 ; No                        ; No                        ;
+----------------+--------------+---------------------+---------------------+------------------------------+------------------------------+---------------------+---------------------+--------------------------------------+--------------------------------------+-----------------------------+-----------------------------+----------------------------+----------------------------+-----------------------------+-----------------------------+--------------------+--------------------+-------------------------------------+-------------------------------------+----------------------------+----------------------------+---------------------------+---------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Setup Transfers                                                                                                                                                   ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                               ; camera_pclk                                               ; 808      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; camera_pclk                                               ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 3205358  ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 139      ; 0        ; 0        ; 0        ;
; camera_pclk                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 10       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 13363    ; 0        ; 0        ; 0        ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 32       ; 48       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 2608     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; sdram_control_top:sdram_control_top|sd_rd_req             ; 0        ; 0        ; 48       ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Hold Transfers                                                                                                                                                    ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; From Clock                                                ; To Clock                                                  ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
; camera_pclk                                               ; camera_pclk                                               ; 808      ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; camera_pclk                                               ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 3205358  ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 20       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; 139      ; 0        ; 0        ; 0        ;
; camera_pclk                                               ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 10       ; 0        ; 0        ; 0        ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 10       ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 13363    ; 0        ; 0        ; 0        ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; 32       ; 48       ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; 2608     ; 0        ; 0        ; 0        ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; sdram_control_top:sdram_control_top|sd_rd_req             ; 0        ; 0        ; 48       ; 0        ;
+-----------------------------------------------------------+-----------------------------------------------------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------+
; Recovery Transfers                                                                                             ;
+------------------------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+-------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 23       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


+----------------------------------------------------------------------------------------------------------------+
; Removal Transfers                                                                                              ;
+------------------------------------------------------+-------------+----------+----------+----------+----------+
; From Clock                                           ; To Clock    ; RR Paths ; FR Paths ; RF Paths ; FF Paths ;
+------------------------------------------------------+-------------+----------+----------+----------+----------+
; pll_inst|altpll_component|auto_generated|pll1|clk[2] ; camera_pclk ; 23       ; 0        ; 0        ; 0        ;
+------------------------------------------------------+-------------+----------+----------+----------+----------+
Entries labeled "false path" only account for clock-to-clock false paths and not path-based false paths. As a result, actual path counts may be lower than reported.


---------------
; Report TCCS ;
---------------
No dedicated SERDES Transmitter circuitry present in device or used in design


---------------
; Report RSKM ;
---------------
No non-DPA dedicated SERDES Receiver circuitry present in device or used in design


+------------------------------------------------+
; Unconstrained Paths Summary                    ;
+---------------------------------+-------+------+
; Property                        ; Setup ; Hold ;
+---------------------------------+-------+------+
; Illegal Clocks                  ; 0     ; 0    ;
; Unconstrained Clocks            ; 0     ; 0    ;
; Unconstrained Input Ports       ; 18    ; 18   ;
; Unconstrained Input Port Paths  ; 1169  ; 1169 ;
; Unconstrained Output Ports      ; 69    ; 69   ;
; Unconstrained Output Port Paths ; 106   ; 106  ;
+---------------------------------+-------+------+


+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Clock Status Summary                                                                                                                            ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; Target                                                    ; Clock                                                     ; Type      ; Status      ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+
; camera_pclk                                               ; camera_pclk                                               ; Base      ; Constrained ;
; clk                                                       ; clk                                                       ; Base      ; Constrained ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] ; Generated ; Constrained ;
; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; pll_inst|altpll_component|auto_generated|pll1|clk[0]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; pll_inst|altpll_component|auto_generated|pll1|clk[1]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; pll_inst|altpll_component|auto_generated|pll1|clk[2]      ; Generated ; Constrained ;
; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; pll_inst|altpll_component|auto_generated|pll1|clk[3]      ; Generated ; Constrained ;
; sdram_control_top:sdram_control_top|sd_rd_req             ; sdram_control_top:sdram_control_top|sd_rd_req             ; Base      ; Constrained ;
+-----------------------------------------------------------+-----------------------------------------------------------+-----------+-------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; camera_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; camera_rst_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_xclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_clk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_de         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_hs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_pwm        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_vs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------+
; Unconstrained Input Ports                                                                             ;
+----------------+--------------------------------------------------------------------------------------+
; Input Port     ; Comment                                                                              ;
+----------------+--------------------------------------------------------------------------------------+
; camera_data[0] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[1] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[2] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[3] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[4] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[5] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[6] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_data[7] ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_href    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_vsync   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; rst_n          ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No input delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+--------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------+
; Unconstrained Output Ports                                                                             ;
+----------------+---------------------------------------------------------------------------------------+
; Output Port    ; Comment                                                                               ;
+----------------+---------------------------------------------------------------------------------------+
; camera_rst_n   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_sdat    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; camera_xclk    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[0]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[1]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[2]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[3]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[4]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[5]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[6]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[7]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[8]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[9]  ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[10] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[11] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_addr[12] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ba[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cas_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_cke      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_clk      ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[0]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[1]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[2]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[3]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[4]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[5]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[6]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[7]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[8]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[9]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[10]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[11]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[12]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[13]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[14]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_dq[15]   ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_ras_n    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; sdram_we_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_clk        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_de         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_hs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_pwm        ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[0]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[1]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[2]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[3]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[4]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[5]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[6]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[7]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[8]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[9]     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[10]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[11]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[12]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[13]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[14]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_rgb[15]    ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tft_vs         ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_n     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_clk_p     ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_n[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[0] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[1] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
; tmds_data_p[2] ; No output delay, min/max delays, false-path exceptions, or max skew assignments found ;
+----------------+---------------------------------------------------------------------------------------+


+------------------------------------+
; TimeQuest Timing Analyzer Messages ;
+------------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime TimeQuest Timing Analyzer
    Info: Version 17.0.0 Build 595 04/25/2017 SJ Lite Edition
    Info: Processing started: Wed Jan 05 21:42:04 2022
Info: Command: quartus_sta ov5640_sdram_hdmi_tft -c ov5640_sdram_hdmi_tft
Info: qsta_default_script.tcl version: #1
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 8 of the 8 processors detected
Info (21077): Low junction temperature is 0 degrees C
Info (21077): High junction temperature is 85 degrees C
Warning (335093): TimeQuest Timing Analyzer is analyzing 20 combinational loops as latches. For more details, run the Check Timing command in the TimeQuest Timing Analyzer or view the "User-Specified and Inferred Latches" table in the Analysis & Synthesis report.
Info (332164): Evaluating HDL-embedded SDC commands
    Info (332165): Entity dcfifo_6tn1
        Info (332166): set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe17|dffe18a* 
        Info (332166): set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe14|dffe15a* 
Critical Warning (332012): Synopsys Design Constraints File file not found: 'ov5640_sdram_hdmi_tft.sdc'. A Synopsys Design Constraints File is required by the TimeQuest Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design.
Info (332142): No user constrained generated clocks found in the design. Calling "derive_pll_clocks -create_base_clocks"
Info (332110): Deriving PLL clocks
    Info (332110): create_clock -period 20.000 -waveform {0.000 10.000} -name clk clk
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 2 -multiply_by 5 -phase -90.00 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_inst|altpll_component|auto_generated|pll1|clk[1]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[2]} {pll_inst|altpll_component|auto_generated|pll1|clk[2]}
    Info (332110): create_generated_clock -source {pll_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 52 -multiply_by 25 -duty_cycle 50.00 -name {pll_inst|altpll_component|auto_generated|pll1|clk[3]} {pll_inst|altpll_component|auto_generated|pll1|clk[3]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 50 -multiply_by 33 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0]}
    Info (332110): create_generated_clock -source {pll_hdmi_inst|altpll_component|auto_generated|pll1|inclk[0]} -divide_by 10 -multiply_by 33 -duty_cycle 50.00 -name {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]} {pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1]}
Info (332142): No user constrained base clocks found in the design. Calling "derive_clocks -period 1.0"
Info (332105): Deriving Clocks
    Info (332105): create_clock -period 1.000 -name camera_pclk camera_pclk
    Info (332105): create_clock -period 1.000 -name sdram_control_top:sdram_control_top|sd_rd_req sdram_control_top:sdram_control_top|sd_rd_req
Info (332143): No user constrained clock uncertainty found in the design. Calling "derive_clock_uncertainty"
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Info: Found TIMEQUEST_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON
Info: Analyzing Slow 1200mV 85C Model
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -4.912
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -4.912             -72.856 sdram_control_top:sdram_control_top|sd_rd_req 
    Info (332119):    -3.701             -84.640 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -3.298            -129.431 camera_pclk 
    Info (332119):     2.997               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    12.199               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    12.933               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
Info (332146): Worst-case hold slack is 0.396
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.396               0.000 camera_pclk 
    Info (332119):     0.423               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.432               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.452               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.453               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.496               0.000 sdram_control_top:sdram_control_top|sd_rd_req 
Info (332146): Worst-case recovery slack is -2.978
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -2.978             -67.118 camera_pclk 
Info (332146): Worst-case removal slack is 2.230
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.230               0.000 camera_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -142.063 camera_pclk 
    Info (332119):     0.427               0.000 sdram_control_top:sdram_control_top|sd_rd_req 
    Info (332119):     2.748               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.691               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.718               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.832               0.000 clk 
    Info (332119):    14.685               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Slow 1200mV 0C Model
Info (334003): Started post-fitting delay annotation
Info (334004): Delay annotation completed successfully
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -5.092
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -5.092             -75.577 sdram_control_top:sdram_control_top|sd_rd_req 
    Info (332119):    -3.098             -70.162 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -2.989            -117.525 camera_pclk 
    Info (332119):     3.167               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    13.293               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    13.898               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.376
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.376               0.000 camera_pclk 
    Info (332119):     0.381               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.385               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.400               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.401               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     2.380               0.000 sdram_control_top:sdram_control_top|sd_rd_req 
Info (332146): Worst-case recovery slack is -3.029
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.029             -68.014 camera_pclk 
Info (332146): Worst-case removal slack is 2.043
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     2.043               0.000 camera_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.201
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.201            -142.206 camera_pclk 
    Info (332119):     0.262               0.000 sdram_control_top:sdram_control_top|sd_rd_req 
    Info (332119):     2.748               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.667               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.715               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     9.835               0.000 clk 
    Info (332119):    14.703               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info: Analyzing Fast 1200mV 0C Model
Info (332123): Deriving Clock Uncertainty. Please refer to report_sdc in TimeQuest to see clock uncertainties.
Critical Warning (332148): Timing requirements not met
    Info (11105): For recommendations on closing timing, run Report Timing Closure Recommendations in the TimeQuest Timing Analyzer.
Info (332146): Worst-case setup slack is -1.838
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -1.838             -25.568 sdram_control_top:sdram_control_top|sd_rd_req 
    Info (332119):    -1.769             -39.043 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):    -0.794             -18.634 camera_pclk 
    Info (332119):     4.674               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):    16.868               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    22.372               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332146): Worst-case hold slack is 0.129
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.129               0.000 camera_pclk 
    Info (332119):     0.144               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.178               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     0.186               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):     0.187               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     0.962               0.000 sdram_control_top:sdram_control_top|sd_rd_req 
Info (332146): Worst-case recovery slack is -0.780
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -0.780             -17.255 camera_pclk 
Info (332146): Worst-case removal slack is 0.786
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):     0.786               0.000 camera_pclk 
Info (332146): Worst-case minimum pulse width slack is -3.000
    Info (332119):     Slack       End Point TNS Clock 
    Info (332119): ========= =================== =====================
    Info (332119):    -3.000            -111.368 camera_pclk 
    Info (332119):     0.304               0.000 sdram_control_top:sdram_control_top|sd_rd_req 
    Info (332119):     2.828               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[1] 
    Info (332119):     3.733               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[0] 
    Info (332119):     9.423               0.000 clk 
    Info (332119):     9.734               0.000 pll_inst|altpll_component|auto_generated|pll1|clk[2] 
    Info (332119):    14.887               0.000 pll_hdmi_inst|altpll_component|auto_generated|pll1|clk[0] 
Info (332114): Report Metastability: Found 40 synchronizer chains.
    Info (332114): Design MTBF is not calculated because the design doesn't meet its timing requirements.
Info (332102): Design is not fully constrained for setup requirements
Info (332102): Design is not fully constrained for hold requirements
Info: Quartus Prime TimeQuest Timing Analyzer was successful. 0 errors, 6 warnings
    Info: Peak virtual memory: 4823 megabytes
    Info: Processing ended: Wed Jan 05 21:42:06 2022
    Info: Elapsed time: 00:00:02
    Info: Total CPU time (on all processors): 00:00:02


