LIBRARY ieee;
USE ieee.std_logic_1164.all;
USE ieee.std_logic_arith.all;
USE ieee.std_logic_unsigned.all;

ENTITY Encode_Filter IS
PORT
(
	clk : in std_logic;									--in  时钟 
	D : 	in std_logic;									--in  输入信号
	Q :   out std_logic;									--out 输出信号
);
END Controller;

ARCHITECTURE RTL OF Encode_Filter IS


signal dfilter5: : std_logic_vector(6 downto 0) ;

Constant valid0: std_logic_vector(6 downto 0): = "0000000" ;
Constant valid1: std_logic_vector(6 downto 0): = "1111111" ;


begin

	
	process ( clk )
	begin
		dfilter5 <= dfilter5[5 downto 0] &  D  ;	//输入寄存器左移+数据
	
		if ( dfilter5 = "0000000" ) then									--0复位
	
		
	end process;
	


END RTL;