<stg><name>fft_stages_Pipeline_DFTpts</name>


<trans_list>

<trans id="256" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="237" from="2" to="3">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="238" from="3" to="4">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="239" from="4" to="5">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="240" from="5" to="6">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="241" from="6" to="7">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="242" from="7" to="8">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="243" from="8" to="9">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="244" from="9" to="10">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="245" from="10" to="11">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="246" from="11" to="12">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="247" from="12" to="13">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="248" from="13" to="14">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="249" from="14" to="15">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="250" from="15" to="16">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="251" from="16" to="17">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="252" from="17" to="18">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>

<trans id="253" from="18" to="19">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="22" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="32" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %p_Val2_s = alloca i32 1

]]></Node>
<StgValue><ssdm name="p_Val2_s"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:1 %trunc_ln_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %trunc_ln

]]></Node>
<StgValue><ssdm name="trunc_ln_read"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:2 %sub5_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub5_cast

]]></Node>
<StgValue><ssdm name="sub5_cast_read"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="4" op_0_bw="4" op_1_bw="4">
<![CDATA[
newFuncRoot:3 %sub3_cast_read = read i4 @_ssdm_op_Read.ap_auto.i4, i4 %sub3_cast

]]></Node>
<StgValue><ssdm name="sub3_cast_read"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:4 %zext_ln157_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln157

]]></Node>
<StgValue><ssdm name="zext_ln157_read"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
newFuncRoot:5 %zext_ln160_read = read i9 @_ssdm_op_Read.ap_auto.i9, i9 %zext_ln160

]]></Node>
<StgValue><ssdm name="zext_ln160_read"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="32" op_0_bw="4">
<![CDATA[
newFuncRoot:6 %sub3_cast_cast = zext i4 %sub3_cast_read

]]></Node>
<StgValue><ssdm name="sub3_cast_cast"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="31" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:7 %zext_ln157_cast = zext i9 %zext_ln157_read

]]></Node>
<StgValue><ssdm name="zext_ln157_cast"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="32" op_0_bw="9">
<![CDATA[
newFuncRoot:8 %zext_ln160_cast = zext i9 %zext_ln160_read

]]></Node>
<StgValue><ssdm name="zext_ln160_cast"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="0" op_0_bw="32" op_1_bw="32">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i32 0, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:10 %br_ln0 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="36" bw="32" op_0_bw="32" op_1_bw="0">
<![CDATA[
for.cond:0 %i_3 = load i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="i_3"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="37" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.cond:1 %specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str

]]></Node>
<StgValue><ssdm name="specpipeline_ln0"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="22" op_0_bw="22" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.cond:2 %tmp_4 = partselect i22 @_ssdm_op_PartSelect.i22.i32.i32.i32, i32 %i_3, i32 10, i32 31

]]></Node>
<StgValue><ssdm name="tmp_4"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="1" op_0_bw="22" op_1_bw="22">
<![CDATA[
for.cond:3 %icmp_ln169 = icmp_slt  i22 %tmp_4, i22 1

]]></Node>
<StgValue><ssdm name="icmp_ln169"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.cond:4 %br_ln169 = br i1 %icmp_ln169, void %for.end.exitStub, void %for.body

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="6" op_0_bw="4">
<![CDATA[
for.body:4 %zext_ln674 = zext i4 %sub5_cast_read

]]></Node>
<StgValue><ssdm name="zext_ln674"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="6" op_0_bw="6" op_1_bw="6">
<![CDATA[
for.body:5 %xor_ln674 = xor i6 %zext_ln674, i6 31

]]></Node>
<StgValue><ssdm name="xor_ln674"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="32" op_0_bw="6">
<![CDATA[
for.body:6 %zext_ln674_1 = zext i6 %xor_ln674

]]></Node>
<StgValue><ssdm name="zext_ln674_1"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="1" lat="1">
<core>Shifter</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:7 %lshr_ln674 = lshr i32 4294967295, i32 %zext_ln674_1

]]></Node>
<StgValue><ssdm name="lshr_ln674"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="1" lat="1">
<core>LogicGate</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:8 %lhs = and i32 %i_3, i32 %lshr_ln674

]]></Node>
<StgValue><ssdm name="lhs"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="9" op_0_bw="32">
<![CDATA[
for.body:9 %trunc_ln1540 = trunc i32 %lhs

]]></Node>
<StgValue><ssdm name="trunc_ln1540"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="160" bw="1" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4418.exit:0 %icmp_ln1065 = icmp_eq  i32 %lhs, i32 %zext_ln160_cast

]]></Node>
<StgValue><ssdm name="icmp_ln1065"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="161" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4418.exit:1 %add_ln184 = add i32 %i_3, i32 %zext_ln157_cast

]]></Node>
<StgValue><ssdm name="add_ln184"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="46" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="42" bw="2" op_0_bw="32">
<![CDATA[
for.body:0 %empty = trunc i32 %i_3

]]></Node>
<StgValue><ssdm name="empty"/></StgValue>
</operation>

<operation id="47" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="44" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="1">
<![CDATA[
for.body:2 %p_Result_s = bitset i32 @_ssdm_op_BitSet.i32.i32.i32.i1, i32 %i_3, i32 %sub3_cast_cast, i1 1

]]></Node>
<StgValue><ssdm name="p_Result_s"/></StgValue>
</operation>

<operation id="48" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="45" bw="2" op_0_bw="32">
<![CDATA[
for.body:3 %trunc_ln850 = trunc i32 %p_Result_s

]]></Node>
<StgValue><ssdm name="trunc_ln850"/></StgValue>
</operation>

<operation id="49" st_id="2" stage="1" lat="1">
<core>Multiplier</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="52" bw="9" op_0_bw="9" op_1_bw="9">
<![CDATA[
for.body:10 %ret_V = mul i9 %trunc_ln1540, i9 %trunc_ln_read

]]></Node>
<StgValue><ssdm name="ret_V"/></StgValue>
</operation>

<operation id="50" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:16 %lshr_ln = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %p_Result_s, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln"/></StgValue>
</operation>

<operation id="51" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="84" bw="8" op_0_bw="8" op_1_bw="32" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body:42 %lshr_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %i_3, i32 2, i32 9

]]></Node>
<StgValue><ssdm name="lshr_ln1"/></StgValue>
</operation>

<operation id="52" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
for.body:68 %switch_ln179 = switch i2 %trunc_ln850, void %arrayidx3414.case.3, i2 0, void %arrayidx3414.case.0, i2 1, void %arrayidx3414.case.1, i2 2, void %arrayidx3414.case.2

]]></Node>
<StgValue><ssdm name="switch_ln179"/></StgValue>
</operation>

<operation id="53" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="162" bw="32" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
arrayidx4418.exit:2 %i = select i1 %icmp_ln1065, i32 %add_ln184, i32 %i_3

]]></Node>
<StgValue><ssdm name="i"/></StgValue>
</operation>

<operation id="54" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="163" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx4418.exit:3 %i_2 = add i32 %i, i32 1

]]></Node>
<StgValue><ssdm name="i_2"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="164" bw="0" op_0_bw="32" op_1_bw="32" op_2_bw="0" op_3_bw="0">
<![CDATA[
arrayidx4418.exit:4 %store_ln169 = store i32 %i_2, i32 %p_Val2_s

]]></Node>
<StgValue><ssdm name="store_ln169"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="165" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4418.exit:5 %br_ln169 = br void %for.cond

]]></Node>
<StgValue><ssdm name="br_ln169"/></StgValue>
</operation>
</state>

<state id="3" st_id="4">

<operation id="57" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="53" bw="64" op_0_bw="9">
<![CDATA[
for.body:11 %zext_ln1540 = zext i9 %ret_V

]]></Node>
<StgValue><ssdm name="zext_ln1540"/></StgValue>
</operation>

<operation id="58" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="54" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:12 %W_real_addr = getelementptr i32 %W_real, i64 0, i64 %zext_ln1540

]]></Node>
<StgValue><ssdm name="W_real_addr"/></StgValue>
</operation>

<operation id="59" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
for.body:13 %c2 = load i9 %W_real_addr

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>

<operation id="60" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="56" bw="9" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:14 %W_imag_addr = getelementptr i32 %W_imag, i64 0, i64 %zext_ln1540

]]></Node>
<StgValue><ssdm name="W_imag_addr"/></StgValue>
</operation>

<operation id="61" st_id="3" stage="2" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
for.body:15 %s2 = load i9 %W_imag_addr

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="62" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="64" op_0_bw="8">
<![CDATA[
for.body:17 %zext_ln176 = zext i8 %lshr_ln

]]></Node>
<StgValue><ssdm name="zext_ln176"/></StgValue>
</operation>

<operation id="63" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:18 %X_R_0_addr = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="X_R_0_addr"/></StgValue>
</operation>

<operation id="64" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:19 %X_R_1_addr = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="X_R_1_addr"/></StgValue>
</operation>

<operation id="65" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:20 %X_R_2_addr = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="X_R_2_addr"/></StgValue>
</operation>

<operation id="66" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:21 %X_R_3_addr = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="X_R_3_addr"/></StgValue>
</operation>

<operation id="67" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
for.body:22 %X_R_0_load = load i8 %X_R_0_addr

]]></Node>
<StgValue><ssdm name="X_R_0_load"/></StgValue>
</operation>

<operation id="68" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
for.body:23 %X_R_1_load = load i8 %X_R_1_addr

]]></Node>
<StgValue><ssdm name="X_R_1_load"/></StgValue>
</operation>

<operation id="69" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.body:24 %X_R_2_load = load i8 %X_R_2_addr

]]></Node>
<StgValue><ssdm name="X_R_2_load"/></StgValue>
</operation>

<operation id="70" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.body:25 %X_R_3_load = load i8 %X_R_3_addr

]]></Node>
<StgValue><ssdm name="X_R_3_load"/></StgValue>
</operation>

<operation id="71" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:28 %X_I_0_addr = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="X_I_0_addr"/></StgValue>
</operation>

<operation id="72" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:29 %X_I_1_addr = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="X_I_1_addr"/></StgValue>
</operation>

<operation id="73" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:30 %X_I_2_addr = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="X_I_2_addr"/></StgValue>
</operation>

<operation id="74" st_id="3" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:31 %X_I_3_addr = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="X_I_3_addr"/></StgValue>
</operation>

<operation id="75" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
for.body:32 %X_I_0_load = load i8 %X_I_0_addr

]]></Node>
<StgValue><ssdm name="X_I_0_load"/></StgValue>
</operation>

<operation id="76" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.body:33 %X_I_1_load = load i8 %X_I_1_addr

]]></Node>
<StgValue><ssdm name="X_I_1_load"/></StgValue>
</operation>

<operation id="77" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
for.body:34 %X_I_2_load = load i8 %X_I_2_addr

]]></Node>
<StgValue><ssdm name="X_I_2_load"/></StgValue>
</operation>

<operation id="78" st_id="3" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
for.body:35 %X_I_3_load = load i8 %X_I_3_addr

]]></Node>
<StgValue><ssdm name="X_I_3_load"/></StgValue>
</operation>
</state>

<state id="4" st_id="5">

<operation id="79" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="55" bw="32" op_0_bw="9">
<![CDATA[
for.body:13 %c2 = load i9 %W_real_addr

]]></Node>
<StgValue><ssdm name="c2"/></StgValue>
</operation>

<operation id="80" st_id="4" stage="1" lat="2">
<core>ROM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="57" bw="32" op_0_bw="9">
<![CDATA[
for.body:15 %s2 = load i9 %W_imag_addr

]]></Node>
<StgValue><ssdm name="s2"/></StgValue>
</operation>

<operation id="81" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
for.body:22 %X_R_0_load = load i8 %X_R_0_addr

]]></Node>
<StgValue><ssdm name="X_R_0_load"/></StgValue>
</operation>

<operation id="82" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
for.body:23 %X_R_1_load = load i8 %X_R_1_addr

]]></Node>
<StgValue><ssdm name="X_R_1_load"/></StgValue>
</operation>

<operation id="83" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.body:24 %X_R_2_load = load i8 %X_R_2_addr

]]></Node>
<StgValue><ssdm name="X_R_2_load"/></StgValue>
</operation>

<operation id="84" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.body:25 %X_R_3_load = load i8 %X_R_3_addr

]]></Node>
<StgValue><ssdm name="X_R_3_load"/></StgValue>
</operation>

<operation id="85" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body:26 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %X_R_0_load, i32 %X_R_1_load, i32 %X_R_2_load, i32 %X_R_3_load, i2 %trunc_ln850

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="86" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
for.body:32 %X_I_0_load = load i8 %X_I_0_addr

]]></Node>
<StgValue><ssdm name="X_I_0_load"/></StgValue>
</operation>

<operation id="87" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.body:33 %X_I_1_load = load i8 %X_I_1_addr

]]></Node>
<StgValue><ssdm name="X_I_1_load"/></StgValue>
</operation>

<operation id="88" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="8">
<![CDATA[
for.body:34 %X_I_2_load = load i8 %X_I_2_addr

]]></Node>
<StgValue><ssdm name="X_I_2_load"/></StgValue>
</operation>

<operation id="89" st_id="4" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="32" op_0_bw="8">
<![CDATA[
for.body:35 %X_I_3_load = load i8 %X_I_3_addr

]]></Node>
<StgValue><ssdm name="X_I_3_load"/></StgValue>
</operation>

<operation id="90" st_id="4" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body:36 %tmp_1 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %X_I_0_load, i32 %X_I_1_load, i32 %X_I_2_load, i32 %X_I_3_load, i2 %trunc_ln850

]]></Node>
<StgValue><ssdm name="tmp_1"/></StgValue>
</operation>
</state>

<state id="5" st_id="6">

<operation id="91" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:27 %mul = fmul i32 %tmp, i32 %c2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="92" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:37 %mul1 = fmul i32 %tmp_1, i32 %s2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="93" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:39 %mul2 = fmul i32 %tmp_1, i32 %c2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="94" st_id="5" stage="4" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:40 %mul3 = fmul i32 %tmp, i32 %s2

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="6" st_id="7">

<operation id="95" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:27 %mul = fmul i32 %tmp, i32 %c2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="96" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:37 %mul1 = fmul i32 %tmp_1, i32 %s2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="97" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:39 %mul2 = fmul i32 %tmp_1, i32 %c2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="98" st_id="6" stage="3" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:40 %mul3 = fmul i32 %tmp, i32 %s2

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="7" st_id="8">

<operation id="99" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:27 %mul = fmul i32 %tmp, i32 %c2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="100" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:37 %mul1 = fmul i32 %tmp_1, i32 %s2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="101" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:39 %mul2 = fmul i32 %tmp_1, i32 %c2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="102" st_id="7" stage="2" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:40 %mul3 = fmul i32 %tmp, i32 %s2

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="8" st_id="9">

<operation id="103" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:27 %mul = fmul i32 %tmp, i32 %c2

]]></Node>
<StgValue><ssdm name="mul"/></StgValue>
</operation>

<operation id="104" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:37 %mul1 = fmul i32 %tmp_1, i32 %s2

]]></Node>
<StgValue><ssdm name="mul1"/></StgValue>
</operation>

<operation id="105" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:39 %mul2 = fmul i32 %tmp_1, i32 %c2

]]></Node>
<StgValue><ssdm name="mul2"/></StgValue>
</operation>

<operation id="106" st_id="8" stage="1" lat="4">
<core>FMul_maxdsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:40 %mul3 = fmul i32 %tmp, i32 %s2

]]></Node>
<StgValue><ssdm name="mul3"/></StgValue>
</operation>
</state>

<state id="9" st_id="10">

<operation id="107" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:38 %temp_R = fsub i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="108" st_id="9" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:41 %temp_I = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="10" st_id="11">

<operation id="109" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:38 %temp_R = fsub i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="110" st_id="10" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:41 %temp_I = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="11" st_id="12">

<operation id="111" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:38 %temp_R = fsub i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="112" st_id="11" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:41 %temp_I = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>
</state>

<state id="12" st_id="13">

<operation id="113" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:38 %temp_R = fsub i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="114" st_id="12" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:41 %temp_I = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="115" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="85" bw="64" op_0_bw="8">
<![CDATA[
for.body:43 %zext_ln179 = zext i8 %lshr_ln1

]]></Node>
<StgValue><ssdm name="zext_ln179"/></StgValue>
</operation>

<operation id="116" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="86" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:44 %X_R_0_addr_1 = getelementptr i32 %X_R_0, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="X_R_0_addr_1"/></StgValue>
</operation>

<operation id="117" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="87" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:45 %X_R_1_addr_1 = getelementptr i32 %X_R_1, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="X_R_1_addr_1"/></StgValue>
</operation>

<operation id="118" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="88" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:46 %X_R_2_addr_1 = getelementptr i32 %X_R_2, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="X_R_2_addr_1"/></StgValue>
</operation>

<operation id="119" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="89" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:47 %X_R_3_addr_1 = getelementptr i32 %X_R_3, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="X_R_3_addr_1"/></StgValue>
</operation>

<operation id="120" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
for.body:48 %X_R_0_load_1 = load i8 %X_R_0_addr_1

]]></Node>
<StgValue><ssdm name="X_R_0_load_1"/></StgValue>
</operation>

<operation id="121" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.body:49 %X_R_1_load_1 = load i8 %X_R_1_addr_1

]]></Node>
<StgValue><ssdm name="X_R_1_load_1"/></StgValue>
</operation>

<operation id="122" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
for.body:50 %X_R_2_load_1 = load i8 %X_R_2_addr_1

]]></Node>
<StgValue><ssdm name="X_R_2_load_1"/></StgValue>
</operation>

<operation id="123" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.body:51 %X_R_3_load_1 = load i8 %X_R_3_addr_1

]]></Node>
<StgValue><ssdm name="X_R_3_load_1"/></StgValue>
</operation>

<operation id="124" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="100" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:58 %X_I_0_addr_1 = getelementptr i32 %X_I_0, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="X_I_0_addr_1"/></StgValue>
</operation>

<operation id="125" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="101" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:59 %X_I_1_addr_1 = getelementptr i32 %X_I_1, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="X_I_1_addr_1"/></StgValue>
</operation>

<operation id="126" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="102" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:60 %X_I_2_addr_1 = getelementptr i32 %X_I_2, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="X_I_2_addr_1"/></StgValue>
</operation>

<operation id="127" st_id="12" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="103" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:61 %X_I_3_addr_1 = getelementptr i32 %X_I_3, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="X_I_3_addr_1"/></StgValue>
</operation>

<operation id="128" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
for.body:62 %X_I_0_load_1 = load i8 %X_I_0_addr_1

]]></Node>
<StgValue><ssdm name="X_I_0_load_1"/></StgValue>
</operation>

<operation id="129" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
for.body:63 %X_I_1_load_1 = load i8 %X_I_1_addr_1

]]></Node>
<StgValue><ssdm name="X_I_1_load_1"/></StgValue>
</operation>

<operation id="130" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
for.body:64 %X_I_2_load_1 = load i8 %X_I_2_addr_1

]]></Node>
<StgValue><ssdm name="X_I_2_load_1"/></StgValue>
</operation>

<operation id="131" st_id="12" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
for.body:65 %X_I_3_load_1 = load i8 %X_I_3_addr_1

]]></Node>
<StgValue><ssdm name="X_I_3_load_1"/></StgValue>
</operation>
</state>

<state id="13" st_id="14">

<operation id="132" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:38 %temp_R = fsub i32 %mul, i32 %mul1

]]></Node>
<StgValue><ssdm name="temp_R"/></StgValue>
</operation>

<operation id="133" st_id="13" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:41 %temp_I = fadd i32 %mul2, i32 %mul3

]]></Node>
<StgValue><ssdm name="temp_I"/></StgValue>
</operation>

<operation id="134" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="90" bw="32" op_0_bw="8">
<![CDATA[
for.body:48 %X_R_0_load_1 = load i8 %X_R_0_addr_1

]]></Node>
<StgValue><ssdm name="X_R_0_load_1"/></StgValue>
</operation>

<operation id="135" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="91" bw="32" op_0_bw="8">
<![CDATA[
for.body:49 %X_R_1_load_1 = load i8 %X_R_1_addr_1

]]></Node>
<StgValue><ssdm name="X_R_1_load_1"/></StgValue>
</operation>

<operation id="136" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="92" bw="32" op_0_bw="8">
<![CDATA[
for.body:50 %X_R_2_load_1 = load i8 %X_R_2_addr_1

]]></Node>
<StgValue><ssdm name="X_R_2_load_1"/></StgValue>
</operation>

<operation id="137" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="93" bw="32" op_0_bw="8">
<![CDATA[
for.body:51 %X_R_3_load_1 = load i8 %X_R_3_addr_1

]]></Node>
<StgValue><ssdm name="X_R_3_load_1"/></StgValue>
</operation>

<operation id="138" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="94" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body:52 %tmp_2 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %X_R_0_load_1, i32 %X_R_1_load_1, i32 %X_R_2_load_1, i32 %X_R_3_load_1, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_2"/></StgValue>
</operation>

<operation id="139" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="104" bw="32" op_0_bw="8">
<![CDATA[
for.body:62 %X_I_0_load_1 = load i8 %X_I_0_addr_1

]]></Node>
<StgValue><ssdm name="X_I_0_load_1"/></StgValue>
</operation>

<operation id="140" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="105" bw="32" op_0_bw="8">
<![CDATA[
for.body:63 %X_I_1_load_1 = load i8 %X_I_1_addr_1

]]></Node>
<StgValue><ssdm name="X_I_1_load_1"/></StgValue>
</operation>

<operation id="141" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="106" bw="32" op_0_bw="8">
<![CDATA[
for.body:64 %X_I_2_load_1 = load i8 %X_I_2_addr_1

]]></Node>
<StgValue><ssdm name="X_I_2_load_1"/></StgValue>
</operation>

<operation id="142" st_id="13" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="107" bw="32" op_0_bw="8">
<![CDATA[
for.body:65 %X_I_3_load_1 = load i8 %X_I_3_addr_1

]]></Node>
<StgValue><ssdm name="X_I_3_load_1"/></StgValue>
</operation>

<operation id="143" st_id="13" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="108" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="2">
<![CDATA[
for.body:66 %tmp_3 = mux i32 @_ssdm_op_Mux.ap_auto.4float.i2, i32 %X_I_0_load_1, i32 %X_I_1_load_1, i32 %X_I_2_load_1, i32 %X_I_3_load_1, i2 %empty

]]></Node>
<StgValue><ssdm name="tmp_3"/></StgValue>
</operation>

<operation id="144" st_id="13" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="138" bw="0" op_0_bw="2" op_1_bw="0" op_2_bw="2" op_3_bw="0" op_4_bw="2" op_5_bw="0" op_6_bw="2" op_7_bw="0">
<![CDATA[
arrayidx3414.exit:6 %switch_ln181 = switch i2 %empty, void %arrayidx4418.case.3, i2 0, void %arrayidx4418.case.0, i2 1, void %arrayidx4418.case.1, i2 2, void %arrayidx4418.case.2

]]></Node>
<StgValue><ssdm name="switch_ln181"/></StgValue>
</operation>
</state>

<state id="14" st_id="15">

<operation id="145" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:53 %sub = fsub i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="146" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:67 %sub1 = fsub i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="147" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:0 %add = fadd i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="148" st_id="14" stage="5" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:5 %add1 = fadd i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="15" st_id="16">

<operation id="149" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:53 %sub = fsub i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="150" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:67 %sub1 = fsub i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="151" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:0 %add = fadd i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="152" st_id="15" stage="4" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:5 %add1 = fadd i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="16" st_id="17">

<operation id="153" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:53 %sub = fsub i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="154" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:67 %sub1 = fsub i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="155" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:0 %add = fadd i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="156" st_id="16" stage="3" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:5 %add1 = fadd i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="17" st_id="18">

<operation id="157" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:53 %sub = fsub i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="158" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:67 %sub1 = fsub i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="159" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:0 %add = fadd i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="160" st_id="17" stage="2" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:5 %add1 = fadd i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>
</state>

<state id="18" st_id="19">

<operation id="161" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="95" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:53 %sub = fsub i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="sub"/></StgValue>
</operation>

<operation id="162" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="109" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body:67 %sub1 = fsub i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="sub1"/></StgValue>
</operation>

<operation id="163" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:0 %add = fadd i32 %tmp_2, i32 %temp_R

]]></Node>
<StgValue><ssdm name="add"/></StgValue>
</operation>

<operation id="164" st_id="18" stage="1" lat="5">
<core>FAddSub_fulldsp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
arrayidx3414.exit:5 %add1 = fadd i32 %tmp_3, i32 %temp_I

]]></Node>
<StgValue><ssdm name="add1"/></StgValue>
</operation>

<operation id="206" st_id="18" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln169" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="167" bw="0">
<![CDATA[
for.end.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="19" st_id="20">

<operation id="165" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="43" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body:1 %specloopname_ln170 = specloopname void @_ssdm_op_SpecLoopName, void @empty_1

]]></Node>
<StgValue><ssdm name="specloopname_ln170"/></StgValue>
</operation>

<operation id="166" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="96" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:54 %OUT_R_0_addr = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="OUT_R_0_addr"/></StgValue>
</operation>

<operation id="167" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="97" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:55 %OUT_R_1_addr = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="OUT_R_1_addr"/></StgValue>
</operation>

<operation id="168" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="98" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:56 %OUT_R_2_addr = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="OUT_R_2_addr"/></StgValue>
</operation>

<operation id="169" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="99" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body:57 %OUT_R_3_addr = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="OUT_R_3_addr"/></StgValue>
</operation>

<operation id="170" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3414.case.2:0 %store_ln179 = store i32 %sub, i8 %OUT_R_2_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="171" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3414.case.2:1 %OUT_I_2_addr = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="OUT_I_2_addr"/></StgValue>
</operation>

<operation id="172" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="114" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3414.case.2:2 %store_ln180 = store i32 %sub1, i8 %OUT_I_2_addr

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="173" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3414.case.2:3 %br_ln180 = br void %arrayidx3414.exit

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="174" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="117" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3414.case.1:0 %store_ln179 = store i32 %sub, i8 %OUT_R_1_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="175" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3414.case.1:1 %OUT_I_1_addr = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="OUT_I_1_addr"/></StgValue>
</operation>

<operation id="176" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3414.case.1:2 %store_ln180 = store i32 %sub1, i8 %OUT_I_1_addr

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="177" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="120" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3414.case.1:3 %br_ln180 = br void %arrayidx3414.exit

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="178" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3414.case.0:0 %store_ln179 = store i32 %sub, i8 %OUT_R_0_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="179" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="123" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3414.case.0:1 %OUT_I_0_addr = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="OUT_I_0_addr"/></StgValue>
</operation>

<operation id="180" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3414.case.0:2 %store_ln180 = store i32 %sub1, i8 %OUT_I_0_addr

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="181" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3414.case.0:3 %br_ln180 = br void %arrayidx3414.exit

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="182" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3414.case.3:0 %store_ln179 = store i32 %sub, i8 %OUT_R_3_addr

]]></Node>
<StgValue><ssdm name="store_ln179"/></StgValue>
</operation>

<operation id="183" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3414.case.3:1 %OUT_I_3_addr = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln176

]]></Node>
<StgValue><ssdm name="OUT_I_3_addr"/></StgValue>
</operation>

<operation id="184" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="129" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx3414.case.3:2 %store_ln180 = store i32 %sub1, i8 %OUT_I_3_addr

]]></Node>
<StgValue><ssdm name="store_ln180"/></StgValue>
</operation>

<operation id="185" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln850" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="130" bw="0" op_0_bw="0">
<![CDATA[
arrayidx3414.case.3:3 %br_ln180 = br void %arrayidx3414.exit

]]></Node>
<StgValue><ssdm name="br_ln180"/></StgValue>
</operation>

<operation id="186" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3414.exit:1 %OUT_R_0_addr_1 = getelementptr i32 %OUT_R_0, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="OUT_R_0_addr_1"/></StgValue>
</operation>

<operation id="187" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3414.exit:2 %OUT_R_1_addr_1 = getelementptr i32 %OUT_R_1, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="OUT_R_1_addr_1"/></StgValue>
</operation>

<operation id="188" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3414.exit:3 %OUT_R_2_addr_1 = getelementptr i32 %OUT_R_2, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="OUT_R_2_addr_1"/></StgValue>
</operation>

<operation id="189" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx3414.exit:4 %OUT_R_3_addr_1 = getelementptr i32 %OUT_R_3, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="OUT_R_3_addr_1"/></StgValue>
</operation>

<operation id="190" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="140" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx4418.case.2:0 %store_ln181 = store i32 %add, i8 %OUT_R_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="191" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="141" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4418.case.2:1 %OUT_I_2_addr_1 = getelementptr i32 %OUT_I_2, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="OUT_I_2_addr_1"/></StgValue>
</operation>

<operation id="192" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="142" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx4418.case.2:2 %store_ln182 = store i32 %add1, i8 %OUT_I_2_addr_1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="193" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="143" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4418.case.2:3 %br_ln182 = br void %arrayidx4418.exit

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="194" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="145" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx4418.case.1:0 %store_ln181 = store i32 %add, i8 %OUT_R_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="195" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="146" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4418.case.1:1 %OUT_I_1_addr_1 = getelementptr i32 %OUT_I_1, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="OUT_I_1_addr_1"/></StgValue>
</operation>

<operation id="196" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="147" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx4418.case.1:2 %store_ln182 = store i32 %add1, i8 %OUT_I_1_addr_1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="197" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="148" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4418.case.1:3 %br_ln182 = br void %arrayidx4418.exit

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="198" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="150" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx4418.case.0:0 %store_ln181 = store i32 %add, i8 %OUT_R_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="199" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="151" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4418.case.0:1 %OUT_I_0_addr_1 = getelementptr i32 %OUT_I_0, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="OUT_I_0_addr_1"/></StgValue>
</operation>

<operation id="200" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="152" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx4418.case.0:2 %store_ln182 = store i32 %add1, i8 %OUT_I_0_addr_1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="201" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="153" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4418.case.0:3 %br_ln182 = br void %arrayidx4418.exit

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>

<operation id="202" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="155" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx4418.case.3:0 %store_ln181 = store i32 %add, i8 %OUT_R_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln181"/></StgValue>
</operation>

<operation id="203" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="156" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
arrayidx4418.case.3:1 %OUT_I_3_addr_1 = getelementptr i32 %OUT_I_3, i64 0, i64 %zext_ln179

]]></Node>
<StgValue><ssdm name="OUT_I_3_addr_1"/></StgValue>
</operation>

<operation id="204" st_id="19" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="157" bw="0" op_0_bw="32" op_1_bw="8">
<![CDATA[
arrayidx4418.case.3:2 %store_ln182 = store i32 %add1, i8 %OUT_I_3_addr_1

]]></Node>
<StgValue><ssdm name="store_ln182"/></StgValue>
</operation>

<operation id="205" st_id="19" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="empty" val="-1"/>
</and_exp></or_exp>
</condition>

<Node id="158" bw="0" op_0_bw="0">
<![CDATA[
arrayidx4418.case.3:3 %br_ln182 = br void %arrayidx4418.exit

]]></Node>
<StgValue><ssdm name="br_ln182"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
