{
  "family": "STM32H7",
  "architecture": "arm-cortex-m7",
  "vendor": "Unknown",
  "mcus": {
    "STM32H753x": {
      "flash": {
        "size_kb": 64,
        "base_address": "0x08000000",
        "page_size_kb": 1
      },
      "ram": {
        "size_kb": 20,
        "base_address": "0x20000000"
      },
      "peripherals": {
        "COMP": {
          "instances": [
            {
              "name": "COMP1",
              "base": "0x58003800",
              "irq": 137
            }
          ],
          "registers": {
            "SR": {
              "offset": "0x00",
              "size": 32,
              "description": "Comparator status register"
            },
            "ICFR": {
              "offset": "0x04",
              "size": 32,
              "description": "Comparator interrupt clear flag\n          register"
            },
            "OR": {
              "offset": "0x08",
              "size": 32,
              "description": "Comparator option register"
            },
            "CFGR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "Comparator configuration register\n          1"
            },
            "CFGR2": {
              "offset": "0x10",
              "size": 32,
              "description": "Comparator configuration register\n          2"
            }
          },
          "bits": {
            "SR": {
              "C1VAL": {
                "bit": 0,
                "description": "COMP channel 1 output status\n              bit"
              },
              "C2VAL": {
                "bit": 1,
                "description": "COMP channel 2 output status\n              bit"
              },
              "C1IF": {
                "bit": 16,
                "description": "COMP channel 1 Interrupt\n              Flag"
              },
              "C2IF": {
                "bit": 17,
                "description": "COMP channel 2 Interrupt\n              Flag"
              }
            },
            "ICFR": {
              "CC1IF": {
                "bit": 16,
                "description": "Clear COMP channel 1 Interrupt\n              Flag"
              },
              "CC2IF": {
                "bit": 17,
                "description": "Clear COMP channel 2 Interrupt\n              Flag"
              }
            },
            "OR": {
              "AFOP": {
                "bit": 0,
                "description": "Selection of source for alternate\n              function of output ports",
                "width": 11
              },
              "OR": {
                "bit": 11,
                "description": "Option Register",
                "width": 21
              }
            },
            "CFGR1": {
              "EN": {
                "bit": 0,
                "description": "COMP channel 1 enable bit"
              },
              "BRGEN": {
                "bit": 1,
                "description": "Scaler bridge enable"
              },
              "SCALEN": {
                "bit": 2,
                "description": "Voltage scaler enable bit"
              },
              "POLARITY": {
                "bit": 3,
                "description": "COMP channel 1 polarity selection\n              bit"
              },
              "ITEN": {
                "bit": 6,
                "description": "COMP channel 1 interrupt\n              enable"
              },
              "HYST": {
                "bit": 8,
                "description": "COMP channel 1 hysteresis selection\n              bits",
                "width": 2
              },
              "PWRMODE": {
                "bit": 12,
                "description": "Power Mode of the COMP channel\n              1",
                "width": 2
              },
              "INMSEL": {
                "bit": 16,
                "description": "COMP channel 1 inverting input selection\n              field",
                "width": 3
              },
              "INPSEL": {
                "bit": 20,
                "description": "COMP channel 1 non-inverting input\n              selection bit"
              },
              "BLANKING": {
                "bit": 24,
                "description": "COMP channel 1 blanking source selection\n              bits",
                "width": 4
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock bit"
              }
            },
            "CFGR2": {
              "EN": {
                "bit": 0,
                "description": "COMP channel 1 enable bit"
              },
              "BRGEN": {
                "bit": 1,
                "description": "Scaler bridge enable"
              },
              "SCALEN": {
                "bit": 2,
                "description": "Voltage scaler enable bit"
              },
              "POLARITY": {
                "bit": 3,
                "description": "COMP channel 1 polarity selection\n              bit"
              },
              "WINMODE": {
                "bit": 4,
                "description": "Window comparator mode selection\n              bit"
              },
              "ITEN": {
                "bit": 6,
                "description": "COMP channel 1 interrupt\n              enable"
              },
              "HYST": {
                "bit": 8,
                "description": "COMP channel 1 hysteresis selection\n              bits",
                "width": 2
              },
              "PWRMODE": {
                "bit": 12,
                "description": "Power Mode of the COMP channel\n              1",
                "width": 2
              },
              "INMSEL": {
                "bit": 16,
                "description": "COMP channel 1 inverting input selection\n              field",
                "width": 3
              },
              "INPSEL": {
                "bit": 20,
                "description": "COMP channel 1 non-inverting input\n              selection bit"
              },
              "BLANKING": {
                "bit": 24,
                "description": "COMP channel 1 blanking source selection\n              bits",
                "width": 4
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock bit"
              }
            }
          }
        },
        "CRS": {
          "instances": [
            {
              "name": "CRS",
              "base": "0x40008400",
              "irq": 144
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "CRS control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "This register can be written only when the\n          frequency error counter is disabled (CEN bit is cleared\n          in CRS_CR). When the counter is enabled, this register is\n          write-protected."
            },
            "ISR": {
              "offset": "0x08",
              "size": 32,
              "description": "CRS interrupt and status\n          register"
            },
            "ICR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CRS interrupt flag clear\n          register"
            }
          },
          "bits": {
            "CR": {
              "SYNCOKIE": {
                "bit": 0,
                "description": "SYNC event OK interrupt\n              enable"
              },
              "SYNCWARNIE": {
                "bit": 1,
                "description": "SYNC warning interrupt\n              enable"
              },
              "ERRIE": {
                "bit": 2,
                "description": "Synchronization or trimming error\n              interrupt enable"
              },
              "ESYNCIE": {
                "bit": 3,
                "description": "Expected SYNC interrupt\n              enable"
              },
              "CEN": {
                "bit": 5,
                "description": "Frequency error counter enable This bit\n              enables the oscillator clock for the frequency error\n              counter. When this bit is set, the CRS_CFGR register\n              is write-protected and cannot be\n              modified."
              },
              "AUTOTRIMEN": {
                "bit": 6,
                "description": "Automatic trimming enable This bit\n              enables the automatic hardware adjustment of TRIM\n              bits according to the measured frequency error\n              between two SYNC events. If this bit is set, the TRIM\n              bits are read-only. The TRIM value can be adjusted by\n              hardware by one or two steps at a time, depending on\n              the measured frequency error value. Refer to\n              Section7.3.4: Frequency error evaluation and\n              automatic trimming for more details."
              },
              "SWSYNC": {
                "bit": 7,
                "description": "Generate software SYNC event This bit is\n              set by software in order to generate a software SYNC\n              event. It is automatically cleared by\n              hardware."
              },
              "TRIM": {
                "bit": 8,
                "description": "HSI48 oscillator smooth trimming These\n              bits provide a user-programmable trimming value to\n              the HSI48 oscillator. They can be programmed to\n              adjust to variations in voltage and temperature that\n              influence the frequency of the HSI48. The default\n              value is 32, which corresponds to the middle of the\n              trimming interval. The trimming step is around 67 kHz\n              between two consecutive TRIM steps. A higher TRIM\n              value corresponds to a higher output frequency. When\n              the AUTOTRIMEN bit is set, this field is controlled\n              by hardware and is read-only.",
                "width": 6
              }
            },
            "CFGR": {
              "RELOAD": {
                "bit": 0,
                "description": "Counter reload value RELOAD is the value\n              to be loaded in the frequency error counter with each\n              SYNC event. Refer to Section7.3.3: Frequency error\n              measurement for more details about counter\n              behavior.",
                "width": 16
              },
              "FELIM": {
                "bit": 16,
                "description": "Frequency error limit FELIM contains the\n              value to be used to evaluate the captured frequency\n              error value latched in the FECAP[15:0] bits of the\n              CRS_ISR register. Refer to Section7.3.4: Frequency\n              error evaluation and automatic trimming for more\n              details about FECAP evaluation.",
                "width": 8
              },
              "SYNCDIV": {
                "bit": 24,
                "description": "SYNC divider These bits are set and\n              cleared by software to control the division factor of\n              the SYNC signal.",
                "width": 3
              },
              "SYNCSRC": {
                "bit": 28,
                "description": "SYNC signal source selection These bits\n              are set and cleared by software to select the SYNC\n              signal source. Note: When using USB LPM (Link Power\n              Management) and the device is in Sleep mode, the\n              periodic USB SOF will not be generated by the host.\n              No SYNC signal will therefore be provided to the CRS\n              to calibrate the HSI48 on the run. To guarantee the\n              required clock precision after waking up from Sleep\n              mode, the LSE or reference clock on the GPIOs should\n              be used as SYNC signal.",
                "width": 2
              },
              "SYNCPOL": {
                "bit": 31,
                "description": "SYNC polarity selection This bit is set\n              and cleared by software to select the input polarity\n              for the SYNC signal source."
              }
            },
            "ISR": {
              "SYNCOKF": {
                "bit": 0,
                "description": "SYNC event OK flag This flag is set by\n              hardware when the measured frequency error is smaller\n              than FELIM * 3. This means that either no adjustment\n              of the TRIM value is needed or that an adjustment by\n              one trimming step is enough to compensate the\n              frequency error. An interrupt is generated if the\n              SYNCOKIE bit is set in the CRS_CR register. It is\n              cleared by software by setting the SYNCOKC bit in the\n              CRS_ICR register."
              },
              "SYNCWARNF": {
                "bit": 1,
                "description": "SYNC warning flag This flag is set by\n              hardware when the measured frequency error is greater\n              than or equal to FELIM * 3, but smaller than FELIM *\n              128. This means that to compensate the frequency\n              error, the TRIM value must be adjusted by two steps\n              or more. An interrupt is generated if the SYNCWARNIE\n              bit is set in the CRS_CR register. It is cleared by\n              software by setting the SYNCWARNC bit in the CRS_ICR\n              register."
              },
              "ERRF": {
                "bit": 2,
                "description": "Error flag This flag is set by hardware\n              in case of any synchronization or trimming error. It\n              is the logical OR of the TRIMOVF, SYNCMISS and\n              SYNCERR bits. An interrupt is generated if the ERRIE\n              bit is set in the CRS_CR register. It is cleared by\n              software in reaction to setting the ERRC bit in the\n              CRS_ICR register, which clears the TRIMOVF, SYNCMISS\n              and SYNCERR bits."
              },
              "ESYNCF": {
                "bit": 3,
                "description": "Expected SYNC flag This flag is set by\n              hardware when the frequency error counter reached a\n              zero value. An interrupt is generated if the ESYNCIE\n              bit is set in the CRS_CR register. It is cleared by\n              software by setting the ESYNCC bit in the CRS_ICR\n              register."
              },
              "SYNCERR": {
                "bit": 8,
                "description": "SYNC error This flag is set by hardware\n              when the SYNC pulse arrives before the ESYNC event\n              and the measured frequency error is greater than or\n              equal to FELIM * 128. This means that the frequency\n              error is too big (internal frequency too low) to be\n              compensated by adjusting the TRIM value, and that\n              some other action should be taken. An interrupt is\n              generated if the ERRIE bit is set in the CRS_CR\n              register. It is cleared by software by setting the\n              ERRC bit in the CRS_ICR register."
              },
              "SYNCMISS": {
                "bit": 9,
                "description": "SYNC missed This flag is set by hardware\n              when the frequency error counter reached value FELIM\n              * 128 and no SYNC was detected, meaning either that a\n              SYNC pulse was missed or that the frequency error is\n              too big (internal frequency too high) to be\n              compensated by adjusting the TRIM value, and that\n              some other action should be taken. At this point, the\n              frequency error counter is stopped (waiting for a\n              next SYNC) and an interrupt is generated if the ERRIE\n              bit is set in the CRS_CR register. It is cleared by\n              software by setting the ERRC bit in the CRS_ICR\n              register."
              },
              "TRIMOVF": {
                "bit": 10,
                "description": "Trimming overflow or underflow This flag\n              is set by hardware when the automatic trimming tries\n              to over- or under-flow the TRIM value. An interrupt\n              is generated if the ERRIE bit is set in the CRS_CR\n              register. It is cleared by software by setting the\n              ERRC bit in the CRS_ICR register."
              },
              "FEDIR": {
                "bit": 15,
                "description": "Frequency error direction FEDIR is the\n              counting direction of the frequency error counter\n              latched in the time of the last SYNC event. It shows\n              whether the actual frequency is below or above the\n              target."
              },
              "FECAP": {
                "bit": 16,
                "description": "Frequency error capture FECAP is the\n              frequency error counter value latched in the time of\n              the last SYNC event. Refer to Section7.3.4: Frequency\n              error evaluation and automatic trimming for more\n              details about FECAP usage.",
                "width": 16
              }
            },
            "ICR": {
              "SYNCOKC": {
                "bit": 0,
                "description": "SYNC event OK clear flag Writing 1 to\n              this bit clears the SYNCOKF flag in the CRS_ISR\n              register."
              },
              "SYNCWARNC": {
                "bit": 1,
                "description": "SYNC warning clear flag Writing 1 to\n              this bit clears the SYNCWARNF flag in the CRS_ISR\n              register."
              },
              "ERRC": {
                "bit": 2,
                "description": "Error clear flag Writing 1 to this bit\n              clears TRIMOVF, SYNCMISS and SYNCERR bits and\n              consequently also the ERRF flag in the CRS_ISR\n              register."
              },
              "ESYNCC": {
                "bit": 3,
                "description": "Expected SYNC clear flag Writing 1 to\n              this bit clears the ESYNCF flag in the CRS_ISR\n              register."
              }
            }
          }
        },
        "DAC": {
          "instances": [
            {
              "name": "DAC",
              "base": "0x40007400"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "DAC control register"
            },
            "SWTRGR": {
              "offset": "0x04",
              "size": 32,
              "description": "DAC software trigger register"
            },
            "DHR12R1": {
              "offset": "0x08",
              "size": 32,
              "description": "DAC channel1 12-bit right-aligned data\n          holding register"
            },
            "DHR12L1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DAC channel1 12-bit left aligned data\n          holding register"
            },
            "DHR8R1": {
              "offset": "0x10",
              "size": 32,
              "description": "DAC channel1 8-bit right aligned data\n          holding register"
            },
            "DHR12R2": {
              "offset": "0x14",
              "size": 32,
              "description": "DAC channel2 12-bit right aligned data\n          holding register"
            },
            "DHR12L2": {
              "offset": "0x18",
              "size": 32,
              "description": "DAC channel2 12-bit left aligned data\n          holding register"
            },
            "DHR8R2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DAC channel2 8-bit right-aligned data\n          holding register"
            },
            "DHR12RD": {
              "offset": "0x20",
              "size": 32,
              "description": "Dual DAC 12-bit right-aligned data holding\n          register"
            },
            "DHR12LD": {
              "offset": "0x24",
              "size": 32,
              "description": "DUAL DAC 12-bit left aligned data holding\n          register"
            },
            "DHR8RD": {
              "offset": "0x28",
              "size": 32,
              "description": "DUAL DAC 8-bit right aligned data holding\n          register"
            },
            "DOR1": {
              "offset": "0x2C",
              "size": 32,
              "description": "DAC channel1 data output\n          register"
            },
            "DOR2": {
              "offset": "0x30",
              "size": 32,
              "description": "DAC channel2 data output\n          register"
            },
            "SR": {
              "offset": "0x34",
              "size": 32,
              "description": "DAC status register"
            },
            "CCR": {
              "offset": "0x38",
              "size": 32,
              "description": "DAC calibration control\n          register"
            },
            "MCR": {
              "offset": "0x3C",
              "size": 32,
              "description": "DAC mode control register"
            },
            "SHSR1": {
              "offset": "0x40",
              "size": 32,
              "description": "DAC Sample and Hold sample time register\n          1"
            },
            "SHSR2": {
              "offset": "0x44",
              "size": 32,
              "description": "DAC Sample and Hold sample time register\n          2"
            },
            "SHHR": {
              "offset": "0x48",
              "size": 32,
              "description": "DAC Sample and Hold hold time\n          register"
            },
            "SHRR": {
              "offset": "0x4C",
              "size": 32,
              "description": "DAC Sample and Hold refresh time\n          register"
            }
          },
          "bits": {
            "CR": {
              "EN1": {
                "bit": 0,
                "description": "DAC channel1 enable This bit is set and\n              cleared by software to enable/disable DAC\n              channel1."
              },
              "TEN1": {
                "bit": 1,
                "description": "DAC channel1 trigger\n              enable"
              },
              "TSEL1": {
                "bit": 2,
                "description": "DAC channel1 trigger selection These\n              bits select the external event used to trigger DAC\n              channel1. Note: Only used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled).",
                "width": 3
              },
              "WAVE1": {
                "bit": 6,
                "description": "DAC channel1 noise/triangle wave\n              generation enable These bits are set and cleared by\n              software. Note: Only used if bit TEN1 = 1 (DAC\n              channel1 trigger enabled).",
                "width": 2
              },
              "MAMP1": {
                "bit": 8,
                "description": "DAC channel1 mask/amplitude selector\n              These bits are written by software to select mask in\n              wave generation mode or amplitude in triangle\n              generation mode. = 1011: Unmask bits[11:0] of LFSR/\n              triangle amplitude equal to 4095",
                "width": 4
              },
              "DMAEN1": {
                "bit": 12,
                "description": "DAC channel1 DMA enable This bit is set\n              and cleared by software."
              },
              "DMAUDRIE1": {
                "bit": 13,
                "description": "DAC channel1 DMA Underrun Interrupt\n              enable This bit is set and cleared by\n              software."
              },
              "CEN1": {
                "bit": 14,
                "description": "DAC Channel 1 calibration enable This\n              bit is set and cleared by software to enable/disable\n              DAC channel 1 calibration, it can be written only if\n              bit EN1=0 into DAC_CR (the calibration mode can be\n              entered/exit only when the DAC channel is disabled)\n              Otherwise, the write operation is\n              ignored."
              },
              "EN2": {
                "bit": 16,
                "description": "DAC channel2 enable This bit is set and\n              cleared by software to enable/disable DAC\n              channel2."
              },
              "TEN2": {
                "bit": 17,
                "description": "DAC channel2 trigger\n              enable"
              },
              "TSEL2": {
                "bit": 18,
                "description": "DAC channel2 trigger selection These\n              bits select the external event used to trigger DAC\n              channel2 Note: Only used if bit TEN2 = 1 (DAC\n              channel2 trigger enabled).",
                "width": 3
              },
              "WAVE2": {
                "bit": 22,
                "description": "DAC channel2 noise/triangle wave\n              generation enable These bits are set/reset by\n              software. 1x: Triangle wave generation enabled Note:\n              Only used if bit TEN2 = 1 (DAC channel2 trigger\n              enabled)",
                "width": 2
              },
              "MAMP2": {
                "bit": 24,
                "description": "DAC channel2 mask/amplitude selector\n              These bits are written by software to select mask in\n              wave generation mode or amplitude in triangle\n              generation mode. = 1011: Unmask bits[11:0] of LFSR/\n              triangle amplitude equal to 4095",
                "width": 4
              },
              "DMAEN2": {
                "bit": 28,
                "description": "DAC channel2 DMA enable This bit is set\n              and cleared by software."
              },
              "DMAUDRIE2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun interrupt\n              enable This bit is set and cleared by\n              software."
              },
              "CEN2": {
                "bit": 30,
                "description": "DAC Channel 2 calibration enable This\n              bit is set and cleared by software to enable/disable\n              DAC channel 2 calibration, it can be written only if\n              bit EN2=0 into DAC_CR (the calibration mode can be\n              entered/exit only when the DAC channel is disabled)\n              Otherwise, the write operation is\n              ignored."
              }
            },
            "SWTRGR": {
              "SWTRIG1": {
                "bit": 0,
                "description": "DAC channel1 software trigger This bit\n              is set by software to trigger the DAC in software\n              trigger mode. Note: This bit is cleared by hardware\n              (one APB1 clock cycle later) once the DAC_DHR1\n              register value has been loaded into the DAC_DOR1\n              register."
              },
              "SWTRIG2": {
                "bit": 1,
                "description": "DAC channel2 software trigger This bit\n              is set by software to trigger the DAC in software\n              trigger mode. Note: This bit is cleared by hardware\n              (one APB1 clock cycle later) once the DAC_DHR2\n              register value has been loaded into the DAC_DOR2\n              register."
              }
            },
            "DHR12R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1.",
                "width": 12
              }
            },
            "DHR12L1": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1.",
                "width": 12
              }
            },
            "DHR8R1": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel1.",
                "width": 8
              }
            },
            "DHR12R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DHR12L2": {
              "DACC2DHR": {
                "bit": 4,
                "description": "DAC channel2 12-bit left-aligned data\n              These bits are written by software which specify\n              12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DHR8R2": {
              "DACC2DHR": {
                "bit": 0,
                "description": "DAC channel2 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel2.",
                "width": 8
              }
            },
            "DHR12RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1.",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 16,
                "description": "DAC channel2 12-bit right-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DHR12LD": {
              "DACC1DHR": {
                "bit": 4,
                "description": "DAC channel1 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel1.",
                "width": 12
              },
              "DACC2DHR": {
                "bit": 20,
                "description": "DAC channel2 12-bit left-aligned data\n              These bits are written by software which specifies\n              12-bit data for DAC channel2.",
                "width": 12
              }
            },
            "DHR8RD": {
              "DACC1DHR": {
                "bit": 0,
                "description": "DAC channel1 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel1.",
                "width": 8
              },
              "DACC2DHR": {
                "bit": 8,
                "description": "DAC channel2 8-bit right-aligned data\n              These bits are written by software which specifies\n              8-bit data for DAC channel2.",
                "width": 8
              }
            },
            "DOR1": {
              "DACC1DOR": {
                "bit": 0,
                "description": "DAC channel1 data output These bits are\n              read-only, they contain data output for DAC\n              channel1.",
                "width": 12
              }
            },
            "DOR2": {
              "DACC2DOR": {
                "bit": 0,
                "description": "DAC channel2 data output These bits are\n              read-only, they contain data output for DAC\n              channel2.",
                "width": 12
              }
            },
            "SR": {
              "DMAUDR1": {
                "bit": 13,
                "description": "DAC channel1 DMA underrun flag This bit\n              is set by hardware and cleared by software (by\n              writing it to 1)."
              },
              "CAL_FLAG1": {
                "bit": 14,
                "description": "DAC Channel 1 calibration offset status\n              This bit is set and cleared by hardware"
              },
              "BWST1": {
                "bit": 15,
                "description": "DAC Channel 1 busy writing sample time\n              flag This bit is systematically set just after Sample\n              & Hold mode enable and is set each time the\n              software writes the register DAC_SHSR1, It is cleared\n              by hardware when the write operation of DAC_SHSR1 is\n              complete. (It takes about 3LSI periods of\n              synchronization)."
              },
              "DMAUDR2": {
                "bit": 29,
                "description": "DAC channel2 DMA underrun flag This bit\n              is set by hardware and cleared by software (by\n              writing it to 1)."
              },
              "CAL_FLAG2": {
                "bit": 30,
                "description": "DAC Channel 2 calibration offset status\n              This bit is set and cleared by hardware"
              },
              "BWST2": {
                "bit": 31,
                "description": "DAC Channel 2 busy writing sample time\n              flag This bit is systematically set just after Sample\n              & Hold mode enable and is set each time the\n              software writes the register DAC_SHSR2, It is cleared\n              by hardware when the write operation of DAC_SHSR2 is\n              complete. (It takes about 3 LSI periods of\n              synchronization)."
              }
            },
            "CCR": {
              "OTRIM1": {
                "bit": 0,
                "description": "DAC Channel 1 offset trimming\n              value",
                "width": 5
              },
              "OTRIM2": {
                "bit": 16,
                "description": "DAC Channel 2 offset trimming\n              value",
                "width": 5
              }
            },
            "MCR": {
              "MODE1": {
                "bit": 0,
                "description": "DAC Channel 1 mode These bits can be\n              written only when the DAC is disabled and not in the\n              calibration mode (when bit EN1=0 and bit CEN1 =0 in\n              the DAC_CR register). If EN1=1 or CEN1 =1 the write\n              operation is ignored. They can be set and cleared by\n              software to select the DAC Channel 1 mode: DAC\n              Channel 1 in normal Mode DAC Channel 1 in sample\n              &amp; hold mode",
                "width": 3
              },
              "MODE2": {
                "bit": 16,
                "description": "DAC Channel 2 mode These bits can be\n              written only when the DAC is disabled and not in the\n              calibration mode (when bit EN2=0 and bit CEN2 =0 in\n              the DAC_CR register). If EN2=1 or CEN2 =1 the write\n              operation is ignored. They can be set and cleared by\n              software to select the DAC Channel 2 mode: DAC\n              Channel 2 in normal Mode DAC Channel 2 in sample\n              &amp; hold mode",
                "width": 3
              }
            },
            "SHSR1": {
              "TSAMPLE1": {
                "bit": 0,
                "description": "DAC Channel 1 sample Time (only valid in\n              sample &amp; hold mode) These bits can be written\n              when the DAC channel1 is disabled or also during\n              normal operation. in the latter case, the write can\n              be done only when BWSTx of DAC_SR register is low, If\n              BWSTx=1, the write operation is\n              ignored.",
                "width": 10
              }
            },
            "SHSR2": {
              "TSAMPLE2": {
                "bit": 0,
                "description": "DAC Channel 2 sample Time (only valid in\n              sample &amp; hold mode) These bits can be written\n              when the DAC channel2 is disabled or also during\n              normal operation. in the latter case, the write can\n              be done only when BWSTx of DAC_SR register is low, if\n              BWSTx=1, the write operation is\n              ignored.",
                "width": 10
              }
            },
            "SHHR": {
              "THOLD1": {
                "bit": 0,
                "description": "DAC Channel 1 hold Time (only valid in\n              sample &amp; hold mode) Hold time= (THOLD[9:0]) x\n              T LSI",
                "width": 10
              },
              "THOLD2": {
                "bit": 16,
                "description": "DAC Channel 2 hold time (only valid in\n              sample &amp; hold mode). Hold time= (THOLD[9:0])\n              x T LSI",
                "width": 10
              }
            },
            "SHRR": {
              "TREFRESH1": {
                "bit": 0,
                "description": "DAC Channel 1 refresh Time (only valid\n              in sample &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI",
                "width": 8
              },
              "TREFRESH2": {
                "bit": 16,
                "description": "DAC Channel 2 refresh Time (only valid\n              in sample &amp; hold mode) Refresh time=\n              (TREFRESH[7:0]) x T LSI",
                "width": 8
              }
            }
          }
        },
        "DMA": {
          "instances": [
            {
              "name": "BDMA",
              "base": "0x58025400",
              "irq": 129
            },
            {
              "name": "DMA2D",
              "base": "0x52001000",
              "irq": 90
            },
            {
              "name": "DMAMUX2",
              "base": "0x58025800",
              "irq": 128
            },
            {
              "name": "MDMA",
              "base": "0x52000000",
              "irq": 122
            },
            {
              "name": "DMAMUX1",
              "base": "0x40020800",
              "irq": 102
            },
            {
              "name": "Ethernet_DMA",
              "base": "0x40029000"
            },
            {
              "name": "DMA1",
              "base": "0x40020000",
              "irq": 11
            },
            {
              "name": "DMA2",
              "base": "0x40020400",
              "irq": 13
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "DMA interrupt status register"
            },
            "IFCR": {
              "offset": "0x04",
              "size": 32,
              "description": "DMA interrupt flag clear\n          register"
            },
            "CCR1": {
              "offset": "0x08",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CPAR1": {
              "offset": "0x10",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CMAR1": {
              "offset": "0x14",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CCR2": {
              "offset": "0x1C",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR2": {
              "offset": "0x20",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CPAR2": {
              "offset": "0x24",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CMAR2": {
              "offset": "0x28",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CCR3": {
              "offset": "0x30",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR3": {
              "offset": "0x34",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CPAR3": {
              "offset": "0x38",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CMAR3": {
              "offset": "0x3C",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CCR4": {
              "offset": "0x44",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR4": {
              "offset": "0x48",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CPAR4": {
              "offset": "0x4C",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CMAR4": {
              "offset": "0x50",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CCR5": {
              "offset": "0x58",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR5": {
              "offset": "0x5C",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CPAR5": {
              "offset": "0x60",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CMAR5": {
              "offset": "0x64",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CCR6": {
              "offset": "0x6C",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR6": {
              "offset": "0x70",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CPAR6": {
              "offset": "0x74",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CMAR6": {
              "offset": "0x78",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CCR7": {
              "offset": "0x80",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR7": {
              "offset": "0x84",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CPAR7": {
              "offset": "0x88",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CMAR7": {
              "offset": "0x8C",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CCR8": {
              "offset": "0x94",
              "size": 32,
              "description": "DMA channel x configuration\n          register"
            },
            "CNDTR8": {
              "offset": "0x98",
              "size": 32,
              "description": "DMA channel x number of data\n          register"
            },
            "CPAR8": {
              "offset": "0x9C",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            },
            "CMAR8": {
              "offset": "0xA0",
              "size": 32,
              "description": "This register must not be written when the\n          channel is enabled."
            }
          },
          "bits": {
            "ISR": {
              "GIF1": {
                "bit": 0,
                "description": "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TCIF1": {
                "bit": 1,
                "description": "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "HTIF1": {
                "bit": 2,
                "description": "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TEIF1": {
                "bit": 3,
                "description": "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "GIF2": {
                "bit": 4,
                "description": "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TCIF2": {
                "bit": 5,
                "description": "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "HTIF2": {
                "bit": 6,
                "description": "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TEIF2": {
                "bit": 7,
                "description": "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "GIF3": {
                "bit": 8,
                "description": "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TCIF3": {
                "bit": 9,
                "description": "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "HTIF3": {
                "bit": 10,
                "description": "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TEIF3": {
                "bit": 11,
                "description": "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "GIF4": {
                "bit": 12,
                "description": "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TCIF4": {
                "bit": 13,
                "description": "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "HTIF4": {
                "bit": 14,
                "description": "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TEIF4": {
                "bit": 15,
                "description": "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "GIF5": {
                "bit": 16,
                "description": "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TCIF5": {
                "bit": 17,
                "description": "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "HTIF5": {
                "bit": 18,
                "description": "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TEIF5": {
                "bit": 19,
                "description": "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "GIF6": {
                "bit": 20,
                "description": "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TCIF6": {
                "bit": 21,
                "description": "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "HTIF6": {
                "bit": 22,
                "description": "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TEIF6": {
                "bit": 23,
                "description": "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "GIF7": {
                "bit": 24,
                "description": "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TCIF7": {
                "bit": 25,
                "description": "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "HTIF7": {
                "bit": 26,
                "description": "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TEIF7": {
                "bit": 27,
                "description": "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "GIF8": {
                "bit": 28,
                "description": "Channel x global interrupt flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TCIF8": {
                "bit": 29,
                "description": "Channel x transfer complete flag (x =\n              1..8) This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "HTIF8": {
                "bit": 30,
                "description": "Channel x half transfer flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              },
              "TEIF8": {
                "bit": 31,
                "description": "Channel x transfer error flag (x = 1..8)\n              This bit is set by hardware. It is cleared by\n              software writing 1 to the corresponding bit in the\n              DMA_IFCR register."
              }
            },
            "IFCR": {
              "CGIF1": {
                "bit": 0,
                "description": "Channel x global interrupt clear This\n              bit is set and cleared by software."
              },
              "CTCIF1": {
                "bit": 1,
                "description": "Channel x transfer complete clear This\n              bit is set and cleared by software."
              },
              "CHTIF1": {
                "bit": 2,
                "description": "Channel x half transfer clear This bit\n              is set and cleared by software."
              },
              "CTEIF1": {
                "bit": 3,
                "description": "Channel x transfer error clear This bit\n              is set and cleared by software."
              },
              "CGIF2": {
                "bit": 4,
                "description": "Channel x global interrupt clear This\n              bit is set and cleared by software."
              },
              "CTCIF2": {
                "bit": 5,
                "description": "Channel x transfer complete clear This\n              bit is set and cleared by software."
              },
              "CHTIF2": {
                "bit": 6,
                "description": "Channel x half transfer clear This bit\n              is set and cleared by software."
              },
              "CTEIF2": {
                "bit": 7,
                "description": "Channel x transfer error clear This bit\n              is set and cleared by software."
              },
              "CGIF3": {
                "bit": 8,
                "description": "Channel x global interrupt clear This\n              bit is set and cleared by software."
              },
              "CTCIF3": {
                "bit": 9,
                "description": "Channel x transfer complete clear This\n              bit is set and cleared by software."
              },
              "CHTIF3": {
                "bit": 10,
                "description": "Channel x half transfer clear This bit\n              is set and cleared by software."
              },
              "CTEIF3": {
                "bit": 11,
                "description": "Channel x transfer error clear This bit\n              is set and cleared by software."
              },
              "CGIF4": {
                "bit": 12,
                "description": "Channel x global interrupt clear This\n              bit is set and cleared by software."
              },
              "CTCIF4": {
                "bit": 13,
                "description": "Channel x transfer complete clear This\n              bit is set and cleared by software."
              },
              "CHTIF4": {
                "bit": 14,
                "description": "Channel x half transfer clear This bit\n              is set and cleared by software."
              },
              "CTEIF4": {
                "bit": 15,
                "description": "Channel x transfer error clear This bit\n              is set and cleared by software."
              },
              "CGIF5": {
                "bit": 16,
                "description": "Channel x global interrupt clear This\n              bit is set and cleared by software."
              },
              "CTCIF5": {
                "bit": 17,
                "description": "Channel x transfer complete clear This\n              bit is set and cleared by software."
              },
              "CHTIF5": {
                "bit": 18,
                "description": "Channel x half transfer clear This bit\n              is set and cleared by software."
              },
              "CTEIF5": {
                "bit": 19,
                "description": "Channel x transfer error clear This bit\n              is set and cleared by software."
              },
              "CGIF6": {
                "bit": 20,
                "description": "Channel x global interrupt clear This\n              bit is set and cleared by software."
              },
              "CTCIF6": {
                "bit": 21,
                "description": "Channel x transfer complete clear This\n              bit is set and cleared by software."
              },
              "CHTIF6": {
                "bit": 22,
                "description": "Channel x half transfer clear This bit\n              is set and cleared by software."
              },
              "CTEIF6": {
                "bit": 23,
                "description": "Channel x transfer error clear This bit\n              is set and cleared by software."
              },
              "CGIF7": {
                "bit": 24,
                "description": "Channel x global interrupt clear This\n              bit is set and cleared by software."
              },
              "CTCIF7": {
                "bit": 25,
                "description": "Channel x transfer complete clear This\n              bit is set and cleared by software."
              },
              "CHTIF7": {
                "bit": 26,
                "description": "Channel x half transfer clear This bit\n              is set and cleared by software."
              },
              "CTEIF7": {
                "bit": 27,
                "description": "Channel x transfer error clear This bit\n              is set and cleared by software."
              },
              "CGIF8": {
                "bit": 28,
                "description": "Channel x global interrupt clear This\n              bit is set and cleared by software."
              },
              "CTCIF8": {
                "bit": 29,
                "description": "Channel x transfer complete clear This\n              bit is set and cleared by software."
              },
              "CHTIF8": {
                "bit": 30,
                "description": "Channel x half transfer clear This bit\n              is set and cleared by software."
              },
              "CTEIF8": {
                "bit": 31,
                "description": "Channel x transfer error clear This bit\n              is set and cleared by software."
              }
            },
            "CCR1": {
              "EN": {
                "bit": 0,
                "description": "Channel enable This bit is set and\n              cleared by software."
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt enable This bit\n              is set and cleared by software."
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt enable This bit\n              is set and cleared by software."
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction This bit is set\n              and cleared by software."
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode This bit is set and\n              cleared by software."
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode This bit is\n              set and cleared by software."
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode This bit is set\n              and cleared by software."
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level These bits are\n              set and cleared by software.",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode This bit is set\n              and cleared by software."
              }
            },
            "CNDTR1": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not.",
                "width": 16
              }
            },
            "CPAR1": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CMAR1": {
              "MA": {
                "bit": 0,
                "description": "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CCR2": {
              "EN": {
                "bit": 0,
                "description": "Channel enable This bit is set and\n              cleared by software."
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt enable This bit\n              is set and cleared by software."
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt enable This bit\n              is set and cleared by software."
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction This bit is set\n              and cleared by software."
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode This bit is set and\n              cleared by software."
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode This bit is\n              set and cleared by software."
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode This bit is set\n              and cleared by software."
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level These bits are\n              set and cleared by software.",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode This bit is set\n              and cleared by software."
              }
            },
            "CNDTR2": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not.",
                "width": 16
              }
            },
            "CPAR2": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CMAR2": {
              "MA": {
                "bit": 0,
                "description": "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CCR3": {
              "EN": {
                "bit": 0,
                "description": "Channel enable This bit is set and\n              cleared by software."
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt enable This bit\n              is set and cleared by software."
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt enable This bit\n              is set and cleared by software."
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction This bit is set\n              and cleared by software."
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode This bit is set and\n              cleared by software."
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode This bit is\n              set and cleared by software."
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode This bit is set\n              and cleared by software."
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level These bits are\n              set and cleared by software.",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode This bit is set\n              and cleared by software."
              }
            },
            "CNDTR3": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not.",
                "width": 16
              }
            },
            "CPAR3": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CMAR3": {
              "MA": {
                "bit": 0,
                "description": "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CCR4": {
              "EN": {
                "bit": 0,
                "description": "Channel enable This bit is set and\n              cleared by software."
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt enable This bit\n              is set and cleared by software."
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt enable This bit\n              is set and cleared by software."
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction This bit is set\n              and cleared by software."
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode This bit is set and\n              cleared by software."
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode This bit is\n              set and cleared by software."
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode This bit is set\n              and cleared by software."
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level These bits are\n              set and cleared by software.",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode This bit is set\n              and cleared by software."
              }
            },
            "CNDTR4": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not.",
                "width": 16
              }
            },
            "CPAR4": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CMAR4": {
              "MA": {
                "bit": 0,
                "description": "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CCR5": {
              "EN": {
                "bit": 0,
                "description": "Channel enable This bit is set and\n              cleared by software."
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt enable This bit\n              is set and cleared by software."
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt enable This bit\n              is set and cleared by software."
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction This bit is set\n              and cleared by software."
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode This bit is set and\n              cleared by software."
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode This bit is\n              set and cleared by software."
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode This bit is set\n              and cleared by software."
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level These bits are\n              set and cleared by software.",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode This bit is set\n              and cleared by software."
              }
            },
            "CNDTR5": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not.",
                "width": 16
              }
            },
            "CPAR5": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CMAR5": {
              "MA": {
                "bit": 0,
                "description": "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CCR6": {
              "EN": {
                "bit": 0,
                "description": "Channel enable This bit is set and\n              cleared by software."
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt enable This bit\n              is set and cleared by software."
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt enable This bit\n              is set and cleared by software."
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction This bit is set\n              and cleared by software."
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode This bit is set and\n              cleared by software."
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode This bit is\n              set and cleared by software."
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode This bit is set\n              and cleared by software."
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level These bits are\n              set and cleared by software.",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode This bit is set\n              and cleared by software."
              }
            },
            "CNDTR6": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not.",
                "width": 16
              }
            },
            "CPAR6": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CMAR6": {
              "MA": {
                "bit": 0,
                "description": "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CCR7": {
              "EN": {
                "bit": 0,
                "description": "Channel enable This bit is set and\n              cleared by software."
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt enable This bit\n              is set and cleared by software."
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt enable This bit\n              is set and cleared by software."
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction This bit is set\n              and cleared by software."
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode This bit is set and\n              cleared by software."
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode This bit is\n              set and cleared by software."
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode This bit is set\n              and cleared by software."
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level These bits are\n              set and cleared by software.",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode This bit is set\n              and cleared by software."
              }
            },
            "CNDTR7": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not.",
                "width": 16
              }
            },
            "CPAR7": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CMAR7": {
              "MA": {
                "bit": 0,
                "description": "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CCR8": {
              "EN": {
                "bit": 0,
                "description": "Channel enable This bit is set and\n              cleared by software."
              },
              "TCIE": {
                "bit": 1,
                "description": "Transfer complete interrupt enable This\n              bit is set and cleared by software."
              },
              "HTIE": {
                "bit": 2,
                "description": "Half transfer interrupt enable This bit\n              is set and cleared by software."
              },
              "TEIE": {
                "bit": 3,
                "description": "Transfer error interrupt enable This bit\n              is set and cleared by software."
              },
              "DIR": {
                "bit": 4,
                "description": "Data transfer direction This bit is set\n              and cleared by software."
              },
              "CIRC": {
                "bit": 5,
                "description": "Circular mode This bit is set and\n              cleared by software."
              },
              "PINC": {
                "bit": 6,
                "description": "Peripheral increment mode This bit is\n              set and cleared by software."
              },
              "MINC": {
                "bit": 7,
                "description": "Memory increment mode This bit is set\n              and cleared by software."
              },
              "PSIZE": {
                "bit": 8,
                "description": "Peripheral size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "MSIZE": {
                "bit": 10,
                "description": "Memory size These bits are set and\n              cleared by software.",
                "width": 2
              },
              "PL": {
                "bit": 12,
                "description": "Channel priority level These bits are\n              set and cleared by software.",
                "width": 2
              },
              "MEM2MEM": {
                "bit": 14,
                "description": "Memory to memory mode This bit is set\n              and cleared by software."
              }
            },
            "CNDTR8": {
              "NDT": {
                "bit": 0,
                "description": "Number of data to transfer Number of\n              data to be transferred (0 up to 65535). This register\n              can only be written when the channel is disabled.\n              Once the channel is enabled, this register is\n              read-only, indicating the remaining bytes to be\n              transmitted. This register decrements after each DMA\n              transfer. Once the transfer is completed, this\n              register can either stay at zero or be reloaded\n              automatically by the value previously programmed if\n              the channel is configured in auto-reload mode. If\n              this register is zero, no transaction can be served\n              whether the channel is enabled or not.",
                "width": 16
              }
            },
            "CPAR8": {
              "PA": {
                "bit": 0,
                "description": "Peripheral address Base address of the\n              peripheral data register from/to which the data will\n              be read/written. When PSIZE is 01 (16-bit), the PA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When PSIZE is 10 (32-bit), PA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            },
            "CMAR8": {
              "MA": {
                "bit": 0,
                "description": "Memory address Base address of the\n              memory area from/to which the data will be\n              read/written. When MSIZE is 01 (16-bit), the MA[0]\n              bit is ignored. Access is automatically aligned to a\n              half-word address. When MSIZE is 10 (32-bit), MA[1:0]\n              are ignored. Access is automatically aligned to a\n              word address.",
                "width": 32
              }
            }
          }
        },
        "FMC": {
          "instances": [
            {
              "name": "FMC",
              "base": "0x52004000",
              "irq": 48
            }
          ],
          "registers": {
            "BCR1": {
              "offset": "0x00",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories."
            },
            "BTR1": {
              "offset": "0x04",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the EXTMOD bit is set in the\n          FMC_BCRx register, then this register is partitioned for\n          write and read access, that is, 2 registers are\n          available: one to configure read accesses (this register)\n          and one to configure write accesses (FMC_BWTRx\n          registers)."
            },
            "BCR2": {
              "offset": "0x08",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories."
            },
            "BTR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the EXTMOD bit is set in the\n          FMC_BCRx register, then this register is partitioned for\n          write and read access, that is, 2 registers are\n          available: one to configure read accesses (this register)\n          and one to configure write accesses (FMC_BWTRx\n          registers)."
            },
            "BCR3": {
              "offset": "0x10",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories."
            },
            "BTR3": {
              "offset": "0x14",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the EXTMOD bit is set in the\n          FMC_BCRx register, then this register is partitioned for\n          write and read access, that is, 2 registers are\n          available: one to configure read accesses (this register)\n          and one to configure write accesses (FMC_BWTRx\n          registers)."
            },
            "BCR4": {
              "offset": "0x18",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories."
            },
            "BTR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank, used for SRAMs, PSRAM\n          and NOR Flash memories.If the EXTMOD bit is set in the\n          FMC_BCRx register, then this register is partitioned for\n          write and read access, that is, 2 registers are\n          available: one to configure read accesses (this register)\n          and one to configure write accesses (FMC_BWTRx\n          registers)."
            },
            "PCR": {
              "offset": "0x80",
              "size": 32,
              "description": "NAND Flash control registers"
            },
            "SR": {
              "offset": "0x84",
              "size": 32,
              "description": "This register contains information about the\n          FIFO status and interrupt. The FMC features a FIFO that\n          is used when writing to memories to transfer up to 16\n          words of data.This is used to quickly write to the FIFO\n          and free the AXI bus for transactions to peripherals\n          other than the FMC, while the FMC is draining its FIFO\n          into the memory. One of these register bits indicates the\n          status of the FIFO, for ECC purposes.The ECC is\n          calculated while the data are written to the memory. To\n          read the correct ECC, the software must consequently wait\n          until the FIFO is empty."
            },
            "PMEM": {
              "offset": "0x88",
              "size": 32,
              "description": "The FMC_PMEM read/write register contains\n          the timing information for NAND Flash memory bank. This\n          information is used to access either the common memory\n          space of the NAND Flash for command, address write access\n          and data read/write access."
            },
            "PATT": {
              "offset": "0x8C",
              "size": 32,
              "description": "The FMC_PATT read/write register contains\n          the timing information for NAND Flash memory bank. It is\n          used for 8-bit accesses to the attribute memory space of\n          the NAND Flash for the last address write access if the\n          timing must differ from that of previous accesses (for\n          Ready/Busy management, refer to Section20.8.5: NAND Flash\n          prewait feature)."
            },
            "ECCR": {
              "offset": "0x94",
              "size": 32,
              "description": "This register contain the current error\n          correction code value computed by the ECC computation\n          modules of the FMC NAND controller. When the CPU\n          reads/writes the data from a NAND Flash memory page at\n          the correct address (refer to Section20.8.6: Computation\n          of the error correction code (ECC) in NAND Flash memory),\n          the data read/written from/to the NAND Flash memory are\n          processed automatically by the ECC computation module.\n          When X bytes have been read (according to the ECCPS field\n          in the FMC_PCR registers), the CPU must read the computed\n          ECC value from the FMC_ECC registers. It then verifies if\n          these computed parity data are the same as the parity\n          value recorded in the spare area, to determine whether a\n          page is valid, and, to correct it otherwise. The FMC_ECCR\n          register should be cleared after being read by setting\n          the ECCEN bit to 0. To compute a new data block, the\n          ECCEN bit must be set to 1."
            },
            "BWTR1": {
              "offset": "0x104",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n          in the FMC_BCRx register, then this register is active\n          for write access."
            },
            "BWTR2": {
              "offset": "0x10C",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n          in the FMC_BCRx register, then this register is active\n          for write access."
            },
            "BWTR3": {
              "offset": "0x114",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n          in the FMC_BCRx register, then this register is active\n          for write access."
            },
            "BWTR4": {
              "offset": "0x11C",
              "size": 32,
              "description": "This register contains the control\n          information of each memory bank. It is used for SRAMs,\n          PSRAMs and NOR Flash memories. When the EXTMOD bit is set\n          in the FMC_BCRx register, then this register is active\n          for write access."
            },
            "SDCR1": {
              "offset": "0x140",
              "size": 32,
              "description": "This register contains the control\n          parameters for each SDRAM memory bank"
            },
            "SDCR2": {
              "offset": "0x144",
              "size": 32,
              "description": "This register contains the control\n          parameters for each SDRAM memory bank"
            },
            "SDTR1": {
              "offset": "0x148",
              "size": 32,
              "description": "This register contains the timing parameters\n          of each SDRAM bank"
            },
            "SDTR2": {
              "offset": "0x14C",
              "size": 32,
              "description": "This register contains the timing parameters\n          of each SDRAM bank"
            },
            "SDCMR": {
              "offset": "0x150",
              "size": 32,
              "description": "This register contains the command issued\n          when the SDRAM device is accessed. This register is used\n          to initialize the SDRAM device, and to activate the\n          Self-refresh and the Power-down modes. As soon as the\n          MODE field is written, the command will be issued only to\n          one or to both SDRAM banks according to CTB1 and CTB2\n          command bits. This register is the same for both SDRAM\n          banks."
            },
            "SDRTR": {
              "offset": "0x154",
              "size": 32,
              "description": "This register sets the refresh rate in\n          number of SDCLK clock cycles between the refresh cycles\n          by configuring the Refresh Timer Count value.Examplewhere\n          64 ms is the SDRAM refresh period.The refresh rate must\n          be increased by 20 SDRAM clock cycles (as in the above\n          example) to obtain a safe margin if an internal refresh\n          request occurs when a read request has been accepted. It\n          corresponds to a COUNT value of 0000111000000 (448). This\n          13-bit field is loaded into a timer which is decremented\n          using the SDRAM clock. This timer generates a refresh\n          pulse when zero is reached. The COUNT value must be set\n          at least to 41 SDRAM clock cycles.As soon as the\n          FMC_SDRTR register is programmed, the timer starts\n          counting. If the value programmed in the register is 0,\n          no refresh is carried out. This register must not be\n          reprogrammed after the initialization procedure to avoid\n          modifying the refresh rate.Each time a refresh pulse is\n          generated, this 13-bit COUNT field is reloaded into the\n          counter.If a memory access is in progress, the\n          Auto-refresh request is delayed. However, if the memory\n          access and Auto-refresh requests are generated\n          simultaneously, the Auto-refresh takes precedence. If the\n          memory access occurs during a refresh operation, the\n          request is buffered to be processed when the refresh is\n          complete.This register is common to SDRAM bank 1 and bank\n          2."
            },
            "SDSR": {
              "offset": "0x158",
              "size": 32,
              "description": "SDRAM Status register"
            }
          },
          "bits": {
            "BCR1": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit This bit enables\n              the memory bank. After reset Bank1 is enabled, all\n              others are disabled. Accessing a disabled bank causes\n              an ERROR on AXI bus."
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit\n              When this bit is set, the address and data values are\n              multiplexed on the data bus, valid only with NOR and\n              PSRAM memories:"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type These bits define the type\n              of external memory attached to the corresponding\n              memory bank:",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width Defines the\n              external memory device width, valid for all type of\n              memories.",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable This bit enables NOR\n              Flash memory access operations."
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit This bit\n              enables/disables synchronous accesses during read\n              operations. It is valid only for synchronous memories\n              operating in Burst mode:"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit This bit\n              defines the polarity of the wait signal from memory\n              used for either in synchronous or asynchronous\n              mode:"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration The NWAIT\n              signal indicates whether the data from the memory are\n              valid or if a wait state must be inserted when\n              accessing the memory in synchronous mode. This\n              configuration bit determines if NWAIT is asserted by\n              the memory one clock cycle before the wait state or\n              during the wait state:"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit This bit indicates\n              whether write operations are enabled/disabled in the\n              bank by the FMC:"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit This bit\n              enables/disables wait-state insertion via the NWAIT\n              signal when accessing the memory in synchronous\n              mode."
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable. This bit enables\n              the FMC to program the write timings for asynchronous\n              accesses inside the FMC_BWTR register, thus resulting\n              in different timings for read and write operations.\n              Note: When the extended mode is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows: ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n              mode when the NOR memory type is selected (MTYP =\n              0x10)."
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n              transfers This bit enables/disables the FMC to use\n              the wait signal even during an asynchronous\n              protocol."
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size These are used for\n              Cellular RAM 1.5 which does not allow burst access to\n              cross the address boundaries between pages. When\n              these bits are configured, the FMC controller splits\n              automatically the burst access when the memory page\n              size is reached (refer to memory datasheet for page\n              size). Other configuration: reserved.",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable For PSRAM (CRAM)\n              operating in Burst mode, the bit enables synchronous\n              accesses during write operations. The enable bit for\n              synchronous read accesses is the BURSTEN bit in the\n              FMC_BCRx register."
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous Clock Enable This bit enables\n              the FMC_CLK clock output to external memory devices.\n              Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n              dont care. It is only enabled through the FMC_BCR1\n              register. Bank 1 must be configured in synchronous\n              mode to generate the FMC_CLK continuous clock. If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n              specified by CLKDIV value in the FMC_BTR1 register.\n              CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode is used and CCLKEN bit is set, the synchronous\n              memories connected to other banks than Bank 1 are\n              clocked by the same clock (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n              banks has no effect.)"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO Disable This bit disables the\n              Write FIFO used by the FMC controller. Note: The\n              WFDIS bit of the FMC_BCR2..4 registers is dont care.\n              It is only enabled through the FMC_BCR1\n              register."
              },
              "BMAP": {
                "bit": 24,
                "description": "FMC bank mapping These bits allows\n              different to remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers are dont\n              care. It is only enabled through the FMC_BCR1\n              register.",
                "width": 2
              },
              "FMCEN": {
                "bit": 31,
                "description": "FMC controller Enable This bit\n              enables/disables the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4 registers is dont care. It is\n              only enabled through the FMC_BCR1\n              register."
              }
            },
            "BTR1": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration These bits\n              are written by software to define the duration of the\n              address setup phase (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and asynchronous NOR Flash: For\n              each access mode address setup phase duration, please\n              refer to the respective figure (refer to Figure81 to\n              Figure93). Note: In synchronous accesses, this value\n              is dont care. In Muxed mode or Mode D, the minimum\n              value for ADDSET is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in mode D or multiplexed accesses: For each\n              access mode address-hold phase duration, please refer\n              to the respective figure (Figure81 to Figure93).\n              Note: In synchronous accesses, this value is not\n              used, the address hold phase is always 1 memory clock\n              period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous accesses: For each memory type and\n              access mode data-phase duration, please refer to the\n              respective figure (Figure81 to Figure93). Example:\n              Mode1, write access, DATAST=1: Data-phase duration=\n              DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous accesses, this value is dont\n              care.",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write-to-read or read-to write transaction. The\n              programmed bus turnaround delay is inserted between\n              an asynchronous read (in muxed or mode D) or write\n              transaction and any other asynchronous /synchronous\n              read/write from/to a static bank. If a read operation\n              is performed, the bank can be the same or a different\n              one, whereas it must be different in case of write\n              operation to the bank, except in muxed mode or mode\n              D. In some cases, whatever the programmed BUSTRUN\n              values, the bus turnaround delay is fixed as follows:\n              The bus turnaround delay is not inserted between two\n              consecutive asynchronous write transfers to the same\n              static memory bank except in muxed mode and mode D.\n              There is a bus turnaround delay of 1 FMC clock cycle\n              between: Two consecutive asynchronous read transfers\n              to the same static memory bank except for modes muxed\n              and D. An asynchronous read to an asynchronous or\n              synchronous write to any static bank or dynamic bank\n              except in modes muxed and D mode. There is a bus\n              turnaround delay of 2 FMC clock cycle between: Two\n              consecutive synchronous write operations (in Burst or\n              Single mode) to the same bank. A synchronous write\n              (burst or single) access and an asynchronous write or\n              read transfer to or from static memory bank (the bank\n              can be the same or a different one in case of a read\n              operation. Two consecutive synchronous read\n              operations (in Burst or Single mode) followed by any\n              synchronous/asynchronous read or write from/to\n              another static memory bank. There is a bus turnaround\n              delay of 3 FMC clock cycle between: Two consecutive\n              synchronous write operations (in Burst or Single\n              mode) to different static banks. A synchronous write\n              access (in Burst or Single mode) and a synchronous\n              read from the same or a different bank. The bus\n              turnaround delay allows to match the minimum time\n              between consecutive transactions (tEHEL from NEx high\n              to NEx low) and the maximum time required by the\n              memory to free the data bus after a read access\n              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 126.\n              ...",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)\n              These bits define the period of FMC_CLK clock output\n              signal, expressed in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM or PSRAM accesses, this\n              value is dont care. Note: Refer to Section20.6.5:\n              Synchronous transactions for FMC_CLK divider ratio\n              formula)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory For\n              synchronous access with read write burst mode enabled\n              these bits define the number of memory clock\n              cycles",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode These bits specify the\n              asynchronous access modes as shown in the timing\n              diagrams. They are taken into account only when the\n              EXTMOD bit in the FMC_BCRx register is\n              1.",
                "width": 2
              }
            },
            "BCR2": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit This bit enables\n              the memory bank. After reset Bank1 is enabled, all\n              others are disabled. Accessing a disabled bank causes\n              an ERROR on AXI bus."
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit\n              When this bit is set, the address and data values are\n              multiplexed on the data bus, valid only with NOR and\n              PSRAM memories:"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type These bits define the type\n              of external memory attached to the corresponding\n              memory bank:",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width Defines the\n              external memory device width, valid for all type of\n              memories.",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable This bit enables NOR\n              Flash memory access operations."
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit This bit\n              enables/disables synchronous accesses during read\n              operations. It is valid only for synchronous memories\n              operating in Burst mode:"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit This bit\n              defines the polarity of the wait signal from memory\n              used for either in synchronous or asynchronous\n              mode:"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration The NWAIT\n              signal indicates whether the data from the memory are\n              valid or if a wait state must be inserted when\n              accessing the memory in synchronous mode. This\n              configuration bit determines if NWAIT is asserted by\n              the memory one clock cycle before the wait state or\n              during the wait state:"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit This bit indicates\n              whether write operations are enabled/disabled in the\n              bank by the FMC:"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit This bit\n              enables/disables wait-state insertion via the NWAIT\n              signal when accessing the memory in synchronous\n              mode."
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable. This bit enables\n              the FMC to program the write timings for asynchronous\n              accesses inside the FMC_BWTR register, thus resulting\n              in different timings for read and write operations.\n              Note: When the extended mode is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows: ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n              mode when the NOR memory type is selected (MTYP =\n              0x10)."
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n              transfers This bit enables/disables the FMC to use\n              the wait signal even during an asynchronous\n              protocol."
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size These are used for\n              Cellular RAM 1.5 which does not allow burst access to\n              cross the address boundaries between pages. When\n              these bits are configured, the FMC controller splits\n              automatically the burst access when the memory page\n              size is reached (refer to memory datasheet for page\n              size). Other configuration: reserved.",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable For PSRAM (CRAM)\n              operating in Burst mode, the bit enables synchronous\n              accesses during write operations. The enable bit for\n              synchronous read accesses is the BURSTEN bit in the\n              FMC_BCRx register."
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous Clock Enable This bit enables\n              the FMC_CLK clock output to external memory devices.\n              Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n              dont care. It is only enabled through the FMC_BCR1\n              register. Bank 1 must be configured in synchronous\n              mode to generate the FMC_CLK continuous clock. If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n              specified by CLKDIV value in the FMC_BTR1 register.\n              CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode is used and CCLKEN bit is set, the synchronous\n              memories connected to other banks than Bank 1 are\n              clocked by the same clock (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n              banks has no effect.)"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO Disable This bit disables the\n              Write FIFO used by the FMC controller. Note: The\n              WFDIS bit of the FMC_BCR2..4 registers is dont care.\n              It is only enabled through the FMC_BCR1\n              register."
              },
              "BMAP": {
                "bit": 24,
                "description": "FMC bank mapping These bits allows\n              different to remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers are dont\n              care. It is only enabled through the FMC_BCR1\n              register.",
                "width": 2
              },
              "FMCEN": {
                "bit": 31,
                "description": "FMC controller Enable This bit\n              enables/disables the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4 registers is dont care. It is\n              only enabled through the FMC_BCR1\n              register."
              }
            },
            "BTR2": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration These bits\n              are written by software to define the duration of the\n              address setup phase (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and asynchronous NOR Flash: For\n              each access mode address setup phase duration, please\n              refer to the respective figure (refer to Figure81 to\n              Figure93). Note: In synchronous accesses, this value\n              is dont care. In Muxed mode or Mode D, the minimum\n              value for ADDSET is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in mode D or multiplexed accesses: For each\n              access mode address-hold phase duration, please refer\n              to the respective figure (Figure81 to Figure93).\n              Note: In synchronous accesses, this value is not\n              used, the address hold phase is always 1 memory clock\n              period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous accesses: For each memory type and\n              access mode data-phase duration, please refer to the\n              respective figure (Figure81 to Figure93). Example:\n              Mode1, write access, DATAST=1: Data-phase duration=\n              DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous accesses, this value is dont\n              care.",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write-to-read or read-to write transaction. The\n              programmed bus turnaround delay is inserted between\n              an asynchronous read (in muxed or mode D) or write\n              transaction and any other asynchronous /synchronous\n              read/write from/to a static bank. If a read operation\n              is performed, the bank can be the same or a different\n              one, whereas it must be different in case of write\n              operation to the bank, except in muxed mode or mode\n              D. In some cases, whatever the programmed BUSTRUN\n              values, the bus turnaround delay is fixed as follows:\n              The bus turnaround delay is not inserted between two\n              consecutive asynchronous write transfers to the same\n              static memory bank except in muxed mode and mode D.\n              There is a bus turnaround delay of 1 FMC clock cycle\n              between: Two consecutive asynchronous read transfers\n              to the same static memory bank except for modes muxed\n              and D. An asynchronous read to an asynchronous or\n              synchronous write to any static bank or dynamic bank\n              except in modes muxed and D mode. There is a bus\n              turnaround delay of 2 FMC clock cycle between: Two\n              consecutive synchronous write operations (in Burst or\n              Single mode) to the same bank. A synchronous write\n              (burst or single) access and an asynchronous write or\n              read transfer to or from static memory bank (the bank\n              can be the same or a different one in case of a read\n              operation. Two consecutive synchronous read\n              operations (in Burst or Single mode) followed by any\n              synchronous/asynchronous read or write from/to\n              another static memory bank. There is a bus turnaround\n              delay of 3 FMC clock cycle between: Two consecutive\n              synchronous write operations (in Burst or Single\n              mode) to different static banks. A synchronous write\n              access (in Burst or Single mode) and a synchronous\n              read from the same or a different bank. The bus\n              turnaround delay allows to match the minimum time\n              between consecutive transactions (tEHEL from NEx high\n              to NEx low) and the maximum time required by the\n              memory to free the data bus after a read access\n              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD = 1.\n              ...",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)\n              These bits define the period of FMC_CLK clock output\n              signal, expressed in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM or PSRAM accesses, this\n              value is dont care. Note: Refer to Section20.6.5:\n              Synchronous transactions for FMC_CLK divider ratio\n              formula)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory For\n              synchronous access with read write burst mode enabled\n              these bits define the number of memory clock\n              cycles",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode These bits specify the\n              asynchronous access modes as shown in the timing\n              diagrams. They are taken into account only when the\n              EXTMOD bit in the FMC_BCRx register is\n              1.",
                "width": 2
              }
            },
            "BCR3": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit This bit enables\n              the memory bank. After reset Bank1 is enabled, all\n              others are disabled. Accessing a disabled bank causes\n              an ERROR on AXI bus."
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit\n              When this bit is set, the address and data values are\n              multiplexed on the data bus, valid only with NOR and\n              PSRAM memories:"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type These bits define the type\n              of external memory attached to the corresponding\n              memory bank:",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width Defines the\n              external memory device width, valid for all type of\n              memories.",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable This bit enables NOR\n              Flash memory access operations."
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit This bit\n              enables/disables synchronous accesses during read\n              operations. It is valid only for synchronous memories\n              operating in Burst mode:"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit This bit\n              defines the polarity of the wait signal from memory\n              used for either in synchronous or asynchronous\n              mode:"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration The NWAIT\n              signal indicates whether the data from the memory are\n              valid or if a wait state must be inserted when\n              accessing the memory in synchronous mode. This\n              configuration bit determines if NWAIT is asserted by\n              the memory one clock cycle before the wait state or\n              during the wait state:"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit This bit indicates\n              whether write operations are enabled/disabled in the\n              bank by the FMC:"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit This bit\n              enables/disables wait-state insertion via the NWAIT\n              signal when accessing the memory in synchronous\n              mode."
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable. This bit enables\n              the FMC to program the write timings for asynchronous\n              accesses inside the FMC_BWTR register, thus resulting\n              in different timings for read and write operations.\n              Note: When the extended mode is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows: ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n              mode when the NOR memory type is selected (MTYP =\n              0x10)."
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n              transfers This bit enables/disables the FMC to use\n              the wait signal even during an asynchronous\n              protocol."
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size These are used for\n              Cellular RAM 1.5 which does not allow burst access to\n              cross the address boundaries between pages. When\n              these bits are configured, the FMC controller splits\n              automatically the burst access when the memory page\n              size is reached (refer to memory datasheet for page\n              size). Other configuration: reserved.",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable For PSRAM (CRAM)\n              operating in Burst mode, the bit enables synchronous\n              accesses during write operations. The enable bit for\n              synchronous read accesses is the BURSTEN bit in the\n              FMC_BCRx register."
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous Clock Enable This bit enables\n              the FMC_CLK clock output to external memory devices.\n              Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n              dont care. It is only enabled through the FMC_BCR1\n              register. Bank 1 must be configured in synchronous\n              mode to generate the FMC_CLK continuous clock. If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n              specified by CLKDIV value in the FMC_BTR1 register.\n              CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode is used and CCLKEN bit is set, the synchronous\n              memories connected to other banks than Bank 1 are\n              clocked by the same clock (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n              banks has no effect.)"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO Disable This bit disables the\n              Write FIFO used by the FMC controller. Note: The\n              WFDIS bit of the FMC_BCR2..4 registers is dont care.\n              It is only enabled through the FMC_BCR1\n              register."
              },
              "BMAP": {
                "bit": 24,
                "description": "FMC bank mapping These bits allows\n              different to remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers are dont\n              care. It is only enabled through the FMC_BCR1\n              register.",
                "width": 2
              },
              "FMCEN": {
                "bit": 31,
                "description": "FMC controller Enable This bit\n              enables/disables the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4 registers is dont care. It is\n              only enabled through the FMC_BCR1\n              register."
              }
            },
            "BTR3": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration These bits\n              are written by software to define the duration of the\n              address setup phase (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and asynchronous NOR Flash: For\n              each access mode address setup phase duration, please\n              refer to the respective figure (refer to Figure81 to\n              Figure93). Note: In synchronous accesses, this value\n              is dont care. In Muxed mode or Mode D, the minimum\n              value for ADDSET is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in mode D or multiplexed accesses: For each\n              access mode address-hold phase duration, please refer\n              to the respective figure (Figure81 to Figure93).\n              Note: In synchronous accesses, this value is not\n              used, the address hold phase is always 1 memory clock\n              period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous accesses: For each memory type and\n              access mode data-phase duration, please refer to the\n              respective figure (Figure81 to Figure93). Example:\n              Mode1, write access, DATAST=1: Data-phase duration=\n              DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous accesses, this value is dont\n              care.",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write-to-read or read-to write transaction. The\n              programmed bus turnaround delay is inserted between\n              an asynchronous read (in muxed or mode D) or write\n              transaction and any other asynchronous /synchronous\n              read/write from/to a static bank. If a read operation\n              is performed, the bank can be the same or a different\n              one, whereas it must be different in case of write\n              operation to the bank, except in muxed mode or mode\n              D. In some cases, whatever the programmed BUSTRUN\n              values, the bus turnaround delay is fixed as follows:\n              The bus turnaround delay is not inserted between two\n              consecutive asynchronous write transfers to the same\n              static memory bank except in muxed mode and mode D.\n              There is a bus turnaround delay of 1 FMC clock cycle\n              between: Two consecutive asynchronous read transfers\n              to the same static memory bank except for modes muxed\n              and D. An asynchronous read to an asynchronous or\n              synchronous write to any static bank or dynamic bank\n              except in modes muxed and D mode. There is a bus\n              turnaround delay of 2 FMC clock cycle between: Two\n              consecutive synchronous write operations (in Burst or\n              Single mode) to the same bank. A synchronous write\n              (burst or single) access and an asynchronous write or\n              read transfer to or from static memory bank (the bank\n              can be the same or a different one in case of a read\n              operation. Two consecutive synchronous read\n              operations (in Burst or Single mode) followed by any\n              synchronous/asynchronous read or write from/to\n              another static memory bank. There is a bus turnaround\n              delay of 3 FMC clock cycle between: Two consecutive\n              synchronous write operations (in Burst or Single\n              mode) to different static banks. A synchronous write\n              access (in Burst or Single mode) and a synchronous\n              read from the same or a different bank. The bus\n              turnaround delay allows to match the minimum time\n              between consecutive transactions (tEHEL from NEx high\n              to NEx low) and the maximum time required by the\n              memory to free the data bus after a read access\n              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1.\n              ...",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)\n              These bits define the period of FMC_CLK clock output\n              signal, expressed in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM or PSRAM accesses, this\n              value is dont care. Note: Refer to Section20.6.5:\n              Synchronous transactions for FMC_CLK divider ratio\n              formula)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory For\n              synchronous access with read write burst mode enabled\n              these bits define the number of memory clock\n              cycles",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode These bits specify the\n              asynchronous access modes as shown in the timing\n              diagrams. They are taken into account only when the\n              EXTMOD bit in the FMC_BCRx register is\n              1.",
                "width": 2
              }
            },
            "BCR4": {
              "MBKEN": {
                "bit": 0,
                "description": "Memory bank enable bit This bit enables\n              the memory bank. After reset Bank1 is enabled, all\n              others are disabled. Accessing a disabled bank causes\n              an ERROR on AXI bus."
              },
              "MUXEN": {
                "bit": 1,
                "description": "Address/data multiplexing enable bit\n              When this bit is set, the address and data values are\n              multiplexed on the data bus, valid only with NOR and\n              PSRAM memories:"
              },
              "MTYP": {
                "bit": 2,
                "description": "Memory type These bits define the type\n              of external memory attached to the corresponding\n              memory bank:",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width Defines the\n              external memory device width, valid for all type of\n              memories.",
                "width": 2
              },
              "FACCEN": {
                "bit": 6,
                "description": "Flash access enable This bit enables NOR\n              Flash memory access operations."
              },
              "BURSTEN": {
                "bit": 8,
                "description": "Burst enable bit This bit\n              enables/disables synchronous accesses during read\n              operations. It is valid only for synchronous memories\n              operating in Burst mode:"
              },
              "WAITPOL": {
                "bit": 9,
                "description": "Wait signal polarity bit This bit\n              defines the polarity of the wait signal from memory\n              used for either in synchronous or asynchronous\n              mode:"
              },
              "WAITCFG": {
                "bit": 11,
                "description": "Wait timing configuration The NWAIT\n              signal indicates whether the data from the memory are\n              valid or if a wait state must be inserted when\n              accessing the memory in synchronous mode. This\n              configuration bit determines if NWAIT is asserted by\n              the memory one clock cycle before the wait state or\n              during the wait state:"
              },
              "WREN": {
                "bit": 12,
                "description": "Write enable bit This bit indicates\n              whether write operations are enabled/disabled in the\n              bank by the FMC:"
              },
              "WAITEN": {
                "bit": 13,
                "description": "Wait enable bit This bit\n              enables/disables wait-state insertion via the NWAIT\n              signal when accessing the memory in synchronous\n              mode."
              },
              "EXTMOD": {
                "bit": 14,
                "description": "Extended mode enable. This bit enables\n              the FMC to program the write timings for asynchronous\n              accesses inside the FMC_BWTR register, thus resulting\n              in different timings for read and write operations.\n              Note: When the extended mode is disabled, the FMC can\n              operate in Mode1 or Mode2 as follows: ** Mode 1 is\n              the default mode when the SRAM/PSRAM memory type is\n              selected (MTYP =0x0 or 0x01) ** Mode 2 is the default\n              mode when the NOR memory type is selected (MTYP =\n              0x10)."
              },
              "ASYNCWAIT": {
                "bit": 15,
                "description": "Wait signal during asynchronous\n              transfers This bit enables/disables the FMC to use\n              the wait signal even during an asynchronous\n              protocol."
              },
              "CPSIZE": {
                "bit": 16,
                "description": "CRAM Page Size These are used for\n              Cellular RAM 1.5 which does not allow burst access to\n              cross the address boundaries between pages. When\n              these bits are configured, the FMC controller splits\n              automatically the burst access when the memory page\n              size is reached (refer to memory datasheet for page\n              size). Other configuration: reserved.",
                "width": 3
              },
              "CBURSTRW": {
                "bit": 19,
                "description": "Write burst enable For PSRAM (CRAM)\n              operating in Burst mode, the bit enables synchronous\n              accesses during write operations. The enable bit for\n              synchronous read accesses is the BURSTEN bit in the\n              FMC_BCRx register."
              },
              "CCLKEN": {
                "bit": 20,
                "description": "Continuous Clock Enable This bit enables\n              the FMC_CLK clock output to external memory devices.\n              Note: The CCLKEN bit of the FMC_BCR2..4 registers is\n              dont care. It is only enabled through the FMC_BCR1\n              register. Bank 1 must be configured in synchronous\n              mode to generate the FMC_CLK continuous clock. If\n              CCLKEN bit is set, the FMC_CLK clock ratio is\n              specified by CLKDIV value in the FMC_BTR1 register.\n              CLKDIV in FMC_BWTR1 is dont care. If the synchronous\n              mode is used and CCLKEN bit is set, the synchronous\n              memories connected to other banks than Bank 1 are\n              clocked by the same clock (the CLKDIV value in the\n              FMC_BTR2..4 and FMC_BWTR2..4 registers for other\n              banks has no effect.)"
              },
              "WFDIS": {
                "bit": 21,
                "description": "Write FIFO Disable This bit disables the\n              Write FIFO used by the FMC controller. Note: The\n              WFDIS bit of the FMC_BCR2..4 registers is dont care.\n              It is only enabled through the FMC_BCR1\n              register."
              },
              "BMAP": {
                "bit": 24,
                "description": "FMC bank mapping These bits allows\n              different to remap SDRAM bank2 or swap the FMC\n              NOR/PSRAM and SDRAM banks.Refer to Table 10 for Note:\n              The BMAP bits of the FMC_BCR2..4 registers are dont\n              care. It is only enabled through the FMC_BCR1\n              register.",
                "width": 2
              },
              "FMCEN": {
                "bit": 31,
                "description": "FMC controller Enable This bit\n              enables/disables the FMC controller. Note: The FMCEN\n              bit of the FMC_BCR2..4 registers is dont care. It is\n              only enabled through the FMC_BCR1\n              register."
              }
            },
            "BTR4": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration These bits\n              are written by software to define the duration of the\n              address setup phase (refer to Figure81 to Figure93),\n              used in SRAMs, ROMs and asynchronous NOR Flash: For\n              each access mode address setup phase duration, please\n              refer to the respective figure (refer to Figure81 to\n              Figure93). Note: In synchronous accesses, this value\n              is dont care. In Muxed mode or Mode D, the minimum\n              value for ADDSET is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in mode D or multiplexed accesses: For each\n              access mode address-hold phase duration, please refer\n              to the respective figure (Figure81 to Figure93).\n              Note: In synchronous accesses, this value is not\n              used, the address hold phase is always 1 memory clock\n              period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous accesses: For each memory type and\n              access mode data-phase duration, please refer to the\n              respective figure (Figure81 to Figure93). Example:\n              Mode1, write access, DATAST=1: Data-phase duration=\n              DATAST+1 = 2 KCK_FMC clock cycles. Note: In\n              synchronous accesses, this value is dont\n              care.",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write-to-read or read-to write transaction. The\n              programmed bus turnaround delay is inserted between\n              an asynchronous read (in muxed or mode D) or write\n              transaction and any other asynchronous /synchronous\n              read/write from/to a static bank. If a read operation\n              is performed, the bank can be the same or a different\n              one, whereas it must be different in case of write\n              operation to the bank, except in muxed mode or mode\n              D. In some cases, whatever the programmed BUSTRUN\n              values, the bus turnaround delay is fixed as follows:\n              The bus turnaround delay is not inserted between two\n              consecutive asynchronous write transfers to the same\n              static memory bank except in muxed mode and mode D.\n              There is a bus turnaround delay of 1 FMC clock cycle\n              between: Two consecutive asynchronous read transfers\n              to the same static memory bank except for modes muxed\n              and D. An asynchronous read to an asynchronous or\n              synchronous write to any static bank or dynamic bank\n              except in modes muxed and D mode. There is a bus\n              turnaround delay of 2 FMC clock cycle between: Two\n              consecutive synchronous write operations (in Burst or\n              Single mode) to the same bank. A synchronous write\n              (burst or single) access and an asynchronous write or\n              read transfer to or from static memory bank (the bank\n              can be the same or a different one in case of a read\n              operation. Two consecutive synchronous read\n              operations (in Burst or Single mode) followed by any\n              synchronous/asynchronous read or write from/to\n              another static memory bank. There is a bus turnaround\n              delay of 3 FMC clock cycle between: Two consecutive\n              synchronous write operations (in Burst or Single\n              mode) to different static banks. A synchronous write\n              access (in Burst or Single mode) and a synchronous\n              read from the same or a different bank. The bus\n              turnaround delay allows to match the minimum time\n              between consecutive transactions (tEHEL from NEx high\n              to NEx low) and the maximum time required by the\n              memory to free the data bus after a read access\n              (tEHQZ): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin and (BUSTRUN + 2)KCK_FMC period &#8805;\n              tEHQZmax if EXTMOD = 0 (BUSTRUN + 2)KCK_FMC period\n              &#8805; max (tEHELmin, tEHQZmax) if EXTMOD =1.\n              ...",
                "width": 4
              },
              "CLKDIV": {
                "bit": 20,
                "description": "Clock divide ratio (for FMC_CLK signal)\n              These bits define the period of FMC_CLK clock output\n              signal, expressed in number of KCK_FMC cycles: In\n              asynchronous NOR Flash, SRAM or PSRAM accesses, this\n              value is dont care. Note: Refer to Section20.6.5:\n              Synchronous transactions for FMC_CLK divider ratio\n              formula)",
                "width": 4
              },
              "DATLAT": {
                "bit": 24,
                "description": "Data latency for synchronous memory For\n              synchronous access with read write burst mode enabled\n              these bits define the number of memory clock\n              cycles",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode These bits specify the\n              asynchronous access modes as shown in the timing\n              diagrams. They are taken into account only when the\n              EXTMOD bit in the FMC_BCRx register is\n              1.",
                "width": 2
              }
            },
            "PCR": {
              "PWAITEN": {
                "bit": 1,
                "description": "Wait feature enable bit. This bit\n              enables the Wait feature for the NAND Flash memory\n              bank:"
              },
              "PBKEN": {
                "bit": 2,
                "description": "NAND Flash memory bank enable bit. This\n              bit enables the memory bank. Accessing a disabled\n              memory bank causes an ERROR on AXI bus"
              },
              "PWID": {
                "bit": 4,
                "description": "Data bus width. These bits define the\n              external memory device width.",
                "width": 2
              },
              "ECCEN": {
                "bit": 6,
                "description": "ECC computation logic enable\n              bit"
              },
              "TCLR": {
                "bit": 9,
                "description": "CLE to RE delay. These bits set time\n              from CLE low to RE low in number of KCK_FMC clock\n              cycles. The time is give by the following formula:\n              t_clr = (TCLR + SET + 2) TKCK_FMC where TKCK_FMC is\n              the KCK_FMC clock period Note: Set is MEMSET or\n              ATTSET according to the addressed\n              space.",
                "width": 4
              },
              "TAR": {
                "bit": 13,
                "description": "ALE to RE delay. These bits set time\n              from ALE low to RE low in number of KCK_FMC clock\n              cycles. Time is: t_ar = (TAR + SET + 2) TKCK_FMC\n              where TKCK_FMC is the FMC clock period Note: Set is\n              MEMSET or ATTSET according to the addressed\n              space.",
                "width": 4
              },
              "ECCPS": {
                "bit": 17,
                "description": "ECC page size. These bits define the\n              page size for the extended ECC:",
                "width": 3
              }
            },
            "SR": {
              "IRS": {
                "bit": 0,
                "description": "Interrupt rising edge status The flag is\n              set by hardware and reset by software. Note: If this\n              bit is written by software to 1 it will be\n              set."
              },
              "ILS": {
                "bit": 1,
                "description": "Interrupt high-level status The flag is\n              set by hardware and reset by software."
              },
              "IFS": {
                "bit": 2,
                "description": "Interrupt falling edge status The flag\n              is set by hardware and reset by software. Note: If\n              this bit is written by software to 1 it will be\n              set."
              },
              "IREN": {
                "bit": 3,
                "description": "Interrupt rising edge detection enable\n              bit"
              },
              "ILEN": {
                "bit": 4,
                "description": "Interrupt high-level detection enable\n              bit"
              },
              "IFEN": {
                "bit": 5,
                "description": "Interrupt falling edge detection enable\n              bit"
              },
              "FEMPT": {
                "bit": 6,
                "description": "FIFO empty. Read-only bit that provides\n              the status of the FIFO"
              }
            },
            "PMEM": {
              "MEMSET": {
                "bit": 0,
                "description": "Common memory x setup time These bits\n              define the number of KCK_FMC (+1) clock cycles to set\n              up the address before the command assertion (NWE,\n              NOE), for NAND Flash read or write access to common\n              memory space:",
                "width": 8
              },
              "MEMWAIT": {
                "bit": 8,
                "description": "Common memory wait time These bits\n              define the minimum number of KCK_FMC (+1) clock\n              cycles to assert the command (NWE, NOE), for NAND\n              Flash read or write access to common memory space.\n              The duration of command assertion is extended if the\n              wait signal (NWAIT) is active (low) at the end of the\n              programmed value of KCK_FMC:",
                "width": 8
              },
              "MEMHOLD": {
                "bit": 16,
                "description": "Common memory hold time These bits\n              define the number of KCK_FMC clock cycles for write\n              accesses and KCK_FMC+1 clock cycles for read accesses\n              during which the address is held (and data for write\n              accesses) after the command is de-asserted (NWE,\n              NOE), for NAND Flash read or write access to common\n              memory space:",
                "width": 8
              },
              "MEMHIZ": {
                "bit": 24,
                "description": "Common memory x data bus Hi-Z time These\n              bits define the number of KCK_FMC clock cycles during\n              which the data bus is kept Hi-Z after the start of a\n              NAND Flash write access to common memory space. This\n              is only valid for write transactions:",
                "width": 8
              }
            },
            "PATT": {
              "ATTSET": {
                "bit": 0,
                "description": "Attribute memory setup time These bits\n              define the number of KCK_FMC (+1) clock cycles to set\n              up address before the command assertion (NWE, NOE),\n              for NAND Flash read or write access to attribute\n              memory space:",
                "width": 8
              },
              "ATTWAIT": {
                "bit": 8,
                "description": "Attribute memory wait time These bits\n              define the minimum number of x KCK_FMC (+1) clock\n              cycles to assert the command (NWE, NOE), for NAND\n              Flash read or write access to attribute memory space.\n              The duration for command assertion is extended if the\n              wait signal (NWAIT) is active (low) at the end of the\n              programmed value of KCK_FMC:",
                "width": 8
              },
              "ATTHOLD": {
                "bit": 16,
                "description": "Attribute memory hold time These bits\n              define the number of KCK_FMC clock cycles during\n              which the address is held (and data for write access)\n              after the command de-assertion (NWE, NOE), for NAND\n              Flash read or write access to attribute memory\n              space:",
                "width": 8
              },
              "ATTHIZ": {
                "bit": 24,
                "description": "Attribute memory data bus Hi-Z time\n              These bits define the number of KCK_FMC clock cycles\n              during which the data bus is kept in Hi-Z after the\n              start of a NAND Flash write access to attribute\n              memory space on socket. Only valid for writ\n              transaction:",
                "width": 8
              }
            },
            "ECCR": {
              "ECC": {
                "bit": 0,
                "description": "ECC result This field contains the value\n              computed by the ECC computation logic. Table167\n              describes the contents of these bit\n              fields.",
                "width": 32
              }
            },
            "BWTR1": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration. These bits\n              are written by software to define the duration of the\n              address setup phase in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in asynchronous accesses:\n              ... Note: In synchronous accesses, this value is not\n              used, the address setup phase is always 1 Flash clock\n              period duration. In muxed mode, the minimum ADDSET\n              value is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration. These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed accesses: ... Note:\n              In synchronous NOR Flash accesses, this value is not\n              used, the address hold phase is always 1 Flash clock\n              period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration. These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM and NOR Flash memory\n              accesses:",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write transaction to match the minimum time between\n              consecutive transactions (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n              inserted between a an asynchronous write transfer and\n              any other asynchronous /synchronous read or write\n              transfer to or from a static bank. If a read\n              operation is performed, the bank can be the same or a\n              different one, whereas it must be different in case\n              of write operation to the bank, except in muxed mode\n              or mode D. In some cases, whatever the programmed\n              BUSTRUN values, the bus turnaround delay is fixed as\n              follows: The bus turnaround delay is not inserted\n              between two consecutive asynchronous write transfers\n              to the same static memory bank except for muxed mode\n              and mode D. There is a bus turnaround delay of 2 FMC\n              clock cycle between: Two consecutive synchronous\n              write operations (in Burst or Single mode) to the\n              same bank A synchronous write transfer ((in Burst or\n              Single mode) and an asynchronous write or read\n              transfer to or from static memory bank. There is a\n              bus turnaround delay of 3 FMC clock cycle between:\n              Two consecutive synchronous write operations (in\n              Burst or Single mode) to different static banks. A\n              synchronous write transfer (in Burst or Single mode)\n              and a synchronous read from the same or a different\n              bank. ...",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode. These bits specify the\n              asynchronous access modes as shown in the next timing\n              diagrams.These bits are taken into account only when\n              the EXTMOD bit in the FMC_BCRx register is\n              1.",
                "width": 2
              }
            },
            "BWTR2": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration. These bits\n              are written by software to define the duration of the\n              address setup phase in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in asynchronous accesses:\n              ... Note: In synchronous accesses, this value is not\n              used, the address setup phase is always 1 Flash clock\n              period duration. In muxed mode, the minimum ADDSET\n              value is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration. These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed accesses: ... Note:\n              In synchronous NOR Flash accesses, this value is not\n              used, the address hold phase is always 1 Flash clock\n              period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration. These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM and NOR Flash memory\n              accesses:",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write transaction to match the minimum time between\n              consecutive transactions (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n              inserted between a an asynchronous write transfer and\n              any other asynchronous /synchronous read or write\n              transfer to or from a static bank. If a read\n              operation is performed, the bank can be the same or a\n              different one, whereas it must be different in case\n              of write operation to the bank, except in muxed mode\n              or mode D. In some cases, whatever the programmed\n              BUSTRUN values, the bus turnaround delay is fixed as\n              follows: The bus turnaround delay is not inserted\n              between two consecutive asynchronous write transfers\n              to the same static memory bank except for muxed mode\n              and mode D. There is a bus turnaround delay of 2 FMC\n              clock cycle between: Two consecutive synchronous\n              write operations (in Burst or Single mode) to the\n              same bank A synchronous write transfer ((in Burst or\n              Single mode) and an asynchronous write or read\n              transfer to or from static memory bank. There is a\n              bus turnaround delay of 3 FMC clock cycle between:\n              Two consecutive synchronous write operations (in\n              Burst or Single mode) to different static banks. A\n              synchronous write transfer (in Burst or Single mode)\n              and a synchronous read from the same or a different\n              bank. ...",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode. These bits specify the\n              asynchronous access modes as shown in the next timing\n              diagrams.These bits are taken into account only when\n              the EXTMOD bit in the FMC_BCRx register is\n              1.",
                "width": 2
              }
            },
            "BWTR3": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration. These bits\n              are written by software to define the duration of the\n              address setup phase in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in asynchronous accesses:\n              ... Note: In synchronous accesses, this value is not\n              used, the address setup phase is always 1 Flash clock\n              period duration. In muxed mode, the minimum ADDSET\n              value is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration. These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed accesses: ... Note:\n              In synchronous NOR Flash accesses, this value is not\n              used, the address hold phase is always 1 Flash clock\n              period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration. These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM and NOR Flash memory\n              accesses:",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write transaction to match the minimum time between\n              consecutive transactions (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n              inserted between a an asynchronous write transfer and\n              any other asynchronous /synchronous read or write\n              transfer to or from a static bank. If a read\n              operation is performed, the bank can be the same or a\n              different one, whereas it must be different in case\n              of write operation to the bank, except in muxed mode\n              or mode D. In some cases, whatever the programmed\n              BUSTRUN values, the bus turnaround delay is fixed as\n              follows: The bus turnaround delay is not inserted\n              between two consecutive asynchronous write transfers\n              to the same static memory bank except for muxed mode\n              and mode D. There is a bus turnaround delay of 2 FMC\n              clock cycle between: Two consecutive synchronous\n              write operations (in Burst or Single mode) to the\n              same bank A synchronous write transfer ((in Burst or\n              Single mode) and an asynchronous write or read\n              transfer to or from static memory bank. There is a\n              bus turnaround delay of 3 FMC clock cycle between:\n              Two consecutive synchronous write operations (in\n              Burst or Single mode) to different static banks. A\n              synchronous write transfer (in Burst or Single mode)\n              and a synchronous read from the same or a different\n              bank. ...",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode. These bits specify the\n              asynchronous access modes as shown in the next timing\n              diagrams.These bits are taken into account only when\n              the EXTMOD bit in the FMC_BCRx register is\n              1.",
                "width": 2
              }
            },
            "BWTR4": {
              "ADDSET": {
                "bit": 0,
                "description": "Address setup phase duration. These bits\n              are written by software to define the duration of the\n              address setup phase in KCK_FMC cycles (refer to\n              Figure81 to Figure93), used in asynchronous accesses:\n              ... Note: In synchronous accesses, this value is not\n              used, the address setup phase is always 1 Flash clock\n              period duration. In muxed mode, the minimum ADDSET\n              value is 1.",
                "width": 4
              },
              "ADDHLD": {
                "bit": 4,
                "description": "Address-hold phase duration. These bits\n              are written by software to define the duration of the\n              address hold phase (refer to Figure81 to Figure93),\n              used in asynchronous multiplexed accesses: ... Note:\n              In synchronous NOR Flash accesses, this value is not\n              used, the address hold phase is always 1 Flash clock\n              period duration.",
                "width": 4
              },
              "DATAST": {
                "bit": 8,
                "description": "Data-phase duration. These bits are\n              written by software to define the duration of the\n              data phase (refer to Figure81 to Figure93), used in\n              asynchronous SRAM, PSRAM and NOR Flash memory\n              accesses:",
                "width": 8
              },
              "BUSTURN": {
                "bit": 16,
                "description": "Bus turnaround phase duration These bits\n              are written by software to add a delay at the end of\n              a write transaction to match the minimum time between\n              consecutive transactions (tEHEL from ENx high to ENx\n              low): (BUSTRUN + 1) KCK_FMC period &#8805;\n              tEHELmin. The programmed bus turnaround delay is\n              inserted between a an asynchronous write transfer and\n              any other asynchronous /synchronous read or write\n              transfer to or from a static bank. If a read\n              operation is performed, the bank can be the same or a\n              different one, whereas it must be different in case\n              of write operation to the bank, except in muxed mode\n              or mode D. In some cases, whatever the programmed\n              BUSTRUN values, the bus turnaround delay is fixed as\n              follows: The bus turnaround delay is not inserted\n              between two consecutive asynchronous write transfers\n              to the same static memory bank except for muxed mode\n              and mode D. There is a bus turnaround delay of 2 FMC\n              clock cycle between: Two consecutive synchronous\n              write operations (in Burst or Single mode) to the\n              same bank A synchronous write transfer ((in Burst or\n              Single mode) and an asynchronous write or read\n              transfer to or from static memory bank. There is a\n              bus turnaround delay of 3 FMC clock cycle between:\n              Two consecutive synchronous write operations (in\n              Burst or Single mode) to different static banks. A\n              synchronous write transfer (in Burst or Single mode)\n              and a synchronous read from the same or a different\n              bank. ...",
                "width": 4
              },
              "ACCMOD": {
                "bit": 28,
                "description": "Access mode. These bits specify the\n              asynchronous access modes as shown in the next timing\n              diagrams.These bits are taken into account only when\n              the EXTMOD bit in the FMC_BCRx register is\n              1.",
                "width": 2
              }
            },
            "SDCR1": {
              "NC": {
                "bit": 0,
                "description": "Number of column address bits These bits\n              define the number of bits of a column\n              address.",
                "width": 2
              },
              "NR": {
                "bit": 2,
                "description": "Number of row address bits These bits\n              define the number of bits of a row\n              address.",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width. These bits define\n              the memory device width.",
                "width": 2
              },
              "NB": {
                "bit": 6,
                "description": "Number of internal banks This bit sets\n              the number of internal banks."
              },
              "CAS": {
                "bit": 7,
                "description": "CAS Latency This bits sets the SDRAM CAS\n              latency in number of memory clock\n              cycles",
                "width": 2
              },
              "WP": {
                "bit": 9,
                "description": "Write protection This bit enables write\n              mode access to the SDRAM bank."
              },
              "SDCLK": {
                "bit": 10,
                "description": "SDRAM clock configuration These bits\n              define the SDRAM clock period for both SDRAM banks\n              and allow disabling the clock before changing the\n              frequency. In this case the SDRAM must be\n              re-initialized. Note: The corresponding bits in the\n              FMC_SDCR2 register is read only.",
                "width": 2
              },
              "RBURST": {
                "bit": 12,
                "description": "Burst read This bit enables burst read\n              mode. The SDRAM controller anticipates the next read\n              commands during the CAS latency and stores data in\n              the Read FIFO. Note: The corresponding bit in the\n              FMC_SDCR2 register is read only."
              },
              "RPIPE": {
                "bit": 13,
                "description": "Read pipe These bits define the delay,\n              in KCK_FMC clock cycles, for reading data after CAS\n              latency. Note: The corresponding bits in the\n              FMC_SDCR2 register is read only.",
                "width": 2
              }
            },
            "SDCR2": {
              "NC": {
                "bit": 0,
                "description": "Number of column address bits These bits\n              define the number of bits of a column\n              address.",
                "width": 2
              },
              "NR": {
                "bit": 2,
                "description": "Number of row address bits These bits\n              define the number of bits of a row\n              address.",
                "width": 2
              },
              "MWID": {
                "bit": 4,
                "description": "Memory data bus width. These bits define\n              the memory device width.",
                "width": 2
              },
              "NB": {
                "bit": 6,
                "description": "Number of internal banks This bit sets\n              the number of internal banks."
              },
              "CAS": {
                "bit": 7,
                "description": "CAS Latency This bits sets the SDRAM CAS\n              latency in number of memory clock\n              cycles",
                "width": 2
              },
              "WP": {
                "bit": 9,
                "description": "Write protection This bit enables write\n              mode access to the SDRAM bank."
              },
              "SDCLK": {
                "bit": 10,
                "description": "SDRAM clock configuration These bits\n              define the SDRAM clock period for both SDRAM banks\n              and allow disabling the clock before changing the\n              frequency. In this case the SDRAM must be\n              re-initialized. Note: The corresponding bits in the\n              FMC_SDCR2 register is read only.",
                "width": 2
              },
              "RBURST": {
                "bit": 12,
                "description": "Burst read This bit enables burst read\n              mode. The SDRAM controller anticipates the next read\n              commands during the CAS latency and stores data in\n              the Read FIFO. Note: The corresponding bit in the\n              FMC_SDCR2 register is read only."
              },
              "RPIPE": {
                "bit": 13,
                "description": "Read pipe These bits define the delay,\n              in KCK_FMC clock cycles, for reading data after CAS\n              latency. Note: The corresponding bits in the\n              FMC_SDCR2 register is read only.",
                "width": 2
              }
            },
            "SDTR1": {
              "TMRD": {
                "bit": 0,
                "description": "Load Mode Register to Active These bits\n              define the delay between a Load Mode Register command\n              and an Active or Refresh command in number of memory\n              clock cycles. ....",
                "width": 4
              },
              "TXSR": {
                "bit": 4,
                "description": "Exit Self-refresh delay These bits\n              define the delay from releasing the Self-refresh\n              command to issuing the Activate command in number of\n              memory clock cycles. .... Note: If two SDRAM devices\n              are used, the FMC_SDTR1 and FMC_SDTR2 must be\n              programmed with the same TXSR timing corresponding to\n              the slowest SDRAM device.",
                "width": 4
              },
              "TRAS": {
                "bit": 8,
                "description": "Self refresh time These bits define the\n              minimum Self-refresh period in number of memory clock\n              cycles. ....",
                "width": 4
              },
              "TRC": {
                "bit": 12,
                "description": "Row cycle delay These bits define the\n              delay between the Refresh command and the Activate\n              command, as well as the delay between two consecutive\n              Refresh commands. It is expressed in number of memory\n              clock cycles. The TRC timing is only configured in\n              the FMC_SDTR1 register. If two SDRAM devices are\n              used, the TRC must be programmed with the timings of\n              the slowest device. .... Note: TRC must match the TRC\n              and TRFC (Auto Refresh period) timings defined in the\n              SDRAM device datasheet. Note: The corresponding bits\n              in the FMC_SDTR2 register are dont\n              care.",
                "width": 4
              },
              "TWR": {
                "bit": 16,
                "description": "Recovery delay These bits define the\n              delay between a Write and a Precharge command in\n              number of memory clock cycles. .... Note: TWR must be\n              programmed to match the write recovery time (tWR)\n              defined in the SDRAM datasheet, and to guarantee\n              that: TWR &#8805; TRAS - TRCD and TWR\n              &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles,\n              TRCD= 2 cycles. So, TWR &gt;= 2 cycles. TWR must\n              be programmed to 0x1. If two SDRAM devices are used,\n              the FMC_SDTR1 and FMC_SDTR2 must be programmed with\n              the same TWR timing corresponding to the slowest\n              SDRAM device.",
                "width": 4
              },
              "TRP": {
                "bit": 20,
                "description": "Row precharge delay These bits define\n              the delay between a Precharge command and another\n              command in number of memory clock cycles. The TRP\n              timing is only configured in the FMC_SDTR1 register.\n              If two SDRAM devices are used, the TRP must be\n              programmed with the timing of the slowest device.\n              .... Note: The corresponding bits in the FMC_SDTR2\n              register are dont care.",
                "width": 4
              },
              "TRCD": {
                "bit": 24,
                "description": "Row to column delay These bits define\n              the delay between the Activate command and a\n              Read/Write command in number of memory clock cycles.\n              ....",
                "width": 4
              }
            },
            "SDTR2": {
              "TMRD": {
                "bit": 0,
                "description": "Load Mode Register to Active These bits\n              define the delay between a Load Mode Register command\n              and an Active or Refresh command in number of memory\n              clock cycles. ....",
                "width": 4
              },
              "TXSR": {
                "bit": 4,
                "description": "Exit Self-refresh delay These bits\n              define the delay from releasing the Self-refresh\n              command to issuing the Activate command in number of\n              memory clock cycles. .... Note: If two SDRAM devices\n              are used, the FMC_SDTR1 and FMC_SDTR2 must be\n              programmed with the same TXSR timing corresponding to\n              the slowest SDRAM device.",
                "width": 4
              },
              "TRAS": {
                "bit": 8,
                "description": "Self refresh time These bits define the\n              minimum Self-refresh period in number of memory clock\n              cycles. ....",
                "width": 4
              },
              "TRC": {
                "bit": 12,
                "description": "Row cycle delay These bits define the\n              delay between the Refresh command and the Activate\n              command, as well as the delay between two consecutive\n              Refresh commands. It is expressed in number of memory\n              clock cycles. The TRC timing is only configured in\n              the FMC_SDTR1 register. If two SDRAM devices are\n              used, the TRC must be programmed with the timings of\n              the slowest device. .... Note: TRC must match the TRC\n              and TRFC (Auto Refresh period) timings defined in the\n              SDRAM device datasheet. Note: The corresponding bits\n              in the FMC_SDTR2 register are dont\n              care.",
                "width": 4
              },
              "TWR": {
                "bit": 16,
                "description": "Recovery delay These bits define the\n              delay between a Write and a Precharge command in\n              number of memory clock cycles. .... Note: TWR must be\n              programmed to match the write recovery time (tWR)\n              defined in the SDRAM datasheet, and to guarantee\n              that: TWR &#8805; TRAS - TRCD and TWR\n              &#8805;TRC - TRCD - TRP Example: TRAS= 4 cycles,\n              TRCD= 2 cycles. So, TWR &gt;= 2 cycles. TWR must\n              be programmed to 0x1. If two SDRAM devices are used,\n              the FMC_SDTR1 and FMC_SDTR2 must be programmed with\n              the same TWR timing corresponding to the slowest\n              SDRAM device.",
                "width": 4
              },
              "TRP": {
                "bit": 20,
                "description": "Row precharge delay These bits define\n              the delay between a Precharge command and another\n              command in number of memory clock cycles. The TRP\n              timing is only configured in the FMC_SDTR1 register.\n              If two SDRAM devices are used, the TRP must be\n              programmed with the timing of the slowest device.\n              .... Note: The corresponding bits in the FMC_SDTR2\n              register are dont care.",
                "width": 4
              },
              "TRCD": {
                "bit": 24,
                "description": "Row to column delay These bits define\n              the delay between the Activate command and a\n              Read/Write command in number of memory clock cycles.\n              ....",
                "width": 4
              }
            },
            "SDCMR": {
              "MODE": {
                "bit": 0,
                "description": "Command mode These bits define the\n              command issued to the SDRAM device. Note: When a\n              command is issued, at least one Command Target Bank\n              bit ( CTB1 or CTB2) must be set otherwise the command\n              will be ignored. Note: If two SDRAM banks are used,\n              the Auto-refresh and PALL command must be issued\n              simultaneously to the two devices with CTB1 and CTB2\n              bits set otherwise the command will be ignored. Note:\n              If only one SDRAM bank is used and a command is\n              issued with its associated CTB bit set, the other CTB\n              bit of the unused bank must be kept to\n              0.",
                "width": 3
              },
              "CTB2": {
                "bit": 3,
                "description": "Command Target Bank 2 This bit indicates\n              whether the command will be issued to SDRAM Bank 2 or\n              not."
              },
              "CTB1": {
                "bit": 4,
                "description": "Command Target Bank 1 This bit indicates\n              whether the command will be issued to SDRAM Bank 1 or\n              not."
              },
              "NRFS": {
                "bit": 5,
                "description": "Number of Auto-refresh These bits define\n              the number of consecutive Auto-refresh commands\n              issued when MODE = 011. ....",
                "width": 4
              },
              "MRD": {
                "bit": 9,
                "description": "Mode Register definition This 14-bit\n              field defines the SDRAM Mode Register content. The\n              Mode Register is programmed using the Load Mode\n              Register command. The MRD[13:0] bits are also used to\n              program the extended mode register for mobile\n              SDRAM.",
                "width": 14
              }
            },
            "SDRTR": {
              "CRE": {
                "bit": 0,
                "description": "Clear Refresh error flag This bit is\n              used to clear the Refresh Error Flag (RE) in the\n              Status Register."
              },
              "COUNT": {
                "bit": 1,
                "description": "Refresh Timer Count This 13-bit field\n              defines the refresh rate of the SDRAM device. It is\n              expressed in number of memory clock cycles. It must\n              be set at least to 41 SDRAM clock cycles (0x29).\n              Refresh rate = (COUNT + 1) x SDRAM frequency clock\n              COUNT = (SDRAM refresh period / Number of rows) -\n              20",
                "width": 13
              },
              "REIE": {
                "bit": 14,
                "description": "RES Interrupt Enable"
              }
            },
            "SDSR": {
              "RE": {
                "bit": 0,
                "description": "Refresh error flag An interrupt is\n              generated if REIE = 1 and RE = 1"
              },
              "MODES1": {
                "bit": 1,
                "description": "Status Mode for Bank 1 These bits define\n              the Status Mode of SDRAM Bank 1.",
                "width": 2
              },
              "MODES2": {
                "bit": 3,
                "description": "Status Mode for Bank 2 These bits define\n              the Status Mode of SDRAM Bank 2.",
                "width": 2
              }
            }
          }
        },
        "CEC": {
          "instances": [
            {
              "name": "CEC",
              "base": "0x40006C00",
              "irq": 94
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "CEC control register"
            },
            "CFGR": {
              "offset": "0x04",
              "size": 32,
              "description": "This register is used to configure the\n          HDMI-CEC controller. It is mandatory to write CEC_CFGR\n          only when CECEN=0."
            },
            "TXDR": {
              "offset": "0x08",
              "size": 32,
              "description": "CEC Tx data register"
            },
            "RXDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "CEC Rx Data Register"
            },
            "ISR": {
              "offset": "0x10",
              "size": 32,
              "description": "CEC Interrupt and Status\n          Register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "CEC interrupt enable register"
            }
          },
          "bits": {
            "CR": {
              "CECEN": {
                "bit": 0,
                "description": "CEC Enable The CECEN bit is set and\n              cleared by software. CECEN=1 starts message reception\n              and enables the TXSOM control. CECEN=0 disables the\n              CEC peripheral, clears all bits of CEC_CR register\n              and aborts any on-going reception or\n              transmission."
              },
              "TXSOM": {
                "bit": 1,
                "description": "Tx Start Of Message TXSOM is set by\n              software to command transmission of the first byte of\n              a CEC message. If the CEC message consists of only\n              one byte, TXEOM must be set before of TXSOM.\n              Start-Bit is effectively started on the CEC line\n              after SFT is counted. If TXSOM is set while a message\n              reception is ongoing, transmission will start after\n              the end of reception. TXSOM is cleared by hardware\n              after the last byte of the message is sent with a\n              positive acknowledge (TXEND=1), in case of\n              transmission underrun (TXUDR=1), negative acknowledge\n              (TXACKE=1), and transmission error (TXERR=1). It is\n              also cleared by CECEN=0. It is not cleared and\n              transmission is automatically retried in case of\n              arbitration lost (ARBLST=1). TXSOM can be also used\n              as a status bit informing application whether any\n              transmission request is pending or under execution.\n              The application can abort a transmission request at\n              any time by clearing the CECEN bit. Note: TXSOM must\n              be set when CECEN=1 TXSOM must be set when\n              transmission data is available into TXDR HEADERs\n              first four bits containing own peripheral address are\n              taken from TXDR[7:4], not from CEC_CFGR.OAR which is\n              used only for reception"
              },
              "TXEOM": {
                "bit": 2,
                "description": "Tx End Of Message The TXEOM bit is set\n              by software to command transmission of the last byte\n              of a CEC message. TXEOM is cleared by hardware at the\n              same time and under the same conditions as for TXSOM.\n              Note: TXEOM must be set when CECEN=1 TXEOM must be\n              set before writing transmission data to TXDR If TXEOM\n              is set when TXSOM=0, transmitted message will consist\n              of 1 byte (HEADER) only (PING message)"
              }
            },
            "CFGR": {
              "SFT": {
                "bit": 0,
                "description": "Signal Free Time SFT bits are set by\n              software. In the SFT=0x0 configuration the number of\n              nominal data bit periods waited before transmission\n              is ruled by hardware according to the transmission\n              history. In all the other configurations the SFT\n              number is determined by software. * 0x0 ** 2.5\n              Data-Bit periods if CEC is the last bus initiator\n              with unsuccessful transmission (ARBLST=1, TXERR=1,\n              TXUDR=1 or TXACKE= 1) ** 4 Data-Bit periods if CEC is\n              the new bus initiator ** 6 Data-Bit periods if CEC is\n              the last bus initiator with successful transmission\n              (TXEOM=1) * 0x1: 0.5 nominal data bit periods * 0x2:\n              1.5 nominal data bit periods * 0x3: 2.5 nominal data\n              bit periods * 0x4: 3.5 nominal data bit periods *\n              0x5: 4.5 nominal data bit periods * 0x6: 5.5 nominal\n              data bit periods * 0x7: 6.5 nominal data bit\n              periods",
                "width": 3
              },
              "RXTOL": {
                "bit": 3,
                "description": "Rx-Tolerance The RXTOL bit is set and\n              cleared by software. ** Start-Bit, +/- 200 s rise,\n              +/- 200 s fall. ** Data-Bit: +/- 200 s rise. +/- 350\n              s fall. ** Start-Bit: +/- 400 s rise, +/- 400 s fall\n              ** Data-Bit: +/-300 s rise, +/- 500 s\n              fall"
              },
              "BRESTP": {
                "bit": 4,
                "description": "Rx-Stop on Bit Rising Error The BRESTP\n              bit is set and cleared by software."
              },
              "BREGEN": {
                "bit": 5,
                "description": "Generate Error-Bit on Bit Rising Error\n              The BREGEN bit is set and cleared by software. Note:\n              If BRDNOGEN=0, an Error-bit is generated upon BRE\n              detection with BRESTP=1 in broadcast even if\n              BREGEN=0"
              },
              "LBPEGEN": {
                "bit": 6,
                "description": "Generate Error-Bit on Long Bit Period\n              Error The LBPEGEN bit is set and cleared by software.\n              Note: If BRDNOGEN=0, an Error-bit is generated upon\n              LBPE detection in broadcast even if\n              LBPEGEN=0"
              },
              "BRDNOGEN": {
                "bit": 7,
                "description": "Avoid Error-Bit Generation in Broadcast\n              The BRDNOGEN bit is set and cleared by\n              software."
              },
              "SFTOPT": {
                "bit": 8,
                "description": "SFT Option Bit The SFTOPT bit is set and\n              cleared by software."
              },
              "OAR": {
                "bit": 16,
                "description": "Own addresses configuration The OAR bits\n              are set by software to select which destination\n              logical addresses has to be considered in receive\n              mode. Each bit, when set, enables the CEC logical\n              address identified by the given bit position. At the\n              end of HEADER reception, the received destination\n              address is compared with the enabled addresses. In\n              case of matching address, the incoming message is\n              acknowledged and received. In case of non-matching\n              address, the incoming message is received only in\n              listen mode (LSTN=1), but without acknowledge sent.\n              Broadcast messages are always received. Example: OAR\n              = 0b000 0000 0010 0001 means that CEC acknowledges\n              addresses 0x0 and 0x5. Consequently, each message\n              directed to one of these addresses is\n              received.",
                "width": 15
              },
              "LSTN": {
                "bit": 31,
                "description": "Listen mode LSTN bit is set and cleared\n              by software."
              }
            },
            "TXDR": {
              "TXD": {
                "bit": 0,
                "description": "Tx Data register. TXD is a write-only\n              register containing the data byte to be transmitted.\n              Note: TXD must be written when\n              TXSTART=1",
                "width": 8
              }
            },
            "RXDR": {
              "RXD": {
                "bit": 0,
                "description": "Rx Data register. RXD is read-only and\n              contains the last data byte which has been received\n              from the CEC line.",
                "width": 8
              }
            },
            "ISR": {
              "RXBR": {
                "bit": 0,
                "description": "Rx-Byte Received The RXBR bit is set by\n              hardware to inform application that a new byte has\n              been received from the CEC line and stored into the\n              RXD buffer. RXBR is cleared by software write at\n              1."
              },
              "RXEND": {
                "bit": 1,
                "description": "End Of Reception RXEND is set by\n              hardware to inform application that the last byte of\n              a CEC message is received from the CEC line and\n              stored into the RXD buffer. RXEND is set at the same\n              time of RXBR. RXEND is cleared by software write at\n              1."
              },
              "RXOVR": {
                "bit": 2,
                "description": "Rx-Overrun RXOVR is set by hardware if\n              RXBR is not yet cleared at the time a new byte is\n              received on the CEC line and stored into RXD. RXOVR\n              assertion stops message reception so that no\n              acknowledge is sent. In case of broadcast, a negative\n              acknowledge is sent. RXOVR is cleared by software\n              write at 1."
              },
              "BRE": {
                "bit": 3,
                "description": "Rx-Bit Rising Error BRE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Bit Rising Error. BRE is set either at the time the\n              misplaced rising edge occurs, or at the end of the\n              maximum BRE tolerance allowed by RXTOL, in case\n              rising edge is still longing. BRE stops message\n              reception if BRESTP=1. BRE generates an Error-Bit on\n              the CEC line if BREGEN=1. BRE is cleared by software\n              write at 1."
              },
              "SBPE": {
                "bit": 4,
                "description": "Rx-Short Bit Period Error SBPE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Short Bit Period Error. SBPE is set at the time the\n              anticipated falling edge occurs. SBPE generates an\n              Error-Bit on the CEC line. SBPE is cleared by\n              software write at 1."
              },
              "LBPE": {
                "bit": 5,
                "description": "Rx-Long Bit Period Error LBPE is set by\n              hardware in case a Data-Bit waveform is detected with\n              Long Bit Period Error. LBPE is set at the end of the\n              maximum bit-extension tolerance allowed by RXTOL, in\n              case falling edge is still longing. LBPE always stops\n              reception of the CEC message. LBPE generates an\n              Error-Bit on the CEC line if LBPEGEN=1. In case of\n              broadcast, Error-Bit is generated even in case of\n              LBPEGEN=0. LBPE is cleared by software write at\n              1."
              },
              "RXACKE": {
                "bit": 6,
                "description": "Rx-Missing Acknowledge In receive mode,\n              RXACKE is set by hardware to inform application that\n              no acknowledge was seen on the CEC line. RXACKE\n              applies only for broadcast messages and in listen\n              mode also for not directly addressed messages\n              (destination address not enabled in OAR). RXACKE\n              aborts message reception. RXACKE is cleared by\n              software write at 1."
              },
              "ARBLST": {
                "bit": 7,
                "description": "Arbitration Lost ARBLST is set by\n              hardware to inform application that CEC device is\n              switching to reception due to arbitration lost event\n              following the TXSOM command. ARBLST can be due either\n              to a contending CEC device starting earlier or\n              starting at the same time but with higher HEADER\n              priority. After ARBLST assertion TXSOM bit keeps\n              pending for next transmission attempt. ARBLST is\n              cleared by software write at 1."
              },
              "TXBR": {
                "bit": 8,
                "description": "Tx-Byte Request TXBR is set by hardware\n              to inform application that the next transmission data\n              has to be written to TXDR. TXBR is set when the 4th\n              bit of currently transmitted byte is sent.\n              Application must write the next byte to TXDR within 6\n              nominal data-bit periods before transmission underrun\n              error occurs (TXUDR). TXBR is cleared by software\n              write at 1."
              },
              "TXEND": {
                "bit": 9,
                "description": "End of Transmission TXEND is set by\n              hardware to inform application that the last byte of\n              the CEC message has been successfully transmitted.\n              TXEND clears the TXSOM and TXEOM control bits. TXEND\n              is cleared by software write at 1."
              },
              "TXUDR": {
                "bit": 10,
                "description": "Tx-Buffer Underrun In transmission mode,\n              TXUDR is set by hardware if application was not in\n              time to load TXDR before of next byte transmission.\n              TXUDR aborts message transmission and clears TXSOM\n              and TXEOM control bits. TXUDR is cleared by software\n              write at 1"
              },
              "TXERR": {
                "bit": 11,
                "description": "Tx-Error In transmission mode, TXERR is\n              set by hardware if the CEC initiator detects low\n              impedance on the CEC line while it is released. TXERR\n              aborts message transmission and clears TXSOM and\n              TXEOM controls. TXERR is cleared by software write at\n              1."
              },
              "TXACKE": {
                "bit": 12,
                "description": "Tx-Missing Acknowledge Error In\n              transmission mode, TXACKE is set by hardware to\n              inform application that no acknowledge was received.\n              In case of broadcast transmission, TXACKE informs\n              application that a negative acknowledge was received.\n              TXACKE aborts message transmission and clears TXSOM\n              and TXEOM controls. TXACKE is cleared by software\n              write at 1."
              }
            },
            "IER": {
              "RXBRIE": {
                "bit": 0,
                "description": "Rx-Byte Received Interrupt Enable The\n              RXBRIE bit is set and cleared by\n              software."
              },
              "RXENDIE": {
                "bit": 1,
                "description": "End Of Reception Interrupt Enable The\n              RXENDIE bit is set and cleared by\n              software."
              },
              "RXOVRIE": {
                "bit": 2,
                "description": "Rx-Buffer Overrun Interrupt Enable The\n              RXOVRIE bit is set and cleared by\n              software."
              },
              "BREIE": {
                "bit": 3,
                "description": "Bit Rising Error Interrupt Enable The\n              BREIE bit is set and cleared by\n              software."
              },
              "SBPEIE": {
                "bit": 4,
                "description": "Short Bit Period Error Interrupt Enable\n              The SBPEIE bit is set and cleared by\n              software."
              },
              "LBPEIE": {
                "bit": 5,
                "description": "Long Bit Period Error Interrupt Enable\n              The LBPEIE bit is set and cleared by\n              software."
              },
              "RXACKIE": {
                "bit": 6,
                "description": "Rx-Missing Acknowledge Error Interrupt\n              Enable The RXACKIE bit is set and cleared by\n              software."
              },
              "ARBLSTIE": {
                "bit": 7,
                "description": "Arbitration Lost Interrupt Enable The\n              ARBLSTIE bit is set and cleared by\n              software."
              },
              "TXBRIE": {
                "bit": 8,
                "description": "Tx-Byte Request Interrupt Enable The\n              TXBRIE bit is set and cleared by\n              software."
              },
              "TXENDIE": {
                "bit": 9,
                "description": "Tx-End Of Message Interrupt Enable The\n              TXENDIE bit is set and cleared by\n              software."
              },
              "TXUDRIE": {
                "bit": 10,
                "description": "Tx-Underrun Interrupt Enable The TXUDRIE\n              bit is set and cleared by software."
              },
              "TXERRIE": {
                "bit": 11,
                "description": "Tx-Error Interrupt Enable The TXERRIE\n              bit is set and cleared by software."
              },
              "TXACKIE": {
                "bit": 12,
                "description": "Tx-Missing Acknowledge Error Interrupt\n              Enable The TXACKEIE bit is set and cleared by\n              software."
              }
            }
          }
        },
        "HSEM": {
          "instances": [
            {
              "name": "HSEM",
              "base": "0x58026400",
              "irq": 125
            }
          ],
          "registers": {
            "HSEM_R0": {
              "offset": "0x00",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R1": {
              "offset": "0x04",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R2": {
              "offset": "0x08",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R3": {
              "offset": "0x0C",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R4": {
              "offset": "0x10",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R5": {
              "offset": "0x14",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R6": {
              "offset": "0x18",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R7": {
              "offset": "0x1C",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R8": {
              "offset": "0x20",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R9": {
              "offset": "0x24",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R10": {
              "offset": "0x28",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R11": {
              "offset": "0x2C",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R12": {
              "offset": "0x30",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R13": {
              "offset": "0x34",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R14": {
              "offset": "0x38",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R15": {
              "offset": "0x3C",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R16": {
              "offset": "0x40",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R17": {
              "offset": "0x44",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R18": {
              "offset": "0x48",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R19": {
              "offset": "0x4C",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R20": {
              "offset": "0x50",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R21": {
              "offset": "0x54",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R22": {
              "offset": "0x58",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R23": {
              "offset": "0x5C",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R24": {
              "offset": "0x60",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R25": {
              "offset": "0x64",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R26": {
              "offset": "0x68",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R27": {
              "offset": "0x6C",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R28": {
              "offset": "0x70",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R29": {
              "offset": "0x74",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R30": {
              "offset": "0x78",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_R31": {
              "offset": "0x7C",
              "size": 32,
              "description": "HSEM register HSEM_R0 HSEM_R31"
            },
            "HSEM_RLR0": {
              "offset": "0x80",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR1": {
              "offset": "0x84",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR2": {
              "offset": "0x88",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR3": {
              "offset": "0x8C",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR4": {
              "offset": "0x90",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR5": {
              "offset": "0x94",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR6": {
              "offset": "0x98",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR7": {
              "offset": "0x9C",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR8": {
              "offset": "0xA0",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR9": {
              "offset": "0xA4",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR10": {
              "offset": "0xA8",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR11": {
              "offset": "0xAC",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR12": {
              "offset": "0xB0",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR13": {
              "offset": "0xB4",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR14": {
              "offset": "0xB8",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR15": {
              "offset": "0xBC",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR16": {
              "offset": "0xC0",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR17": {
              "offset": "0xC4",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR18": {
              "offset": "0xC8",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR19": {
              "offset": "0xCC",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR20": {
              "offset": "0xD0",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR21": {
              "offset": "0xD4",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR22": {
              "offset": "0xD8",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR23": {
              "offset": "0xDC",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR24": {
              "offset": "0xE0",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR25": {
              "offset": "0xE4",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR26": {
              "offset": "0xE8",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR27": {
              "offset": "0xEC",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR28": {
              "offset": "0xF0",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR29": {
              "offset": "0xF4",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR30": {
              "offset": "0xF8",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_RLR31": {
              "offset": "0xFC",
              "size": 32,
              "description": "HSEM Read lock register"
            },
            "HSEM_IER": {
              "offset": "0x100",
              "size": 32,
              "description": "HSEM Interrupt enable register"
            },
            "HSEM_ICR": {
              "offset": "0x104",
              "size": 32,
              "description": "HSEM Interrupt clear register"
            },
            "HSEM_ISR": {
              "offset": "0x108",
              "size": 32,
              "description": "HSEM Interrupt status register"
            },
            "HSEM_MISR": {
              "offset": "0x10C",
              "size": 32,
              "description": "HSEM Masked interrupt status\n          register"
            },
            "HSEM_CR": {
              "offset": "0x140",
              "size": 32,
              "description": "HSEM Clear register"
            },
            "HSEM_KEYR": {
              "offset": "0x144",
              "size": 32,
              "description": "HSEM Interrupt clear register"
            }
          },
          "bits": {
            "HSEM_R0": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R1": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R2": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R3": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R4": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R5": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R6": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R7": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R8": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R9": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R10": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R11": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R12": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R13": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R14": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R15": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R16": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R17": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R18": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R19": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R20": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R21": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R22": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R23": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R24": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R25": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R26": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R27": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R28": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R29": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R30": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_R31": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR0": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR1": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR2": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR3": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR4": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR5": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR6": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR7": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR8": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR9": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR10": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR11": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR12": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR13": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR14": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR15": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR16": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR17": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR18": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR19": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR20": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR21": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR22": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR23": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR24": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR25": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR26": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR27": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR28": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR29": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR30": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_RLR31": {
              "PROCID": {
                "bit": 0,
                "description": "Semaphore ProcessID",
                "width": 8
              },
              "MASTERID": {
                "bit": 8,
                "description": "Semaphore MasterID",
                "width": 8
              },
              "LOCK": {
                "bit": 31,
                "description": "Lock indication"
              }
            },
            "HSEM_IER": {
              "ISEM0": {
                "bit": 0,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM1": {
                "bit": 1,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM2": {
                "bit": 2,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM3": {
                "bit": 3,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM4": {
                "bit": 4,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM5": {
                "bit": 5,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM6": {
                "bit": 6,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM7": {
                "bit": 7,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM8": {
                "bit": 8,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM9": {
                "bit": 9,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM10": {
                "bit": 10,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM11": {
                "bit": 11,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM12": {
                "bit": 12,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM13": {
                "bit": 13,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM14": {
                "bit": 14,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM15": {
                "bit": 15,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM16": {
                "bit": 16,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM17": {
                "bit": 17,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM18": {
                "bit": 18,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM19": {
                "bit": 19,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM20": {
                "bit": 20,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM21": {
                "bit": 21,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM22": {
                "bit": 22,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM23": {
                "bit": 23,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM24": {
                "bit": 24,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM25": {
                "bit": 25,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM26": {
                "bit": 26,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM27": {
                "bit": 27,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM28": {
                "bit": 28,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM29": {
                "bit": 29,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM30": {
                "bit": 30,
                "description": "Interrupt semaphore n enable\n              bit"
              },
              "ISEM31": {
                "bit": 31,
                "description": "Interrupt(N) semaphore n enable\n              bit."
              }
            },
            "HSEM_ICR": {
              "ISEM0": {
                "bit": 0,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM1": {
                "bit": 1,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM2": {
                "bit": 2,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM3": {
                "bit": 3,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM4": {
                "bit": 4,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM5": {
                "bit": 5,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM6": {
                "bit": 6,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM7": {
                "bit": 7,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM8": {
                "bit": 8,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM9": {
                "bit": 9,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM10": {
                "bit": 10,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM11": {
                "bit": 11,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM12": {
                "bit": 12,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM13": {
                "bit": 13,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM14": {
                "bit": 14,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM15": {
                "bit": 15,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM16": {
                "bit": 16,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM17": {
                "bit": 17,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM18": {
                "bit": 18,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM19": {
                "bit": 19,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM20": {
                "bit": 20,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM21": {
                "bit": 21,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM22": {
                "bit": 22,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM23": {
                "bit": 23,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM24": {
                "bit": 24,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM25": {
                "bit": 25,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM26": {
                "bit": 26,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM27": {
                "bit": 27,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM28": {
                "bit": 28,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM29": {
                "bit": 29,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM30": {
                "bit": 30,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              },
              "ISEM31": {
                "bit": 31,
                "description": "Interrupt(N) semaphore n clear\n              bit"
              }
            },
            "HSEM_ISR": {
              "ISEM0": {
                "bit": 0,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM1": {
                "bit": 1,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM2": {
                "bit": 2,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM3": {
                "bit": 3,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM4": {
                "bit": 4,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM5": {
                "bit": 5,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM6": {
                "bit": 6,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM7": {
                "bit": 7,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM8": {
                "bit": 8,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM9": {
                "bit": 9,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM10": {
                "bit": 10,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM11": {
                "bit": 11,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM12": {
                "bit": 12,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM13": {
                "bit": 13,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM14": {
                "bit": 14,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM15": {
                "bit": 15,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM16": {
                "bit": 16,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM17": {
                "bit": 17,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM18": {
                "bit": 18,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM19": {
                "bit": 19,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM20": {
                "bit": 20,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM21": {
                "bit": 21,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM22": {
                "bit": 22,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM23": {
                "bit": 23,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM24": {
                "bit": 24,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM25": {
                "bit": 25,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM26": {
                "bit": 26,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM27": {
                "bit": 27,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM28": {
                "bit": 28,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM29": {
                "bit": 29,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM30": {
                "bit": 30,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              },
              "ISEM31": {
                "bit": 31,
                "description": "Interrupt(N) semaphore n status bit\n              before enable (mask)"
              }
            },
            "HSEM_MISR": {
              "ISEM0": {
                "bit": 0,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM1": {
                "bit": 1,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM2": {
                "bit": 2,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM3": {
                "bit": 3,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM4": {
                "bit": 4,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM5": {
                "bit": 5,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM6": {
                "bit": 6,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM7": {
                "bit": 7,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM8": {
                "bit": 8,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM9": {
                "bit": 9,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM10": {
                "bit": 10,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM11": {
                "bit": 11,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM12": {
                "bit": 12,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM13": {
                "bit": 13,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM14": {
                "bit": 14,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM15": {
                "bit": 15,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM16": {
                "bit": 16,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM17": {
                "bit": 17,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM18": {
                "bit": 18,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM19": {
                "bit": 19,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM20": {
                "bit": 20,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM21": {
                "bit": 21,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM22": {
                "bit": 22,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM23": {
                "bit": 23,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM24": {
                "bit": 24,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM25": {
                "bit": 25,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM26": {
                "bit": 26,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM27": {
                "bit": 27,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM28": {
                "bit": 28,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM29": {
                "bit": 29,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM30": {
                "bit": 30,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              },
              "ISEM31": {
                "bit": 31,
                "description": "masked interrupt(N) semaphore n status\n              bit after enable (mask)"
              }
            },
            "HSEM_CR": {
              "MASTERID": {
                "bit": 8,
                "description": "MasterID of semaphores to be\n              cleared",
                "width": 8
              },
              "KEY": {
                "bit": 16,
                "description": "Semaphore clear Key",
                "width": 16
              }
            },
            "HSEM_KEYR": {
              "KEY": {
                "bit": 16,
                "description": "Semaphore Clear Key",
                "width": 16
              }
            }
          }
        },
        "I2C": {
          "instances": [
            {
              "name": "I2C1",
              "base": "0x40005400",
              "irq": 31
            },
            {
              "name": "I2C2",
              "base": "0x40005800",
              "irq": 33
            },
            {
              "name": "I2C3",
              "base": "0x40005C00",
              "irq": 72
            },
            {
              "name": "I2C4",
              "base": "0x58001C00",
              "irq": 95
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
            },
            "OAR1": {
              "offset": "0x08",
              "size": 32,
              "description": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
            },
            "OAR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
            },
            "TIMINGR": {
              "offset": "0x10",
              "size": 32,
              "description": "Access: No wait states"
            },
            "TIMEOUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "Access: No wait states, except if a write\n          access occurs while a write access to this register is\n          ongoing. In this case, wait states are inserted in the\n          second write access until the previous one is completed.\n          The latency of the second write access can be up to 2 x\n          PCLK1 + 6 x I2CCLK."
            },
            "ISR": {
              "offset": "0x18",
              "size": 32,
              "description": "Access: No wait states"
            },
            "ICR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Access: No wait states"
            },
            "PECR": {
              "offset": "0x20",
              "size": 32,
              "description": "Access: No wait states"
            },
            "RXDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Access: No wait states"
            },
            "TXDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Access: No wait states"
            }
          },
          "bits": {
            "CR1": {
              "PE": {
                "bit": 0,
                "description": "Peripheral enable Note: When PE=0, the\n              I2C SCL and SDA lines are released. Internal state\n              machines and status bits are put back to their reset\n              value. When cleared, PE must be kept low for at least\n              3 APB clock cycles."
              },
              "TXIE": {
                "bit": 1,
                "description": "TX Interrupt enable"
              },
              "RXIE": {
                "bit": 2,
                "description": "RX Interrupt enable"
              },
              "ADDRIE": {
                "bit": 3,
                "description": "Address match Interrupt enable (slave\n              only)"
              },
              "NACKIE": {
                "bit": 4,
                "description": "Not acknowledge received Interrupt\n              enable"
              },
              "STOPIE": {
                "bit": 5,
                "description": "STOP detection Interrupt\n              enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transfer Complete interrupt enable Note:\n              Any of these events will generate an interrupt:\n              Transfer Complete (TC) Transfer Complete Reload\n              (TCR)"
              },
              "ERRIE": {
                "bit": 7,
                "description": "Error interrupts enable Note: Any of\n              these errors generate an interrupt: Arbitration Loss\n              (ARLO) Bus Error detection (BERR) Overrun/Underrun\n              (OVR) Timeout detection (TIMEOUT) PEC error detection\n              (PECERR) Alert pin event detection\n              (ALERT)"
              },
              "DNF": {
                "bit": 8,
                "description": "Digital noise filter These bits are used\n              to configure the digital noise filter on SDA and SCL\n              input. The digital filter will filter spikes with a\n              length of up to DNF[3:0] * tI2CCLK ... Note: If the\n              analog filter is also enabled, the digital filter is\n              added to the analog filter. This filter can only be\n              programmed when the I2C is disabled (PE =\n              0).",
                "width": 4
              },
              "ANFOFF": {
                "bit": 12,
                "description": "Analog noise filter OFF Note: This bit\n              can only be programmed when the I2C is disabled (PE =\n              0)."
              },
              "TXDMAEN": {
                "bit": 14,
                "description": "DMA transmission requests\n              enable"
              },
              "RXDMAEN": {
                "bit": 15,
                "description": "DMA reception requests\n              enable"
              },
              "SBC": {
                "bit": 16,
                "description": "Slave byte control This bit is used to\n              enable hardware byte control in slave\n              mode."
              },
              "NOSTRETCH": {
                "bit": 17,
                "description": "Clock stretching disable This bit is\n              used to disable clock stretching in slave mode. It\n              must be kept cleared in master mode. Note: This bit\n              can only be programmed when the I2C is disabled (PE =\n              0)."
              },
              "WUPEN": {
                "bit": 18,
                "description": "Wakeup from Stop mode enable Note: If\n              the Wakeup from Stop mode feature is not supported,\n              this bit is reserved and forced by hardware to 0.\n              Please refer to Section25.3: I2C implementation.\n              Note: WUPEN can be set only when DNF =\n              0000"
              },
              "GCEN": {
                "bit": 19,
                "description": "General call enable"
              },
              "SMBHEN": {
                "bit": 20,
                "description": "SMBus Host address enable Note: If the\n              SMBus feature is not supported, this bit is reserved\n              and forced by hardware to 0. Please refer to\n              Section25.3: I2C implementation."
              },
              "SMBDEN": {
                "bit": 21,
                "description": "SMBus Device Default address enable\n              Note: If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
              },
              "ALERTEN": {
                "bit": 22,
                "description": "SMBus alert enable Device mode\n              (SMBHEN=0): Host mode (SMBHEN=1): Note: When\n              ALERTEN=0, the SMBA pin can be used as a standard\n              GPIO. If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
              },
              "PECEN": {
                "bit": 23,
                "description": "PEC enable Note: If the SMBus feature is\n              not supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
              }
            },
            "CR2": {
              "SADD0": {
                "bit": 0,
                "description": "Slave address bit 0 (master mode) In\n              7-bit addressing mode (ADD10 = 0): This bit is dont\n              care In 10-bit addressing mode (ADD10 = 1): This bit\n              should be written with bit 0 of the slave address to\n              be sent Note: Changing these bits when the START bit\n              is set is not allowed."
              },
              "SADD1": {
                "bit": 1,
                "description": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
              },
              "SADD2": {
                "bit": 2,
                "description": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
              },
              "SADD3": {
                "bit": 3,
                "description": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
              },
              "SADD4": {
                "bit": 4,
                "description": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
              },
              "SADD5": {
                "bit": 5,
                "description": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
              },
              "SADD6": {
                "bit": 6,
                "description": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
              },
              "SADD7": {
                "bit": 7,
                "description": "Slave address bit 7:1 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits should\n              be written with the 7-bit slave address to be sent In\n              10-bit addressing mode (ADD10 = 1): These bits should\n              be written with bits 7:1 of the slave address to be\n              sent. Note: Changing these bits when the START bit is\n              set is not allowed."
              },
              "SADD8": {
                "bit": 8,
                "description": "Slave address bit 9:8 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing mode (ADD10 = 1):\n              These bits should be written with bits 9:8 of the\n              slave address to be sent Note: Changing these bits\n              when the START bit is set is not\n              allowed."
              },
              "SADD9": {
                "bit": 9,
                "description": "Slave address bit 9:8 (master mode) In\n              7-bit addressing mode (ADD10 = 0): These bits are\n              dont care In 10-bit addressing mode (ADD10 = 1):\n              These bits should be written with bits 9:8 of the\n              slave address to be sent Note: Changing these bits\n              when the START bit is set is not\n              allowed."
              },
              "RD_WRN": {
                "bit": 10,
                "description": "Transfer direction (master mode) Note:\n              Changing this bit when the START bit is set is not\n              allowed."
              },
              "ADD10": {
                "bit": 11,
                "description": "10-bit addressing mode (master mode)\n              Note: Changing this bit when the START bit is set is\n              not allowed."
              },
              "HEAD10R": {
                "bit": 12,
                "description": "10-bit address header only read\n              direction (master receiver mode) Note: Changing this\n              bit when the START bit is set is not\n              allowed."
              },
              "START": {
                "bit": 13,
                "description": "Start generation This bit is set by\n              software, and cleared by hardware after the Start\n              followed by the address sequence is sent, by an\n              arbitration loss, by a timeout error detection, or\n              when PE = 0. It can also be cleared by software by\n              writing 1 to the ADDRCF bit in the I2C_ICR register.\n              If the I2C is already in master mode with AUTOEND =\n              0, setting this bit generates a Repeated Start\n              condition when RELOAD=0, after the end of the NBYTES\n              transfer. Otherwise setting this bit will generate a\n              START condition once the bus is free. Note: Writing 0\n              to this bit has no effect. The START bit can be set\n              even if the bus is BUSY or I2C is in slave mode. This\n              bit has no effect when RELOAD is set."
              },
              "STOP": {
                "bit": 14,
                "description": "Stop generation (master mode) The bit is\n              set by software, cleared by hardware when a Stop\n              condition is detected, or when PE = 0. In Master\n              Mode: Note: Writing 0 to this bit has no\n              effect."
              },
              "NACK": {
                "bit": 15,
                "description": "NACK generation (slave mode) The bit is\n              set by software, cleared by hardware when the NACK is\n              sent, or when a STOP condition or an Address matched\n              is received, or when PE=0. Note: Writing 0 to this\n              bit has no effect. This bit is used in slave mode\n              only: in master receiver mode, NACK is automatically\n              generated after last byte preceding STOP or RESTART\n              condition, whatever the NACK bit value. When an\n              overrun occurs in slave receiver NOSTRETCH mode, a\n              NACK is automatically generated whatever the NACK bit\n              value. When hardware PEC checking is enabled\n              (PECBYTE=1), the PEC acknowledge value does not\n              depend on the NACK value."
              },
              "NBYTES": {
                "bit": 16,
                "description": "Number of bytes The number of bytes to\n              be transmitted/received is programmed there. This\n              field is dont care in slave mode with SBC=0. Note:\n              Changing these bits when the START bit is set is not\n              allowed.",
                "width": 8
              },
              "RELOAD": {
                "bit": 24,
                "description": "NBYTES reload mode This bit is set and\n              cleared by software."
              },
              "AUTOEND": {
                "bit": 25,
                "description": "Automatic end mode (master mode) This\n              bit is set and cleared by software. Note: This bit\n              has no effect in slave mode or when the RELOAD bit is\n              set."
              },
              "PECBYTE": {
                "bit": 26,
                "description": "Packet error checking byte This bit is\n              set by software, and cleared by hardware when the PEC\n              is transferred, or when a STOP condition or an\n              Address matched is received, also when PE=0. Note:\n              Writing 0 to this bit has no effect. This bit has no\n              effect when RELOAD is set. This bit has no effect is\n              slave mode when SBC=0. If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
              }
            },
            "OAR1": {
              "OA1": {
                "bit": 0,
                "description": "Interface address 7-bit addressing mode:\n              dont care 10-bit addressing mode: bits 9:8 of address\n              Note: These bits can be written only when OA1EN=0.\n              OA1[7:1]: Interface address Bits 7:1 of address Note:\n              These bits can be written only when OA1EN=0. OA1[0]:\n              Interface address 7-bit addressing mode: dont care\n              10-bit addressing mode: bit 0 of address Note: This\n              bit can be written only when OA1EN=0.",
                "width": 10
              },
              "OA1MODE": {
                "bit": 10,
                "description": "Own Address 1 10-bit mode Note: This bit\n              can be written only when OA1EN=0."
              },
              "OA1EN": {
                "bit": 15,
                "description": "Own Address 1 enable"
              }
            },
            "OAR2": {
              "OA2": {
                "bit": 1,
                "description": "Interface address bits 7:1 of address\n              Note: These bits can be written only when\n              OA2EN=0.",
                "width": 7
              },
              "OA2MSK": {
                "bit": 8,
                "description": "Own Address 2 masks Note: These bits can\n              be written only when OA2EN=0. As soon as OA2MSK is\n              not equal to 0, the reserved I2C addresses (0b0000xxx\n              and 0b1111xxx) are not acknowledged even if the\n              comparison matches.",
                "width": 3
              },
              "OA2EN": {
                "bit": 15,
                "description": "Own Address 2 enable"
              }
            },
            "TIMINGR": {
              "SCLL": {
                "bit": 0,
                "description": "SCL low period (master mode) This field\n              is used to generate the SCL low period in master\n              mode. tSCLL = (SCLL+1) x tPRESC Note: SCLL is also\n              used to generate tBUF and tSU:STA\n              timings.",
                "width": 8
              },
              "SCLH": {
                "bit": 8,
                "description": "SCL high period (master mode) This field\n              is used to generate the SCL high period in master\n              mode. tSCLH = (SCLH+1) x tPRESC Note: SCLH is also\n              used to generate tSU:STO and tHD:STA\n              timing.",
                "width": 8
              },
              "SDADEL": {
                "bit": 16,
                "description": "Data hold time This field is used to\n              generate the delay tSDADEL between SCL falling edge\n              and SDA edge. In master mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is stretched low during\n              tSDADEL. tSDADEL= SDADEL x tPRESC Note: SDADEL is\n              used to generate tHD:DAT timing.",
                "width": 4
              },
              "SCLDEL": {
                "bit": 20,
                "description": "Data setup time This field is used to\n              generate a delay tSCLDEL between SDA edge and SCL\n              rising edge. In master mode and in slave mode with\n              NOSTRETCH = 0, the SCL line is stretched low during\n              tSCLDEL. tSCLDEL = (SCLDEL+1) x tPRESC Note: tSCLDEL\n              is used to generate tSU:DAT timing.",
                "width": 4
              },
              "PRESC": {
                "bit": 28,
                "description": "Timing prescaler This field is used to\n              prescale I2CCLK in order to generate the clock period\n              tPRESC used for data setup and hold counters (refer\n              to I2C timings on page9) and for SCL high and low\n              level counters (refer to I2C master initialization on\n              page24). tPRESC = (PRESC+1) x tI2CCLK",
                "width": 4
              }
            },
            "TIMEOUTR": {
              "TIMEOUTA": {
                "bit": 0,
                "description": "Bus Timeout A This field is used to\n              configure: The SCL low timeout condition tTIMEOUT\n              when TIDLE=0 tTIMEOUT= (TIMEOUTA+1) x 2048 x tI2CCLK\n              The bus idle condition (both SCL and SDA high) when\n              TIDLE=1 tIDLE= (TIMEOUTA+1) x 4 x tI2CCLK Note: These\n              bits can be written only when\n              TIMOUTEN=0.",
                "width": 12
              },
              "TIDLE": {
                "bit": 12,
                "description": "Idle clock timeout detection Note: This\n              bit can be written only when\n              TIMOUTEN=0."
              },
              "TIMOUTEN": {
                "bit": 15,
                "description": "Clock timeout enable"
              },
              "TIMEOUTB": {
                "bit": 16,
                "description": "Bus timeout B This field is used to\n              configure the cumulative clock extension timeout: In\n              master mode, the master cumulative clock low extend\n              time (tLOW:MEXT) is detected In slave mode, the slave\n              cumulative clock low extend time (tLOW:SEXT) is\n              detected tLOW:EXT= (TIMEOUTB+1) x 2048 x tI2CCLK\n              Note: These bits can be written only when\n              TEXTEN=0.",
                "width": 12
              },
              "TEXTEN": {
                "bit": 31,
                "description": "Extended clock timeout\n              enable"
              }
            },
            "ISR": {
              "TXE": {
                "bit": 0,
                "description": "Transmit data register empty\n              (transmitters) This bit is set by hardware when the\n              I2C_TXDR register is empty. It is cleared when the\n              next data to be sent is written in the I2C_TXDR\n              register. This bit can be written to 1 by software in\n              order to flush the transmit data register I2C_TXDR.\n              Note: This bit is set by hardware when\n              PE=0."
              },
              "TXIS": {
                "bit": 1,
                "description": "Transmit interrupt status (transmitters)\n              This bit is set by hardware when the I2C_TXDR\n              register is empty and the data to be transmitted must\n              be written in the I2C_TXDR register. It is cleared\n              when the next data to be sent is written in the\n              I2C_TXDR register. This bit can be written to 1 by\n              software when NOSTRETCH=1 only, in order to generate\n              a TXIS event (interrupt if TXIE=1 or DMA request if\n              TXDMAEN=1). Note: This bit is cleared by hardware\n              when PE=0."
              },
              "RXNE": {
                "bit": 2,
                "description": "Receive data register not empty\n              (receivers) This bit is set by hardware when the\n              received data is copied into the I2C_RXDR register,\n              and is ready to be read. It is cleared when I2C_RXDR\n              is read. Note: This bit is cleared by hardware when\n              PE=0."
              },
              "ADDR": {
                "bit": 3,
                "description": "Address matched (slave mode) This bit is\n              set by hardware as soon as the received slave address\n              matched with one of the enabled slave addresses. It\n              is cleared by software by setting ADDRCF bit. Note:\n              This bit is cleared by hardware when\n              PE=0."
              },
              "NACKF": {
                "bit": 4,
                "description": "Not Acknowledge received flag This flag\n              is set by hardware when a NACK is received after a\n              byte transmission. It is cleared by software by\n              setting the NACKCF bit. Note: This bit is cleared by\n              hardware when PE=0."
              },
              "STOPF": {
                "bit": 5,
                "description": "Stop detection flag This flag is set by\n              hardware when a Stop condition is detected on the bus\n              and the peripheral is involved in this transfer:\n              either as a master, provided that the STOP condition\n              is generated by the peripheral. or as a slave,\n              provided that the peripheral has been addressed\n              previously during this transfer. It is cleared by\n              software by setting the STOPCF bit. Note: This bit is\n              cleared by hardware when PE=0."
              },
              "TC": {
                "bit": 6,
                "description": "Transfer Complete (master mode) This\n              flag is set by hardware when RELOAD=0, AUTOEND=0 and\n              NBYTES data have been transferred. It is cleared by\n              software when START bit or STOP bit is set. Note:\n              This bit is cleared by hardware when\n              PE=0."
              },
              "TCR": {
                "bit": 7,
                "description": "Transfer Complete Reload This flag is\n              set by hardware when RELOAD=1 and NBYTES data have\n              been transferred. It is cleared by software when\n              NBYTES is written to a non-zero value. Note: This bit\n              is cleared by hardware when PE=0. This flag is only\n              for master mode, or for slave mode when the SBC bit\n              is set."
              },
              "BERR": {
                "bit": 8,
                "description": "Bus error This flag is set by hardware\n              when a misplaced Start or Stop condition is detected\n              whereas the peripheral is involved in the transfer.\n              The flag is not set during the address phase in slave\n              mode. It is cleared by software by setting BERRCF\n              bit. Note: This bit is cleared by hardware when\n              PE=0."
              },
              "ARLO": {
                "bit": 9,
                "description": "Arbitration lost This flag is set by\n              hardware in case of arbitration loss. It is cleared\n              by software by setting the ARLOCF bit. Note: This bit\n              is cleared by hardware when PE=0."
              },
              "OVR": {
                "bit": 10,
                "description": "Overrun/Underrun (slave mode) This flag\n              is set by hardware in slave mode with NOSTRETCH=1,\n              when an overrun/underrun error occurs. It is cleared\n              by software by setting the OVRCF bit. Note: This bit\n              is cleared by hardware when PE=0."
              },
              "PECERR": {
                "bit": 11,
                "description": "PEC Error in reception This flag is set\n              by hardware when the received PEC does not match with\n              the PEC register content. A NACK is automatically\n              sent after the wrong PEC reception. It is cleared by\n              software by setting the PECCF bit. Note: This bit is\n              cleared by hardware when PE=0. If the SMBus feature\n              is not supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
              },
              "TIMEOUT": {
                "bit": 12,
                "description": "Timeout or tLOW detection flag This flag\n              is set by hardware when a timeout or extended clock\n              timeout occurred. It is cleared by software by\n              setting the TIMEOUTCF bit. Note: This bit is cleared\n              by hardware when PE=0. If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
              },
              "ALERT": {
                "bit": 13,
                "description": "SMBus alert This flag is set by hardware\n              when SMBHEN=1 (SMBus host configuration), ALERTEN=1\n              and a SMBALERT event (falling edge) is detected on\n              SMBA pin. It is cleared by software by setting the\n              ALERTCF bit. Note: This bit is cleared by hardware\n              when PE=0. If the SMBus feature is not supported,\n              this bit is reserved and forced by hardware to 0.\n              Please refer to Section25.3: I2C\n              implementation."
              },
              "BUSY": {
                "bit": 15,
                "description": "Bus busy This flag indicates that a\n              communication is in progress on the bus. It is set by\n              hardware when a START condition is detected. It is\n              cleared by hardware when a Stop condition is\n              detected, or when PE=0."
              },
              "DIR": {
                "bit": 16,
                "description": "Transfer direction (Slave mode) This\n              flag is updated when an address match event occurs\n              (ADDR=1)."
              },
              "ADDCODE": {
                "bit": 17,
                "description": "Address match code (Slave mode) These\n              bits are updated with the received address when an\n              address match event occurs (ADDR = 1). In the case of\n              a 10-bit address, ADDCODE provides the 10-bit header\n              followed by the 2 MSBs of the address.",
                "width": 7
              }
            },
            "ICR": {
              "ADDRCF": {
                "bit": 3,
                "description": "Address matched flag clear Writing 1 to\n              this bit clears the ADDR flag in the I2C_ISR\n              register. Writing 1 to this bit also clears the START\n              bit in the I2C_CR2 register."
              },
              "NACKCF": {
                "bit": 4,
                "description": "Not Acknowledge flag clear Writing 1 to\n              this bit clears the ACKF flag in I2C_ISR\n              register."
              },
              "STOPCF": {
                "bit": 5,
                "description": "Stop detection flag clear Writing 1 to\n              this bit clears the STOPF flag in the I2C_ISR\n              register."
              },
              "BERRCF": {
                "bit": 8,
                "description": "Bus error flag clear Writing 1 to this\n              bit clears the BERRF flag in the I2C_ISR\n              register."
              },
              "ARLOCF": {
                "bit": 9,
                "description": "Arbitration Lost flag clear Writing 1 to\n              this bit clears the ARLO flag in the I2C_ISR\n              register."
              },
              "OVRCF": {
                "bit": 10,
                "description": "Overrun/Underrun flag clear Writing 1 to\n              this bit clears the OVR flag in the I2C_ISR\n              register."
              },
              "PECCF": {
                "bit": 11,
                "description": "PEC Error flag clear Writing 1 to this\n              bit clears the PECERR flag in the I2C_ISR register.\n              Note: If the SMBus feature is not supported, this bit\n              is reserved and forced by hardware to 0. Please refer\n              to Section25.3: I2C implementation."
              },
              "TIMOUTCF": {
                "bit": 12,
                "description": "Timeout detection flag clear Writing 1\n              to this bit clears the TIMEOUT flag in the I2C_ISR\n              register. Note: If the SMBus feature is not\n              supported, this bit is reserved and forced by\n              hardware to 0. Please refer to Section25.3: I2C\n              implementation."
              },
              "ALERTCF": {
                "bit": 13,
                "description": "Alert flag clear Writing 1 to this bit\n              clears the ALERT flag in the I2C_ISR register. Note:\n              If the SMBus feature is not supported, this bit is\n              reserved and forced by hardware to 0. Please refer to\n              Section25.3: I2C implementation."
              }
            },
            "PECR": {
              "PEC": {
                "bit": 0,
                "description": "Packet error checking register This\n              field contains the internal PEC when PECEN=1. The PEC\n              is cleared by hardware when PE=0.",
                "width": 8
              }
            },
            "RXDR": {
              "RXDATA": {
                "bit": 0,
                "description": "8-bit receive data Data byte received\n              from the I2C bus.",
                "width": 8
              }
            },
            "TXDR": {
              "TXDATA": {
                "bit": 0,
                "description": "8-bit transmit data Data byte to be\n              transmitted to the I2C bus. Note: These bits can be\n              written only when TXE=1.",
                "width": 8
              }
            }
          }
        },
        "GPIO": {
          "instances": [
            {
              "name": "GPIOA",
              "base": "0x58020000"
            },
            {
              "name": "GPIOB",
              "base": "0x58020400"
            },
            {
              "name": "GPIOC",
              "base": "0x58020800"
            },
            {
              "name": "GPIOD",
              "base": "0x58020C00"
            },
            {
              "name": "GPIOE",
              "base": "0x58021000"
            },
            {
              "name": "GPIOF",
              "base": "0x58021400"
            },
            {
              "name": "GPIOG",
              "base": "0x58021800"
            },
            {
              "name": "GPIOH",
              "base": "0x58021C00"
            },
            {
              "name": "GPIOI",
              "base": "0x58022000"
            },
            {
              "name": "GPIOJ",
              "base": "0x58022400"
            },
            {
              "name": "GPIOK",
              "base": "0x58022800"
            }
          ],
          "registers": {
            "MODER": {
              "offset": "0x00",
              "size": 32,
              "description": "GPIO port mode register"
            },
            "OTYPER": {
              "offset": "0x04",
              "size": 32,
              "description": "GPIO port output type register"
            },
            "OSPEEDR": {
              "offset": "0x08",
              "size": 32,
              "description": "GPIO port output speed\n          register"
            },
            "PUPDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "GPIO port pull-up/pull-down\n          register"
            },
            "IDR": {
              "offset": "0x10",
              "size": 32,
              "description": "GPIO port input data register"
            },
            "ODR": {
              "offset": "0x14",
              "size": 32,
              "description": "GPIO port output data register"
            },
            "BSRR": {
              "offset": "0x18",
              "size": 32,
              "description": "GPIO port bit set/reset\n          register"
            },
            "LCKR": {
              "offset": "0x1C",
              "size": 32,
              "description": "This register is used to lock the\n          configuration of the port bits when a correct write\n          sequence is applied to bit 16 (LCKK). The value of bits\n          [15:0] is used to lock the configuration of the GPIO.\n          During the write sequence, the value of LCKR[15:0] must\n          not change. When the LOCK sequence has been applied on a\n          port bit, the value of this port bit can no longer be\n          modified until the next MCU reset or peripheral reset.A\n          specific write sequence is used to write to the\n          GPIOx_LCKR register. Only word access (32-bit long) is\n          allowed during this locking sequence.Each lock bit\n          freezes a specific configuration register (control and\n          alternate function registers)."
            },
            "AFRL": {
              "offset": "0x20",
              "size": 32,
              "description": "GPIO alternate function low\n          register"
            },
            "AFRH": {
              "offset": "0x24",
              "size": 32,
              "description": "GPIO alternate function high\n          register"
            }
          },
          "bits": {
            "MODER": {
              "MODE0": {
                "bit": 0,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE1": {
                "bit": 2,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE2": {
                "bit": 4,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE3": {
                "bit": 6,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE4": {
                "bit": 8,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE5": {
                "bit": 10,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE6": {
                "bit": 12,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE7": {
                "bit": 14,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE8": {
                "bit": 16,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE9": {
                "bit": 18,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE10": {
                "bit": 20,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE11": {
                "bit": 22,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE12": {
                "bit": 24,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE13": {
                "bit": 26,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE14": {
                "bit": 28,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              },
              "MODE15": {
                "bit": 30,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O mode.",
                "width": 2
              }
            },
            "OTYPER": {
              "OT0": {
                "bit": 0,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT1": {
                "bit": 1,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT2": {
                "bit": 2,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT3": {
                "bit": 3,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT4": {
                "bit": 4,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT5": {
                "bit": 5,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT6": {
                "bit": 6,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT7": {
                "bit": 7,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT8": {
                "bit": 8,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT9": {
                "bit": 9,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT10": {
                "bit": 10,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT11": {
                "bit": 11,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT12": {
                "bit": 12,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT13": {
                "bit": 13,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT14": {
                "bit": 14,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              },
              "OT15": {
                "bit": 15,
                "description": "Port x configuration bits (y = 0..15)\n              These bits are written by software to configure the\n              I/O output type."
              }
            },
            "OSPEEDR": {
              "OSPEED0": {
                "bit": 0,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED1": {
                "bit": 2,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED2": {
                "bit": 4,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED3": {
                "bit": 6,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED4": {
                "bit": 8,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED5": {
                "bit": 10,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED6": {
                "bit": 12,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED7": {
                "bit": 14,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED8": {
                "bit": 16,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED9": {
                "bit": 18,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED10": {
                "bit": 20,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED11": {
                "bit": 22,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED12": {
                "bit": 24,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED13": {
                "bit": 26,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED14": {
                "bit": 28,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              },
              "OSPEED15": {
                "bit": 30,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O output speed. Note: Refer to the\n              device datasheet for the frequency specifications and\n              the power supply and load conditions for each\n              speed.",
                "width": 2
              }
            },
            "PUPDR": {
              "PUPD0": {
                "bit": 0,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD1": {
                "bit": 2,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD2": {
                "bit": 4,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD3": {
                "bit": 6,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD4": {
                "bit": 8,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD5": {
                "bit": 10,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD6": {
                "bit": 12,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD7": {
                "bit": 14,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD8": {
                "bit": 16,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD9": {
                "bit": 18,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD10": {
                "bit": 20,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD11": {
                "bit": 22,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD12": {
                "bit": 24,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD13": {
                "bit": 26,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD14": {
                "bit": 28,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              },
              "PUPD15": {
                "bit": 30,
                "description": "[1:0]: Port x configuration bits (y =\n              0..15) These bits are written by software to\n              configure the I/O pull-up or pull-down",
                "width": 2
              }
            },
            "IDR": {
              "ID0": {
                "bit": 0,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID1": {
                "bit": 1,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID2": {
                "bit": 2,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID3": {
                "bit": 3,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID4": {
                "bit": 4,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID5": {
                "bit": 5,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID6": {
                "bit": 6,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID7": {
                "bit": 7,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID8": {
                "bit": 8,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID9": {
                "bit": 9,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID10": {
                "bit": 10,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID11": {
                "bit": 11,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID12": {
                "bit": 12,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID13": {
                "bit": 13,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID14": {
                "bit": 14,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              },
              "ID15": {
                "bit": 15,
                "description": "Port input data bit (y = 0..15) These\n              bits are read-only. They contain the input value of\n              the corresponding I/O port."
              }
            },
            "ODR": {
              "OD0": {
                "bit": 0,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD1": {
                "bit": 1,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD2": {
                "bit": 2,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD3": {
                "bit": 3,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD4": {
                "bit": 4,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD5": {
                "bit": 5,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD6": {
                "bit": 6,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD7": {
                "bit": 7,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD8": {
                "bit": 8,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD9": {
                "bit": 9,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD10": {
                "bit": 10,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD11": {
                "bit": 11,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD12": {
                "bit": 12,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD13": {
                "bit": 13,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD14": {
                "bit": 14,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              },
              "OD15": {
                "bit": 15,
                "description": "Port output data bit These bits can be\n              read and written by software. Note: For atomic bit\n              set/reset, the OD bits can be individually set and/or\n              reset by writing to the GPIOx_BSRR or GPIOx_BRR\n              registers (x = A..F)."
              }
            },
            "BSRR": {
              "BS0": {
                "bit": 0,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS1": {
                "bit": 1,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS2": {
                "bit": 2,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS3": {
                "bit": 3,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS4": {
                "bit": 4,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS5": {
                "bit": 5,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS6": {
                "bit": 6,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS7": {
                "bit": 7,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS8": {
                "bit": 8,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS9": {
                "bit": 9,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS10": {
                "bit": 10,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS11": {
                "bit": 11,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS12": {
                "bit": 12,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS13": {
                "bit": 13,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS14": {
                "bit": 14,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BS15": {
                "bit": 15,
                "description": "Port x set bit y (y= 0..15) These bits\n              are write-only. A read to these bits returns the\n              value 0x0000."
              },
              "BR0": {
                "bit": 16,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR1": {
                "bit": 17,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR2": {
                "bit": 18,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR3": {
                "bit": 19,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR4": {
                "bit": 20,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR5": {
                "bit": 21,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR6": {
                "bit": 22,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR7": {
                "bit": 23,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR8": {
                "bit": 24,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR9": {
                "bit": 25,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR10": {
                "bit": 26,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR11": {
                "bit": 27,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR12": {
                "bit": 28,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR13": {
                "bit": 29,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR14": {
                "bit": 30,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              },
              "BR15": {
                "bit": 31,
                "description": "Port x reset bit y (y = 0..15) These\n              bits are write-only. A read to these bits returns the\n              value 0x0000. Note: If both BSx and BRx are set, BSx\n              has priority."
              }
            },
            "LCKR": {
              "LCK0": {
                "bit": 0,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK1": {
                "bit": 1,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK2": {
                "bit": 2,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK3": {
                "bit": 3,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK4": {
                "bit": 4,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK5": {
                "bit": 5,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK6": {
                "bit": 6,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK7": {
                "bit": 7,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK8": {
                "bit": 8,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK9": {
                "bit": 9,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK10": {
                "bit": 10,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK11": {
                "bit": 11,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK12": {
                "bit": 12,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK13": {
                "bit": 13,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK14": {
                "bit": 14,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCK15": {
                "bit": 15,
                "description": "Port x lock bit y (y= 0..15) These bits\n              are read/write but can only be written when the LCKK\n              bit is 0."
              },
              "LCKK": {
                "bit": 16,
                "description": "Lock key This bit can be read any time.\n              It can only be modified using the lock key write\n              sequence. LOCK key write sequence: WR LCKR[16] = 1 +\n              LCKR[15:0] WR LCKR[16] = 0 + LCKR[15:0] WR LCKR[16] =\n              1 + LCKR[15:0] RD LCKR RD LCKR[16] = 1 (this read\n              operation is optional but it confirms that the lock\n              is active) Note: During the LOCK key write sequence,\n              the value of LCK[15:0] must not change. Any error in\n              the lock sequence aborts the lock. After the first\n              lock sequence on any bit of the port, any read access\n              on the LCKK bit will return 1 until the next MCU\n              reset or peripheral reset."
              }
            },
            "AFRL": {
              "AFSEL0": {
                "bit": 0,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:",
                "width": 4
              },
              "AFSEL1": {
                "bit": 4,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:",
                "width": 4
              },
              "AFSEL2": {
                "bit": 8,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:",
                "width": 4
              },
              "AFSEL3": {
                "bit": 12,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:",
                "width": 4
              },
              "AFSEL4": {
                "bit": 16,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:",
                "width": 4
              },
              "AFSEL5": {
                "bit": 20,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:",
                "width": 4
              },
              "AFSEL6": {
                "bit": 24,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:",
                "width": 4
              },
              "AFSEL7": {
                "bit": 28,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 0..7) These bits are written by\n              software to configure alternate function I/Os AFSELy\n              selection:",
                "width": 4
              }
            },
            "AFRH": {
              "AFSEL8": {
                "bit": 0,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os",
                "width": 4
              },
              "AFSEL9": {
                "bit": 4,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os",
                "width": 4
              },
              "AFSEL10": {
                "bit": 8,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os",
                "width": 4
              },
              "AFSEL11": {
                "bit": 12,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os",
                "width": 4
              },
              "AFSEL12": {
                "bit": 16,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os",
                "width": 4
              },
              "AFSEL13": {
                "bit": 20,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os",
                "width": 4
              },
              "AFSEL14": {
                "bit": 24,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os",
                "width": 4
              },
              "AFSEL15": {
                "bit": 28,
                "description": "[3:0]: Alternate function selection for\n              port x pin y (y = 8..15) These bits are written by\n              software to configure alternate function\n              I/Os",
                "width": 4
              }
            }
          }
        },
        "JPEG": {
          "instances": [
            {
              "name": "JPEG",
              "base": "0x52003000",
              "irq": 121
            }
          ],
          "registers": {
            "CONFR0": {
              "offset": "0x00",
              "size": 32,
              "description": "JPEG codec control register"
            },
            "CONFR1": {
              "offset": "0x04",
              "size": 32,
              "description": "JPEG codec configuration register\n          1"
            },
            "CONFR2": {
              "offset": "0x08",
              "size": 32,
              "description": "JPEG codec configuration register\n          2"
            },
            "CONFR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "JPEG codec configuration register\n          3"
            },
            "CONFRN1": {
              "offset": "0x10",
              "size": 32,
              "description": "JPEG codec configuration register\n          4-7"
            },
            "CONFRN2": {
              "offset": "0x14",
              "size": 32,
              "description": "JPEG codec configuration register\n          4-7"
            },
            "CONFRN3": {
              "offset": "0x18",
              "size": 32,
              "description": "JPEG codec configuration register\n          4-7"
            },
            "CONFRN4": {
              "offset": "0x1C",
              "size": 32,
              "description": "JPEG codec configuration register\n          4-7"
            },
            "CR": {
              "offset": "0x30",
              "size": 32,
              "description": "JPEG control register"
            },
            "SR": {
              "offset": "0x34",
              "size": 32,
              "description": "JPEG status register"
            },
            "CFR": {
              "offset": "0x38",
              "size": 32,
              "description": "JPEG clear flag register"
            },
            "DIR": {
              "offset": "0x40",
              "size": 32,
              "description": "JPEG data input register"
            },
            "DOR": {
              "offset": "0x44",
              "size": 32,
              "description": "JPEG data output register"
            }
          },
          "bits": {
            "CONFR0": {
              "START": {
                "bit": 0,
                "description": "Start This bit start or stop the\n              encoding or decoding process. Read this register\n              always return 0."
              }
            },
            "CONFR1": {
              "NF": {
                "bit": 0,
                "description": "Number of color components This field\n              defines the number of color components minus\n              1.",
                "width": 2
              },
              "DE": {
                "bit": 3,
                "description": "Decoding Enable This bit selects the\n              coding or decoding process"
              },
              "COLORSPACE": {
                "bit": 4,
                "description": "Color Space This filed defines the\n              number of quantization tables minus 1 to insert in\n              the output stream.",
                "width": 2
              },
              "NS": {
                "bit": 6,
                "description": "Number of components for Scan This field\n              defines the number of components minus 1 for scan\n              header marker segment.",
                "width": 2
              },
              "HDR": {
                "bit": 8,
                "description": "Header Processing This bit enable the\n              header processing (generation/parsing)."
              },
              "YSIZE": {
                "bit": 16,
                "description": "Y Size This field defines the number of\n              lines in source image.",
                "width": 16
              }
            },
            "CONFR2": {
              "NMCU": {
                "bit": 0,
                "description": "Number of MCU For encoding: this field\n              defines the number of MCU units minus 1 to encode.\n              For decoding: this field indicates the number of\n              complete MCU units minus 1 to be decoded (this field\n              is updated after the JPEG header parsing). If the\n              decoded image size has not a X or Y size multiple of\n              8 or 16 (depending on the sub-sampling process), the\n              resulting incomplete or empty MCU must be added to\n              this value to get the total number of MCU\n              generated.",
                "width": 26
              }
            },
            "CONFR3": {
              "XSIZE": {
                "bit": 16,
                "description": "X size This field defines the number of\n              pixels per line.",
                "width": 16
              }
            },
            "CONFRN1": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC Selects the Huffman table for\n              encoding the DC coefficients."
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC Selects the Huffman table for\n              encoding the AC coefficients."
              },
              "QT": {
                "bit": 2,
                "description": "Quantization Table Selects quantization\n              table associated with a color\n              component.",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Block Number of data units\n              minus 1 that belong to a particular color in the\n              MCU.",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical Sampling Factor Vertical\n              sampling factor for component i.",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal Sampling Factor Horizontal\n              sampling factor for component i.",
                "width": 4
              }
            },
            "CONFRN2": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC Selects the Huffman table for\n              encoding the DC coefficients."
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC Selects the Huffman table for\n              encoding the AC coefficients."
              },
              "QT": {
                "bit": 2,
                "description": "Quantization Table Selects quantization\n              table associated with a color\n              component.",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Block Number of data units\n              minus 1 that belong to a particular color in the\n              MCU.",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical Sampling Factor Vertical\n              sampling factor for component i.",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal Sampling Factor Horizontal\n              sampling factor for component i.",
                "width": 4
              }
            },
            "CONFRN3": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC Selects the Huffman table for\n              encoding the DC coefficients."
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC Selects the Huffman table for\n              encoding the AC coefficients."
              },
              "QT": {
                "bit": 2,
                "description": "Quantization Table Selects quantization\n              table associated with a color\n              component.",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Block Number of data units\n              minus 1 that belong to a particular color in the\n              MCU.",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical Sampling Factor Vertical\n              sampling factor for component i.",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal Sampling Factor Horizontal\n              sampling factor for component i.",
                "width": 4
              }
            },
            "CONFRN4": {
              "HD": {
                "bit": 0,
                "description": "Huffman DC Selects the Huffman table for\n              encoding the DC coefficients."
              },
              "HA": {
                "bit": 1,
                "description": "Huffman AC Selects the Huffman table for\n              encoding the AC coefficients."
              },
              "QT": {
                "bit": 2,
                "description": "Quantization Table Selects quantization\n              table associated with a color\n              component.",
                "width": 2
              },
              "NB": {
                "bit": 4,
                "description": "Number of Block Number of data units\n              minus 1 that belong to a particular color in the\n              MCU.",
                "width": 4
              },
              "VSF": {
                "bit": 8,
                "description": "Vertical Sampling Factor Vertical\n              sampling factor for component i.",
                "width": 4
              },
              "HSF": {
                "bit": 12,
                "description": "Horizontal Sampling Factor Horizontal\n              sampling factor for component i.",
                "width": 4
              }
            },
            "CR": {
              "JCEN": {
                "bit": 0,
                "description": "JPEG Core Enable Enable the JPEG codec\n              Core."
              },
              "IFTIE": {
                "bit": 1,
                "description": "Input FIFO Threshold Interrupt Enable\n              This bit enables the interrupt generation when input\n              FIFO reach the threshold."
              },
              "IFNFIE": {
                "bit": 2,
                "description": "Input FIFO Not Full Interrupt Enable\n              This bit enables the interrupt generation when input\n              FIFO is not empty."
              },
              "OFTIE": {
                "bit": 3,
                "description": "Output FIFO Threshold Interrupt Enable\n              This bit enables the interrupt generation when output\n              FIFO reach the threshold."
              },
              "OFNEIE": {
                "bit": 4,
                "description": "Output FIFO Not Empty Interrupt Enable\n              This bit enables the interrupt generation when output\n              FIFO is not empty."
              },
              "EOCIE": {
                "bit": 5,
                "description": "End of Conversion Interrupt Enable This\n              bit enables the interrupt generation on the end of\n              conversion."
              },
              "HPDIE": {
                "bit": 6,
                "description": "Header Parsing Done Interrupt Enable\n              This bit enables the interrupt generation on the\n              Header Parsing Operation."
              },
              "IDMAEN": {
                "bit": 11,
                "description": "Input DMA Enable Enable the DMA request\n              generation for the input FIFO."
              },
              "ODMAEN": {
                "bit": 12,
                "description": "Output DMA Enable Enable the DMA request\n              generation for the output FIFO."
              },
              "IFF": {
                "bit": 13,
                "description": "Input FIFO Flush This bit flush the\n              input FIFO. This bit is always read as\n              0."
              },
              "OFF": {
                "bit": 14,
                "description": "Output FIFO Flush This bit flush the\n              output FIFO. This bit is always read as\n              0."
              }
            },
            "SR": {
              "IFTF": {
                "bit": 1,
                "description": "Input FIFO Threshold Flag This bit is\n              set when the input FIFO is not full and is bellow its\n              threshold."
              },
              "IFNFF": {
                "bit": 2,
                "description": "Input FIFO Not Full Flag This bit is set\n              when the input FIFO is not full (a data can be\n              written)."
              },
              "OFTF": {
                "bit": 3,
                "description": "Output FIFO Threshold Flag This bit is\n              set when the output FIFO is not empty and has reach\n              its threshold."
              },
              "OFNEF": {
                "bit": 4,
                "description": "Output FIFO Not Empty Flag This bit is\n              set when the output FIFO is not empty (a data is\n              available)."
              },
              "EOCF": {
                "bit": 5,
                "description": "End of Conversion Flag This bit is set\n              when the JPEG codec core has finished the encoding or\n              the decoding process and than last data has been sent\n              to the output FIFO."
              },
              "HPDF": {
                "bit": 6,
                "description": "Header Parsing Done Flag This bit is set\n              in decode mode when the JPEG codec has finished the\n              parsing of the headers and the internal registers\n              have been updated."
              },
              "COF": {
                "bit": 7,
                "description": "Codec Operation Flag This bit is set\n              when when a JPEG codec operation is on going\n              (encoding or decoding)."
              }
            },
            "CFR": {
              "CEOCF": {
                "bit": 5,
                "description": "Clear End of Conversion Flag Writing 1\n              clears the End of Conversion Flag of the JPEG Status\n              Register."
              },
              "CHPDF": {
                "bit": 6,
                "description": "Clear Header Parsing Done Flag Writing 1\n              clears the Header Parsing Done Flag of the JPEG\n              Status Register."
              }
            },
            "DIR": {
              "DATAIN": {
                "bit": 0,
                "description": "Data Input FIFO Input FIFO data\n              register.",
                "width": 32
              }
            },
            "DOR": {
              "DATAOUT": {
                "bit": 0,
                "description": "Data Output FIFO Output FIFO data\n              register.",
                "width": 32
              }
            }
          }
        },
        "SPI": {
          "instances": [
            {
              "name": "QUADSPI",
              "base": "0x52005000",
              "irq": 92
            },
            {
              "name": "SPI1",
              "base": "0x40013000",
              "irq": 35
            },
            {
              "name": "SPI2",
              "base": "0x40003800",
              "irq": 36
            },
            {
              "name": "SPI3",
              "base": "0x40003C00",
              "irq": 51
            },
            {
              "name": "SPI4",
              "base": "0x40013400",
              "irq": 84
            },
            {
              "name": "SPI5",
              "base": "0x40015000",
              "irq": 85
            },
            {
              "name": "SPI6",
              "base": "0x58001400",
              "irq": 86
            },
            {
              "name": "DELAY_Block_QUADSPI",
              "base": "0x52006000"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "QUADSPI control register"
            },
            "DCR": {
              "offset": "0x04",
              "size": 32,
              "description": "QUADSPI device configuration\n          register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "QUADSPI status register"
            },
            "FCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "QUADSPI flag clear register"
            },
            "DLR": {
              "offset": "0x10",
              "size": 32,
              "description": "QUADSPI data length register"
            },
            "CCR": {
              "offset": "0x14",
              "size": 32,
              "description": "QUADSPI communication configuration\n          register"
            },
            "AR": {
              "offset": "0x18",
              "size": 32,
              "description": "QUADSPI address register"
            },
            "ABR": {
              "offset": "0x1C",
              "size": 32,
              "description": "QUADSPI alternate bytes\n          registers"
            },
            "DR": {
              "offset": "0x20",
              "size": 32,
              "description": "QUADSPI data register"
            },
            "PSMKR": {
              "offset": "0x24",
              "size": 32,
              "description": "QUADSPI polling status mask\n          register"
            },
            "PSMAR": {
              "offset": "0x28",
              "size": 32,
              "description": "QUADSPI polling status match\n          register"
            },
            "PIR": {
              "offset": "0x2C",
              "size": 32,
              "description": "QUADSPI polling interval\n          register"
            },
            "LPTR": {
              "offset": "0x30",
              "size": 32,
              "description": "QUADSPI low-power timeout\n          register"
            }
          },
          "bits": {
            "CR": {
              "EN": {
                "bit": 0,
                "description": "Enable Enable the QUADSPI."
              },
              "ABORT": {
                "bit": 1,
                "description": "Abort request This bit aborts the\n              on-going command sequence. It is automatically reset\n              once the abort is complete. This bit stops the\n              current transfer. In polling mode or memory-mapped\n              mode, this bit also reset the APM bit or the DM\n              bit."
              },
              "DMAEN": {
                "bit": 2,
                "description": "DMA enable In indirect mode, DMA can be\n              used to input or output data via the QUADSPI_DR\n              register. DMA transfers are initiated when the FIFO\n              threshold flag, FTF, is set."
              },
              "TCEN": {
                "bit": 3,
                "description": "Timeout counter enable This bit is valid\n              only when memory-mapped mode (FMODE = 11) is\n              selected. Activating this bit causes the chip select\n              (nCS) to be released (and thus reduces consumption)\n              if there has not been an access after a certain\n              amount of time, where this time is defined by\n              TIMEOUT[15:0] (QUADSPI_LPTR). Enable the timeout\n              counter. By default, the QUADSPI never stops its\n              prefetch operation, keeping the previous read\n              operation active with nCS maintained low, even if no\n              access to the Flash memory occurs for a long time.\n              Since Flash memories tend to consume more when nCS is\n              held low, the application might want to activate the\n              timeout counter (TCEN = 1, QUADSPI_CR[3]) so that nCS\n              is released after a period of TIMEOUT[15:0]\n              (QUADSPI_LPTR) cycles have elapsed without an access\n              since when the FIFO becomes full with prefetch data.\n              This bit can be modified only when BUSY =\n              0."
              },
              "SSHIFT": {
                "bit": 4,
                "description": "Sample shift By default, the QUADSPI\n              samples data 1/2 of a CLK cycle after the data is\n              driven by the Flash memory. This bit allows the data\n              is to be sampled later in order to account for\n              external signal delays. Firmware must assure that\n              SSHIFT = 0 when in DDR mode (when DDRM = 1). This\n              field can be modified only when BUSY =\n              0."
              },
              "DFM": {
                "bit": 6,
                "description": "Dual-flash mode This bit activates\n              dual-flash mode, where two external Flash memories\n              are used simultaneously to double throughput and\n              capacity. This bit can be modified only when BUSY =\n              0."
              },
              "FSEL": {
                "bit": 7,
                "description": "Flash memory selection This bit selects\n              the Flash memory to be addressed in single flash mode\n              (when DFM = 0). This bit can be modified only when\n              BUSY = 0. This bit is ignored when DFM =\n              1."
              },
              "FTHRES": {
                "bit": 8,
                "description": "FIFO threshold level Defines, in\n              indirect mode, the threshold number of bytes in the\n              FIFO that will cause the FIFO threshold flag (FTF,\n              QUADSPI_SR[2]) to be set. In indirect write mode\n              (FMODE = 00): ... In indirect read mode (FMODE = 01):\n              ... If DMAEN = 1, then the DMA controller for the\n              corresponding channel must be disabled before\n              changing the FTHRES value.",
                "width": 5
              },
              "TEIE": {
                "bit": 16,
                "description": "Transfer error interrupt enable This bit\n              enables the transfer error interrupt."
              },
              "TCIE": {
                "bit": 17,
                "description": "Transfer complete interrupt enable This\n              bit enables the transfer complete\n              interrupt."
              },
              "FTIE": {
                "bit": 18,
                "description": "FIFO threshold interrupt enable This bit\n              enables the FIFO threshold interrupt."
              },
              "SMIE": {
                "bit": 19,
                "description": "Status match interrupt enable This bit\n              enables the status match interrupt."
              },
              "TOIE": {
                "bit": 20,
                "description": "TimeOut interrupt enable This bit\n              enables the TimeOut interrupt."
              },
              "APMS": {
                "bit": 22,
                "description": "Automatic poll mode stop This bit\n              determines if automatic polling is stopped after a\n              match. This bit can be modified only when BUSY =\n              0."
              },
              "PMM": {
                "bit": 23,
                "description": "Polling match mode This bit indicates\n              which method should be used for determining a match\n              during automatic polling mode. This bit can be\n              modified only when BUSY = 0."
              },
              "PRESCALER": {
                "bit": 24,
                "description": "clock prescaler",
                "width": 8
              }
            },
            "DCR": {
              "CKMODE": {
                "bit": 0,
                "description": "indicates the level that clk takes\n              between command"
              },
              "CSHT": {
                "bit": 8,
                "description": "Chip select high time CSHT+1 defines the\n              minimum number of CLK cycles which the chip select\n              (nCS) must remain high between commands issued to the\n              Flash memory. ... This field can be modified only\n              when BUSY = 0.",
                "width": 3
              },
              "FSIZE": {
                "bit": 16,
                "description": "Flash memory size This field defines the\n              size of external memory using the following formula:\n              Number of bytes in Flash memory = 2[FSIZE+1] FSIZE+1\n              is effectively the number of address bits required to\n              address the Flash memory. The Flash memory capacity\n              can be up to 4GB (addressed using 32 bits) in\n              indirect mode, but the addressable space in\n              memory-mapped mode is limited to 256MB. If DFM = 1,\n              FSIZE indicates the total capacity of the two Flash\n              memories together. This field can be modified only\n              when BUSY = 0.",
                "width": 5
              }
            },
            "SR": {
              "TEF": {
                "bit": 0,
                "description": "Transfer error flag This bit is set in\n              indirect mode when an invalid address is being\n              accessed in indirect mode. It is cleared by writing 1\n              to CTEF."
              },
              "TCF": {
                "bit": 1,
                "description": "Transfer complete flag This bit is set\n              in indirect mode when the programmed number of data\n              has been transferred or in any mode when the transfer\n              has been aborted.It is cleared by writing 1 to\n              CTCF."
              },
              "FTF": {
                "bit": 2,
                "description": "FIFO threshold flag In indirect mode,\n              this bit is set when the FIFO threshold has been\n              reached, or if there is any data left in the FIFO\n              after reads from the Flash memory are complete. It is\n              cleared automatically as soon as threshold condition\n              is no longer true. In automatic polling mode this bit\n              is set every time the status register is read, and\n              the bit is cleared when the data register is\n              read."
              },
              "SMF": {
                "bit": 3,
                "description": "Status match flag This bit is set in\n              automatic polling mode when the unmasked received\n              data matches the corresponding bits in the match\n              register (QUADSPI_PSMAR). It is cleared by writing 1\n              to CSMF."
              },
              "TOF": {
                "bit": 4,
                "description": "Timeout flag This bit is set when\n              timeout occurs. It is cleared by writing 1 to\n              CTOF."
              },
              "BUSY": {
                "bit": 5,
                "description": "Busy This bit is set when an operation\n              is on going. This bit clears automatically when the\n              operation with the Flash memory is finished and the\n              FIFO is empty."
              },
              "FLEVEL": {
                "bit": 8,
                "description": "FIFO level This field gives the number\n              of valid bytes which are being held in the FIFO.\n              FLEVEL = 0 when the FIFO is empty, and 16 when it is\n              full. In memory-mapped mode and in automatic status\n              polling mode, FLEVEL is zero.",
                "width": 6
              }
            },
            "FCR": {
              "CTEF": {
                "bit": 0,
                "description": "Clear transfer error flag Writing 1\n              clears the TEF flag in the QUADSPI_SR\n              register"
              },
              "CTCF": {
                "bit": 1,
                "description": "Clear transfer complete flag Writing 1\n              clears the TCF flag in the QUADSPI_SR\n              register"
              },
              "CSMF": {
                "bit": 3,
                "description": "Clear status match flag Writing 1 clears\n              the SMF flag in the QUADSPI_SR register"
              },
              "CTOF": {
                "bit": 4,
                "description": "Clear timeout flag Writing 1 clears the\n              TOF flag in the QUADSPI_SR register"
              }
            },
            "DLR": {
              "DL": {
                "bit": 0,
                "description": "Data length Number of data to be\n              retrieved (value+1) in indirect and status-polling\n              modes. A value no greater than 3 (indicating 4 bytes)\n              should be used for status-polling mode. All 1s in\n              indirect mode means undefined length, where QUADSPI\n              will continue until the end of memory, as defined by\n              FSIZE. 0x0000_0000: 1 byte is to be transferred\n              0x0000_0001: 2 bytes are to be transferred\n              0x0000_0002: 3 bytes are to be transferred\n              0x0000_0003: 4 bytes are to be transferred ...\n              0xFFFF_FFFD: 4,294,967,294 (4G-2) bytes are to be\n              transferred 0xFFFF_FFFE: 4,294,967,295 (4G-1) bytes\n              are to be transferred 0xFFFF_FFFF: undefined length\n              -- all bytes until the end of Flash memory (as\n              defined by FSIZE) are to be transferred. Continue\n              reading indefinitely if FSIZE = 0x1F. DL[0] is stuck\n              at 1 in dual-flash mode (DFM = 1) even when 0 is\n              written to this bit, thus assuring that each access\n              transfers an even number of bytes. This field has no\n              effect when in memory-mapped mode (FMODE = 10). This\n              field can be written only when BUSY =\n              0.",
                "width": 32
              }
            },
            "CCR": {
              "INSTRUCTION": {
                "bit": 0,
                "description": "Instruction Instruction to be send to\n              the external SPI device. This field can be written\n              only when BUSY = 0.",
                "width": 8
              },
              "IMODE": {
                "bit": 8,
                "description": "Instruction mode This field defines the\n              instruction phase mode of operation: This field can\n              be written only when BUSY = 0.",
                "width": 2
              },
              "ADMODE": {
                "bit": 10,
                "description": "Address mode This field defines the\n              address phase mode of operation: This field can be\n              written only when BUSY = 0.",
                "width": 2
              },
              "ADSIZE": {
                "bit": 12,
                "description": "Address size This bit defines address\n              size: This field can be written only when BUSY =\n              0.",
                "width": 2
              },
              "ABMODE": {
                "bit": 14,
                "description": "Alternate bytes mode This field defines\n              the alternate-bytes phase mode of operation: This\n              field can be written only when BUSY =\n              0.",
                "width": 2
              },
              "ABSIZE": {
                "bit": 16,
                "description": "Alternate bytes size This bit defines\n              alternate bytes size: This field can be written only\n              when BUSY = 0.",
                "width": 2
              },
              "DCYC": {
                "bit": 18,
                "description": "Number of dummy cycles This field\n              defines the duration of the dummy phase. In both SDR\n              and DDR modes, it specifies a number of CLK cycles\n              (0-31). This field can be written only when BUSY =\n              0.",
                "width": 5
              },
              "DMODE": {
                "bit": 24,
                "description": "Data mode This field defines the data\n              phases mode of operation: This field also determines\n              the dummy phase mode of operation. This field can be\n              written only when BUSY = 0.",
                "width": 2
              },
              "FMODE": {
                "bit": 26,
                "description": "Functional mode This field defines the\n              QUADSPI functional mode of operation. If DMAEN = 1\n              already, then the DMA controller for the\n              corresponding channel must be disabled before\n              changing the FMODE value. This field can be written\n              only when BUSY = 0.",
                "width": 2
              },
              "SIOO": {
                "bit": 28,
                "description": "Send instruction only once mode See\n              Section15.3.11: Sending the instruction only once on\n              page13. This bit has no effect when IMODE = 00. This\n              field can be written only when BUSY =\n              0."
              },
              "DHHC": {
                "bit": 30,
                "description": "DDR hold Delay the data output by 1/4 of\n              the QUADSPI output clock cycle in DDR mode: This\n              feature is only active in DDR mode. This field can be\n              written only when BUSY = 0."
              },
              "DDRM": {
                "bit": 31,
                "description": "Double data rate mode This bit sets the\n              DDR mode for the address, alternate byte and data\n              phase: This field can be written only when BUSY =\n              0."
              }
            },
            "AR": {
              "ADDRESS": {
                "bit": 0,
                "description": "[31 0]: Address Address to be send to\n              the external Flash memory Writes to this field are\n              ignored when BUSY = 0 or when FMODE = 11\n              (memory-mapped mode). In dual flash mode, ADDRESS[0]\n              is automatically stuck to 0 as the address should\n              always be even",
                "width": 32
              }
            },
            "ABR": {
              "ALTERNATE": {
                "bit": 0,
                "description": "Alternate Bytes Optional data to be send\n              to the external SPI device right after the address.\n              This field can be written only when BUSY =\n              0.",
                "width": 32
              }
            },
            "DR": {
              "DATA": {
                "bit": 0,
                "description": "Data Data to be sent/received to/from\n              the external SPI device. In indirect write mode, data\n              written to this register is stored on the FIFO before\n              it is sent to the Flash memory during the data phase.\n              If the FIFO is too full, a write operation is stalled\n              until the FIFO has enough space to accept the amount\n              of data being written. In indirect read mode, reading\n              this register gives (via the FIFO) the data which was\n              received from the Flash memory. If the FIFO does not\n              have as many bytes as requested by the read operation\n              and if BUSY=1, the read operation is stalled until\n              enough data is present or until the transfer is\n              complete, whichever happens first. In automatic\n              polling mode, this register contains the last data\n              read from the Flash memory (without masking). Word,\n              halfword, and byte accesses to this register are\n              supported. In indirect write mode, a byte write adds\n              1 byte to the FIFO, a halfword write 2, and a word\n              write 4. Similarly, in indirect read mode, a byte\n              read removes 1 byte from the FIFO, a halfword read 2,\n              and a word read 4. Accesses in indirect mode must be\n              aligned to the bottom of this register: a byte read\n              must read DATA[7:0] and a halfword read must read\n              DATA[15:0].",
                "width": 32
              }
            },
            "PSMKR": {
              "MASK": {
                "bit": 0,
                "description": "Status mask Mask to be applied to the\n              status bytes received in polling mode. For bit n:\n              This field can be written only when BUSY =\n              0.",
                "width": 32
              }
            },
            "PSMAR": {
              "MATCH": {
                "bit": 0,
                "description": "Status match Value to be compared with\n              the masked status register to get a match. This field\n              can be written only when BUSY = 0.",
                "width": 32
              }
            },
            "PIR": {
              "INTERVAL": {
                "bit": 0,
                "description": "Polling interval Number of CLK cycles\n              between to read during automatic polling phases. This\n              field can be written only when BUSY =\n              0.",
                "width": 16
              }
            },
            "LPTR": {
              "TIMEOUT": {
                "bit": 0,
                "description": "Timeout period After each access in\n              memory-mapped mode, the QUADSPI prefetches the\n              subsequent bytes and holds these bytes in the FIFO.\n              This field indicates how many CLK cycles the QUADSPI\n              waits after the FIFO becomes full until it raises\n              nCS, putting the Flash memory in a lower-consumption\n              state. This field can be written only when BUSY =\n              0.",
                "width": 16
              }
            }
          }
        },
        "RNG": {
          "instances": [
            {
              "name": "RNG",
              "base": "0x48021800"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "RNG control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "RNG status register"
            },
            "DR": {
              "offset": "0x08",
              "size": 32,
              "description": "The RNG_DR register is a read-only register\n          that delivers a 32-bit random value when read. The\n          content of this register is valid when DRDY= 1, even if\n          RNGEN=0."
            }
          },
          "bits": {
            "CR": {
              "RNGEN": {
                "bit": 2,
                "description": "Random number generator\n              enable"
              },
              "IE": {
                "bit": 3,
                "description": "Interrupt enable"
              },
              "CED": {
                "bit": 5,
                "description": "Clock error detection Note: The clock\n              error detection can be used only when ck_rc48 or\n              ck_pll1_q (ck_pll1_q = 48MHz) source is selected\n              otherwise, CED bit must be equal to 1. The clock\n              error detection cannot be enabled nor disabled on the\n              fly when RNG peripheral is enabled, to enable or\n              disable CED the RNG must be disabled."
              }
            },
            "SR": {
              "DRDY": {
                "bit": 0,
                "description": "Data ready Note: If IE=1 in RNG_CR, an\n              interrupt is generated when DRDY=1. It can rise when\n              the peripheral is disabled. When the output buffer\n              becomes empty (after reading RNG_DR), this bit\n              returns to 0 until a new random value is\n              generated."
              },
              "CECS": {
                "bit": 1,
                "description": "Clock error current status Note: This\n              bit is meaningless if CED (Clock error detection) bit\n              in RNG_CR is equal to 1."
              },
              "SECS": {
                "bit": 2,
                "description": "Seed error current status ** More than\n              64 consecutive bits at the same value (0 or 1) **\n              More than 32 consecutive alternances of 0 and 1\n              (0101010101...01)"
              },
              "CEIS": {
                "bit": 5,
                "description": "Clock error interrupt status This bit is\n              set at the same time as CECS. It is cleared by\n              writing it to 0. An interrupt is pending if IE = 1 in\n              the RNG_CR register. Note: This bit is meaningless if\n              CED (Clock error detection) bit in RNG_CR is equal to\n              1."
              },
              "SEIS": {
                "bit": 6,
                "description": "Seed error interrupt status This bit is\n              set at the same time as SECS. It is cleared by\n              writing it to 0. ** More than 64 consecutive bits at\n              the same value (0 or 1) ** More than 32 consecutive\n              alternances of 0 and 1 (0101010101...01) An interrupt\n              is pending if IE = 1 in the RNG_CR\n              register."
              }
            },
            "DR": {
              "RNDATA": {
                "bit": 0,
                "description": "Random data 32-bit random data which are\n              valid when DRDY=1.",
                "width": 32
              }
            }
          }
        },
        "RTC": {
          "instances": [
            {
              "name": "RTC",
              "base": "0x58004000",
              "irq": 2
            }
          ],
          "registers": {
            "RTC_TR": {
              "offset": "0x00",
              "size": 32,
              "description": "The RTC_TR is the calendar time shadow\n          register. This register must be written in initialization\n          mode only. Refer to Calendar initialization and\n          configuration on page9 and Reading the calendar on\n          page10.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9."
            },
            "RTC_DR": {
              "offset": "0x04",
              "size": 32,
              "description": "The RTC_DR is the calendar date shadow\n          register. This register must be written in initialization\n          mode only. Refer to Calendar initialization and\n          configuration on page9 and Reading the calendar on\n          page10.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9."
            },
            "RTC_CR": {
              "offset": "0x08",
              "size": 32,
              "description": "RTC control register"
            },
            "RTC_ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "This register is write protected (except for\n          RTC_ISR[13:8] bits). The write access procedure is\n          described in RTC register write protection on\n          page9."
            },
            "RTC_PRER": {
              "offset": "0x10",
              "size": 32,
              "description": "This register must be written in\n          initialization mode only. The initialization must be\n          performed in two separate write accesses. Refer to\n          Calendar initialization and configuration on page9.This\n          register is write protected. The write access procedure\n          is described in RTC register write protection on\n          page9."
            },
            "RTC_WUTR": {
              "offset": "0x14",
              "size": 32,
              "description": "This register can be written only when WUTWF\n          is set to 1 in RTC_ISR.This register is write protected.\n          The write access procedure is described in RTC register\n          write protection on page9."
            },
            "RTC_ALRMAR": {
              "offset": "0x1C",
              "size": 32,
              "description": "This register can be written only when\n          ALRAWF is set to 1 in RTC_ISR, or in initialization\n          mode.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9."
            },
            "RTC_ALRMBR": {
              "offset": "0x20",
              "size": 32,
              "description": "This register can be written only when\n          ALRBWF is set to 1 in RTC_ISR, or in initialization\n          mode.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9."
            },
            "RTC_WPR": {
              "offset": "0x24",
              "size": 32,
              "description": "RTC write protection register"
            },
            "RTC_SSR": {
              "offset": "0x28",
              "size": 32,
              "description": "RTC sub second register"
            },
            "RTC_SHIFTR": {
              "offset": "0x2C",
              "size": 32,
              "description": "This register is write protected. The write\n          access procedure is described in RTC register write\n          protection on page9."
            },
            "RTC_TSTR": {
              "offset": "0x30",
              "size": 32,
              "description": "The content of this register is valid only\n          when TSF is set to 1 in RTC_ISR. It is cleared when TSF\n          bit is reset."
            },
            "RTC_TSDR": {
              "offset": "0x34",
              "size": 32,
              "description": "The content of this register is valid only\n          when TSF is set to 1 in RTC_ISR. It is cleared when TSF\n          bit is reset."
            },
            "RTC_TSSSR": {
              "offset": "0x38",
              "size": 32,
              "description": "The content of this register is valid only\n          when RTC_ISR/TSF is set. It is cleared when the\n          RTC_ISR/TSF bit is reset."
            },
            "RTC_CALR": {
              "offset": "0x3C",
              "size": 32,
              "description": "This register is write protected. The write\n          access procedure is described in RTC register write\n          protection on page9."
            },
            "RTC_TAMPCR": {
              "offset": "0x40",
              "size": 32,
              "description": "RTC tamper and alternate function\n          configuration register"
            },
            "RTC_ALRMASSR": {
              "offset": "0x44",
              "size": 32,
              "description": "This register can be written only when ALRAE\n          is reset in RTC_CR register, or in initialization\n          mode.This register is write protected. The write access\n          procedure is described in RTC register write protection\n          on page9"
            },
            "RTC_ALRMBSSR": {
              "offset": "0x48",
              "size": 32,
              "description": "This register can be written only when ALRBE\n          is reset in RTC_CR register, or in initialization\n          mode.This register is write protected.The write access\n          procedure is described in Section: RTC register write\n          protection."
            },
            "RTC_BKP0R": {
              "offset": "0x50",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP1R": {
              "offset": "0x54",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP2R": {
              "offset": "0x58",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP4R": {
              "offset": "0x60",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP5R": {
              "offset": "0x64",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP6R": {
              "offset": "0x68",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP7R": {
              "offset": "0x6C",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP8R": {
              "offset": "0x70",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP9R": {
              "offset": "0x74",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP10R": {
              "offset": "0x78",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP11R": {
              "offset": "0x7C",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP12R": {
              "offset": "0x80",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP13R": {
              "offset": "0x84",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP14R": {
              "offset": "0x88",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP15R": {
              "offset": "0x8C",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_OR": {
              "offset": "0x4C",
              "size": 32,
              "description": "RTC option register"
            },
            "RTC_BKP16R": {
              "offset": "0x90",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP17R": {
              "offset": "0x94",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP18R": {
              "offset": "0x98",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP19R": {
              "offset": "0x9C",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP20R": {
              "offset": "0xA0",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP21R": {
              "offset": "0xA4",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP22R": {
              "offset": "0xA8",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP23R": {
              "offset": "0xAC",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP24R": {
              "offset": "0xB0",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP25R": {
              "offset": "0xB4",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP26R": {
              "offset": "0xB8",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP27R": {
              "offset": "0xBC",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP28R": {
              "offset": "0xC0",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP29R": {
              "offset": "0xC4",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP30R": {
              "offset": "0xC8",
              "size": 32,
              "description": "RTC backup registers"
            },
            "RTC_BKP31R": {
              "offset": "0xCC",
              "size": 32,
              "description": "RTC backup registers"
            }
          },
          "bits": {
            "RTC_TR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              }
            },
            "RTC_DR": {
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              },
              "YU": {
                "bit": 16,
                "description": "Year units in BCD format",
                "width": 4
              },
              "YT": {
                "bit": 20,
                "description": "Year tens in BCD format",
                "width": 4
              }
            },
            "RTC_CR": {
              "WUCKSEL": {
                "bit": 0,
                "description": "Wakeup clock selection",
                "width": 3
              },
              "TSEDGE": {
                "bit": 3,
                "description": "Time-stamp event active edge TSE must be\n              reset when TSEDGE is changed to avoid unwanted TSF\n              setting."
              },
              "REFCKON": {
                "bit": 4,
                "description": "RTC_REFIN reference clock detection\n              enable (50 or 60Hz) Note: PREDIV_S must be\n              0x00FF."
              },
              "BYPSHAD": {
                "bit": 5,
                "description": "Bypass the shadow registers Note: If the\n              frequency of the APB clock is less than seven times\n              the frequency of RTCCLK, BYPSHAD must be set to\n              1."
              },
              "FMT": {
                "bit": 6,
                "description": "Hour format"
              },
              "ALRAE": {
                "bit": 8,
                "description": "Alarm A enable"
              },
              "ALRBE": {
                "bit": 9,
                "description": "Alarm B enable"
              },
              "WUTE": {
                "bit": 10,
                "description": "Wakeup timer enable"
              },
              "TSE": {
                "bit": 11,
                "description": "timestamp enable"
              },
              "ALRAIE": {
                "bit": 12,
                "description": "Alarm A interrupt enable"
              },
              "ALRBIE": {
                "bit": 13,
                "description": "Alarm B interrupt enable"
              },
              "WUTIE": {
                "bit": 14,
                "description": "Wakeup timer interrupt\n              enable"
              },
              "TSIE": {
                "bit": 15,
                "description": "Time-stamp interrupt\n              enable"
              },
              "ADD1H": {
                "bit": 16,
                "description": "Add 1 hour (summer time change) When\n              this bit is set outside initialization mode, 1 hour\n              is added to the calendar time. This bit is always\n              read as 0."
              },
              "SUB1H": {
                "bit": 17,
                "description": "Subtract 1 hour (winter time change)\n              When this bit is set outside initialization mode, 1\n              hour is subtracted to the calendar time if the\n              current hour is not 0. This bit is always read as 0.\n              Setting this bit has no effect when current hour is\n              0."
              },
              "BKP": {
                "bit": 18,
                "description": "Backup This bit can be written by the\n              user to memorize whether the daylight saving time\n              change has been performed or not."
              },
              "COSEL": {
                "bit": 19,
                "description": "Calibration output selection When COE=1,\n              this bit selects which signal is output on RTC_CALIB.\n              These frequencies are valid for RTCCLK at 32.768 kHz\n              and prescalers at their default values (PREDIV_A=127\n              and PREDIV_S=255). Refer to Section24.3.15:\n              Calibration clock output"
              },
              "POL": {
                "bit": 20,
                "description": "Output polarity This bit is used to\n              configure the polarity of RTC_ALARM\n              output"
              },
              "OSEL": {
                "bit": 21,
                "description": "Output selection These bits are used to\n              select the flag to be routed to RTC_ALARM\n              output",
                "width": 2
              },
              "COE": {
                "bit": 23,
                "description": "Calibration output enable This bit\n              enables the RTC_CALIB output"
              },
              "ITSE": {
                "bit": 24,
                "description": "timestamp on internal event\n              enable"
              }
            },
            "RTC_ISR": {
              "ALRAWF": {
                "bit": 0,
                "description": "Alarm A write flag This bit is set by\n              hardware when Alarm A values can be changed, after\n              the ALRAE bit has been set to 0 in RTC_CR. It is\n              cleared by hardware in initialization\n              mode."
              },
              "ALRBWF": {
                "bit": 1,
                "description": "Alarm B write flag This bit is set by\n              hardware when Alarm B values can be changed, after\n              the ALRBE bit has been set to 0 in RTC_CR. It is\n              cleared by hardware in initialization\n              mode."
              },
              "WUTWF": {
                "bit": 2,
                "description": "Wakeup timer write flag This bit is set\n              by hardware up to 2 RTCCLK cycles after the WUTE bit\n              has been set to 0 in RTC_CR, and is cleared up to 2\n              RTCCLK cycles after the WUTE bit has been set to 1.\n              The wakeup timer values can be changed when WUTE bit\n              is cleared and WUTWF is set."
              },
              "SHPF": {
                "bit": 3,
                "description": "Shift operation pending This flag is set\n              by hardware as soon as a shift operation is initiated\n              by a write to the RTC_SHIFTR register. It is cleared\n              by hardware when the corresponding shift operation\n              has been executed. Writing to the SHPF bit has no\n              effect."
              },
              "INITS": {
                "bit": 4,
                "description": "Initialization status flag This bit is\n              set by hardware when the calendar year field is\n              different from 0 (Backup domain reset\n              state)."
              },
              "RSF": {
                "bit": 5,
                "description": "Registers synchronization flag This bit\n              is set by hardware each time the calendar registers\n              are copied into the shadow registers (RTC_SSRx,\n              RTC_TRx and RTC_DRx). This bit is cleared by hardware\n              in initialization mode, while a shift operation is\n              pending (SHPF=1), or when in bypass shadow register\n              mode (BYPSHAD=1). This bit can also be cleared by\n              software. It is cleared either by software or by\n              hardware in initialization mode."
              },
              "INITF": {
                "bit": 6,
                "description": "Initialization flag When this bit is set\n              to 1, the RTC is in initialization state, and the\n              time, date and prescaler registers can be\n              updated."
              },
              "INIT": {
                "bit": 7,
                "description": "Initialization mode"
              },
              "ALRAF": {
                "bit": 8,
                "description": "Alarm A flag This flag is set by\n              hardware when the time/date registers (RTC_TR and\n              RTC_DR) match the Alarm A register (RTC_ALRMAR). This\n              flag is cleared by software by writing\n              0."
              },
              "ALRBF": {
                "bit": 9,
                "description": "Alarm B flag This flag is set by\n              hardware when the time/date registers (RTC_TR and\n              RTC_DR) match the Alarm B register (RTC_ALRMBR). This\n              flag is cleared by software by writing\n              0."
              },
              "WUTF": {
                "bit": 10,
                "description": "Wakeup timer flag This flag is set by\n              hardware when the wakeup auto-reload counter reaches\n              0. This flag is cleared by software by writing 0.\n              This flag must be cleared by software at least 1.5\n              RTCCLK periods before WUTF is set to 1\n              again."
              },
              "TSF": {
                "bit": 11,
                "description": "Time-stamp flag This flag is set by\n              hardware when a time-stamp event occurs. This flag is\n              cleared by software by writing 0."
              },
              "TSOVF": {
                "bit": 12,
                "description": "Time-stamp overflow flag This flag is\n              set by hardware when a time-stamp event occurs while\n              TSF is already set. This flag is cleared by software\n              by writing 0. It is recommended to check and then\n              clear TSOVF only after clearing the TSF bit.\n              Otherwise, an overflow might not be noticed if a\n              time-stamp event occurs immediately before the TSF\n              bit is cleared."
              },
              "TAMP1F": {
                "bit": 13,
                "description": "RTC_TAMP1 detection flag This flag is\n              set by hardware when a tamper detection event is\n              detected on the RTC_TAMP1 input. It is cleared by\n              software writing 0"
              },
              "TAMP2F": {
                "bit": 14,
                "description": "RTC_TAMP2 detection flag This flag is\n              set by hardware when a tamper detection event is\n              detected on the RTC_TAMP2 input. It is cleared by\n              software writing 0"
              },
              "TAMP3F": {
                "bit": 15,
                "description": "RTC_TAMP3 detection flag This flag is\n              set by hardware when a tamper detection event is\n              detected on the RTC_TAMP3 input. It is cleared by\n              software writing 0"
              },
              "RECALPF": {
                "bit": 16,
                "description": "Recalibration pending Flag The RECALPF\n              status flag is automatically set to 1 when software\n              writes to the RTC_CALR register, indicating that the\n              RTC_CALR register is blocked. When the new\n              calibration settings are taken into account, this bit\n              returns to 0. Refer to Re-calibration\n              on-the-fly."
              },
              "ITSF": {
                "bit": 17,
                "description": "Internal tTime-stamp flag"
              }
            },
            "RTC_PRER": {
              "PREDIV_S": {
                "bit": 0,
                "description": "Synchronous prescaler factor This is the\n              synchronous division factor: ck_spre frequency =\n              ck_apre frequency/(PREDIV_S+1)",
                "width": 15
              },
              "PREDIV_A": {
                "bit": 16,
                "description": "Asynchronous prescaler factor This is\n              the asynchronous division factor: ck_apre frequency =\n              RTCCLK frequency/(PREDIV_A+1)",
                "width": 7
              }
            },
            "RTC_WUTR": {
              "WUT": {
                "bit": 0,
                "description": "Wakeup auto-reload value bits When the\n              wakeup timer is enabled (WUTE set to 1), the WUTF\n              flag is set every (WUT[15:0] + 1) ck_wut cycles. The\n              ck_wut period is selected through WUCKSEL[2:0] bits\n              of the RTC_CR register When WUCKSEL[2] = 1, the\n              wakeup timer becomes 17-bits and WUCKSEL[1]\n              effectively becomes WUT[16] the most-significant bit\n              to be reloaded into the timer. The first assertion of\n              WUTF occurs (WUT+1) ck_wut cycles after WUTE is set.\n              Setting WUT[15:0] to 0x0000 with WUCKSEL[2:0] =011\n              (RTCCLK/2) is forbidden.",
                "width": 16
              }
            },
            "RTC_ALRMAR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD\n              format.",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format.",
                "width": 3
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm A seconds mask"
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD\n              format.",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format.",
                "width": 3
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm A minutes mask"
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format.",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format.",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm A hours mask"
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format.",
                "width": 4
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format.",
                "width": 2
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "MSK4": {
                "bit": 31,
                "description": "Alarm A date mask"
              }
            },
            "RTC_ALRMBR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD format",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format",
                "width": 3
              },
              "MSK1": {
                "bit": 7,
                "description": "Alarm B seconds mask"
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD format",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format",
                "width": 3
              },
              "MSK2": {
                "bit": 15,
                "description": "Alarm B minutes mask"
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              },
              "MSK3": {
                "bit": 23,
                "description": "Alarm B hours mask"
              },
              "DU": {
                "bit": 24,
                "description": "Date units or day in BCD\n              format",
                "width": 4
              },
              "DT": {
                "bit": 28,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "WDSEL": {
                "bit": 30,
                "description": "Week day selection"
              },
              "MSK4": {
                "bit": 31,
                "description": "Alarm B date mask"
              }
            },
            "RTC_WPR": {
              "KEY": {
                "bit": 0,
                "description": "Write protection key This byte is\n              written by software. Reading this byte always returns\n              0x00. Refer to RTC register write protection for a\n              description of how to unlock RTC register write\n              protection.",
                "width": 8
              }
            },
            "RTC_SSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value SS[15:0] is the value\n              in the synchronous prescaler counter. The fraction of\n              a second is given by the formula below: Second\n              fraction = (PREDIV_S - SS) / (PREDIV_S + 1) Note: SS\n              can be larger than PREDIV_S only after a shift\n              operation. In that case, the correct time/date is one\n              second less than as indicated by\n              RTC_TR/RTC_DR.",
                "width": 16
              }
            },
            "RTC_SHIFTR": {
              "SUBFS": {
                "bit": 0,
                "description": "Subtract a fraction of a second These\n              bits are write only and is always read as zero.\n              Writing to this bit has no effect when a shift\n              operation is pending (when SHPF=1, in RTC_ISR). The\n              value which is written to SUBFS is added to the\n              synchronous prescaler counter. Since this counter\n              counts down, this operation effectively subtracts\n              from (delays) the clock by: Delay (seconds) = SUBFS /\n              (PREDIV_S + 1) A fraction of a second can effectively\n              be added to the clock (advancing the clock) when the\n              ADD1S function is used in conjunction with SUBFS,\n              effectively advancing the clock by: Advance (seconds)\n              = (1 - (SUBFS / (PREDIV_S + 1))). Note: Writing to\n              SUBFS causes RSF to be cleared. Software can then\n              wait until RSF=1 to be sure that the shadow registers\n              have been updated with the shifted\n              time.",
                "width": 15
              },
              "ADD1S": {
                "bit": 31,
                "description": "Add one second This bit is write only\n              and is always read as zero. Writing to this bit has\n              no effect when a shift operation is pending (when\n              SHPF=1, in RTC_ISR). This function is intended to be\n              used with SUBFS (see description below) in order to\n              effectively add a fraction of a second to the clock\n              in an atomic operation."
              }
            },
            "RTC_TSTR": {
              "SU": {
                "bit": 0,
                "description": "Second units in BCD\n              format.",
                "width": 4
              },
              "ST": {
                "bit": 4,
                "description": "Second tens in BCD format.",
                "width": 3
              },
              "MNU": {
                "bit": 8,
                "description": "Minute units in BCD\n              format.",
                "width": 4
              },
              "MNT": {
                "bit": 12,
                "description": "Minute tens in BCD format.",
                "width": 3
              },
              "HU": {
                "bit": 16,
                "description": "Hour units in BCD format.",
                "width": 4
              },
              "HT": {
                "bit": 20,
                "description": "Hour tens in BCD format.",
                "width": 2
              },
              "PM": {
                "bit": 22,
                "description": "AM/PM notation"
              }
            },
            "RTC_TSDR": {
              "DU": {
                "bit": 0,
                "description": "Date units in BCD format",
                "width": 4
              },
              "DT": {
                "bit": 4,
                "description": "Date tens in BCD format",
                "width": 2
              },
              "MU": {
                "bit": 8,
                "description": "Month units in BCD format",
                "width": 4
              },
              "MT": {
                "bit": 12,
                "description": "Month tens in BCD format"
              },
              "WDU": {
                "bit": 13,
                "description": "Week day units",
                "width": 3
              }
            },
            "RTC_TSSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub second value SS[15:0] is the value\n              of the synchronous prescaler counter when the\n              timestamp event occurred.",
                "width": 16
              }
            },
            "RTC_CALR": {
              "CALM": {
                "bit": 0,
                "description": "Calibration minus The frequency of the\n              calendar is reduced by masking CALM out of 220 RTCCLK\n              pulses (32 seconds if the input frequency is 32768\n              Hz). This decreases the frequency of the calendar\n              with a resolution of 0.9537 ppm. To increase the\n              frequency of the calendar, this feature should be\n              used in conjunction with CALP. See Section24.3.12:\n              RTC smooth digital calibration on\n              page13.",
                "width": 9
              },
              "CALW16": {
                "bit": 13,
                "description": "Use a 16-second calibration cycle period\n              When CALW16 is set to 1, the 16-second calibration\n              cycle period is selected.This bit must not be set to\n              1 if CALW8=1. Note: CALM[0] is stuck at 0 when\n              CALW16= 1. Refer to Section24.3.12: RTC smooth\n              digital calibration."
              },
              "CALW8": {
                "bit": 14,
                "description": "Use an 8-second calibration cycle period\n              When CALW8 is set to 1, the 8-second calibration\n              cycle period is selected. Note: CALM[1:0] are stuck\n              at 00; when CALW8= 1. Refer to Section24.3.12: RTC\n              smooth digital calibration."
              },
              "CALP": {
                "bit": 15,
                "description": "Increase frequency of RTC by 488.5 ppm\n              This feature is intended to be used in conjunction\n              with CALM, which lowers the frequency of the calendar\n              with a fine resolution. if the input frequency is\n              32768 Hz, the number of RTCCLK pulses added during a\n              32-second window is calculated as follows: (512 *\n              CALP) - CALM. Refer to Section24.3.12: RTC smooth\n              digital calibration."
              }
            },
            "RTC_TAMPCR": {
              "TAMP1E": {
                "bit": 0,
                "description": "RTC_TAMP1 input detection\n              enable"
              },
              "TAMP1TRG": {
                "bit": 1,
                "description": "Active level for RTC_TAMP1 input If\n              TAMPFLT != 00 if TAMPFLT = 00:"
              },
              "TAMPIE": {
                "bit": 2,
                "description": "Tamper interrupt enable"
              },
              "TAMP2E": {
                "bit": 3,
                "description": "RTC_TAMP2 input detection\n              enable"
              },
              "TAMP2TRG": {
                "bit": 4,
                "description": "Active level for RTC_TAMP2 input if\n              TAMPFLT != 00: if TAMPFLT = 00:"
              },
              "TAMP3E": {
                "bit": 5,
                "description": "RTC_TAMP3 detection enable"
              },
              "TAMP3TRG": {
                "bit": 6,
                "description": "Active level for RTC_TAMP3 input if\n              TAMPFLT != 00: if TAMPFLT = 00:"
              },
              "TAMPTS": {
                "bit": 7,
                "description": "Activate timestamp on tamper detection\n              event TAMPTS is valid even if TSE=0 in the RTC_CR\n              register."
              },
              "TAMPFREQ": {
                "bit": 8,
                "description": "Tamper sampling frequency Determines the\n              frequency at which each of the RTC_TAMPx inputs are\n              sampled.",
                "width": 3
              },
              "TAMPFLT": {
                "bit": 11,
                "description": "RTC_TAMPx filter count These bits\n              determines the number of consecutive samples at the\n              specified level (TAMP*TRG) needed to activate a\n              Tamper event. TAMPFLT is valid for each of the\n              RTC_TAMPx inputs.",
                "width": 2
              },
              "TAMPPRCH": {
                "bit": 13,
                "description": "RTC_TAMPx precharge duration These bit\n              determines the duration of time during which the\n              pull-up/is activated before each sample. TAMPPRCH is\n              valid for each of the RTC_TAMPx inputs.",
                "width": 2
              },
              "TAMPPUDIS": {
                "bit": 15,
                "description": "RTC_TAMPx pull-up disable This bit\n              determines if each of the RTC_TAMPx pins are\n              pre-charged before each sample."
              },
              "TAMP1IE": {
                "bit": 16,
                "description": "Tamper 1 interrupt enable"
              },
              "TAMP1NOERASE": {
                "bit": 17,
                "description": "Tamper 1 no erase"
              },
              "TAMP1MF": {
                "bit": 18,
                "description": "Tamper 1 mask flag"
              },
              "TAMP2IE": {
                "bit": 19,
                "description": "Tamper 2 interrupt enable"
              },
              "TAMP2NOERASE": {
                "bit": 20,
                "description": "Tamper 2 no erase"
              },
              "TAMP2MF": {
                "bit": 21,
                "description": "Tamper 2 mask flag"
              },
              "TAMP3IE": {
                "bit": 22,
                "description": "Tamper 3 interrupt enable"
              },
              "TAMP3NOERASE": {
                "bit": 23,
                "description": "Tamper 3 no erase"
              },
              "TAMP3MF": {
                "bit": 24,
                "description": "Tamper 3 mask flag"
              }
            },
            "RTC_ALRMASSR": {
              "SS": {
                "bit": 0,
                "description": "Sub seconds value This value is compared\n              with the contents of the synchronous prescaler\n              counter to determine if Alarm A is to be activated.\n              Only bits 0 up MASKSS-1 are compared.",
                "width": 15
              },
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit ... The overflow bits of the synchronous\n              counter (bits 15) is never compared. This bit can be\n              different from 0 only after a shift\n              operation.",
                "width": 4
              }
            },
            "RTC_ALRMBSSR": {
              "SS": {
                "bit": 0,
                "description": "Sub seconds value This value is compared\n              with the contents of the synchronous prescaler\n              counter to determine if Alarm B is to be activated.\n              Only bits 0 up to MASKSS-1 are\n              compared.",
                "width": 15
              },
              "MASKSS": {
                "bit": 24,
                "description": "Mask the most-significant bits starting\n              at this bit ... The overflow bits of the synchronous\n              counter (bits 15) is never compared. This bit can be\n              different from 0 only after a shift\n              operation.",
                "width": 4
              }
            },
            "RTC_BKP0R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP1R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP2R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP3R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP4R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP5R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP6R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP7R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP8R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP9R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP10R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP11R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP12R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP13R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP14R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP15R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_OR": {
              "RTC_ALARM_TYPE": {
                "bit": 0,
                "description": "RTC_ALARM output type on\n              PC13"
              },
              "RTC_OUT_RMP": {
                "bit": 1,
                "description": "RTC_OUT remap"
              }
            },
            "RTC_BKP16R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP17R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP18R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP19R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP20R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP21R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP22R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP23R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP24R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP25R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP26R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP27R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP28R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP29R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP30R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            },
            "RTC_BKP31R": {
              "BKP": {
                "bit": 0,
                "description": "The application can write or read data\n              to and from these registers. They are powered-on by\n              VBAT when VDD is switched off, so that they are not\n              reset by System reset, and their contents remain\n              valid when the device operates in low-power mode.\n              This register is reset on a tamper detection event,\n              as long as TAMPxF=1. or when the Flash readout\n              protection is disabled.",
                "width": 32
              }
            }
          }
        },
        "SAI4": {
          "instances": [
            {
              "name": "SAI4",
              "base": "0x58005400",
              "irq": 146
            }
          ],
          "registers": {
            "SAI_GCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Global configuration register"
            },
            "SAI_ACR1": {
              "offset": "0x04",
              "size": 32,
              "description": "Configuration register 1"
            },
            "SAI_ACR2": {
              "offset": "0x08",
              "size": 32,
              "description": "Configuration register 2"
            },
            "SAI_AFRCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "This register has no meaning in AC97 and\n          SPDIF audio protocol"
            },
            "SAI_ASLOTR": {
              "offset": "0x10",
              "size": 32,
              "description": "This register has no meaning in AC97 and\n          SPDIF audio protocol"
            },
            "SAI_AIM": {
              "offset": "0x14",
              "size": 32,
              "description": "Interrupt mask register 2"
            },
            "SAI_ASR": {
              "offset": "0x18",
              "size": 32,
              "description": "Status register"
            },
            "SAI_ACLRFR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Clear flag register"
            },
            "SAI_ADR": {
              "offset": "0x20",
              "size": 32,
              "description": "Data register"
            },
            "SAI_BCR1": {
              "offset": "0x24",
              "size": 32,
              "description": "Configuration register 1"
            },
            "SAI_BCR2": {
              "offset": "0x28",
              "size": 32,
              "description": "Configuration register 2"
            },
            "SAI_BFRCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "This register has no meaning in AC97 and\n          SPDIF audio protocol"
            },
            "SAI_BSLOTR": {
              "offset": "0x30",
              "size": 32,
              "description": "This register has no meaning in AC97 and\n          SPDIF audio protocol"
            },
            "SAI_BIM": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt mask register 2"
            },
            "SAI_BSR": {
              "offset": "0x38",
              "size": 32,
              "description": "Status register"
            },
            "SAI_BCLRFR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Clear flag register"
            },
            "SAI_BDR": {
              "offset": "0x40",
              "size": 32,
              "description": "Data register"
            },
            "SAI_PDMCR": {
              "offset": "0x44",
              "size": 32,
              "description": "PDM control register"
            },
            "SAI_PDMDLY": {
              "offset": "0x48",
              "size": 32,
              "description": "PDM delay register"
            }
          },
          "bits": {
            "SAI_GCR": {
              "SYNCOUT": {
                "bit": 4,
                "description": "Synchronization outputs These bits are\n              set and cleared by software.",
                "width": 2
              },
              "SYNCIN": {
                "bit": 0,
                "description": "Synchronization inputs",
                "width": 2
              }
            },
            "SAI_ACR1": {
              "MODE": {
                "bit": 0,
                "description": "SAIx audio block mode\n              immediately",
                "width": 2
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration. These bits are\n              set and cleared by software. These bits have to be\n              configured when the audio block is\n              disabled.",
                "width": 2
              },
              "DS": {
                "bit": 5,
                "description": "Data size. These bits are set and\n              cleared by software. These bits are ignored when the\n              SPDIF protocols are selected (bit PRTCFG[1:0]),\n              because the frame and the data size are fixed in such\n              case. When the companding mode is selected through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n              size is fixed to 8 bits by the algorithm. These bits\n              must be configured when the audio block is\n              disabled.",
                "width": 3
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit first. This bit is\n              set and cleared by software. It must be configured\n              when the audio block is disabled. This bit has no\n              meaning in AC97 audio protocol since AC97 data are\n              always transferred with the MSB first. This bit has\n              no meaning in SPDIF audio protocol since in SPDIF\n              data are always transferred with LSB\n              first."
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge. This bit is set and\n              cleared by software. It must be configured when the\n              audio block is disabled. This bit has no meaning in\n              SPDIF audio protocol."
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable. These bits are\n              set and cleared by software. They must be configured\n              when the audio sub-block is disabled. Note: The audio\n              sub-block should be configured as asynchronous when\n              SPDIF mode is enabled.",
                "width": 2
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode. This bit is set and cleared\n              by software. It is meaningful only when the number of\n              slots is equal to 2. When the mono mode is selected,\n              slot 0 data are duplicated on slot 1 when the audio\n              block operates as a transmitter. In reception mode,\n              the slot1 is discarded and only the data received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n              mode for more details."
              },
              "OUTDRIV": {
                "bit": 13,
                "description": "Output drive. This bit is set and\n              cleared by software. Note: This bit has to be set\n              before enabling the audio block and after the audio\n              block configuration."
              },
              "SAIXEN": {
                "bit": 16,
                "description": "Audio block enable where x is A or B.\n              This bit is set by software. To switch off the audio\n              block, the application software must program this bit\n              to 0 and poll the bit till it reads back 0, meaning\n              that the block is completely disabled. Before setting\n              this bit to 1, check that it is set to 0, otherwise\n              the enable command will not be taken into account.\n              This bit allows to control the state of SAIx audio\n              block. If it is disabled when an audio frame transfer\n              is ongoing, the ongoing transfer completes and the\n              cell is fully disabled at the end of this audio frame\n              transfer. Note: When SAIx block is configured in\n              master mode, the clock must be present on the input\n              of SAIx before setting SAIXEN bit."
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable. This bit is set and cleared\n              by software. Note: Since the audio block defaults to\n              operate as a transmitter after reset, the MODE[1:0]\n              bits must be configured before setting DMAEN to avoid\n              a DMA request in receiver mode."
              },
              "NOMCK": {
                "bit": 19,
                "description": "No divider"
              },
              "MCKDIV": {
                "bit": 20,
                "description": "Master clock divider. These bits are set\n              and cleared by software. These bits are meaningless\n              when the audio block operates in slave mode. They\n              have to be configured when the audio block is\n              disabled. Others: the master clock frequency is\n              calculated accordingly to the following\n              formula:",
                "width": 4
              },
              "OSR": {
                "bit": 26,
                "description": "Oversampling ratio for master\n              clock"
              }
            },
            "SAI_ACR2": {
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold. This bit is set and\n              cleared by software.",
                "width": 3
              },
              "FFLUSH": {
                "bit": 3,
                "description": "FIFO flush. This bit is set by software.\n              It is always read as 0. This bit should be configured\n              when the SAI is disabled."
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data line. This\n              bit is set and cleared by software. It is meaningful\n              only if the audio block is configured as a\n              transmitter. This bit is not used when the audio\n              block is configured in SPDIF mode. It should be\n              configured when SAI is disabled. Refer to Section:\n              Output data line management on an inactive slot for\n              more details."
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute. This bit is set and cleared by\n              software. It is meaningful only when the audio block\n              operates as a transmitter. The MUTE value is linked\n              to value of MUTEVAL if the number of slots is lower\n              or equal to 2, or equal to 0 if it is greater than 2.\n              Refer to Section: Mute mode for more details. Note:\n              This bit is meaningless and should not be used for\n              SPDIF audio blocks."
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value. This bit is set and cleared\n              by software.It must be written before enabling the\n              audio block: SAIXEN. This bit is meaningful only when\n              the audio block operates as a transmitter, the number\n              of slots is lower or equal to 2 and the MUTE bit is\n              set. If more slots are declared, the bit value sent\n              during the transmission in mute mode is equal to 0,\n              whatever the value of MUTEVAL. if the number of slot\n              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n              value transmitted for each slot is the one sent\n              during the previous frame. Refer to Section: Mute\n              mode for more details. Note: This bit is meaningless\n              and should not be used for SPDIF audio\n              blocks."
              },
              "MUTECNT": {
                "bit": 7,
                "description": "Mute counter. These bits are set and\n              cleared by software. They are used only in reception\n              mode. The value set in these bits is compared to the\n              number of consecutive mute frames detected in\n              reception. When the number of mute frames is equal to\n              this value, the flag MUTEDET will be set and an\n              interrupt will be generated if bit MUTEDETIE is set.\n              Refer to Section: Mute mode for more\n              details.",
                "width": 6
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit. This bit is set and\n              cleared by software. It defines the type of\n              complement to be used for companding mode Note: This\n              bit has effect only when the companding mode is -Law\n              algorithm or A-Law algorithm."
              },
              "COMP": {
                "bit": 14,
                "description": "Companding mode. These bits are set and\n              cleared by software. The -Law and the A-Law log are a\n              part of the CCITT G.711 recommendation, the type of\n              complement that will be used depends on CPL bit. The\n              data expansion or data compression are determined by\n              the state of bit MODE[0]. The data compression is\n              applied if the audio block is configured as a\n              transmitter. The data expansion is automatically\n              applied when the audio block is configured as a\n              receiver. Refer to Section: Companding mode for more\n              details. Note: Companding mode is applicable only\n              when TDM is selected.",
                "width": 2
              }
            },
            "SAI_AFRCR": {
              "FRL": {
                "bit": 0,
                "description": "Frame length. These bits are set and\n              cleared by software. They define the audio frame\n              length expressed in number of SCK clock cycles: the\n              number of bits in the frame is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer in an audio\n              frame must be equal to 8, otherwise the audio block\n              will behaves in an unexpected way. This is the case\n              when the data size is 8 bits and only one slot 0 is\n              defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0] = 0000). In master mode, if the master\n              clock (available on MCLK_x pin) is used, the frame\n              length should be aligned with a number equal to a\n              power of 2, ranging from 8 to 256. When the master\n              clock is not used (NODIV = 1), it is recommended to\n              program the frame length to an value ranging from 8\n              to 256. These bits are meaningless and are not used\n              in AC97 or SPDIF audio block\n              configuration.",
                "width": 8
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level\n              length. These bits are set and cleared by software.\n              They specify the length in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the active level of the FS\n              signal in the audio frame These bits are meaningless\n              and are not used in AC97 or SPDIF audio block\n              configuration. They must be configured when the audio\n              block is disabled.",
                "width": 7
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization definition. This\n              bit is set and cleared by software. When the bit is\n              set, the number of slots defined in the SAI_xSLOTR\n              register has to be even. It means that half of this\n              number of slots will be dedicated to the left channel\n              and the other slots for the right channel (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n              protocols...). This bit is meaningless and is not\n              used in AC97 or SPDIF audio block configuration. It\n              must be configured when the audio block is\n              disabled."
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization polarity. This bit\n              is set and cleared by software. It is used to\n              configure the level of the start of frame on the FS\n              signal. It is meaningless and is not used in AC97 or\n              SPDIF audio block configuration. This bit must be\n              configured when the audio block is\n              disabled."
              },
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization offset. This bit\n              is set and cleared by software. It is meaningless and\n              is not used in AC97 or SPDIF audio block\n              configuration. This bit must be configured when the\n              audio block is disabled."
              }
            },
            "SAI_ASLOTR": {
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset These bits are set and\n              cleared by software. The value set in this bitfield\n              defines the position of the first data transfer bit\n              in the slot. It represents an offset value. In\n              transmission mode, the bits outside the data field\n              are forced to 0. In reception mode, the extra\n              received bits are discarded. These bits must be set\n              when the audio block is disabled. They are ignored in\n              AC97 or SPDIF mode.",
                "width": 5
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size This bits is set and cleared\n              by software. The slot size must be higher or equal to\n              the data size. If this condition is not respected,\n              the behavior of the SAI will be undetermined. Refer\n              to Section: Output data line management on an\n              inactive slot for information on how to drive SD\n              line. These bits must be set when the audio block is\n              disabled. They are ignored in AC97 or SPDIF\n              mode.",
                "width": 2
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio frame. These\n              bits are set and cleared by software. The value set\n              in this bitfield represents the number of slots + 1\n              in the audio frame (including the number of inactive\n              slots). The maximum number of slots is 16. The number\n              of slots should be even if FSDEF bit in the SAI_xFRCR\n              register is set. The number of slots must be\n              configured when the audio block is disabled. They are\n              ignored in AC97 or SPDIF mode.",
                "width": 4
              },
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable. These bits are set and\n              cleared by software. Each SLOTEN bit corresponds to a\n              slot position from 0 to 15 (maximum 16 slots). The\n              slot must be enabled when the audio block is\n              disabled. They are ignored in AC97 or SPDIF\n              mode.",
                "width": 16
              }
            },
            "SAI_AIM": {
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt enable. This\n              bit is set and cleared by software. When this bit is\n              set, an interrupt is generated if the OVRUDR bit in\n              the SAI_xSR register is set."
              },
              "MUTEDETIE": {
                "bit": 1,
                "description": "Mute detection interrupt enable. This\n              bit is set and cleared by software. When this bit is\n              set, an interrupt is generated if the MUTEDET bit in\n              the SAI_xSR register is set. This bit has a meaning\n              only if the audio block is configured in receiver\n              mode."
              },
              "WCKCFGIE": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt\n              enable. This bit is set and cleared by software. This\n              bit is taken into account only if the audio block is\n              configured as a master (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if the WCKCFG flag in the\n              SAI_xSR register is set. Note: This bit is used only\n              in TDM mode and is meaningless in other\n              modes."
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt enable. This bit\n              is set and cleared by software. When this bit is set,\n              an interrupt is generated if the FREQ bit in the\n              SAI_xSR register is set. Since the audio block\n              defaults to operate as a transmitter after reset, the\n              MODE bit must be configured before setting FREQIE to\n              avoid a parasitic interruption in receiver\n              mode,"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt enable (AC97).\n              This bit is set and cleared by software. When the\n              interrupt is enabled, the audio block detects in the\n              slot 0 (tag0) of the AC97 frame if the Codec\n              connected to this line is ready or not. If it is not\n              ready, the CNRDY flag in the SAI_xSR register is set\n              and an interruption i generated. This bit has a\n              meaning only if the AC97 mode is selected through\n              PRTCFG[1:0] bits and the audio block is operates as a\n              receiver."
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection interrupt enable. This bit is set and\n              cleared by software. When this bit is set, an\n              interrupt will be generated if the AFSDET bit in the\n              SAI_xSR register is set. This bit is meaningless in\n              AC97, SPDIF mode or when the audio block operates as\n              a master."
              },
              "LFSDETIE": {
                "bit": 6,
                "description": "Late frame synchronization detection\n              interrupt enable. This bit is set and cleared by\n              software. When this bit is set, an interrupt will be\n              generated if the LFSDET bit is set in the SAI_xSR\n              register. This bit is meaningless in AC97, SPDIF mode\n              or when the audio block operates as a\n              master."
              }
            },
            "SAI_ASR": {
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun. This bit is read\n              only. The overrun and underrun conditions can occur\n              only when the audio block is configured as a receiver\n              and a transmitter, respectively. It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM register.\n              This flag is cleared when the software sets COVRUDR\n              bit in SAI_xCLRFR register."
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection. This bit is read only.\n              This flag is set if consecutive 0 values are received\n              in each slot of a given audio frame and for a\n              consecutive number of audio frames (set in the\n              MUTECNT bit in the SAI_xCR2 register). It can\n              generate an interrupt if MUTEDETIE bit is set in\n              SAI_xIM register. This flag is cleared when the\n              software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration flag. This bit\n              is read only. This bit is used only when the audio\n              block operates in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register. This flag is cleared when\n              the software sets CWCKCFG bit in SAI_xCLRFR\n              register."
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request. This bit is read only. The\n              request depends on the audio block configuration: If\n              the block is configured in transmission mode, the\n              FIFO request is related to a write request operation\n              in the SAI_xDR. If the block configured in reception,\n              the FIFO request related to a read request operation\n              from the SAI_xDR. This flag can generate an interrupt\n              if FREQIE bit is set in SAI_xIM\n              register."
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready. This bit is read only.\n              This bit is used only when the AC97 audio protocol is\n              selected in the SAI_xCR1 register and configured in\n              receiver mode. It can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM register. This flag is\n              cleared when the software sets CCNRDY bit in\n              SAI_xCLRFR register."
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection. This bit is read only. This flag can be\n              set only if the audio block is configured in slave\n              mode. It is not used in AC97or SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit is set in\n              SAI_xIM register. This flag is cleared when the\n              software sets CAFSDET bit in SAI_xCLRFR\n              register."
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization detection.\n              This bit is read only. This flag can be set only if\n              the audio block is configured in slave mode. It is\n              not used in AC97 or SPDIF mode. It can generate an\n              interrupt if LFSDETIE bit is set in the SAI_xIM\n              register. This flag is cleared when the software sets\n              bit CLFSDET in SAI_xCLRFR register"
              },
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold. This bit is read\n              only. The FIFO level threshold flag is managed only\n              by hardware and its setting depends on SAI block\n              configuration (transmitter or receiver mode). If the\n              SAI block is configured as transmitter: If SAI block\n              is configured as receiver:",
                "width": 3
              }
            },
            "SAI_ACLRFR": {
              "COVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun. This bit is\n              write only. Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR register. Reading this bit\n              always returns the value 0."
              },
              "CMUTEDET": {
                "bit": 1,
                "description": "Mute detection flag. This bit is write\n              only. Programming this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register. Reading this bit always\n              returns the value 0."
              },
              "CWCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration flag.\n              This bit is write only. Programming this bit to 1\n              clears the WCKCFG flag in the SAI_xSR register. This\n              bit is used only when the audio block is set as\n              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1\n              register. Reading this bit always returns the value\n              0."
              },
              "CCNRDY": {
                "bit": 4,
                "description": "Clear Codec not ready flag. This bit is\n              write only. Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR register. This bit is used\n              only when the AC97 audio protocol is selected in the\n              SAI_xCR1 register. Reading this bit always returns\n              the value 0."
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization\n              detection flag. This bit is write only. Programming\n              this bit to 1 clears the AFSDET flag in the SAI_xSR\n              register. It is not used in AC97or SPDIF mode.\n              Reading this bit always returns the value\n              0."
              },
              "CLFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization\n              detection flag. This bit is write only. Programming\n              this bit to 1 clears the LFSDET flag in the SAI_xSR\n              register. This bit is not used in AC97or SPDIF mode\n              Reading this bit always returns the value\n              0."
              }
            },
            "SAI_ADR": {
              "DATA": {
                "bit": 0,
                "description": "Data A write to this register loads the\n              FIFO provided the FIFO is not full. A read from this\n              register empties the FIFO if the FIFO is not\n              empty.",
                "width": 32
              }
            },
            "SAI_BCR1": {
              "MODE": {
                "bit": 0,
                "description": "SAIx audio block mode\n              immediately",
                "width": 2
              },
              "PRTCFG": {
                "bit": 2,
                "description": "Protocol configuration. These bits are\n              set and cleared by software. These bits have to be\n              configured when the audio block is\n              disabled.",
                "width": 2
              },
              "DS": {
                "bit": 5,
                "description": "Data size. These bits are set and\n              cleared by software. These bits are ignored when the\n              SPDIF protocols are selected (bit PRTCFG[1:0]),\n              because the frame and the data size are fixed in such\n              case. When the companding mode is selected through\n              COMP[1:0] bits, DS[1:0] are ignored since the data\n              size is fixed to 8 bits by the algorithm. These bits\n              must be configured when the audio block is\n              disabled.",
                "width": 3
              },
              "LSBFIRST": {
                "bit": 8,
                "description": "Least significant bit first. This bit is\n              set and cleared by software. It must be configured\n              when the audio block is disabled. This bit has no\n              meaning in AC97 audio protocol since AC97 data are\n              always transferred with the MSB first. This bit has\n              no meaning in SPDIF audio protocol since in SPDIF\n              data are always transferred with LSB\n              first."
              },
              "CKSTR": {
                "bit": 9,
                "description": "Clock strobing edge. This bit is set and\n              cleared by software. It must be configured when the\n              audio block is disabled. This bit has no meaning in\n              SPDIF audio protocol."
              },
              "SYNCEN": {
                "bit": 10,
                "description": "Synchronization enable. These bits are\n              set and cleared by software. They must be configured\n              when the audio sub-block is disabled. Note: The audio\n              sub-block should be configured as asynchronous when\n              SPDIF mode is enabled.",
                "width": 2
              },
              "MONO": {
                "bit": 12,
                "description": "Mono mode. This bit is set and cleared\n              by software. It is meaningful only when the number of\n              slots is equal to 2. When the mono mode is selected,\n              slot 0 data are duplicated on slot 1 when the audio\n              block operates as a transmitter. In reception mode,\n              the slot1 is discarded and only the data received\n              from slot 0 are stored. Refer to Section: Mono/stereo\n              mode for more details."
              },
              "OUTDRIV": {
                "bit": 13,
                "description": "Output drive. This bit is set and\n              cleared by software. Note: This bit has to be set\n              before enabling the audio block and after the audio\n              block configuration."
              },
              "SAIXEN": {
                "bit": 16,
                "description": "Audio block enable where x is A or B.\n              This bit is set by software. To switch off the audio\n              block, the application software must program this bit\n              to 0 and poll the bit till it reads back 0, meaning\n              that the block is completely disabled. Before setting\n              this bit to 1, check that it is set to 0, otherwise\n              the enable command will not be taken into account.\n              This bit allows to control the state of SAIx audio\n              block. If it is disabled when an audio frame transfer\n              is ongoing, the ongoing transfer completes and the\n              cell is fully disabled at the end of this audio frame\n              transfer. Note: When SAIx block is configured in\n              master mode, the clock must be present on the input\n              of SAIx before setting SAIXEN bit."
              },
              "DMAEN": {
                "bit": 17,
                "description": "DMA enable. This bit is set and cleared\n              by software. Note: Since the audio block defaults to\n              operate as a transmitter after reset, the MODE[1:0]\n              bits must be configured before setting DMAEN to avoid\n              a DMA request in receiver mode."
              },
              "NOMCK": {
                "bit": 19,
                "description": "No divider"
              },
              "MCKDIV": {
                "bit": 20,
                "description": "Master clock divider. These bits are set\n              and cleared by software. These bits are meaningless\n              when the audio block operates in slave mode. They\n              have to be configured when the audio block is\n              disabled. Others: the master clock frequency is\n              calculated accordingly to the following\n              formula:",
                "width": 4
              },
              "OSR": {
                "bit": 26,
                "description": "Oversampling ratio for master\n              clock"
              }
            },
            "SAI_BCR2": {
              "FTH": {
                "bit": 0,
                "description": "FIFO threshold. This bit is set and\n              cleared by software.",
                "width": 3
              },
              "FFLUSH": {
                "bit": 3,
                "description": "FIFO flush. This bit is set by software.\n              It is always read as 0. This bit should be configured\n              when the SAI is disabled."
              },
              "TRIS": {
                "bit": 4,
                "description": "Tristate management on data line. This\n              bit is set and cleared by software. It is meaningful\n              only if the audio block is configured as a\n              transmitter. This bit is not used when the audio\n              block is configured in SPDIF mode. It should be\n              configured when SAI is disabled. Refer to Section:\n              Output data line management on an inactive slot for\n              more details."
              },
              "MUTE": {
                "bit": 5,
                "description": "Mute. This bit is set and cleared by\n              software. It is meaningful only when the audio block\n              operates as a transmitter. The MUTE value is linked\n              to value of MUTEVAL if the number of slots is lower\n              or equal to 2, or equal to 0 if it is greater than 2.\n              Refer to Section: Mute mode for more details. Note:\n              This bit is meaningless and should not be used for\n              SPDIF audio blocks."
              },
              "MUTEVAL": {
                "bit": 6,
                "description": "Mute value. This bit is set and cleared\n              by software.It must be written before enabling the\n              audio block: SAIXEN. This bit is meaningful only when\n              the audio block operates as a transmitter, the number\n              of slots is lower or equal to 2 and the MUTE bit is\n              set. If more slots are declared, the bit value sent\n              during the transmission in mute mode is equal to 0,\n              whatever the value of MUTEVAL. if the number of slot\n              is lower or equal to 2 and MUTEVAL = 1, the MUTE\n              value transmitted for each slot is the one sent\n              during the previous frame. Refer to Section: Mute\n              mode for more details. Note: This bit is meaningless\n              and should not be used for SPDIF audio\n              blocks."
              },
              "MUTECNT": {
                "bit": 7,
                "description": "Mute counter. These bits are set and\n              cleared by software. They are used only in reception\n              mode. The value set in these bits is compared to the\n              number of consecutive mute frames detected in\n              reception. When the number of mute frames is equal to\n              this value, the flag MUTEDET will be set and an\n              interrupt will be generated if bit MUTEDETIE is set.\n              Refer to Section: Mute mode for more\n              details.",
                "width": 6
              },
              "CPL": {
                "bit": 13,
                "description": "Complement bit. This bit is set and\n              cleared by software. It defines the type of\n              complement to be used for companding mode Note: This\n              bit has effect only when the companding mode is -Law\n              algorithm or A-Law algorithm."
              },
              "COMP": {
                "bit": 14,
                "description": "Companding mode. These bits are set and\n              cleared by software. The -Law and the A-Law log are a\n              part of the CCITT G.711 recommendation, the type of\n              complement that will be used depends on CPL bit. The\n              data expansion or data compression are determined by\n              the state of bit MODE[0]. The data compression is\n              applied if the audio block is configured as a\n              transmitter. The data expansion is automatically\n              applied when the audio block is configured as a\n              receiver. Refer to Section: Companding mode for more\n              details. Note: Companding mode is applicable only\n              when TDM is selected.",
                "width": 2
              }
            },
            "SAI_BFRCR": {
              "FRL": {
                "bit": 0,
                "description": "Frame length. These bits are set and\n              cleared by software. They define the audio frame\n              length expressed in number of SCK clock cycles: the\n              number of bits in the frame is equal to FRL[7:0] + 1.\n              The minimum number of bits to transfer in an audio\n              frame must be equal to 8, otherwise the audio block\n              will behaves in an unexpected way. This is the case\n              when the data size is 8 bits and only one slot 0 is\n              defined in NBSLOT[4:0] of SAI_xSLOTR register\n              (NBSLOT[3:0] = 0000). In master mode, if the master\n              clock (available on MCLK_x pin) is used, the frame\n              length should be aligned with a number equal to a\n              power of 2, ranging from 8 to 256. When the master\n              clock is not used (NODIV = 1), it is recommended to\n              program the frame length to an value ranging from 8\n              to 256. These bits are meaningless and are not used\n              in AC97 or SPDIF audio block\n              configuration.",
                "width": 8
              },
              "FSALL": {
                "bit": 8,
                "description": "Frame synchronization active level\n              length. These bits are set and cleared by software.\n              They specify the length in number of bit clock (SCK)\n              + 1 (FSALL[6:0] + 1) of the active level of the FS\n              signal in the audio frame These bits are meaningless\n              and are not used in AC97 or SPDIF audio block\n              configuration. They must be configured when the audio\n              block is disabled.",
                "width": 7
              },
              "FSDEF": {
                "bit": 16,
                "description": "Frame synchronization definition. This\n              bit is set and cleared by software. When the bit is\n              set, the number of slots defined in the SAI_xSLOTR\n              register has to be even. It means that half of this\n              number of slots will be dedicated to the left channel\n              and the other slots for the right channel (e.g: this\n              bit has to be set for I2S or MSB/LSB-justified\n              protocols...). This bit is meaningless and is not\n              used in AC97 or SPDIF audio block configuration. It\n              must be configured when the audio block is\n              disabled."
              },
              "FSPOL": {
                "bit": 17,
                "description": "Frame synchronization polarity. This bit\n              is set and cleared by software. It is used to\n              configure the level of the start of frame on the FS\n              signal. It is meaningless and is not used in AC97 or\n              SPDIF audio block configuration. This bit must be\n              configured when the audio block is\n              disabled."
              },
              "FSOFF": {
                "bit": 18,
                "description": "Frame synchronization offset. This bit\n              is set and cleared by software. It is meaningless and\n              is not used in AC97 or SPDIF audio block\n              configuration. This bit must be configured when the\n              audio block is disabled."
              }
            },
            "SAI_BSLOTR": {
              "FBOFF": {
                "bit": 0,
                "description": "First bit offset These bits are set and\n              cleared by software. The value set in this bitfield\n              defines the position of the first data transfer bit\n              in the slot. It represents an offset value. In\n              transmission mode, the bits outside the data field\n              are forced to 0. In reception mode, the extra\n              received bits are discarded. These bits must be set\n              when the audio block is disabled. They are ignored in\n              AC97 or SPDIF mode.",
                "width": 5
              },
              "SLOTSZ": {
                "bit": 6,
                "description": "Slot size This bits is set and cleared\n              by software. The slot size must be higher or equal to\n              the data size. If this condition is not respected,\n              the behavior of the SAI will be undetermined. Refer\n              to Section: Output data line management on an\n              inactive slot for information on how to drive SD\n              line. These bits must be set when the audio block is\n              disabled. They are ignored in AC97 or SPDIF\n              mode.",
                "width": 2
              },
              "NBSLOT": {
                "bit": 8,
                "description": "Number of slots in an audio frame. These\n              bits are set and cleared by software. The value set\n              in this bitfield represents the number of slots + 1\n              in the audio frame (including the number of inactive\n              slots). The maximum number of slots is 16. The number\n              of slots should be even if FSDEF bit in the SAI_xFRCR\n              register is set. The number of slots must be\n              configured when the audio block is disabled. They are\n              ignored in AC97 or SPDIF mode.",
                "width": 4
              },
              "SLOTEN": {
                "bit": 16,
                "description": "Slot enable. These bits are set and\n              cleared by software. Each SLOTEN bit corresponds to a\n              slot position from 0 to 15 (maximum 16 slots). The\n              slot must be enabled when the audio block is\n              disabled. They are ignored in AC97 or SPDIF\n              mode.",
                "width": 16
              }
            },
            "SAI_BIM": {
              "OVRUDRIE": {
                "bit": 0,
                "description": "Overrun/underrun interrupt enable. This\n              bit is set and cleared by software. When this bit is\n              set, an interrupt is generated if the OVRUDR bit in\n              the SAI_xSR register is set."
              },
              "MUTEDETIE": {
                "bit": 1,
                "description": "Mute detection interrupt enable. This\n              bit is set and cleared by software. When this bit is\n              set, an interrupt is generated if the MUTEDET bit in\n              the SAI_xSR register is set. This bit has a meaning\n              only if the audio block is configured in receiver\n              mode."
              },
              "WCKCFGIE": {
                "bit": 2,
                "description": "Wrong clock configuration interrupt\n              enable. This bit is set and cleared by software. This\n              bit is taken into account only if the audio block is\n              configured as a master (MODE[1] = 0) and NODIV = 0.\n              It generates an interrupt if the WCKCFG flag in the\n              SAI_xSR register is set. Note: This bit is used only\n              in TDM mode and is meaningless in other\n              modes."
              },
              "FREQIE": {
                "bit": 3,
                "description": "FIFO request interrupt enable. This bit\n              is set and cleared by software. When this bit is set,\n              an interrupt is generated if the FREQ bit in the\n              SAI_xSR register is set. Since the audio block\n              defaults to operate as a transmitter after reset, the\n              MODE bit must be configured before setting FREQIE to\n              avoid a parasitic interruption in receiver\n              mode,"
              },
              "CNRDYIE": {
                "bit": 4,
                "description": "Codec not ready interrupt enable (AC97).\n              This bit is set and cleared by software. When the\n              interrupt is enabled, the audio block detects in the\n              slot 0 (tag0) of the AC97 frame if the Codec\n              connected to this line is ready or not. If it is not\n              ready, the CNRDY flag in the SAI_xSR register is set\n              and an interruption i generated. This bit has a\n              meaning only if the AC97 mode is selected through\n              PRTCFG[1:0] bits and the audio block is operates as a\n              receiver."
              },
              "AFSDETIE": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection interrupt enable. This bit is set and\n              cleared by software. When this bit is set, an\n              interrupt will be generated if the AFSDET bit in the\n              SAI_xSR register is set. This bit is meaningless in\n              AC97, SPDIF mode or when the audio block operates as\n              a master."
              },
              "LFSDETIE": {
                "bit": 6,
                "description": "Late frame synchronization detection\n              interrupt enable. This bit is set and cleared by\n              software. When this bit is set, an interrupt will be\n              generated if the LFSDET bit is set in the SAI_xSR\n              register. This bit is meaningless in AC97, SPDIF mode\n              or when the audio block operates as a\n              master."
              }
            },
            "SAI_BSR": {
              "OVRUDR": {
                "bit": 0,
                "description": "Overrun / underrun. This bit is read\n              only. The overrun and underrun conditions can occur\n              only when the audio block is configured as a receiver\n              and a transmitter, respectively. It can generate an\n              interrupt if OVRUDRIE bit is set in SAI_xIM register.\n              This flag is cleared when the software sets COVRUDR\n              bit in SAI_xCLRFR register."
              },
              "MUTEDET": {
                "bit": 1,
                "description": "Mute detection. This bit is read only.\n              This flag is set if consecutive 0 values are received\n              in each slot of a given audio frame and for a\n              consecutive number of audio frames (set in the\n              MUTECNT bit in the SAI_xCR2 register). It can\n              generate an interrupt if MUTEDETIE bit is set in\n              SAI_xIM register. This flag is cleared when the\n              software sets bit CMUTEDET in the SAI_xCLRFR\n              register."
              },
              "WCKCFG": {
                "bit": 2,
                "description": "Wrong clock configuration flag. This bit\n              is read only. This bit is used only when the audio\n              block operates in master mode (MODE[1] = 0) and NODIV\n              = 0. It can generate an interrupt if WCKCFGIE bit is\n              set in SAI_xIM register. This flag is cleared when\n              the software sets CWCKCFG bit in SAI_xCLRFR\n              register."
              },
              "FREQ": {
                "bit": 3,
                "description": "FIFO request. This bit is read only. The\n              request depends on the audio block configuration: If\n              the block is configured in transmission mode, the\n              FIFO request is related to a write request operation\n              in the SAI_xDR. If the block configured in reception,\n              the FIFO request related to a read request operation\n              from the SAI_xDR. This flag can generate an interrupt\n              if FREQIE bit is set in SAI_xIM\n              register."
              },
              "CNRDY": {
                "bit": 4,
                "description": "Codec not ready. This bit is read only.\n              This bit is used only when the AC97 audio protocol is\n              selected in the SAI_xCR1 register and configured in\n              receiver mode. It can generate an interrupt if\n              CNRDYIE bit is set in SAI_xIM register. This flag is\n              cleared when the software sets CCNRDY bit in\n              SAI_xCLRFR register."
              },
              "AFSDET": {
                "bit": 5,
                "description": "Anticipated frame synchronization\n              detection. This bit is read only. This flag can be\n              set only if the audio block is configured in slave\n              mode. It is not used in AC97or SPDIF mode. It can\n              generate an interrupt if AFSDETIE bit is set in\n              SAI_xIM register. This flag is cleared when the\n              software sets CAFSDET bit in SAI_xCLRFR\n              register."
              },
              "LFSDET": {
                "bit": 6,
                "description": "Late frame synchronization detection.\n              This bit is read only. This flag can be set only if\n              the audio block is configured in slave mode. It is\n              not used in AC97 or SPDIF mode. It can generate an\n              interrupt if LFSDETIE bit is set in the SAI_xIM\n              register. This flag is cleared when the software sets\n              bit CLFSDET in SAI_xCLRFR register"
              },
              "FLVL": {
                "bit": 16,
                "description": "FIFO level threshold. This bit is read\n              only. The FIFO level threshold flag is managed only\n              by hardware and its setting depends on SAI block\n              configuration (transmitter or receiver mode). If the\n              SAI block is configured as transmitter: If SAI block\n              is configured as receiver:",
                "width": 3
              }
            },
            "SAI_BCLRFR": {
              "COVRUDR": {
                "bit": 0,
                "description": "Clear overrun / underrun. This bit is\n              write only. Programming this bit to 1 clears the\n              OVRUDR flag in the SAI_xSR register. Reading this bit\n              always returns the value 0."
              },
              "CMUTEDET": {
                "bit": 1,
                "description": "Mute detection flag. This bit is write\n              only. Programming this bit to 1 clears the MUTEDET\n              flag in the SAI_xSR register. Reading this bit always\n              returns the value 0."
              },
              "CWCKCFG": {
                "bit": 2,
                "description": "Clear wrong clock configuration flag.\n              This bit is write only. Programming this bit to 1\n              clears the WCKCFG flag in the SAI_xSR register. This\n              bit is used only when the audio block is set as\n              master (MODE[1] = 0) and NODIV = 0 in the SAI_xCR1\n              register. Reading this bit always returns the value\n              0."
              },
              "CCNRDY": {
                "bit": 4,
                "description": "Clear Codec not ready flag. This bit is\n              write only. Programming this bit to 1 clears the\n              CNRDY flag in the SAI_xSR register. This bit is used\n              only when the AC97 audio protocol is selected in the\n              SAI_xCR1 register. Reading this bit always returns\n              the value 0."
              },
              "CAFSDET": {
                "bit": 5,
                "description": "Clear anticipated frame synchronization\n              detection flag. This bit is write only. Programming\n              this bit to 1 clears the AFSDET flag in the SAI_xSR\n              register. It is not used in AC97or SPDIF mode.\n              Reading this bit always returns the value\n              0."
              },
              "CLFSDET": {
                "bit": 6,
                "description": "Clear late frame synchronization\n              detection flag. This bit is write only. Programming\n              this bit to 1 clears the LFSDET flag in the SAI_xSR\n              register. This bit is not used in AC97or SPDIF mode\n              Reading this bit always returns the value\n              0."
              }
            },
            "SAI_BDR": {
              "DATA": {
                "bit": 0,
                "description": "Data A write to this register loads the\n              FIFO provided the FIFO is not full. A read from this\n              register empties the FIFO if the FIFO is not\n              empty.",
                "width": 32
              }
            },
            "SAI_PDMCR": {
              "PDMEN": {
                "bit": 0,
                "description": "PDM enable"
              },
              "MICNBR": {
                "bit": 4,
                "description": "Number of microphones",
                "width": 2
              },
              "CKEN1": {
                "bit": 8,
                "description": "Clock enable of bitstream clock number\n              1"
              },
              "CKEN2": {
                "bit": 9,
                "description": "Clock enable of bitstream clock number\n              2"
              },
              "CKEN3": {
                "bit": 10,
                "description": "Clock enable of bitstream clock number\n              3"
              },
              "CKEN4": {
                "bit": 11,
                "description": "Clock enable of bitstream clock number\n              4"
              }
            },
            "SAI_PDMDLY": {
              "DLYM1L": {
                "bit": 0,
                "description": "Delay line adjust for first microphone\n              of pair 1",
                "width": 3
              },
              "DLYM1R": {
                "bit": 4,
                "description": "Delay line adjust for second microphone\n              of pair 1",
                "width": 3
              },
              "DLYM2L": {
                "bit": 8,
                "description": "Delay line for first microphone of pair\n              2",
                "width": 3
              },
              "DLYM2R": {
                "bit": 12,
                "description": "Delay line for second microphone of pair\n              2",
                "width": 3
              },
              "DLYM3L": {
                "bit": 16,
                "description": "Delay line for first microphone of pair\n              3",
                "width": 3
              },
              "DLYM3R": {
                "bit": 20,
                "description": "Delay line for second microphone of pair\n              3",
                "width": 3
              },
              "DLYM4L": {
                "bit": 24,
                "description": "Delay line for first microphone of pair\n              4",
                "width": 3
              },
              "DLYM4R": {
                "bit": 28,
                "description": "Delay line for second microphone of pair\n              4",
                "width": 3
              }
            }
          }
        },
        "SAI1": {
          "instances": [
            {
              "name": "SAI1",
              "base": "0x40015800",
              "irq": 87
            }
          ],
          "registers": {}
        },
        "SAI2": {
          "instances": [
            {
              "name": "SAI2",
              "base": "0x40015C00",
              "irq": 91
            }
          ],
          "registers": {}
        },
        "SAI3": {
          "instances": [
            {
              "name": "SAI3",
              "base": "0x40016000",
              "irq": 114
            }
          ],
          "registers": {}
        },
        "SDIO": {
          "instances": [
            {
              "name": "SDMMC1",
              "base": "0x52007000",
              "irq": 49
            },
            {
              "name": "SDMMC2",
              "base": "0x48022400"
            },
            {
              "name": "DELAY_Block_SDMMC1",
              "base": "0x52008000",
              "irq": 149
            },
            {
              "name": "DELAY_Block_SDMMC2",
              "base": "0x48022800"
            }
          ],
          "registers": {
            "POWER": {
              "offset": "0x00",
              "size": 32,
              "description": "SDMMC power control register"
            },
            "CLKCR": {
              "offset": "0x04",
              "size": 32,
              "description": "The SDMMC_CLKCR register controls the\n          SDMMC_CK output clock, the SDMMC_RX_CLK receive clock,\n          and the bus width."
            },
            "ARGR": {
              "offset": "0x08",
              "size": 32,
              "description": "The SDMMC_ARGR register contains a 32-bit\n          command argument, which is sent to a card as part of a\n          command message."
            },
            "CMDR": {
              "offset": "0x0C",
              "size": 32,
              "description": "The SDMMC_CMDR register contains the command\n          index and command type bits. The command index is sent to\n          a card as part of a command message. The command type\n          bits control the command path state machine\n          (CPSM)."
            },
            "RESP1R": {
              "offset": "0x14",
              "size": 32,
              "description": "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response."
            },
            "RESP2R": {
              "offset": "0x18",
              "size": 32,
              "description": "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response."
            },
            "RESP3R": {
              "offset": "0x1C",
              "size": 32,
              "description": "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response."
            },
            "RESP4R": {
              "offset": "0x20",
              "size": 32,
              "description": "The SDMMC_RESP1/2/3/4R registers contain the\n          status of a card, which is part of the received\n          response."
            },
            "DTIMER": {
              "offset": "0x24",
              "size": 32,
              "description": "The SDMMC_DTIMER register contains the data\n          timeout period, in card bus clock periods. A counter\n          loads the value from the SDMMC_DTIMER register, and\n          starts decrementing when the data path state machine\n          (DPSM) enters the Wait_R or Busy state. If the timer\n          reaches 0 while the DPSM is in either of these states,\n          the timeout status flag is set."
            },
            "DLENR": {
              "offset": "0x28",
              "size": 32,
              "description": "The SDMMC_DLENR register contains the number\n          of data bytes to be transferred. The value is loaded into\n          the data counter when data transfer starts."
            },
            "DCTRL": {
              "offset": "0x2C",
              "size": 32,
              "description": "The SDMMC_DCTRL register control the data\n          path state machine (DPSM)."
            },
            "DCNTR": {
              "offset": "0x30",
              "size": 32,
              "description": "The SDMMC_DCNTR register loads the value\n          from the data length register (see SDMMC_DLENR) when the\n          DPSM moves from the Idle state to the Wait_R or Wait_S\n          state. As data is transferred, the counter decrements the\n          value until it reaches 0. The DPSM then moves to the Idle\n          state and when there has been no error, the data status\n          end flag (DATAEND) is set."
            },
            "STAR": {
              "offset": "0x34",
              "size": 32,
              "description": "The SDMMC_STAR register is a read-only\n          register. It contains two types of flag:Static flags\n          (bits [29,21,11:0]): these bits remain asserted until\n          they are cleared by writing to the SDMMC interrupt Clear\n          register (see SDMMC_ICR)Dynamic flags (bits [20:12]):\n          these bits change state depending on the state of the\n          underlying logic (for example, FIFO full and empty flags\n          are asserted and de-asserted as data while written to the\n          FIFO)"
            },
            "ICR": {
              "offset": "0x38",
              "size": 32,
              "description": "The SDMMC_ICR register is a write-only\n          register. Writing a bit with 1 clears the corresponding\n          bit in the SDMMC_STAR status register."
            },
            "MASKR": {
              "offset": "0x3C",
              "size": 32,
              "description": "The interrupt mask register determines which\n          status flags generate an interrupt request by setting the\n          corresponding bit to 1."
            },
            "ACKTIMER": {
              "offset": "0x40",
              "size": 32,
              "description": "The SDMMC_ACKTIMER register contains the\n          acknowledgment timeout period, in SDMMC_CK bus clock\n          periods. A counter loads the value from the\n          SDMMC_ACKTIMER register, and starts decrementing when the\n          data path state machine (DPSM) enters the Wait_Ack state.\n          If the timer reaches 0 while the DPSM is in this states,\n          the acknowledgment timeout status flag is\n          set."
            },
            "IDMACTRLR": {
              "offset": "0x50",
              "size": 32,
              "description": "The receive and transmit FIFOs can be read\n          or written as 32-bit wide registers. The FIFOs contain 32\n          entries on 32 sequential addresses. This allows the CPU\n          to use its load and store multiple operands to read\n          from/write to the FIFO."
            },
            "IDMABSIZER": {
              "offset": "0x54",
              "size": 32,
              "description": "The SDMMC_IDMABSIZER register contains the\n          buffers size when in double buffer\n          configuration."
            },
            "IDMABASE0R": {
              "offset": "0x58",
              "size": 32,
              "description": "The SDMMC_IDMABASE0R register contains the\n          memory buffer base address in single buffer configuration\n          and the buffer 0 base address in double buffer\n          configuration."
            },
            "IDMABASE1R": {
              "offset": "0x5C",
              "size": 32,
              "description": "The SDMMC_IDMABASE1R register contains the\n          double buffer configuration second buffer memory base\n          address."
            },
            "FIFOR": {
              "offset": "0x80",
              "size": 32,
              "description": "The receive and transmit FIFOs can be only\n          read or written as word (32-bit) wide registers. The\n          FIFOs contain 16 entries on sequential addresses. This\n          allows the CPU to use its load and store multiple\n          operands to read from/write to the FIFO.When accessing\n          SDMMC_FIFOR with half word or byte access an AHB bus\n          fault is generated."
            },
            "VER": {
              "offset": "0x3F4",
              "size": 32,
              "description": "SDMMC IP version register"
            },
            "ID": {
              "offset": "0x3F8",
              "size": 32,
              "description": "SDMMC IP identification\n          register"
            },
            "RESPCMDR": {
              "offset": "0x10",
              "size": 32,
              "description": "SDMMC command response\n          register"
            }
          },
          "bits": {
            "POWER": {
              "PWRCTRL": {
                "bit": 0,
                "description": "SDMMC state control bits. These bits can\n              only be written when the SDMMC is not in the power-on\n              state (PWRCTRL?11). These bits are used to define the\n              functional state of the SDMMC signals: Any further\n              write will be ignored, PWRCTRL value will keep\n              11.",
                "width": 2
              },
              "VSWITCH": {
                "bit": 2,
                "description": "Voltage switch sequence start. This bit\n              is used to start the timing critical section of the\n              voltage switch sequence:"
              },
              "VSWITCHEN": {
                "bit": 3,
                "description": "Voltage switch procedure enable. This\n              bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). This bit is used to stop the\n              SDMMC_CK after the voltage switch command\n              response:"
              },
              "DIRPOL": {
                "bit": 4,
                "description": "Data and command direction signals\n              polarity selection. This bit can only be written when\n              the SDMMC is in the power-off state (PWRCTRL =\n              00)."
              }
            },
            "CLKCR": {
              "CLKDIV": {
                "bit": 0,
                "description": "Clock divide factor This bit can only be\n              written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0). This field defines the\n              divide factor between the input clock (SDMMCCLK) and\n              the output clock (SDMMC_CK): SDMMC_CK frequency =\n              SDMMCCLK / [2 * CLKDIV]. 0xx: etc.. xxx:\n              etc..",
                "width": 10
              },
              "PWRSAV": {
                "bit": 12,
                "description": "Power saving configuration bit This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) For power\n              saving, the SDMMC_CK clock output can be disabled\n              when the bus is idle by setting PWRSAV:"
              },
              "WIDBUS": {
                "bit": 14,
                "description": "Wide bus mode enable bit This bit can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)",
                "width": 2
              },
              "NEGEDGE": {
                "bit": 16,
                "description": "SDMMC_CK dephasing selection bit for\n              data and Command. This bit can only be written when\n              the CPSM and DPSM are not active (CPSMACT = 0 and\n              DPSMACT = 0). When clock division = 1 (CLKDIV = 0),\n              this bit has no effect. Data and Command change on\n              SDMMC_CK falling edge. When clock division &gt;1\n              (CLKDIV &gt; 0) &amp; DDR = 0: - SDMMC_CK\n              edge occurs on SDMMCCLK rising edge. When clock\n              division >1 (CLKDIV > 0) & DDR = 1: - Data\n              changed on the SDMMCCLK falling edge succeeding a\n              SDMMC_CK edge. - SDMMC_CK edge occurs on SDMMCCLK\n              rising edge. - Data changed on the SDMMC_CK falling\n              edge succeeding a SDMMC_CK edge. - SDMMC_CK edge\n              occurs on SDMMCCLK rising edge."
              },
              "HWFC_EN": {
                "bit": 17,
                "description": "Hardware flow control enable This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) When Hardware\n              flow control is enabled, the meaning of the TXFIFOE\n              and RXFIFOF flags change, please see SDMMC status\n              register definition in Section56.8.11."
              },
              "DDR": {
                "bit": 18,
                "description": "Data rate signaling selection This bit\n              can only be written when the CPSM and DPSM are not\n              active (CPSMACT = 0 and DPSMACT = 0) DDR rate shall\n              only be selected with 4-bit or 8-bit wide bus mode.\n              (WIDBUS &gt; 00). DDR = 1 has no effect when\n              WIDBUS = 00 (1-bit wide bus). DDR rate shall only be\n              selected with clock division &gt;1. (CLKDIV\n              &gt; 0)"
              },
              "BUSSPEED": {
                "bit": 19,
                "description": "Bus speed mode selection between DS, HS,\n              SDR12, SDR25 and SDR50, DDR50, SDR104. This bit can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)"
              },
              "SELCLKRX": {
                "bit": 20,
                "description": "Receive clock selection. These bits can\n              only be written when the CPSM and DPSM are not active\n              (CPSMACT = 0 and DPSMACT = 0)",
                "width": 2
              }
            },
            "ARGR": {
              "CMDARG": {
                "bit": 0,
                "description": "Command argument. These bits can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). Command argument sent to a card as part of a\n              command message. If a command contains an argument,\n              it must be loaded into this register before writing a\n              command to the command register.",
                "width": 32
              }
            },
            "CMDR": {
              "CMDINDEX": {
                "bit": 0,
                "description": "Command index. This bit can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). The command index is sent to the card as part of\n              a command message.",
                "width": 6
              },
              "CMDTRANS": {
                "bit": 6,
                "description": "The CPSM treats the command as a data\n              transfer command, stops the interrupt period, and\n              signals DataEnable to the DPSM This bit can only be\n              written by firmware when CPSM is disabled (CPSMEN =\n              0). If this bit is set, the CPSM issues an end of\n              interrupt period and issues DataEnable signal to the\n              DPSM when the command is sent."
              },
              "CMDSTOP": {
                "bit": 7,
                "description": "The CPSM treats the command as a Stop\n              Transmission command and signals Abort to the DPSM.\n              This bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). If this bit is set, the CPSM\n              issues the Abort signal to the DPSM when the command\n              is sent."
              },
              "WAITRESP": {
                "bit": 8,
                "description": "Wait for response bits. This bit can\n              only be written by firmware when CPSM is disabled\n              (CPSMEN = 0). They are used to configure whether the\n              CPSM is to wait for a response, and if yes, which\n              kind of response.",
                "width": 2
              },
              "WAITINT": {
                "bit": 10,
                "description": "CPSM waits for interrupt request. If\n              this bit is set, the CPSM disables command timeout\n              and waits for an card interrupt request (Response).\n              If this bit is cleared in the CPSM Wait state, will\n              cause the abort of the interrupt mode."
              },
              "WAITPEND": {
                "bit": 11,
                "description": "CPSM Waits for end of data transfer\n              (CmdPend internal signal) from DPSM. This bit when\n              set, the CPSM waits for the end of data transfer\n              trigger before it starts sending a command. WAITPEND\n              is only taken into account when DTMODE = MMC stream\n              data transfer, WIDBUS = 1-bit wide bus mode, DPSMACT\n              = 1 and DTDIR = from host to card."
              },
              "CPSMEN": {
                "bit": 12,
                "description": "Command path state machine (CPSM) Enable\n              bit This bit is written 1 by firmware, and cleared by\n              hardware when the CPSM enters the Idle state. If this\n              bit is set, the CPSM is enabled. When DTEN = 1, no\n              command will be transfered nor boot procedure will be\n              started. CPSMEN is cleared to 0."
              },
              "DTHOLD": {
                "bit": 13,
                "description": "Hold new data block transmission and\n              reception in the DPSM. If this bit is set, the DPSM\n              will not move from the Wait_S state to the Send state\n              or from the Wait_R state to the Receive\n              state."
              },
              "BOOTMODE": {
                "bit": 14,
                "description": "Select the boot mode procedure to be\n              used. This bit can only be written by firmware when\n              CPSM is disabled (CPSMEN = 0)"
              },
              "BOOTEN": {
                "bit": 15,
                "description": "Enable boot mode\n              procedure."
              },
              "CMDSUSPEND": {
                "bit": 16,
                "description": "The CPSM treats the command as a Suspend\n              or Resume command and signals interrupt period\n              start/end. This bit can only be written by firmware\n              when CPSM is disabled (CPSMEN = 0). CMDSUSPEND = 1\n              and CMDTRANS = 0 Suspend command, start interrupt\n              period when response bit BS=0. CMDSUSPEND = 1 and\n              CMDTRANS = 1 Resume command with data, end interrupt\n              period when response bit DF=1."
              }
            },
            "RESP1R": {
              "CARDSTATUS1": {
                "bit": 0,
                "description": "see Table 432",
                "width": 32
              }
            },
            "RESP2R": {
              "CARDSTATUS2": {
                "bit": 0,
                "description": "see Table404.",
                "width": 32
              }
            },
            "RESP3R": {
              "CARDSTATUS3": {
                "bit": 0,
                "description": "see Table404.",
                "width": 32
              }
            },
            "RESP4R": {
              "CARDSTATUS4": {
                "bit": 0,
                "description": "see Table404.",
                "width": 32
              }
            },
            "DTIMER": {
              "DATATIME": {
                "bit": 0,
                "description": "Data and R1b busy timeout period This\n              bit can only be written when the CPSM and DPSM are\n              not active (CPSMACT = 0 and DPSMACT = 0). Data and\n              R1b busy timeout period expressed in card bus clock\n              periods.",
                "width": 32
              }
            },
            "DLENR": {
              "DATALENGTH": {
                "bit": 0,
                "description": "Data length value This register can only\n              be written by firmware when DPSM is inactive (DPSMACT\n              = 0). Number of data bytes to be transferred. When\n              DDR = 1 DATALENGTH is truncated to a multiple of 2.\n              (The last odd byte is not transfered) When DATALENGTH\n              = 0 no data will be transfered, when requested by a\n              CPSMEN and CMDTRANS = 1 also no command will be\n              transfered. DTEN and CPSMEN are cleared to\n              0.",
                "width": 25
              }
            },
            "DCTRL": {
              "DTEN": {
                "bit": 0,
                "description": "Data transfer enable bit This bit can\n              only be written by firmware when DPSM is inactive\n              (DPSMACT = 0). This bit is cleared by Hardware when\n              data transfer completes. This bit shall only be used\n              to transfer data when no associated data transfer\n              command is used, i.e. shall not be used with SD or\n              eMMC cards."
              },
              "DTDIR": {
                "bit": 1,
                "description": "Data transfer direction selection This\n              bit can only be written by firmware when DPSM is\n              inactive (DPSMACT = 0)."
              },
              "DTMODE": {
                "bit": 2,
                "description": "Data transfer mode selection. This bit\n              can only be written by firmware when DPSM is inactive\n              (DPSMACT = 0).",
                "width": 2
              },
              "DBLOCKSIZE": {
                "bit": 4,
                "description": "Data block size This bit can only be\n              written by firmware when DPSM is inactive (DPSMACT =\n              0). Define the data block length when the block data\n              transfer mode is selected: When DATALENGTH is not a\n              multiple of DBLOCKSIZE, the transfered data is\n              truncated at a multiple of DBLOCKSIZE. (Any remain\n              data will not be transfered.) When DDR = 1,\n              DBLOCKSIZE = 0000 shall not be used. (No data will be\n              transfered)",
                "width": 4
              },
              "RWSTART": {
                "bit": 8,
                "description": "Read wait start. If this bit is set,\n              read wait operation starts."
              },
              "RWSTOP": {
                "bit": 9,
                "description": "Read wait stop This bit is written by\n              firmware and auto cleared by hardware when the DPSM\n              moves from the READ_WAIT state to the WAIT_R or IDLE\n              state."
              },
              "RWMOD": {
                "bit": 10,
                "description": "Read wait mode. This bit can only be\n              written by firmware when DPSM is inactive (DPSMACT =\n              0)."
              },
              "SDIOEN": {
                "bit": 11,
                "description": "SD I/O interrupt enable functions This\n              bit can only be written by firmware when DPSM is\n              inactive (DPSMACT = 0). If this bit is set, the DPSM\n              enables the SD I/O card specific interrupt\n              operation."
              },
              "BOOTACKEN": {
                "bit": 12,
                "description": "Enable the reception of the boot\n              acknowledgment. This bit can only be written by\n              firmware when DPSM is inactive (DPSMACT =\n              0)."
              },
              "FIFORST": {
                "bit": 13,
                "description": "FIFO reset, will flush any remaining\n              data. This bit can only be written by firmware when\n              IDMAEN= 0 and DPSM is active (DPSMACT = 1). This bit\n              will only take effect when a transfer error or\n              transfer hold occurs."
              }
            },
            "DCNTR": {
              "DATACOUNT": {
                "bit": 0,
                "description": "Data count value When read, the number\n              of remaining data bytes to be transferred is\n              returned. Write has no effect.",
                "width": 25
              }
            },
            "STAR": {
              "CCRCFAIL": {
                "bit": 0,
                "description": "Command response received (CRC check\n              failed). Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "DCRCFAIL": {
                "bit": 1,
                "description": "Data block sent/received (CRC check\n              failed). Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "CTIMEOUT": {
                "bit": 2,
                "description": "Command response timeout. Interrupt flag\n              is cleared by writing corresponding interrupt clear\n              bit in SDMMC_ICR. The Command Timeout period has a\n              fixed value of 64 SDMMC_CK clock\n              periods."
              },
              "DTIMEOUT": {
                "bit": 3,
                "description": "Data timeout. Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "TXUNDERR": {
                "bit": 4,
                "description": "Transmit FIFO underrun error or IDMA\n              read transfer error. Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "RXOVERR": {
                "bit": 5,
                "description": "Received FIFO overrun error or IDMA\n              write transfer error. Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "CMDREND": {
                "bit": 6,
                "description": "Command response received (CRC check\n              passed, or no CRC). Interrupt flag is cleared by\n              writing corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "CMDSENT": {
                "bit": 7,
                "description": "Command sent (no response required).\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
              },
              "DATAEND": {
                "bit": 8,
                "description": "Data transfer ended correctly. (data\n              counter, DATACOUNT is zero and no errors occur).\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
              },
              "DHOLD": {
                "bit": 9,
                "description": "Data transfer Hold. Interrupt flag is\n              cleared by writing corresponding interrupt clear bit\n              in SDMMC_ICR."
              },
              "DBCKEND": {
                "bit": 10,
                "description": "Data block sent/received. (CRC check\n              passed) and DPSM moves to the READWAIT state.\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
              },
              "DABORT": {
                "bit": 11,
                "description": "Data transfer aborted by CMD12.\n              Interrupt flag is cleared by writing corresponding\n              interrupt clear bit in SDMMC_ICR."
              },
              "DPSMACT": {
                "bit": 12,
                "description": "Data path state machine active, i.e. not\n              in Idle state. This is a hardware status flag only,\n              does not generate an interrupt."
              },
              "CPSMACT": {
                "bit": 13,
                "description": "Command path state machine active, i.e.\n              not in Idle state. This is a hardware status flag\n              only, does not generate an interrupt."
              },
              "TXFIFOHE": {
                "bit": 14,
                "description": "Transmit FIFO half empty At least half\n              the number of words can be written into the FIFO.\n              This bit is cleared when the FIFO becomes half+1\n              full."
              },
              "RXFIFOHF": {
                "bit": 15,
                "description": "Receive FIFO half full There are at\n              least half the number of words in the FIFO. This bit\n              is cleared when the FIFO becomes half+1\n              empty."
              },
              "TXFIFOF": {
                "bit": 16,
                "description": "Transmit FIFO full This is a hardware\n              status flag only, does not generate an interrupt.\n              This bit is cleared when one FIFO location becomes\n              empty."
              },
              "RXFIFOF": {
                "bit": 17,
                "description": "Receive FIFO full This bit is cleared\n              when one FIFO location becomes empty."
              },
              "TXFIFOE": {
                "bit": 18,
                "description": "Transmit FIFO empty This bit is cleared\n              when one FIFO location becomes full."
              },
              "RXFIFOE": {
                "bit": 19,
                "description": "Receive FIFO empty This is a hardware\n              status flag only, does not generate an interrupt.\n              This bit is cleared when one FIFO location becomes\n              full."
              },
              "BUSYD0": {
                "bit": 20,
                "description": "Inverted value of SDMMC_D0 line (Busy),\n              sampled at the end of a CMD response and a second\n              time 2 SDMMC_CK cycles after the CMD response. This\n              bit is reset to not busy when the SDMMCD0 line\n              changes from busy to not busy. This bit does not\n              signal busy due to data transfer. This is a hardware\n              status flag only, it does not generate an\n              interrupt."
              },
              "BUSYD0END": {
                "bit": 21,
                "description": "end of SDMMC_D0 Busy following a CMD\n              response detected. This indicates only end of busy\n              following a CMD response. This bit does not signal\n              busy due to data transfer. Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "SDIOIT": {
                "bit": 22,
                "description": "SDIO interrupt received. Interrupt flag\n              is cleared by writing corresponding interrupt clear\n              bit in SDMMC_ICR."
              },
              "ACKFAIL": {
                "bit": 23,
                "description": "Boot acknowledgment received (boot\n              acknowledgment check fail). Interrupt flag is cleared\n              by writing corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "ACKTIMEOUT": {
                "bit": 24,
                "description": "Boot acknowledgment timeout. Interrupt\n              flag is cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
              },
              "VSWEND": {
                "bit": 25,
                "description": "Voltage switch critical timing section\n              completion. Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "CKSTOP": {
                "bit": 26,
                "description": "SDMMC_CK stopped in Voltage switch\n              procedure. Interrupt flag is cleared by writing\n              corresponding interrupt clear bit in\n              SDMMC_ICR."
              },
              "IDMATE": {
                "bit": 27,
                "description": "IDMA transfer error. Interrupt flag is\n              cleared by writing corresponding interrupt clear bit\n              in SDMMC_ICR."
              },
              "IDMABTC": {
                "bit": 28,
                "description": "IDMA buffer transfer complete. interrupt\n              flag is cleared by writing corresponding interrupt\n              clear bit in SDMMC_ICR."
              }
            },
            "ICR": {
              "CCRCFAILC": {
                "bit": 0,
                "description": "CCRCFAIL flag clear bit Set by software\n              to clear the CCRCFAIL flag."
              },
              "DCRCFAILC": {
                "bit": 1,
                "description": "DCRCFAIL flag clear bit Set by software\n              to clear the DCRCFAIL flag."
              },
              "CTIMEOUTC": {
                "bit": 2,
                "description": "CTIMEOUT flag clear bit Set by software\n              to clear the CTIMEOUT flag."
              },
              "DTIMEOUTC": {
                "bit": 3,
                "description": "DTIMEOUT flag clear bit Set by software\n              to clear the DTIMEOUT flag."
              },
              "TXUNDERRC": {
                "bit": 4,
                "description": "TXUNDERR flag clear bit Set by software\n              to clear TXUNDERR flag."
              },
              "RXOVERRC": {
                "bit": 5,
                "description": "RXOVERR flag clear bit Set by software\n              to clear the RXOVERR flag."
              },
              "CMDRENDC": {
                "bit": 6,
                "description": "CMDREND flag clear bit Set by software\n              to clear the CMDREND flag."
              },
              "CMDSENTC": {
                "bit": 7,
                "description": "CMDSENT flag clear bit Set by software\n              to clear the CMDSENT flag."
              },
              "DATAENDC": {
                "bit": 8,
                "description": "DATAEND flag clear bit Set by software\n              to clear the DATAEND flag."
              },
              "DHOLDC": {
                "bit": 9,
                "description": "DHOLD flag clear bit Set by software to\n              clear the DHOLD flag."
              },
              "DBCKENDC": {
                "bit": 10,
                "description": "DBCKEND flag clear bit Set by software\n              to clear the DBCKEND flag."
              },
              "DABORTC": {
                "bit": 11,
                "description": "DABORT flag clear bit Set by software to\n              clear the DABORT flag."
              },
              "BUSYD0ENDC": {
                "bit": 21,
                "description": "BUSYD0END flag clear bit Set by software\n              to clear the BUSYD0END flag."
              },
              "SDIOITC": {
                "bit": 22,
                "description": "SDIOIT flag clear bit Set by software to\n              clear the SDIOIT flag."
              },
              "ACKFAILC": {
                "bit": 23,
                "description": "ACKFAIL flag clear bit Set by software\n              to clear the ACKFAIL flag."
              },
              "ACKTIMEOUTC": {
                "bit": 24,
                "description": "ACKTIMEOUT flag clear bit Set by\n              software to clear the ACKTIMEOUT flag."
              },
              "VSWENDC": {
                "bit": 25,
                "description": "VSWEND flag clear bit Set by software to\n              clear the VSWEND flag."
              },
              "CKSTOPC": {
                "bit": 26,
                "description": "CKSTOP flag clear bit Set by software to\n              clear the CKSTOP flag."
              },
              "IDMATEC": {
                "bit": 27,
                "description": "IDMA transfer error clear bit Set by\n              software to clear the IDMATE flag."
              },
              "IDMABTCC": {
                "bit": 28,
                "description": "IDMA buffer transfer complete clear bit\n              Set by software to clear the IDMABTC\n              flag."
              }
            },
            "MASKR": {
              "CCRCFAILIE": {
                "bit": 0,
                "description": "Command CRC fail interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by command CRC failure."
              },
              "DCRCFAILIE": {
                "bit": 1,
                "description": "Data CRC fail interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data CRC failure."
              },
              "CTIMEOUTIE": {
                "bit": 2,
                "description": "Command timeout interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by command timeout."
              },
              "DTIMEOUTIE": {
                "bit": 3,
                "description": "Data timeout interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data timeout."
              },
              "TXUNDERRIE": {
                "bit": 4,
                "description": "Tx FIFO underrun error interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by Tx FIFO underrun\n              error."
              },
              "RXOVERRIE": {
                "bit": 5,
                "description": "Rx FIFO overrun error interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by Rx FIFO overrun\n              error."
              },
              "CMDRENDIE": {
                "bit": 6,
                "description": "Command response received interrupt\n              enable Set and cleared by software to enable/disable\n              interrupt caused by receiving command\n              response."
              },
              "CMDSENTIE": {
                "bit": 7,
                "description": "Command sent interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by sending command."
              },
              "DATAENDIE": {
                "bit": 8,
                "description": "Data end interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data end."
              },
              "DHOLDIE": {
                "bit": 9,
                "description": "Data hold interrupt enable Set and\n              cleared by software to enable/disable the interrupt\n              generated when sending new data is hold in the DPSM\n              Wait_S state."
              },
              "DBCKENDIE": {
                "bit": 10,
                "description": "Data block end interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by data block end."
              },
              "DABORTIE": {
                "bit": 11,
                "description": "Data transfer aborted interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by a data transfer being\n              aborted."
              },
              "TXFIFOHEIE": {
                "bit": 14,
                "description": "Tx FIFO half empty interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by Tx FIFO half empty."
              },
              "RXFIFOHFIE": {
                "bit": 15,
                "description": "Rx FIFO half full interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by Rx FIFO half full."
              },
              "RXFIFOFIE": {
                "bit": 17,
                "description": "Rx FIFO full interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by Rx FIFO full."
              },
              "TXFIFOEIE": {
                "bit": 18,
                "description": "Tx FIFO empty interrupt enable Set and\n              cleared by software to enable/disable interrupt\n              caused by Tx FIFO empty."
              },
              "BUSYD0ENDIE": {
                "bit": 21,
                "description": "BUSYD0END interrupt enable Set and\n              cleared by software to enable/disable the interrupt\n              generated when SDMMC_D0 signal changes from busy to\n              NOT busy following a CMD response."
              },
              "SDIOITIE": {
                "bit": 22,
                "description": "SDIO mode interrupt received interrupt\n              enable Set and cleared by software to enable/disable\n              the interrupt generated when receiving the SDIO mode\n              interrupt."
              },
              "ACKFAILIE": {
                "bit": 23,
                "description": "Acknowledgment Fail interrupt enable Set\n              and cleared by software to enable/disable interrupt\n              caused by acknowledgment Fail."
              },
              "ACKTIMEOUTIE": {
                "bit": 24,
                "description": "Acknowledgment timeout interrupt enable\n              Set and cleared by software to enable/disable\n              interrupt caused by acknowledgment\n              timeout."
              },
              "VSWENDIE": {
                "bit": 25,
                "description": "Voltage switch critical timing section\n              completion interrupt enable Set and cleared by\n              software to enable/disable the interrupt generated\n              when voltage switch critical timing section\n              completion."
              },
              "CKSTOPIE": {
                "bit": 26,
                "description": "Voltage Switch clock stopped interrupt\n              enable Set and cleared by software to enable/disable\n              interrupt caused by Voltage Switch clock\n              stopped."
              },
              "IDMABTCIE": {
                "bit": 28,
                "description": "IDMA buffer transfer complete interrupt\n              enable Set and cleared by software to enable/disable\n              the interrupt generated when the IDMA has transferred\n              all data belonging to a memory buffer."
              }
            },
            "ACKTIMER": {
              "ACKTIME": {
                "bit": 0,
                "description": "Boot acknowledgment timeout period This\n              bit can only be written by firmware when CPSM is\n              disabled (CPSMEN = 0). Boot acknowledgment timeout\n              period expressed in card bus clock\n              periods.",
                "width": 25
              }
            },
            "IDMACTRLR": {
              "IDMAEN": {
                "bit": 0,
                "description": "IDMA enable This bit can only be written\n              by firmware when DPSM is inactive (DPSMACT =\n              0)."
              },
              "IDMABMODE": {
                "bit": 1,
                "description": "Buffer mode selection. This bit can only\n              be written by firmware when DPSM is inactive (DPSMACT\n              = 0)."
              },
              "IDMABACT": {
                "bit": 2,
                "description": "Double buffer mode active buffer\n              indication This bit can only be written by firmware\n              when DPSM is inactive (DPSMACT = 0). When IDMA is\n              enabled this bit is toggled by\n              hardware."
              }
            },
            "IDMABSIZER": {
              "IDMABNDT": {
                "bit": 5,
                "description": "Number of transfers per buffer. This\n              8-bit value shall be multiplied by 8 to get the size\n              of the buffer in 32-bit words and by 32 to get the\n              size of the buffer in bytes. Example: IDMABNDT =\n              0x01: buffer size = 8 words = 32 bytes. These bits\n              can only be written by firmware when DPSM is inactive\n              (DPSMACT = 0).",
                "width": 8
              }
            },
            "IDMABASE0R": {
              "IDMABASE0": {
                "bit": 0,
                "description": "Buffer 0 memory base address bits\n              [31:2], shall be word aligned (bit [1:0] are always 0\n              and read only). This register can be written by\n              firmware when DPSM is inactive (DPSMACT = 0), and can\n              dynamically be written by firmware when DPSM active\n              (DPSMACT = 1) and memory buffer 0 is inactive\n              (IDMABACT = 1).",
                "width": 32
              }
            },
            "IDMABASE1R": {
              "IDMABASE1": {
                "bit": 0,
                "description": "Buffer 1 memory base address, shall be\n              word aligned (bit [1:0] are always 0 and read only).\n              This register can be written by firmware when DPSM is\n              inactive (DPSMACT = 0), and can dynamically be\n              written by firmware when DPSM active (DPSMACT = 1)\n              and memory buffer 1 is inactive (IDMABACT =\n              0).",
                "width": 32
              }
            },
            "FIFOR": {
              "FIFODATA": {
                "bit": 0,
                "description": "Receive and transmit FIFO data This\n              register can only be read or written by firmware when\n              the DPSM is active (DPSMACT=1). The FIFO data\n              occupies 16 entries of 32-bit words.",
                "width": 32
              }
            },
            "VER": {
              "MINREV": {
                "bit": 0,
                "description": "IP minor revision number.",
                "width": 4
              },
              "MAJREV": {
                "bit": 4,
                "description": "IP major revision number.",
                "width": 4
              }
            },
            "ID": {
              "IP_ID": {
                "bit": 0,
                "description": "SDMMC IP identification.",
                "width": 32
              }
            },
            "RESPCMDR": {
              "RESPCMD": {
                "bit": 0,
                "description": "Response command index",
                "width": 6
              }
            }
          }
        },
        "VREFBUF": {
          "instances": [
            {
              "name": "VREFBUF",
              "base": "0x58003C00"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "VREFBUF control and status\n          register"
            },
            "CCR": {
              "offset": "0x04",
              "size": 32,
              "description": "VREFBUF calibration control\n          register"
            }
          },
          "bits": {
            "CSR": {
              "ENVR": {
                "bit": 0,
                "description": "Voltage reference buffer mode enable\n              This bit is used to enable the voltage reference\n              buffer mode."
              },
              "HIZ": {
                "bit": 1,
                "description": "High impedance mode This bit controls\n              the analog switch to connect or not the VREF+ pin.\n              Refer to Table196: VREF buffer modes for the mode\n              descriptions depending on ENVR bit\n              configuration."
              },
              "VRR": {
                "bit": 3,
                "description": "Voltage reference buffer\n              ready"
              },
              "VRS": {
                "bit": 4,
                "description": "Voltage reference scale These bits\n              select the value generated by the voltage reference\n              buffer. Other: Reserved",
                "width": 3
              }
            },
            "CCR": {
              "TRIM": {
                "bit": 0,
                "description": "Trimming code These bits are\n              automatically initialized after reset with the\n              trimming value stored in the Flash memory during the\n              production test. Writing into these bits allows to\n              tune the internal reference buffer\n              voltage.",
                "width": 6
              }
            }
          }
        },
        "WDG": {
          "instances": [
            {
              "name": "IWDG",
              "base": "0x58004800"
            },
            {
              "name": "WWDG",
              "base": "0x50003000",
              "irq": 0
            }
          ],
          "registers": {
            "KR": {
              "offset": "0x00",
              "size": 32,
              "description": "Key register"
            },
            "PR": {
              "offset": "0x04",
              "size": 32,
              "description": "Prescaler register"
            },
            "RLR": {
              "offset": "0x08",
              "size": 32,
              "description": "Reload register"
            },
            "SR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Status register"
            },
            "WINR": {
              "offset": "0x10",
              "size": 32,
              "description": "Window register"
            }
          },
          "bits": {
            "KR": {
              "KEY": {
                "bit": 0,
                "description": "Key value (write only, read 0x0000)\n              These bits must be written by software at regular\n              intervals with the key value 0xAAAA, otherwise the\n              watchdog generates a reset when the counter reaches\n              0. Writing the key value 0x5555 to enable access to\n              the IWDG_PR, IWDG_RLR and IWDG_WINR registers (see\n              Section23.3.6: Register access protection) Writing\n              the key value CCCCh starts the watchdog (except if\n              the hardware watchdog option is\n              selected)",
                "width": 16
              }
            },
            "PR": {
              "PR": {
                "bit": 0,
                "description": "Prescaler divider These bits are write\n              access protected see Section23.3.6: Register access\n              protection. They are written by software to select\n              the prescaler divider feeding the counter clock. PVU\n              bit of IWDG_SR must be reset in order to be able to\n              change the prescaler divider. Note: Reading this\n              register returns the prescaler value from the VDD\n              voltage domain. This value may not be up to\n              date/valid if a write operation to this register is\n              ongoing. For this reason the value read from this\n              register is valid only when the PVU bit in the\n              IWDG_SR register is reset.",
                "width": 3
              }
            },
            "RLR": {
              "RL": {
                "bit": 0,
                "description": "Watchdog counter reload value These bits\n              are write access protected see Section23.3.6. They\n              are written by software to define the value to be\n              loaded in the watchdog counter each time the value\n              0xAAAA is written in the IWDG_KR register. The\n              watchdog counter counts down from this value. The\n              timeout period is a function of this value and the\n              clock prescaler. Refer to the datasheet for the\n              timeout information. The RVU bit in the IWDG_SR\n              register must be reset in order to be able to change\n              the reload value. Note: Reading this register returns\n              the reload value from the VDD voltage domain. This\n              value may not be up to date/valid if a write\n              operation to this register is ongoing on this\n              register. For this reason the value read from this\n              register is valid only when the RVU bit in the\n              IWDG_SR register is reset.",
                "width": 12
              }
            },
            "SR": {
              "PVU": {
                "bit": 0,
                "description": "Watchdog prescaler value update This bit\n              is set by hardware to indicate that an update of the\n              prescaler value is ongoing. It is reset by hardware\n              when the prescaler update operation is completed in\n              the VDD voltage domain (takes up to 5 RC 40 kHz\n              cycles). Prescaler value can be updated only when PVU\n              bit is reset."
              },
              "RVU": {
                "bit": 1,
                "description": "Watchdog counter reload value update\n              This bit is set by hardware to indicate that an\n              update of the reload value is ongoing. It is reset by\n              hardware when the reload value update operation is\n              completed in the VDD voltage domain (takes up to 5 RC\n              40 kHz cycles). Reload value can be updated only when\n              RVU bit is reset."
              },
              "WVU": {
                "bit": 2,
                "description": "Watchdog counter window value update\n              This bit is set by hardware to indicate that an\n              update of the window value is ongoing. It is reset by\n              hardware when the reload value update operation is\n              completed in the VDD voltage domain (takes up to 5 RC\n              40 kHz cycles). Window value can be updated only when\n              WVU bit is reset. This bit is generated only if\n              generic window = 1"
              }
            },
            "WINR": {
              "WIN": {
                "bit": 0,
                "description": "Watchdog counter window value These bits\n              are write access protected see Section23.3.6. These\n              bits contain the high limit of the window value to be\n              compared to the downcounter. To prevent a reset, the\n              downcounter must be reloaded when its value is lower\n              than the window register value and greater than 0x0\n              The WVU bit in the IWDG_SR register must be reset in\n              order to be able to change the reload value. Note:\n              Reading this register returns the reload value from\n              the VDD voltage domain. This value may not be valid\n              if a write operation to this register is ongoing. For\n              this reason the value read from this register is\n              valid only when the WVU bit in the IWDG_SR register\n              is reset.",
                "width": 12
              }
            }
          }
        },
        "PWR": {
          "instances": [
            {
              "name": "PWR",
              "base": "0x58024800"
            },
            {
              "name": "OTG1_HS_PWRCLK",
              "base": "0x40040E00"
            },
            {
              "name": "OTG2_HS_PWRCLK",
              "base": "0x40080E00"
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "PWR control register 1"
            },
            "CSR1": {
              "offset": "0x04",
              "size": 32,
              "description": "PWR control status register 1"
            },
            "CR2": {
              "offset": "0x08",
              "size": 32,
              "description": "This register is not reset by wakeup from\n          Standby mode, RESET signal and VDD POR. It is only reset\n          by VSW POR and VSWRST reset. This register shall not be\n          accessed when VSWRST bit in RCC_BDCR register resets the\n          VSW domain.After reset, PWR_CR2 register is\n          write-protected. Prior to modifying its content, the DBP\n          bit in PWR_CR1 register must be set to disable the write\n          protection."
            },
            "CR3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Reset only by POR only, not reset by wakeup\n          from Standby mode and RESET pad. The lower byte of this\n          register is written once after POR and shall be written\n          before changing VOS level or ck_sys clock frequency. No\n          limitation applies to the upper bytes.Programming data\n          corresponding to an invalid combination of SDLEVEL,\n          SDEXTHP, SDEN, LDOEN and BYPASS bits (see Table9) will be\n          ignored: data will not be written, the written-once\n          mechanism will lock the register and any further write\n          access will be ignored. The default supply configuration\n          will be kept and the ACTVOSRDY bit in PWR control status\n          register 1 (PWR_CSR1) will go on indicating invalid\n          voltage levels. The system shall be power cycled before\n          writing a new value."
            },
            "CPUCR": {
              "offset": "0x10",
              "size": 32,
              "description": "This register allows controlling CPU1\n          power."
            },
            "D3CR": {
              "offset": "0x18",
              "size": 32,
              "description": "This register allows controlling D3 domain\n          power.Following reset VOSRDY will be read 1 by\n          software"
            },
            "WKUPCR": {
              "offset": "0x20",
              "size": 32,
              "description": "reset only by system reset, not reset by\n          wakeup from Standby mode5 wait states are required when\n          writing this register (when clearing a WKUPF bit in\n          PWR_WKUPFR, the AHB write access will complete after the\n          WKUPF has been cleared)."
            },
            "WKUPFR": {
              "offset": "0x24",
              "size": 32,
              "description": "reset only by system reset, not reset by\n          wakeup from Standby mode"
            },
            "WKUPEPR": {
              "offset": "0x28",
              "size": 32,
              "description": "Reset only by system reset, not reset by\n          wakeup from Standby mode"
            }
          },
          "bits": {
            "CR1": {
              "LPDS": {
                "bit": 0,
                "description": "Low-power Deepsleep with SVOS3 (SVOS4\n              and SVOS5 always use low-power, regardless of the\n              setting of this bit)"
              },
              "PVDE": {
                "bit": 4,
                "description": "Programmable voltage detector\n              enable"
              },
              "PLS": {
                "bit": 5,
                "description": "Programmable voltage detector level\n              selection These bits select the voltage threshold\n              detected by the PVD. Note: Refer to Section\n              Electrical characteristics of the product datasheet\n              for more details.",
                "width": 3
              },
              "DBP": {
                "bit": 8,
                "description": "Disable backup domain write protection\n              In reset state, the RCC_BDCR register, the RTC\n              registers (including the backup registers), BREN and\n              MOEN bits in PWR_CR2 register, are protected against\n              parasitic write access. This bit must be set to\n              enable write access to these registers."
              },
              "FLPS": {
                "bit": 9,
                "description": "Flash low-power mode in DStop mode This\n              bit allows to obtain the best trade-off between\n              low-power consumption and restart time when exiting\n              from DStop mode. When it is set, the Flash memory\n              enters low-power mode when D1 domain is in DStop\n              mode."
              },
              "SVOS": {
                "bit": 14,
                "description": "System Stop mode voltage scaling\n              selection These bits control the VCORE voltage level\n              in system Stop mode, to obtain the best trade-off\n              between power consumption and\n              performance.",
                "width": 2
              },
              "AVDEN": {
                "bit": 16,
                "description": "Peripheral voltage monitor on VDDA\n              enable"
              },
              "ALS": {
                "bit": 17,
                "description": "Analog voltage detector level selection\n              These bits select the voltage threshold detected by\n              the AVD.",
                "width": 2
              }
            },
            "CSR1": {
              "PVDO": {
                "bit": 4,
                "description": "Programmable voltage detect output This\n              bit is set and cleared by hardware. It is valid only\n              if the PVD has been enabled by the PVDE bit. Note:\n              since the PVD is disabled in Standby mode, this bit\n              is equal to 0 after Standby or reset until the PVDE\n              bit is set."
              },
              "ACTVOSRDY": {
                "bit": 13,
                "description": "Voltage levels ready bit for currently\n              used VOS and SDLEVEL This bit is set to 1 by hardware\n              when the voltage regulator and the SD converter are\n              both disabled and Bypass mode is selected in PWR\n              control register 3 (PWR_CR3)."
              },
              "ACTVOS": {
                "bit": 14,
                "description": "VOS currently applied for VCORE voltage\n              scaling selection. These bits reflect the last VOS\n              value applied to the PMU.",
                "width": 2
              },
              "AVDO": {
                "bit": 16,
                "description": "Analog voltage detector output on VDDA\n              This bit is set and cleared by hardware. It is valid\n              only if AVD on VDDA is enabled by the AVDEN bit.\n              Note: Since the AVD is disabled in Standby mode, this\n              bit is equal to 0 after Standby or reset until the\n              AVDEN bit is set."
              }
            },
            "CR2": {
              "BREN": {
                "bit": 0,
                "description": "Backup regulator enable When set, the\n              Backup regulator (used to maintain the backup RAM\n              content in Standby and VBAT modes) is enabled. If\n              BREN is reset, the backup regulator is switched off.\n              The backup RAM can still be used in Run and Stop\n              modes. However, its content will be lost in Standby\n              and VBAT modes. If BREN is set, the application must\n              wait till the Backup Regulator Ready flag (BRRDY) is\n              set to indicate that the data written into the SRAM\n              will be maintained in Standby and VBAT\n              modes."
              },
              "MONEN": {
                "bit": 4,
                "description": "VBAT and temperature monitoring enable\n              When set, the VBAT supply and temperature monitoring\n              is enabled."
              },
              "BRRDY": {
                "bit": 16,
                "description": "Backup regulator ready This bit is set\n              by hardware to indicate that the Backup regulator is\n              ready."
              },
              "VBATL": {
                "bit": 20,
                "description": "VBAT level monitoring versus low\n              threshold"
              },
              "VBATH": {
                "bit": 21,
                "description": "VBAT level monitoring versus high\n              threshold"
              },
              "TEMPL": {
                "bit": 22,
                "description": "Temperature level monitoring versus low\n              threshold"
              },
              "TEMPH": {
                "bit": 23,
                "description": "Temperature level monitoring versus high\n              threshold"
              }
            },
            "CR3": {
              "BYPASS": {
                "bit": 0,
                "description": "Power management unit\n              bypass"
              },
              "LDOEN": {
                "bit": 1,
                "description": "Low drop-out regulator\n              enable"
              },
              "SCUEN": {
                "bit": 2,
                "description": "SD converter Enable"
              },
              "VBE": {
                "bit": 8,
                "description": "VBAT charging enable"
              },
              "VBRS": {
                "bit": 9,
                "description": "VBAT charging resistor\n              selection"
              },
              "USB33DEN": {
                "bit": 24,
                "description": "VDD33USB voltage level detector\n              enable."
              },
              "USBREGEN": {
                "bit": 25,
                "description": "USB regulator enable."
              },
              "USB33RDY": {
                "bit": 26,
                "description": "USB supply ready."
              }
            },
            "CPUCR": {
              "PDDS_D1": {
                "bit": 0,
                "description": "D1 domain Power Down Deepsleep\n              selection. This bit allows CPU1 to define the\n              Deepsleep mode for D1 domain."
              },
              "PDDS_D2": {
                "bit": 1,
                "description": "D2 domain Power Down Deepsleep. This bit\n              allows CPU1 to define the Deepsleep mode for D2\n              domain."
              },
              "PDDS_D3": {
                "bit": 2,
                "description": "System D3 domain Power Down Deepsleep.\n              This bit allows CPU1 to define the Deepsleep mode for\n              System D3 domain."
              },
              "STOPF": {
                "bit": 5,
                "description": "STOP flag This bit is set by hardware\n              and cleared only by any reset or by setting the CPU1\n              CSSF bit."
              },
              "SBF": {
                "bit": 6,
                "description": "System Standby flag This bit is set by\n              hardware and cleared only by a POR (Power-on Reset)\n              or by setting the CPU1 CSSF bit"
              },
              "SBF_D1": {
                "bit": 7,
                "description": "D1 domain DStandby flag This bit is set\n              by hardware and cleared by any system reset or by\n              setting the CPU1 CSSF bit. Once set, this bit can be\n              cleared only when the D1 domain is no longer in\n              DStandby mode."
              },
              "SBF_D2": {
                "bit": 8,
                "description": "D2 domain DStandby flag This bit is set\n              by hardware and cleared by any system reset or by\n              setting the CPU1 CSSF bit. Once set, this bit can be\n              cleared only when the D2 domain is no longer in\n              DStandby mode."
              },
              "CSSF": {
                "bit": 9,
                "description": "Clear D1 domain CPU1 Standby, Stop and\n              HOLD flags (always read as 0) This bit is cleared to\n              0 by hardware."
              },
              "RUN_D3": {
                "bit": 11,
                "description": "Keep system D3 domain in Run mode\n              regardless of the CPU sub-systems modes"
              }
            },
            "D3CR": {
              "VOSRDY": {
                "bit": 13,
                "description": "VOS Ready bit for VCORE voltage scaling\n              output selection. This bit is set to 1 by hardware\n              when Bypass mode is selected in PWR control register\n              3 (PWR_CR3)."
              },
              "VOS": {
                "bit": 14,
                "description": "Voltage scaling selection according to\n              performance These bits control the VCORE voltage\n              level and allow to obtains the best trade-off between\n              power consumption and performance: When increasing\n              the performance, the voltage scaling shall be changed\n              before increasing the system frequency. When\n              decreasing performance, the system frequency shall\n              first be decreased before changing the voltage\n              scaling.",
                "width": 2
              }
            },
            "WKUPCR": {
              "WKUPC": {
                "bit": 0,
                "description": "Clear Wakeup pin flag for WKUP. These\n              bits are always read as 0.",
                "width": 6
              }
            },
            "WKUPFR": {
              "WKUPF1": {
                "bit": 0,
                "description": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
              },
              "WKUPF2": {
                "bit": 1,
                "description": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
              },
              "WKUPF3": {
                "bit": 2,
                "description": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
              },
              "WKUPF4": {
                "bit": 3,
                "description": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
              },
              "WKUPF5": {
                "bit": 4,
                "description": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
              },
              "WKUPF6": {
                "bit": 5,
                "description": "Wakeup pin WKUPF flag. This bit is set\n              by hardware and cleared only by a Reset pin or by\n              setting the WKUPCn+1 bit in the PWR wakeup clear\n              register (PWR_WKUPCR)."
              }
            },
            "WKUPEPR": {
              "WKUPEN1": {
                "bit": 0,
                "description": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
              },
              "WKUPEN2": {
                "bit": 1,
                "description": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
              },
              "WKUPEN3": {
                "bit": 2,
                "description": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
              },
              "WKUPEN4": {
                "bit": 3,
                "description": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
              },
              "WKUPEN5": {
                "bit": 4,
                "description": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
              },
              "WKUPEN6": {
                "bit": 5,
                "description": "Enable Wakeup Pin WKUPn+1 Each bit is\n              set and cleared by software. Note: An additional\n              wakeup event is detected if WKUPn+1 pin is enabled\n              (by setting the WKUPENn+1 bit) when WKUPn+1 pin level\n              is already high when WKUPPn+1 selects rising edge, or\n              low when WKUPPn+1 selects falling edge."
              },
              "WKUPP1": {
                "bit": 8,
                "description": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
              },
              "WKUPP2": {
                "bit": 9,
                "description": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
              },
              "WKUPP3": {
                "bit": 10,
                "description": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
              },
              "WKUPP4": {
                "bit": 11,
                "description": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
              },
              "WKUPP5": {
                "bit": 12,
                "description": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
              },
              "WKUPP6": {
                "bit": 13,
                "description": "Wakeup pin polarity bit for WKUPn-7\n              These bits define the polarity used for event\n              detection on WKUPn-7 external wakeup\n              pin."
              },
              "WKUPPUPD1": {
                "bit": 16,
                "description": "Wakeup pin pull\n              configuration",
                "width": 2
              },
              "WKUPPUPD2": {
                "bit": 18,
                "description": "Wakeup pin pull\n              configuration",
                "width": 2
              },
              "WKUPPUPD3": {
                "bit": 20,
                "description": "Wakeup pin pull\n              configuration",
                "width": 2
              },
              "WKUPPUPD4": {
                "bit": 22,
                "description": "Wakeup pin pull\n              configuration",
                "width": 2
              },
              "WKUPPUPD5": {
                "bit": 24,
                "description": "Wakeup pin pull\n              configuration",
                "width": 2
              },
              "WKUPPUPD6": {
                "bit": 26,
                "description": "Wakeup pin pull configuration for\n              WKUP(truncate(n/2)-7) These bits define the I/O pad\n              pull configuration used when WKUPEN(truncate(n/2)-7)\n              = 1. The associated GPIO port pull configuration\n              shall be set to the same value or to 00. The Wakeup\n              pin pull configuration is kept in Standby\n              mode.",
                "width": 2
              }
            }
          }
        },
        "LTDC": {
          "instances": [
            {
              "name": "LTDC",
              "base": "0x50001000",
              "irq": 88
            }
          ],
          "registers": {
            "SSCR": {
              "offset": "0x08",
              "size": 32,
              "description": "Synchronization Size Configuration\n          Register"
            },
            "BPCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Back Porch Configuration\n          Register"
            },
            "AWCR": {
              "offset": "0x10",
              "size": 32,
              "description": "Active Width Configuration\n          Register"
            },
            "TWCR": {
              "offset": "0x14",
              "size": 32,
              "description": "Total Width Configuration\n          Register"
            },
            "GCR": {
              "offset": "0x18",
              "size": 32,
              "description": "Global Control Register"
            },
            "SRCR": {
              "offset": "0x24",
              "size": 32,
              "description": "Shadow Reload Configuration\n          Register"
            },
            "BCCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "Background Color Configuration\n          Register"
            },
            "IER": {
              "offset": "0x34",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "ISR": {
              "offset": "0x38",
              "size": 32,
              "description": "Interrupt Status Register"
            },
            "ICR": {
              "offset": "0x3C",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "LIPCR": {
              "offset": "0x40",
              "size": 32,
              "description": "Line Interrupt Position Configuration\n          Register"
            },
            "CPSR": {
              "offset": "0x44",
              "size": 32,
              "description": "Current Position Status\n          Register"
            },
            "CDSR": {
              "offset": "0x48",
              "size": 32,
              "description": "Current Display Status\n          Register"
            },
            "L1CR": {
              "offset": "0x84",
              "size": 32,
              "description": "Layerx Control Register"
            },
            "L1WHPCR": {
              "offset": "0x88",
              "size": 32,
              "description": "Layerx Window Horizontal Position\n          Configuration Register"
            },
            "L1WVPCR": {
              "offset": "0x8C",
              "size": 32,
              "description": "Layerx Window Vertical Position\n          Configuration Register"
            },
            "L1CKCR": {
              "offset": "0x90",
              "size": 32,
              "description": "Layerx Color Keying Configuration\n          Register"
            },
            "L1PFCR": {
              "offset": "0x94",
              "size": 32,
              "description": "Layerx Pixel Format Configuration\n          Register"
            },
            "L1CACR": {
              "offset": "0x98",
              "size": 32,
              "description": "Layerx Constant Alpha Configuration\n          Register"
            },
            "L1DCCR": {
              "offset": "0x9C",
              "size": 32,
              "description": "Layerx Default Color Configuration\n          Register"
            },
            "L1BFCR": {
              "offset": "0xA0",
              "size": 32,
              "description": "Layerx Blending Factors Configuration\n          Register"
            },
            "L1CFBAR": {
              "offset": "0xAC",
              "size": 32,
              "description": "Layerx Color Frame Buffer Address\n          Register"
            },
            "L1CFBLR": {
              "offset": "0xB0",
              "size": 32,
              "description": "Layerx Color Frame Buffer Length\n          Register"
            },
            "L1CFBLNR": {
              "offset": "0xB4",
              "size": 32,
              "description": "Layerx ColorFrame Buffer Line Number\n          Register"
            },
            "L1CLUTWR": {
              "offset": "0xC4",
              "size": 32,
              "description": "Layerx CLUT Write Register"
            },
            "L2CR": {
              "offset": "0x104",
              "size": 32,
              "description": "Layerx Control Register"
            },
            "L2WHPCR": {
              "offset": "0x108",
              "size": 32,
              "description": "Layerx Window Horizontal Position\n          Configuration Register"
            },
            "L2WVPCR": {
              "offset": "0x10C",
              "size": 32,
              "description": "Layerx Window Vertical Position\n          Configuration Register"
            },
            "L2CKCR": {
              "offset": "0x110",
              "size": 32,
              "description": "Layerx Color Keying Configuration\n          Register"
            },
            "L2PFCR": {
              "offset": "0x114",
              "size": 32,
              "description": "Layerx Pixel Format Configuration\n          Register"
            },
            "L2CACR": {
              "offset": "0x118",
              "size": 32,
              "description": "Layerx Constant Alpha Configuration\n          Register"
            },
            "L2DCCR": {
              "offset": "0x11C",
              "size": 32,
              "description": "Layerx Default Color Configuration\n          Register"
            },
            "L2BFCR": {
              "offset": "0x120",
              "size": 32,
              "description": "Layerx Blending Factors Configuration\n          Register"
            },
            "L2CFBAR": {
              "offset": "0x12C",
              "size": 32,
              "description": "Layerx Color Frame Buffer Address\n          Register"
            },
            "L2CFBLR": {
              "offset": "0x130",
              "size": 32,
              "description": "Layerx Color Frame Buffer Length\n          Register"
            },
            "L2CFBLNR": {
              "offset": "0x134",
              "size": 32,
              "description": "Layerx ColorFrame Buffer Line Number\n          Register"
            },
            "L2CLUTWR": {
              "offset": "0x144",
              "size": 32,
              "description": "Layerx CLUT Write Register"
            }
          },
          "bits": {
            "SSCR": {
              "HSW": {
                "bit": 16,
                "description": "Horizontal Synchronization Width (in\n              units of pixel clock period)",
                "width": 10
              },
              "VSH": {
                "bit": 0,
                "description": "Vertical Synchronization Height (in\n              units of horizontal scan line)",
                "width": 11
              }
            },
            "BPCR": {
              "AHBP": {
                "bit": 16,
                "description": "Accumulated Horizontal back porch (in\n              units of pixel clock period)",
                "width": 12
              },
              "AVBP": {
                "bit": 0,
                "description": "Accumulated Vertical back porch (in\n              units of horizontal scan line)",
                "width": 11
              }
            },
            "AWCR": {
              "AAV": {
                "bit": 16,
                "description": "AAV",
                "width": 12
              },
              "AAH": {
                "bit": 0,
                "description": "Accumulated Active Height (in units of\n              horizontal scan line)",
                "width": 11
              }
            },
            "TWCR": {
              "TOTALW": {
                "bit": 16,
                "description": "Total Width (in units of pixel clock\n              period)",
                "width": 12
              },
              "TOTALH": {
                "bit": 0,
                "description": "Total Height (in units of horizontal\n              scan line)",
                "width": 11
              }
            },
            "GCR": {
              "HSPOL": {
                "bit": 31,
                "description": "Horizontal Synchronization\n              Polarity"
              },
              "VSPOL": {
                "bit": 30,
                "description": "Vertical Synchronization\n              Polarity"
              },
              "DEPOL": {
                "bit": 29,
                "description": "Data Enable Polarity"
              },
              "PCPOL": {
                "bit": 28,
                "description": "Pixel Clock Polarity"
              },
              "DEN": {
                "bit": 16,
                "description": "Dither Enable"
              },
              "DRW": {
                "bit": 12,
                "description": "Dither Red Width",
                "width": 3
              },
              "DGW": {
                "bit": 8,
                "description": "Dither Green Width",
                "width": 3
              },
              "DBW": {
                "bit": 4,
                "description": "Dither Blue Width",
                "width": 3
              },
              "LTDCEN": {
                "bit": 0,
                "description": "LCD-TFT controller enable\n              bit"
              }
            },
            "SRCR": {
              "VBR": {
                "bit": 1,
                "description": "Vertical Blanking Reload"
              },
              "IMR": {
                "bit": 0,
                "description": "Immediate Reload"
              }
            },
            "BCCR": {
              "BCBLUE": {
                "bit": 0,
                "description": "Background Color Blue\n              value",
                "width": 8
              },
              "BCGREEN": {
                "bit": 8,
                "description": "Background Color Green\n              value",
                "width": 8
              },
              "BCRED": {
                "bit": 16,
                "description": "Background Color Red value",
                "width": 8
              }
            },
            "IER": {
              "RRIE": {
                "bit": 3,
                "description": "Register Reload interrupt\n              enable"
              },
              "TERRIE": {
                "bit": 2,
                "description": "Transfer Error Interrupt\n              Enable"
              },
              "FUIE": {
                "bit": 1,
                "description": "FIFO Underrun Interrupt\n              Enable"
              },
              "LIE": {
                "bit": 0,
                "description": "Line Interrupt Enable"
              }
            },
            "ISR": {
              "RRIF": {
                "bit": 3,
                "description": "Register Reload Interrupt\n              Flag"
              },
              "TERRIF": {
                "bit": 2,
                "description": "Transfer Error interrupt\n              flag"
              },
              "FUIF": {
                "bit": 1,
                "description": "FIFO Underrun Interrupt\n              flag"
              },
              "LIF": {
                "bit": 0,
                "description": "Line Interrupt flag"
              }
            },
            "ICR": {
              "CRRIF": {
                "bit": 3,
                "description": "Clears Register Reload Interrupt\n              Flag"
              },
              "CTERRIF": {
                "bit": 2,
                "description": "Clears the Transfer Error Interrupt\n              Flag"
              },
              "CFUIF": {
                "bit": 1,
                "description": "Clears the FIFO Underrun Interrupt\n              flag"
              },
              "CLIF": {
                "bit": 0,
                "description": "Clears the Line Interrupt\n              Flag"
              }
            },
            "LIPCR": {
              "LIPOS": {
                "bit": 0,
                "description": "Line Interrupt Position",
                "width": 11
              }
            },
            "CPSR": {
              "CXPOS": {
                "bit": 16,
                "description": "Current X Position",
                "width": 16
              },
              "CYPOS": {
                "bit": 0,
                "description": "Current Y Position",
                "width": 16
              }
            },
            "CDSR": {
              "HSYNCS": {
                "bit": 3,
                "description": "Horizontal Synchronization display\n              Status"
              },
              "VSYNCS": {
                "bit": 2,
                "description": "Vertical Synchronization display\n              Status"
              },
              "HDES": {
                "bit": 1,
                "description": "Horizontal Data Enable display\n              Status"
              },
              "VDES": {
                "bit": 0,
                "description": "Vertical Data Enable display\n              Status"
              }
            },
            "L1CR": {
              "CLUTEN": {
                "bit": 4,
                "description": "Color Look-Up Table Enable"
              },
              "COLKEN": {
                "bit": 1,
                "description": "Color Keying Enable"
              },
              "LEN": {
                "bit": 0,
                "description": "Layer Enable"
              }
            },
            "L1WHPCR": {
              "WHSPPOS": {
                "bit": 16,
                "description": "Window Horizontal Stop\n              Position",
                "width": 12
              },
              "WHSTPOS": {
                "bit": 0,
                "description": "Window Horizontal Start\n              Position",
                "width": 12
              }
            },
            "L1WVPCR": {
              "WVSPPOS": {
                "bit": 16,
                "description": "Window Vertical Stop\n              Position",
                "width": 11
              },
              "WVSTPOS": {
                "bit": 0,
                "description": "Window Vertical Start\n              Position",
                "width": 11
              }
            },
            "L1CKCR": {
              "CKRED": {
                "bit": 16,
                "description": "Color Key Red value",
                "width": 8
              },
              "CKGREEN": {
                "bit": 8,
                "description": "Color Key Green value",
                "width": 8
              },
              "CKBLUE": {
                "bit": 0,
                "description": "Color Key Blue value",
                "width": 8
              }
            },
            "L1PFCR": {
              "PF": {
                "bit": 0,
                "description": "Pixel Format",
                "width": 3
              }
            },
            "L1CACR": {
              "CONSTA": {
                "bit": 0,
                "description": "Constant Alpha",
                "width": 8
              }
            },
            "L1DCCR": {
              "DCALPHA": {
                "bit": 24,
                "description": "Default Color Alpha",
                "width": 8
              },
              "DCRED": {
                "bit": 16,
                "description": "Default Color Red",
                "width": 8
              },
              "DCGREEN": {
                "bit": 8,
                "description": "Default Color Green",
                "width": 8
              },
              "DCBLUE": {
                "bit": 0,
                "description": "Default Color Blue",
                "width": 8
              }
            },
            "L1BFCR": {
              "BF1": {
                "bit": 8,
                "description": "Blending Factor 1",
                "width": 3
              },
              "BF2": {
                "bit": 0,
                "description": "Blending Factor 2",
                "width": 3
              }
            },
            "L1CFBAR": {
              "CFBADD": {
                "bit": 0,
                "description": "Color Frame Buffer Start\n              Address",
                "width": 32
              }
            },
            "L1CFBLR": {
              "CFBP": {
                "bit": 16,
                "description": "Color Frame Buffer Pitch in\n              bytes",
                "width": 13
              },
              "CFBLL": {
                "bit": 0,
                "description": "Color Frame Buffer Line\n              Length",
                "width": 13
              }
            },
            "L1CFBLNR": {
              "CFBLNBR": {
                "bit": 0,
                "description": "Frame Buffer Line Number",
                "width": 11
              }
            },
            "L1CLUTWR": {
              "CLUTADD": {
                "bit": 24,
                "description": "CLUT Address",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "Red value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value",
                "width": 8
              }
            },
            "L2CR": {
              "CLUTEN": {
                "bit": 4,
                "description": "Color Look-Up Table Enable"
              },
              "COLKEN": {
                "bit": 1,
                "description": "Color Keying Enable"
              },
              "LEN": {
                "bit": 0,
                "description": "Layer Enable"
              }
            },
            "L2WHPCR": {
              "WHSPPOS": {
                "bit": 16,
                "description": "Window Horizontal Stop\n              Position",
                "width": 12
              },
              "WHSTPOS": {
                "bit": 0,
                "description": "Window Horizontal Start\n              Position",
                "width": 12
              }
            },
            "L2WVPCR": {
              "WVSPPOS": {
                "bit": 16,
                "description": "Window Vertical Stop\n              Position",
                "width": 11
              },
              "WVSTPOS": {
                "bit": 0,
                "description": "Window Vertical Start\n              Position",
                "width": 11
              }
            },
            "L2CKCR": {
              "CKRED": {
                "bit": 16,
                "description": "Color Key Red value",
                "width": 8
              },
              "CKGREEN": {
                "bit": 8,
                "description": "Color Key Green value",
                "width": 8
              },
              "CKBLUE": {
                "bit": 0,
                "description": "Color Key Blue value",
                "width": 8
              }
            },
            "L2PFCR": {
              "PF": {
                "bit": 0,
                "description": "Pixel Format",
                "width": 3
              }
            },
            "L2CACR": {
              "CONSTA": {
                "bit": 0,
                "description": "Constant Alpha",
                "width": 8
              }
            },
            "L2DCCR": {
              "DCALPHA": {
                "bit": 24,
                "description": "Default Color Alpha",
                "width": 8
              },
              "DCRED": {
                "bit": 16,
                "description": "Default Color Red",
                "width": 8
              },
              "DCGREEN": {
                "bit": 8,
                "description": "Default Color Green",
                "width": 8
              },
              "DCBLUE": {
                "bit": 0,
                "description": "Default Color Blue",
                "width": 8
              }
            },
            "L2BFCR": {
              "BF1": {
                "bit": 8,
                "description": "Blending Factor 1",
                "width": 3
              },
              "BF2": {
                "bit": 0,
                "description": "Blending Factor 2",
                "width": 3
              }
            },
            "L2CFBAR": {
              "CFBADD": {
                "bit": 0,
                "description": "Color Frame Buffer Start\n              Address",
                "width": 32
              }
            },
            "L2CFBLR": {
              "CFBP": {
                "bit": 16,
                "description": "Color Frame Buffer Pitch in\n              bytes",
                "width": 13
              },
              "CFBLL": {
                "bit": 0,
                "description": "Color Frame Buffer Line\n              Length",
                "width": 13
              }
            },
            "L2CFBLNR": {
              "CFBLNBR": {
                "bit": 0,
                "description": "Frame Buffer Line Number",
                "width": 11
              }
            },
            "L2CLUTWR": {
              "CLUTADD": {
                "bit": 24,
                "description": "CLUT Address",
                "width": 8
              },
              "RED": {
                "bit": 16,
                "description": "Red value",
                "width": 8
              },
              "GREEN": {
                "bit": 8,
                "description": "Green value",
                "width": 8
              },
              "BLUE": {
                "bit": 0,
                "description": "Blue value",
                "width": 8
              }
            }
          }
        },
        "SPDIFRX": {
          "instances": [
            {
              "name": "SPDIFRX",
              "base": "0x40004000",
              "irq": 97
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register"
            },
            "IMR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt mask register"
            },
            "SR": {
              "offset": "0x08",
              "size": 32,
              "description": "Status register"
            },
            "IFCR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Flag Clear register"
            },
            "DR_00": {
              "offset": "0x10",
              "size": 32,
              "description": "Data input register"
            },
            "CSR": {
              "offset": "0x14",
              "size": 32,
              "description": "Channel Status register"
            },
            "DIR": {
              "offset": "0x18",
              "size": 32,
              "description": "Debug Information register"
            },
            "VERR": {
              "offset": "0x3F4",
              "size": 32,
              "description": "SPDIFRX version register"
            },
            "IDR": {
              "offset": "0x3F8",
              "size": 32,
              "description": "SPDIFRX identification\n          register"
            },
            "SIDR": {
              "offset": "0x3FC",
              "size": 32,
              "description": "SPDIFRX size identification\n          register"
            },
            "DR_01": {
              "offset": "0x10",
              "size": 32,
              "description": "Data input register"
            },
            "DR_10": {
              "offset": "0x10",
              "size": 32,
              "description": "Data input register"
            }
          },
          "bits": {
            "CR": {
              "SPDIFRXEN": {
                "bit": 0,
                "description": "Peripheral Block Enable",
                "width": 2
              },
              "RXDMAEN": {
                "bit": 2,
                "description": "Receiver DMA ENable for data\n              flow"
              },
              "RXSTEO": {
                "bit": 3,
                "description": "STerEO Mode"
              },
              "DRFMT": {
                "bit": 4,
                "description": "RX Data format",
                "width": 2
              },
              "PMSK": {
                "bit": 6,
                "description": "Mask Parity error bit"
              },
              "VMSK": {
                "bit": 7,
                "description": "Mask of Validity bit"
              },
              "CUMSK": {
                "bit": 8,
                "description": "Mask of channel status and user\n              bits"
              },
              "PTMSK": {
                "bit": 9,
                "description": "Mask of Preamble Type bits"
              },
              "CBDMAEN": {
                "bit": 10,
                "description": "Control Buffer DMA ENable for control\n              flow"
              },
              "CHSEL": {
                "bit": 11,
                "description": "Channel Selection"
              },
              "NBTR": {
                "bit": 12,
                "description": "Maximum allowed re-tries during\n              synchronization phase",
                "width": 2
              },
              "WFA": {
                "bit": 14,
                "description": "Wait For Activity"
              },
              "INSEL": {
                "bit": 16,
                "description": "input selection",
                "width": 3
              },
              "CKSEN": {
                "bit": 20,
                "description": "Symbol Clock Enable"
              },
              "CKSBKPEN": {
                "bit": 21,
                "description": "Backup Symbol Clock Enable"
              }
            },
            "IMR": {
              "RXNEIE": {
                "bit": 0,
                "description": "RXNE interrupt enable"
              },
              "CSRNEIE": {
                "bit": 1,
                "description": "Control Buffer Ready Interrupt\n              Enable"
              },
              "PERRIE": {
                "bit": 2,
                "description": "Parity error interrupt\n              enable"
              },
              "OVRIE": {
                "bit": 3,
                "description": "Overrun error Interrupt\n              Enable"
              },
              "SBLKIE": {
                "bit": 4,
                "description": "Synchronization Block Detected Interrupt\n              Enable"
              },
              "SYNCDIE": {
                "bit": 5,
                "description": "Synchronization Done"
              },
              "IFEIE": {
                "bit": 6,
                "description": "Serial Interface Error Interrupt\n              Enable"
              }
            },
            "SR": {
              "RXNE": {
                "bit": 0,
                "description": "Read data register not\n              empty"
              },
              "CSRNE": {
                "bit": 1,
                "description": "Control Buffer register is not\n              empty"
              },
              "PERR": {
                "bit": 2,
                "description": "Parity error"
              },
              "OVR": {
                "bit": 3,
                "description": "Overrun error"
              },
              "SBD": {
                "bit": 4,
                "description": "Synchronization Block\n              Detected"
              },
              "SYNCD": {
                "bit": 5,
                "description": "Synchronization Done"
              },
              "FERR": {
                "bit": 6,
                "description": "Framing error"
              },
              "SERR": {
                "bit": 7,
                "description": "Synchronization error"
              },
              "TERR": {
                "bit": 8,
                "description": "Time-out error"
              },
              "WIDTH5": {
                "bit": 16,
                "description": "Duration of 5 symbols counted with\n              SPDIF_CLK",
                "width": 15
              }
            },
            "IFCR": {
              "PERRCF": {
                "bit": 2,
                "description": "Clears the Parity error\n              flag"
              },
              "OVRCF": {
                "bit": 3,
                "description": "Clears the Overrun error\n              flag"
              },
              "SBDCF": {
                "bit": 4,
                "description": "Clears the Synchronization Block\n              Detected flag"
              },
              "SYNCDCF": {
                "bit": 5,
                "description": "Clears the Synchronization Done\n              flag"
              }
            },
            "DR_00": {
              "DR": {
                "bit": 0,
                "description": "Parity Error bit",
                "width": 24
              },
              "PE": {
                "bit": 24,
                "description": "Parity Error bit"
              },
              "V": {
                "bit": 25,
                "description": "Validity bit"
              },
              "U": {
                "bit": 26,
                "description": "User bit"
              },
              "C": {
                "bit": 27,
                "description": "Channel Status bit"
              },
              "PT": {
                "bit": 28,
                "description": "Preamble Type",
                "width": 2
              }
            },
            "CSR": {
              "USR": {
                "bit": 0,
                "description": "User data information",
                "width": 16
              },
              "CS": {
                "bit": 16,
                "description": "Channel A status\n              information",
                "width": 8
              },
              "SOB": {
                "bit": 24,
                "description": "Start Of Block"
              }
            },
            "DIR": {
              "THI": {
                "bit": 0,
                "description": "Threshold HIGH",
                "width": 13
              },
              "TLO": {
                "bit": 16,
                "description": "Threshold LOW",
                "width": 13
              }
            },
            "VERR": {
              "MINREV": {
                "bit": 0,
                "description": "Minor revision",
                "width": 4
              },
              "MAJREV": {
                "bit": 4,
                "description": "Major revision",
                "width": 4
              }
            },
            "IDR": {
              "ID": {
                "bit": 0,
                "description": "SPDIFRX identifier",
                "width": 32
              }
            },
            "SIDR": {
              "SID": {
                "bit": 0,
                "description": "Size identification",
                "width": 32
              }
            },
            "DR_01": {
              "PE": {
                "bit": 0,
                "description": "Parity Error bit"
              },
              "V": {
                "bit": 1,
                "description": "Validity bit"
              },
              "U": {
                "bit": 2,
                "description": "User bit"
              },
              "C": {
                "bit": 3,
                "description": "Channel Status bit"
              },
              "PT": {
                "bit": 4,
                "description": "Preamble Type",
                "width": 2
              },
              "DR": {
                "bit": 8,
                "description": "Data value",
                "width": 24
              }
            },
            "DR_10": {
              "DRNL1": {
                "bit": 0,
                "description": "Data value",
                "width": 16
              },
              "DRNL2": {
                "bit": 16,
                "description": "Data value",
                "width": 16
              }
            }
          }
        },
        "ADC": {
          "instances": [
            {
              "name": "ADC3",
              "base": "0x58026000",
              "irq": 127
            },
            {
              "name": "ADC1",
              "base": "0x40022000"
            },
            {
              "name": "ADC2",
              "base": "0x40022100"
            },
            {
              "name": "ADC3_Common",
              "base": "0x58026300"
            },
            {
              "name": "ADC12_Common",
              "base": "0x40022300",
              "irq": 18
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "ADC interrupt and status\n          register"
            },
            "IER": {
              "offset": "0x04",
              "size": 32,
              "description": "ADC interrupt enable register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "ADC control register"
            },
            "CFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "ADC configuration register 1"
            },
            "CFGR2": {
              "offset": "0x10",
              "size": 32,
              "description": "ADC configuration register 2"
            },
            "SMPR1": {
              "offset": "0x14",
              "size": 32,
              "description": "ADC sampling time register 1"
            },
            "SMPR2": {
              "offset": "0x18",
              "size": 32,
              "description": "ADC sampling time register 2"
            },
            "LTR1": {
              "offset": "0x20",
              "size": 32,
              "description": "ADC analog watchdog 1 threshold\n          register"
            },
            "LHTR1": {
              "offset": "0x24",
              "size": 32,
              "description": "ADC analog watchdog 2 threshold\n          register"
            },
            "SQR1": {
              "offset": "0x30",
              "size": 32,
              "description": "ADC group regular sequencer ranks register\n          1"
            },
            "SQR2": {
              "offset": "0x34",
              "size": 32,
              "description": "ADC group regular sequencer ranks register\n          2"
            },
            "SQR3": {
              "offset": "0x38",
              "size": 32,
              "description": "ADC group regular sequencer ranks register\n          3"
            },
            "SQR4": {
              "offset": "0x3C",
              "size": 32,
              "description": "ADC group regular sequencer ranks register\n          4"
            },
            "DR": {
              "offset": "0x40",
              "size": 32,
              "description": "ADC group regular conversion data\n          register"
            },
            "JSQR": {
              "offset": "0x4C",
              "size": 32,
              "description": "ADC group injected sequencer\n          register"
            },
            "OFR1": {
              "offset": "0x60",
              "size": 32,
              "description": "ADC offset number 1 register"
            },
            "OFR2": {
              "offset": "0x64",
              "size": 32,
              "description": "ADC offset number 2 register"
            },
            "OFR3": {
              "offset": "0x68",
              "size": 32,
              "description": "ADC offset number 3 register"
            },
            "OFR4": {
              "offset": "0x6C",
              "size": 32,
              "description": "ADC offset number 4 register"
            },
            "JDR1": {
              "offset": "0x80",
              "size": 32,
              "description": "ADC group injected sequencer rank 1\n          register"
            },
            "JDR2": {
              "offset": "0x84",
              "size": 32,
              "description": "ADC group injected sequencer rank 2\n          register"
            },
            "JDR3": {
              "offset": "0x88",
              "size": 32,
              "description": "ADC group injected sequencer rank 3\n          register"
            },
            "JDR4": {
              "offset": "0x8C",
              "size": 32,
              "description": "ADC group injected sequencer rank 4\n          register"
            },
            "AWD2CR": {
              "offset": "0xA0",
              "size": 32,
              "description": "ADC analog watchdog 2 configuration\n          register"
            },
            "AWD3CR": {
              "offset": "0xA4",
              "size": 32,
              "description": "ADC analog watchdog 3 configuration\n          register"
            },
            "DIFSEL": {
              "offset": "0xC0",
              "size": 32,
              "description": "ADC channel differential or single-ended\n          mode selection register"
            },
            "CALFACT": {
              "offset": "0xC4",
              "size": 32,
              "description": "ADC calibration factors\n          register"
            },
            "PCSEL": {
              "offset": "0x1C",
              "size": 32,
              "description": "ADC pre channel selection\n          register"
            },
            "LTR2": {
              "offset": "0xB0",
              "size": 32,
              "description": "ADC watchdog lower threshold register\n          2"
            },
            "HTR2": {
              "offset": "0xB4",
              "size": 32,
              "description": "ADC watchdog higher threshold register\n          2"
            },
            "LTR3": {
              "offset": "0xB8",
              "size": 32,
              "description": "ADC watchdog lower threshold register\n          3"
            },
            "HTR3": {
              "offset": "0xBC",
              "size": 32,
              "description": "ADC watchdog higher threshold register\n          3"
            },
            "CALFACT2": {
              "offset": "0xC8",
              "size": 32,
              "description": "ADC Calibration Factor register\n          2"
            }
          },
          "bits": {
            "ISR": {
              "JQOVF": {
                "bit": 10,
                "description": "ADC group injected contexts queue\n              overflow flag"
              },
              "AWD3": {
                "bit": 9,
                "description": "ADC analog watchdog 3 flag"
              },
              "AWD2": {
                "bit": 8,
                "description": "ADC analog watchdog 2 flag"
              },
              "AWD1": {
                "bit": 7,
                "description": "ADC analog watchdog 1 flag"
              },
              "JEOS": {
                "bit": 6,
                "description": "ADC group injected end of sequence\n              conversions flag"
              },
              "JEOC": {
                "bit": 5,
                "description": "ADC group injected end of unitary\n              conversion flag"
              },
              "OVR": {
                "bit": 4,
                "description": "ADC group regular overrun\n              flag"
              },
              "EOS": {
                "bit": 3,
                "description": "ADC group regular end of sequence\n              conversions flag"
              },
              "EOC": {
                "bit": 2,
                "description": "ADC group regular end of unitary\n              conversion flag"
              },
              "EOSMP": {
                "bit": 1,
                "description": "ADC group regular end of sampling\n              flag"
              },
              "ADRDY": {
                "bit": 0,
                "description": "ADC ready flag"
              }
            },
            "IER": {
              "JQOVFIE": {
                "bit": 10,
                "description": "ADC group injected contexts queue\n              overflow interrupt"
              },
              "AWD3IE": {
                "bit": 9,
                "description": "ADC analog watchdog 3\n              interrupt"
              },
              "AWD2IE": {
                "bit": 8,
                "description": "ADC analog watchdog 2\n              interrupt"
              },
              "AWD1IE": {
                "bit": 7,
                "description": "ADC analog watchdog 1\n              interrupt"
              },
              "JEOSIE": {
                "bit": 6,
                "description": "ADC group injected end of sequence\n              conversions interrupt"
              },
              "JEOCIE": {
                "bit": 5,
                "description": "ADC group injected end of unitary\n              conversion interrupt"
              },
              "OVRIE": {
                "bit": 4,
                "description": "ADC group regular overrun\n              interrupt"
              },
              "EOSIE": {
                "bit": 3,
                "description": "ADC group regular end of sequence\n              conversions interrupt"
              },
              "EOCIE": {
                "bit": 2,
                "description": "ADC group regular end of unitary\n              conversion interrupt"
              },
              "EOSMPIE": {
                "bit": 1,
                "description": "ADC group regular end of sampling\n              interrupt"
              },
              "ADRDYIE": {
                "bit": 0,
                "description": "ADC ready interrupt"
              }
            },
            "CR": {
              "ADCAL": {
                "bit": 31,
                "description": "ADC calibration"
              },
              "ADCALDIF": {
                "bit": 30,
                "description": "ADC differential mode for\n              calibration"
              },
              "DEEPPWD": {
                "bit": 29,
                "description": "ADC deep power down enable"
              },
              "ADVREGEN": {
                "bit": 28,
                "description": "ADC voltage regulator\n              enable"
              },
              "LINCALRDYW6": {
                "bit": 27,
                "description": "Linearity calibration ready Word\n              6"
              },
              "LINCALRDYW5": {
                "bit": 26,
                "description": "Linearity calibration ready Word\n              5"
              },
              "LINCALRDYW4": {
                "bit": 25,
                "description": "Linearity calibration ready Word\n              4"
              },
              "LINCALRDYW3": {
                "bit": 24,
                "description": "Linearity calibration ready Word\n              3"
              },
              "LINCALRDYW2": {
                "bit": 23,
                "description": "Linearity calibration ready Word\n              2"
              },
              "LINCALRDYW1": {
                "bit": 22,
                "description": "Linearity calibration ready Word\n              1"
              },
              "ADCALLIN": {
                "bit": 16,
                "description": "Linearity calibration"
              },
              "BOOST": {
                "bit": 8,
                "description": "Boost mode control"
              },
              "JADSTP": {
                "bit": 5,
                "description": "ADC group injected conversion\n              stop"
              },
              "ADSTP": {
                "bit": 4,
                "description": "ADC group regular conversion\n              stop"
              },
              "JADSTART": {
                "bit": 3,
                "description": "ADC group injected conversion\n              start"
              },
              "ADSTART": {
                "bit": 2,
                "description": "ADC group regular conversion\n              start"
              },
              "ADDIS": {
                "bit": 1,
                "description": "ADC disable"
              },
              "ADEN": {
                "bit": 0,
                "description": "ADC enable"
              }
            },
            "CFGR": {
              "JQDIS": {
                "bit": 31,
                "description": "ADC group injected contexts queue\n              disable"
              },
              "AWDCH1CH": {
                "bit": 26,
                "description": "ADC analog watchdog 1 monitored channel\n              selection",
                "width": 5
              },
              "JAUTO": {
                "bit": 25,
                "description": "ADC group injected automatic trigger\n              mode"
              },
              "JAWD1EN": {
                "bit": 24,
                "description": "ADC analog watchdog 1 enable on scope\n              ADC group injected"
              },
              "AWD1EN": {
                "bit": 23,
                "description": "ADC analog watchdog 1 enable on scope\n              ADC group regular"
              },
              "AWD1SGL": {
                "bit": 22,
                "description": "ADC analog watchdog 1 monitoring a\n              single channel or all channels"
              },
              "JQM": {
                "bit": 21,
                "description": "ADC group injected contexts queue\n              mode"
              },
              "JDISCEN": {
                "bit": 20,
                "description": "ADC group injected sequencer\n              discontinuous mode"
              },
              "DISCNUM": {
                "bit": 17,
                "description": "ADC group regular sequencer\n              discontinuous number of ranks",
                "width": 3
              },
              "DISCEN": {
                "bit": 16,
                "description": "ADC group regular sequencer\n              discontinuous mode"
              },
              "AUTDLY": {
                "bit": 14,
                "description": "ADC low power auto wait"
              },
              "CONT": {
                "bit": 13,
                "description": "ADC group regular continuous conversion\n              mode"
              },
              "OVRMOD": {
                "bit": 12,
                "description": "ADC group regular overrun\n              configuration"
              },
              "EXTEN": {
                "bit": 10,
                "description": "ADC group regular external trigger\n              polarity",
                "width": 2
              },
              "EXTSEL": {
                "bit": 5,
                "description": "ADC group regular external trigger\n              source",
                "width": 5
              },
              "RES": {
                "bit": 2,
                "description": "ADC data resolution",
                "width": 3
              },
              "DMNGT": {
                "bit": 0,
                "description": "ADC DMA transfer enable",
                "width": 2
              }
            },
            "CFGR2": {
              "ROVSE": {
                "bit": 0,
                "description": "ADC oversampler enable on scope ADC\n              group regular"
              },
              "JOVSE": {
                "bit": 1,
                "description": "ADC oversampler enable on scope ADC\n              group injected"
              },
              "OVSS": {
                "bit": 5,
                "description": "ADC oversampling shift",
                "width": 4
              },
              "TROVS": {
                "bit": 9,
                "description": "ADC oversampling discontinuous mode\n              (triggered mode) for ADC group regular"
              },
              "ROVSM": {
                "bit": 10,
                "description": "Regular Oversampling mode"
              },
              "RSHIFT1": {
                "bit": 11,
                "description": "Right-shift data after Offset 1\n              correction"
              },
              "RSHIFT2": {
                "bit": 12,
                "description": "Right-shift data after Offset 2\n              correction"
              },
              "RSHIFT3": {
                "bit": 13,
                "description": "Right-shift data after Offset 3\n              correction"
              },
              "RSHIFT4": {
                "bit": 14,
                "description": "Right-shift data after Offset 4\n              correction"
              },
              "OSR": {
                "bit": 16,
                "description": "Oversampling ratio",
                "width": 10
              },
              "LSHIFT": {
                "bit": 28,
                "description": "Left shift factor",
                "width": 4
              }
            },
            "SMPR1": {
              "SMP9": {
                "bit": 27,
                "description": "ADC channel 9 sampling time\n              selection",
                "width": 3
              },
              "SMP8": {
                "bit": 24,
                "description": "ADC channel 8 sampling time\n              selection",
                "width": 3
              },
              "SMP7": {
                "bit": 21,
                "description": "ADC channel 7 sampling time\n              selection",
                "width": 3
              },
              "SMP6": {
                "bit": 18,
                "description": "ADC channel 6 sampling time\n              selection",
                "width": 3
              },
              "SMP5": {
                "bit": 15,
                "description": "ADC channel 5 sampling time\n              selection",
                "width": 3
              },
              "SMP4": {
                "bit": 12,
                "description": "ADC channel 4 sampling time\n              selection",
                "width": 3
              },
              "SMP3": {
                "bit": 9,
                "description": "ADC channel 3 sampling time\n              selection",
                "width": 3
              },
              "SMP2": {
                "bit": 6,
                "description": "ADC channel 2 sampling time\n              selection",
                "width": 3
              },
              "SMP1": {
                "bit": 3,
                "description": "ADC channel 1 sampling time\n              selection",
                "width": 3
              }
            },
            "SMPR2": {
              "SMP19": {
                "bit": 27,
                "description": "ADC channel 18 sampling time\n              selection",
                "width": 3
              },
              "SMP18": {
                "bit": 24,
                "description": "ADC channel 18 sampling time\n              selection",
                "width": 3
              },
              "SMP17": {
                "bit": 21,
                "description": "ADC channel 17 sampling time\n              selection",
                "width": 3
              },
              "SMP16": {
                "bit": 18,
                "description": "ADC channel 16 sampling time\n              selection",
                "width": 3
              },
              "SMP15": {
                "bit": 15,
                "description": "ADC channel 15 sampling time\n              selection",
                "width": 3
              },
              "SMP14": {
                "bit": 12,
                "description": "ADC channel 14 sampling time\n              selection",
                "width": 3
              },
              "SMP13": {
                "bit": 9,
                "description": "ADC channel 13 sampling time\n              selection",
                "width": 3
              },
              "SMP12": {
                "bit": 6,
                "description": "ADC channel 12 sampling time\n              selection",
                "width": 3
              },
              "SMP11": {
                "bit": 3,
                "description": "ADC channel 11 sampling time\n              selection",
                "width": 3
              },
              "SMP10": {
                "bit": 0,
                "description": "ADC channel 10 sampling time\n              selection",
                "width": 3
              }
            },
            "LTR1": {
              "LTR1": {
                "bit": 0,
                "description": "ADC analog watchdog 1 threshold\n              low",
                "width": 26
              }
            },
            "LHTR1": {
              "LHTR1": {
                "bit": 0,
                "description": "ADC analog watchdog 2 threshold\n              low",
                "width": 26
              }
            },
            "SQR1": {
              "SQ4": {
                "bit": 24,
                "description": "ADC group regular sequencer rank\n              4",
                "width": 5
              },
              "SQ3": {
                "bit": 18,
                "description": "ADC group regular sequencer rank\n              3",
                "width": 5
              },
              "SQ2": {
                "bit": 12,
                "description": "ADC group regular sequencer rank\n              2",
                "width": 5
              },
              "SQ1": {
                "bit": 6,
                "description": "ADC group regular sequencer rank\n              1",
                "width": 5
              },
              "L3": {
                "bit": 0,
                "description": "L3",
                "width": 4
              }
            },
            "SQR2": {
              "SQ9": {
                "bit": 24,
                "description": "ADC group regular sequencer rank\n              9",
                "width": 5
              },
              "SQ8": {
                "bit": 18,
                "description": "ADC group regular sequencer rank\n              8",
                "width": 5
              },
              "SQ7": {
                "bit": 12,
                "description": "ADC group regular sequencer rank\n              7",
                "width": 5
              },
              "SQ6": {
                "bit": 6,
                "description": "ADC group regular sequencer rank\n              6",
                "width": 5
              },
              "SQ5": {
                "bit": 0,
                "description": "ADC group regular sequencer rank\n              5",
                "width": 5
              }
            },
            "SQR3": {
              "SQ14": {
                "bit": 24,
                "description": "ADC group regular sequencer rank\n              14",
                "width": 5
              },
              "SQ13": {
                "bit": 18,
                "description": "ADC group regular sequencer rank\n              13",
                "width": 5
              },
              "SQ12": {
                "bit": 12,
                "description": "ADC group regular sequencer rank\n              12",
                "width": 5
              },
              "SQ11": {
                "bit": 6,
                "description": "ADC group regular sequencer rank\n              11",
                "width": 5
              },
              "SQ10": {
                "bit": 0,
                "description": "ADC group regular sequencer rank\n              10",
                "width": 5
              }
            },
            "SQR4": {
              "SQ16": {
                "bit": 6,
                "description": "ADC group regular sequencer rank\n              16",
                "width": 5
              },
              "SQ15": {
                "bit": 0,
                "description": "ADC group regular sequencer rank\n              15",
                "width": 5
              }
            },
            "DR": {
              "RDATA": {
                "bit": 0,
                "description": "ADC group regular conversion\n              data",
                "width": 16
              }
            },
            "JSQR": {
              "JSQ4": {
                "bit": 27,
                "description": "ADC group injected sequencer rank\n              4",
                "width": 5
              },
              "JSQ3": {
                "bit": 21,
                "description": "ADC group injected sequencer rank\n              3",
                "width": 5
              },
              "JSQ2": {
                "bit": 15,
                "description": "ADC group injected sequencer rank\n              2",
                "width": 5
              },
              "JSQ1": {
                "bit": 9,
                "description": "ADC group injected sequencer rank\n              1",
                "width": 5
              },
              "JEXTEN": {
                "bit": 7,
                "description": "ADC group injected external trigger\n              polarity",
                "width": 2
              },
              "JEXTSEL": {
                "bit": 2,
                "description": "ADC group injected external trigger\n              source",
                "width": 5
              },
              "JL": {
                "bit": 0,
                "description": "ADC group injected sequencer scan\n              length",
                "width": 2
              }
            },
            "OFR1": {
              "SSATE": {
                "bit": 31,
                "description": "ADC offset number 1 enable"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "ADC offset number 1 channel\n              selection",
                "width": 5
              },
              "OFFSET1": {
                "bit": 0,
                "description": "ADC offset number 1 offset\n              level",
                "width": 26
              }
            },
            "OFR2": {
              "SSATE": {
                "bit": 31,
                "description": "ADC offset number 1 enable"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "ADC offset number 1 channel\n              selection",
                "width": 5
              },
              "OFFSET1": {
                "bit": 0,
                "description": "ADC offset number 1 offset\n              level",
                "width": 26
              }
            },
            "OFR3": {
              "SSATE": {
                "bit": 31,
                "description": "ADC offset number 1 enable"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "ADC offset number 1 channel\n              selection",
                "width": 5
              },
              "OFFSET1": {
                "bit": 0,
                "description": "ADC offset number 1 offset\n              level",
                "width": 26
              }
            },
            "OFR4": {
              "SSATE": {
                "bit": 31,
                "description": "ADC offset number 1 enable"
              },
              "OFFSET1_CH": {
                "bit": 26,
                "description": "ADC offset number 1 channel\n              selection",
                "width": 5
              },
              "OFFSET1": {
                "bit": 0,
                "description": "ADC offset number 1 offset\n              level",
                "width": 26
              }
            },
            "JDR1": {
              "JDATA1": {
                "bit": 0,
                "description": "ADC group injected sequencer rank 1\n              conversion data",
                "width": 32
              }
            },
            "JDR2": {
              "JDATA2": {
                "bit": 0,
                "description": "ADC group injected sequencer rank 2\n              conversion data",
                "width": 32
              }
            },
            "JDR3": {
              "JDATA3": {
                "bit": 0,
                "description": "ADC group injected sequencer rank 3\n              conversion data",
                "width": 32
              }
            },
            "JDR4": {
              "JDATA4": {
                "bit": 0,
                "description": "ADC group injected sequencer rank 4\n              conversion data",
                "width": 32
              }
            },
            "AWD2CR": {
              "AWD2CH": {
                "bit": 0,
                "description": "ADC analog watchdog 2 monitored channel\n              selection",
                "width": 20
              }
            },
            "AWD3CR": {
              "AWD3CH": {
                "bit": 1,
                "description": "ADC analog watchdog 3 monitored channel\n              selection",
                "width": 20
              }
            },
            "DIFSEL": {
              "DIFSEL": {
                "bit": 0,
                "description": "ADC channel differential or single-ended\n              mode for channel",
                "width": 20
              }
            },
            "CALFACT": {
              "CALFACT_D": {
                "bit": 16,
                "description": "ADC calibration factor in differential\n              mode",
                "width": 11
              },
              "CALFACT_S": {
                "bit": 0,
                "description": "ADC calibration factor in single-ended\n              mode",
                "width": 11
              }
            },
            "PCSEL": {
              "PCSEL": {
                "bit": 0,
                "description": "Channel x (VINP[i]) pre\n              selection",
                "width": 20
              }
            },
            "LTR2": {
              "LTR2": {
                "bit": 0,
                "description": "Analog watchdog 2 lower\n              threshold",
                "width": 26
              }
            },
            "HTR2": {
              "HTR2": {
                "bit": 0,
                "description": "Analog watchdog 2 higher\n              threshold",
                "width": 26
              }
            },
            "LTR3": {
              "LTR3": {
                "bit": 0,
                "description": "Analog watchdog 3 lower\n              threshold",
                "width": 26
              }
            },
            "HTR3": {
              "HTR3": {
                "bit": 0,
                "description": "Analog watchdog 3 higher\n              threshold",
                "width": 26
              }
            },
            "CALFACT2": {
              "LINCALFACT": {
                "bit": 0,
                "description": "Linearity Calibration\n              Factor",
                "width": 30
              }
            }
          }
        },
        "CRC": {
          "instances": [
            {
              "name": "CRC",
              "base": "0x58024C00"
            }
          ],
          "registers": {
            "DR": {
              "offset": "0x00",
              "size": 32,
              "description": "Data register"
            },
            "IDR": {
              "offset": "0x04",
              "size": 32,
              "description": "Independent Data register"
            },
            "CR": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register"
            },
            "INIT": {
              "offset": "0x0C",
              "size": 32,
              "description": "Initial CRC value"
            },
            "POL": {
              "offset": "0x10",
              "size": 32,
              "description": "CRC polynomial"
            }
          },
          "bits": {
            "DR": {
              "DR": {
                "bit": 0,
                "description": "Data Register",
                "width": 32
              }
            },
            "IDR": {
              "IDR": {
                "bit": 0,
                "description": "Independent Data register",
                "width": 32
              }
            },
            "CR": {
              "RESET": {
                "bit": 0,
                "description": "RESET bit"
              },
              "POLYSIZE": {
                "bit": 3,
                "description": "Polynomial size",
                "width": 2
              },
              "REV_IN": {
                "bit": 5,
                "description": "Reverse input data",
                "width": 2
              },
              "REV_OUT": {
                "bit": 7,
                "description": "Reverse output data"
              }
            },
            "INIT": {
              "CRC_INIT": {
                "bit": 0,
                "description": "Programmable initial CRC\n              value",
                "width": 32
              }
            },
            "POL": {
              "POL": {
                "bit": 0,
                "description": "Programmable polynomial",
                "width": 32
              }
            }
          }
        },
        "RCC": {
          "instances": [
            {
              "name": "RCC",
              "base": "0x58024400",
              "irq": 5
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "clock control register"
            },
            "ICSCR": {
              "offset": "0x04",
              "size": 32,
              "description": "RCC Internal Clock Source Calibration\n          Register"
            },
            "CRRCR": {
              "offset": "0x08",
              "size": 32,
              "description": "RCC Clock Recovery RC Register"
            },
            "CFGR": {
              "offset": "0x10",
              "size": 32,
              "description": "RCC Clock Configuration\n          Register"
            },
            "D1CFGR": {
              "offset": "0x18",
              "size": 32,
              "description": "RCC Domain 1 Clock Configuration\n          Register"
            },
            "D2CFGR": {
              "offset": "0x1C",
              "size": 32,
              "description": "RCC Domain 2 Clock Configuration\n          Register"
            },
            "D3CFGR": {
              "offset": "0x20",
              "size": 32,
              "description": "RCC Domain 3 Clock Configuration\n          Register"
            },
            "PLLCKSELR": {
              "offset": "0x28",
              "size": 32,
              "description": "RCC PLLs Clock Source Selection\n          Register"
            },
            "PLLCFGR": {
              "offset": "0x2C",
              "size": 32,
              "description": "RCC PLLs Configuration\n          Register"
            },
            "PLL1DIVR": {
              "offset": "0x30",
              "size": 32,
              "description": "RCC PLL1 Dividers Configuration\n          Register"
            },
            "PLL1FRACR": {
              "offset": "0x34",
              "size": 32,
              "description": "RCC PLL1 Fractional Divider\n          Register"
            },
            "PLL2DIVR": {
              "offset": "0x38",
              "size": 32,
              "description": "RCC PLL2 Dividers Configuration\n          Register"
            },
            "PLL2FRACR": {
              "offset": "0x3C",
              "size": 32,
              "description": "RCC PLL2 Fractional Divider\n          Register"
            },
            "PLL3DIVR": {
              "offset": "0x40",
              "size": 32,
              "description": "RCC PLL3 Dividers Configuration\n          Register"
            },
            "PLL3FRACR": {
              "offset": "0x44",
              "size": 32,
              "description": "RCC PLL3 Fractional Divider\n          Register"
            },
            "D1CCIPR": {
              "offset": "0x4C",
              "size": 32,
              "description": "RCC Domain 1 Kernel Clock Configuration\n          Register"
            },
            "D2CCIP1R": {
              "offset": "0x50",
              "size": 32,
              "description": "RCC Domain 2 Kernel Clock Configuration\n          Register"
            },
            "D2CCIP2R": {
              "offset": "0x54",
              "size": 32,
              "description": "RCC Domain 2 Kernel Clock Configuration\n          Register"
            },
            "D3CCIPR": {
              "offset": "0x58",
              "size": 32,
              "description": "RCC Domain 3 Kernel Clock Configuration\n          Register"
            },
            "CIER": {
              "offset": "0x60",
              "size": 32,
              "description": "RCC Clock Source Interrupt Enable\n          Register"
            },
            "CIFR": {
              "offset": "0x64",
              "size": 32,
              "description": "RCC Clock Source Interrupt Flag\n          Register"
            },
            "CICR": {
              "offset": "0x68",
              "size": 32,
              "description": "RCC Clock Source Interrupt Clear\n          Register"
            },
            "BDCR": {
              "offset": "0x70",
              "size": 32,
              "description": "RCC Backup Domain Control\n          Register"
            },
            "CSR": {
              "offset": "0x74",
              "size": 32,
              "description": "RCC Clock Control and Status\n          Register"
            },
            "AHB3RSTR": {
              "offset": "0x7C",
              "size": 32,
              "description": "RCC AHB3 Reset Register"
            },
            "AHB1RSTR": {
              "offset": "0x80",
              "size": 32,
              "description": "RCC AHB1 Peripheral Reset\n          Register"
            },
            "AHB2RSTR": {
              "offset": "0x84",
              "size": 32,
              "description": "RCC AHB2 Peripheral Reset\n          Register"
            },
            "AHB4RSTR": {
              "offset": "0x88",
              "size": 32,
              "description": "RCC AHB4 Peripheral Reset\n          Register"
            },
            "APB3RSTR": {
              "offset": "0x8C",
              "size": 32,
              "description": "RCC APB3 Peripheral Reset\n          Register"
            },
            "APB1LRSTR": {
              "offset": "0x90",
              "size": 32,
              "description": "RCC APB1 Peripheral Reset\n          Register"
            },
            "APB1HRSTR": {
              "offset": "0x94",
              "size": 32,
              "description": "RCC APB1 Peripheral Reset\n          Register"
            },
            "APB2RSTR": {
              "offset": "0x98",
              "size": 32,
              "description": "RCC APB2 Peripheral Reset\n          Register"
            },
            "APB4RSTR": {
              "offset": "0x9C",
              "size": 32,
              "description": "RCC APB4 Peripheral Reset\n          Register"
            },
            "GCR": {
              "offset": "0xA0",
              "size": 32,
              "description": "RCC Global Control Register"
            },
            "D3AMR": {
              "offset": "0xA8",
              "size": 32,
              "description": "RCC D3 Autonomous mode\n          Register"
            },
            "RSR": {
              "offset": "0xD0",
              "size": 32,
              "description": "RCC Reset Status Register"
            },
            "C1_RSR": {
              "offset": "0x130",
              "size": 32,
              "description": "RCC Reset Status Register"
            },
            "C1_AHB3ENR": {
              "offset": "0x134",
              "size": 32,
              "description": "RCC AHB3 Clock Register"
            },
            "AHB3ENR": {
              "offset": "0xD4",
              "size": 32,
              "description": "RCC AHB3 Clock Register"
            },
            "AHB1ENR": {
              "offset": "0xD8",
              "size": 32,
              "description": "RCC AHB1 Clock Register"
            },
            "C1_AHB1ENR": {
              "offset": "0x138",
              "size": 32,
              "description": "RCC AHB1 Clock Register"
            },
            "C1_AHB2ENR": {
              "offset": "0x13C",
              "size": 32,
              "description": "RCC AHB2 Clock Register"
            },
            "AHB2ENR": {
              "offset": "0xDC",
              "size": 32,
              "description": "RCC AHB2 Clock Register"
            },
            "AHB4ENR": {
              "offset": "0xE0",
              "size": 32,
              "description": "RCC AHB4 Clock Register"
            },
            "C1_AHB4ENR": {
              "offset": "0x140",
              "size": 32,
              "description": "RCC AHB4 Clock Register"
            },
            "C1_APB3ENR": {
              "offset": "0x144",
              "size": 32,
              "description": "RCC APB3 Clock Register"
            },
            "APB3ENR": {
              "offset": "0xE4",
              "size": 32,
              "description": "RCC APB3 Clock Register"
            },
            "APB1LENR": {
              "offset": "0xE8",
              "size": 32,
              "description": "RCC APB1 Clock Register"
            },
            "C1_APB1LENR": {
              "offset": "0x148",
              "size": 32,
              "description": "RCC APB1 Clock Register"
            },
            "APB1HENR": {
              "offset": "0xEC",
              "size": 32,
              "description": "RCC APB1 Clock Register"
            },
            "C1_APB1HENR": {
              "offset": "0x14C",
              "size": 32,
              "description": "RCC APB1 Clock Register"
            },
            "C1_APB2ENR": {
              "offset": "0x150",
              "size": 32,
              "description": "RCC APB2 Clock Register"
            },
            "APB2ENR": {
              "offset": "0xF0",
              "size": 32,
              "description": "RCC APB2 Clock Register"
            },
            "APB4ENR": {
              "offset": "0xF4",
              "size": 32,
              "description": "RCC APB4 Clock Register"
            },
            "C1_APB4ENR": {
              "offset": "0x154",
              "size": 32,
              "description": "RCC APB4 Clock Register"
            },
            "C1_AHB3LPENR": {
              "offset": "0x15C",
              "size": 32,
              "description": "RCC AHB3 Sleep Clock Register"
            },
            "AHB3LPENR": {
              "offset": "0xFC",
              "size": 32,
              "description": "RCC AHB3 Sleep Clock Register"
            },
            "AHB1LPENR": {
              "offset": "0x100",
              "size": 32,
              "description": "RCC AHB1 Sleep Clock Register"
            },
            "C1_AHB1LPENR": {
              "offset": "0x160",
              "size": 32,
              "description": "RCC AHB1 Sleep Clock Register"
            },
            "C1_AHB2LPENR": {
              "offset": "0x164",
              "size": 32,
              "description": "RCC AHB2 Sleep Clock Register"
            },
            "AHB2LPENR": {
              "offset": "0x104",
              "size": 32,
              "description": "RCC AHB2 Sleep Clock Register"
            },
            "AHB4LPENR": {
              "offset": "0x108",
              "size": 32,
              "description": "RCC AHB4 Sleep Clock Register"
            },
            "C1_AHB4LPENR": {
              "offset": "0x168",
              "size": 32,
              "description": "RCC AHB4 Sleep Clock Register"
            },
            "C1_APB3LPENR": {
              "offset": "0x16C",
              "size": 32,
              "description": "RCC APB3 Sleep Clock Register"
            },
            "APB3LPENR": {
              "offset": "0x10C",
              "size": 32,
              "description": "RCC APB3 Sleep Clock Register"
            },
            "APB1LLPENR": {
              "offset": "0x110",
              "size": 32,
              "description": "RCC APB1 Low Sleep Clock\n          Register"
            },
            "C1_APB1LLPENR": {
              "offset": "0x170",
              "size": 32,
              "description": "RCC APB1 Low Sleep Clock\n          Register"
            },
            "C1_APB1HLPENR": {
              "offset": "0x174",
              "size": 32,
              "description": "RCC APB1 High Sleep Clock\n          Register"
            },
            "APB1HLPENR": {
              "offset": "0x114",
              "size": 32,
              "description": "RCC APB1 High Sleep Clock\n          Register"
            },
            "APB2LPENR": {
              "offset": "0x118",
              "size": 32,
              "description": "RCC APB2 Sleep Clock Register"
            },
            "C1_APB2LPENR": {
              "offset": "0x178",
              "size": 32,
              "description": "RCC APB2 Sleep Clock Register"
            },
            "C1_APB4LPENR": {
              "offset": "0x17C",
              "size": 32,
              "description": "RCC APB4 Sleep Clock Register"
            },
            "APB4LPENR": {
              "offset": "0x11C",
              "size": 32,
              "description": "RCC APB4 Sleep Clock Register"
            }
          },
          "bits": {
            "CR": {
              "HSION": {
                "bit": 0,
                "description": "Internal high-speed clock\n              enable"
              },
              "HSIKERON": {
                "bit": 1,
                "description": "High Speed Internal clock enable in Stop\n              mode"
              },
              "HSIRDY": {
                "bit": 2,
                "description": "HSI clock ready flag"
              },
              "HSIDIV": {
                "bit": 3,
                "description": "HSI clock divider",
                "width": 2
              },
              "HSIDIVF": {
                "bit": 5,
                "description": "HSI divider flag"
              },
              "CSION": {
                "bit": 7,
                "description": "CSI clock enable"
              },
              "CSIRDY": {
                "bit": 8,
                "description": "CSI clock ready flag"
              },
              "CSIKERON": {
                "bit": 9,
                "description": "CSI clock enable in Stop\n              mode"
              },
              "RC48ON": {
                "bit": 12,
                "description": "RC48 clock enable"
              },
              "RC48RDY": {
                "bit": 13,
                "description": "RC48 clock ready flag"
              },
              "D1CKRDY": {
                "bit": 14,
                "description": "D1 domain clocks ready\n              flag"
              },
              "D2CKRDY": {
                "bit": 15,
                "description": "D2 domain clocks ready\n              flag"
              },
              "HSEON": {
                "bit": 16,
                "description": "HSE clock enable"
              },
              "HSERDY": {
                "bit": 17,
                "description": "HSE clock ready flag"
              },
              "HSEBYP": {
                "bit": 18,
                "description": "HSE clock bypass"
              },
              "HSECSSON": {
                "bit": 19,
                "description": "HSE Clock Security System\n              enable"
              },
              "PLL1ON": {
                "bit": 24,
                "description": "PLL1 enable"
              },
              "PLL1RDY": {
                "bit": 25,
                "description": "PLL1 clock ready flag"
              },
              "PLL2ON": {
                "bit": 26,
                "description": "PLL2 enable"
              },
              "PLL2RDY": {
                "bit": 27,
                "description": "PLL2 clock ready flag"
              },
              "PLL3ON": {
                "bit": 28,
                "description": "PLL3 enable"
              },
              "PLL3RDY": {
                "bit": 29,
                "description": "PLL3 clock ready flag"
              }
            },
            "ICSCR": {
              "HSICAL": {
                "bit": 0,
                "description": "HSI clock calibration",
                "width": 12
              },
              "HSITRIM": {
                "bit": 12,
                "description": "HSI clock trimming",
                "width": 6
              },
              "CSICAL": {
                "bit": 18,
                "description": "CSI clock calibration",
                "width": 8
              },
              "CSITRIM": {
                "bit": 26,
                "description": "CSI clock trimming",
                "width": 5
              }
            },
            "CRRCR": {
              "RC48CAL": {
                "bit": 0,
                "description": "Internal RC 48 MHz clock\n              calibration",
                "width": 10
              }
            },
            "CFGR": {
              "SW": {
                "bit": 0,
                "description": "System clock switch",
                "width": 3
              },
              "SWS": {
                "bit": 3,
                "description": "System clock switch status",
                "width": 3
              },
              "STOPWUCK": {
                "bit": 6,
                "description": "System clock selection after a wake up\n              from system Stop"
              },
              "STOPKERWUCK": {
                "bit": 7,
                "description": "Kernel clock selection after a wake up\n              from system Stop"
              },
              "RTCPRE": {
                "bit": 8,
                "description": "HSE division factor for RTC\n              clock",
                "width": 6
              },
              "HRTIMSEL": {
                "bit": 14,
                "description": "High Resolution Timer clock prescaler\n              selection"
              },
              "TIMPRE": {
                "bit": 15,
                "description": "Timers clocks prescaler\n              selection"
              },
              "MCO1PRE": {
                "bit": 18,
                "description": "MCO1 prescaler",
                "width": 4
              },
              "MCO1SEL": {
                "bit": 22,
                "description": "Micro-controller clock output\n              1",
                "width": 3
              },
              "MCO2PRE": {
                "bit": 25,
                "description": "MCO2 prescaler",
                "width": 4
              },
              "MCO2SEL": {
                "bit": 29,
                "description": "Micro-controller clock output\n              2",
                "width": 3
              }
            },
            "D1CFGR": {
              "HPRE": {
                "bit": 0,
                "description": "D1 domain AHB prescaler",
                "width": 4
              },
              "D1PPRE": {
                "bit": 4,
                "description": "D1 domain APB3 prescaler",
                "width": 3
              },
              "D1CPRE": {
                "bit": 8,
                "description": "D1 domain Core prescaler",
                "width": 4
              }
            },
            "D2CFGR": {
              "D2PPRE1": {
                "bit": 4,
                "description": "D2 domain APB1 prescaler",
                "width": 3
              },
              "D2PPRE2": {
                "bit": 8,
                "description": "D2 domain APB2 prescaler",
                "width": 3
              }
            },
            "D3CFGR": {
              "D3PPRE": {
                "bit": 4,
                "description": "D3 domain APB4 prescaler",
                "width": 3
              }
            },
            "PLLCKSELR": {
              "PLLSRC": {
                "bit": 0,
                "description": "DIVMx and PLLs clock source\n              selection",
                "width": 2
              },
              "DIVM1": {
                "bit": 4,
                "description": "Prescaler for PLL1",
                "width": 6
              },
              "DIVM2": {
                "bit": 12,
                "description": "Prescaler for PLL2",
                "width": 6
              },
              "DIVM3": {
                "bit": 20,
                "description": "Prescaler for PLL3",
                "width": 6
              }
            },
            "PLLCFGR": {
              "PLL1FRACEN": {
                "bit": 0,
                "description": "PLL1 fractional latch\n              enable"
              },
              "PLL1VCOSEL": {
                "bit": 1,
                "description": "PLL1 VCO selection"
              },
              "PLL1RGE": {
                "bit": 2,
                "description": "PLL1 input frequency range",
                "width": 2
              },
              "PLL2FRACEN": {
                "bit": 4,
                "description": "PLL2 fractional latch\n              enable"
              },
              "PLL2VCOSEL": {
                "bit": 5,
                "description": "PLL2 VCO selection"
              },
              "PLL2RGE": {
                "bit": 6,
                "description": "PLL2 input frequency range",
                "width": 2
              },
              "PLL3FRACEN": {
                "bit": 8,
                "description": "PLL3 fractional latch\n              enable"
              },
              "PLL3VCOSEL": {
                "bit": 9,
                "description": "PLL3 VCO selection"
              },
              "PLL3RGE": {
                "bit": 10,
                "description": "PLL3 input frequency range",
                "width": 2
              },
              "DIVP1EN": {
                "bit": 16,
                "description": "PLL1 DIVP divider output\n              enable"
              },
              "DIVQ1EN": {
                "bit": 17,
                "description": "PLL1 DIVQ divider output\n              enable"
              },
              "DIVR1EN": {
                "bit": 18,
                "description": "PLL1 DIVR divider output\n              enable"
              },
              "DIVP2EN": {
                "bit": 19,
                "description": "PLL2 DIVP divider output\n              enable"
              },
              "DIVQ2EN": {
                "bit": 20,
                "description": "PLL2 DIVQ divider output\n              enable"
              },
              "DIVR2EN": {
                "bit": 21,
                "description": "PLL2 DIVR divider output\n              enable"
              },
              "DIVP3EN": {
                "bit": 22,
                "description": "PLL3 DIVP divider output\n              enable"
              },
              "DIVQ3EN": {
                "bit": 23,
                "description": "PLL3 DIVQ divider output\n              enable"
              },
              "DIVR3EN": {
                "bit": 24,
                "description": "PLL3 DIVR divider output\n              enable"
              }
            },
            "PLL1DIVR": {
              "DIVN1": {
                "bit": 0,
                "description": "Multiplication factor for PLL1\n              VCO",
                "width": 9
              },
              "DIVP1": {
                "bit": 9,
                "description": "PLL1 DIVP division factor",
                "width": 7
              },
              "DIVQ1": {
                "bit": 16,
                "description": "PLL1 DIVQ division factor",
                "width": 7
              },
              "DIVR1": {
                "bit": 24,
                "description": "PLL1 DIVR division factor",
                "width": 7
              }
            },
            "PLL1FRACR": {
              "FRACN1": {
                "bit": 3,
                "description": "Fractional part of the multiplication\n              factor for PLL1 VCO",
                "width": 13
              }
            },
            "PLL2DIVR": {
              "DIVN1": {
                "bit": 0,
                "description": "Multiplication factor for PLL1\n              VCO",
                "width": 9
              },
              "DIVP1": {
                "bit": 9,
                "description": "PLL1 DIVP division factor",
                "width": 7
              },
              "DIVQ1": {
                "bit": 16,
                "description": "PLL1 DIVQ division factor",
                "width": 7
              },
              "DIVR1": {
                "bit": 24,
                "description": "PLL1 DIVR division factor",
                "width": 7
              }
            },
            "PLL2FRACR": {
              "FRACN2": {
                "bit": 3,
                "description": "Fractional part of the multiplication\n              factor for PLL VCO",
                "width": 13
              }
            },
            "PLL3DIVR": {
              "DIVN3": {
                "bit": 0,
                "description": "Multiplication factor for PLL1\n              VCO",
                "width": 9
              },
              "DIVP3": {
                "bit": 9,
                "description": "PLL DIVP division factor",
                "width": 7
              },
              "DIVQ3": {
                "bit": 16,
                "description": "PLL DIVQ division factor",
                "width": 7
              },
              "DIVR3": {
                "bit": 24,
                "description": "PLL DIVR division factor",
                "width": 7
              }
            },
            "PLL3FRACR": {
              "FRACN3": {
                "bit": 3,
                "description": "Fractional part of the multiplication\n              factor for PLL3 VCO",
                "width": 13
              }
            },
            "D1CCIPR": {
              "FMCSRC": {
                "bit": 0,
                "description": "FMC kernel clock source\n              selection",
                "width": 2
              },
              "QSPISRC": {
                "bit": 4,
                "description": "QUADSPI kernel clock source\n              selection",
                "width": 2
              },
              "SDMMCSRC": {
                "bit": 16,
                "description": "SDMMC kernel clock source\n              selection"
              },
              "CKPERSRC": {
                "bit": 28,
                "description": "per_ck clock source\n              selection",
                "width": 2
              }
            },
            "D2CCIP1R": {
              "SAI1SRC": {
                "bit": 0,
                "description": "SAI1 and DFSDM1 kernel Aclk clock source\n              selection",
                "width": 3
              },
              "SAI23SRC": {
                "bit": 6,
                "description": "SAI2 and SAI3 kernel clock source\n              selection",
                "width": 3
              },
              "SPI123SRC": {
                "bit": 12,
                "description": "SPI/I2S1,2 and 3 kernel clock source\n              selection",
                "width": 3
              },
              "SPI45SRC": {
                "bit": 16,
                "description": "SPI4 and 5 kernel clock source\n              selection",
                "width": 3
              },
              "SPDIFSRC": {
                "bit": 20,
                "description": "SPDIFRX kernel clock source\n              selection",
                "width": 2
              },
              "DFSDM1SRC": {
                "bit": 24,
                "description": "DFSDM1 kernel Clk clock source\n              selection"
              },
              "FDCANSRC": {
                "bit": 28,
                "description": "FDCAN kernel clock source\n              selection",
                "width": 2
              },
              "SWPSRC": {
                "bit": 31,
                "description": "SWPMI kernel clock source\n              selection"
              }
            },
            "D2CCIP2R": {
              "USART234578SRC": {
                "bit": 0,
                "description": "USART2/3, UART4,5, 7/8 (APB1) kernel\n              clock source selection",
                "width": 3
              },
              "USART16SRC": {
                "bit": 3,
                "description": "USART1 and 6 kernel clock source\n              selection",
                "width": 3
              },
              "RNGSRC": {
                "bit": 8,
                "description": "RNG kernel clock source\n              selection",
                "width": 2
              },
              "I2C123SRC": {
                "bit": 12,
                "description": "I2C1,2,3 kernel clock source\n              selection",
                "width": 2
              },
              "USBSRC": {
                "bit": 20,
                "description": "USBOTG 1 and 2 kernel clock source\n              selection",
                "width": 2
              },
              "CECSRC": {
                "bit": 22,
                "description": "HDMI-CEC kernel clock source\n              selection",
                "width": 2
              },
              "LPTIM1SRC": {
                "bit": 28,
                "description": "LPTIM1 kernel clock source\n              selection",
                "width": 3
              }
            },
            "D3CCIPR": {
              "LPUART1SRC": {
                "bit": 0,
                "description": "LPUART1 kernel clock source\n              selection",
                "width": 3
              },
              "I2C4SRC": {
                "bit": 8,
                "description": "I2C4 kernel clock source\n              selection",
                "width": 2
              },
              "LPTIM2SRC": {
                "bit": 10,
                "description": "LPTIM2 kernel clock source\n              selection",
                "width": 3
              },
              "LPTIM345SRC": {
                "bit": 13,
                "description": "LPTIM3,4,5 kernel clock source\n              selection",
                "width": 3
              },
              "ADCSRC": {
                "bit": 16,
                "description": "SAR ADC kernel clock source\n              selection",
                "width": 2
              },
              "SAI4ASRC": {
                "bit": 21,
                "description": "Sub-Block A of SAI4 kernel clock source\n              selection",
                "width": 3
              },
              "SAI4BSRC": {
                "bit": 24,
                "description": "Sub-Block B of SAI4 kernel clock source\n              selection",
                "width": 3
              },
              "SPI6SRC": {
                "bit": 28,
                "description": "SPI6 kernel clock source\n              selection",
                "width": 3
              }
            },
            "CIER": {
              "LSIRDYIE": {
                "bit": 0,
                "description": "LSI ready Interrupt Enable"
              },
              "LSERDYIE": {
                "bit": 1,
                "description": "LSE ready Interrupt Enable"
              },
              "HSIRDYIE": {
                "bit": 2,
                "description": "HSI ready Interrupt Enable"
              },
              "HSERDYIE": {
                "bit": 3,
                "description": "HSE ready Interrupt Enable"
              },
              "CSIRDYIE": {
                "bit": 4,
                "description": "CSI ready Interrupt Enable"
              },
              "RC48RDYIE": {
                "bit": 5,
                "description": "RC48 ready Interrupt\n              Enable"
              },
              "PLL1RDYIE": {
                "bit": 6,
                "description": "PLL1 ready Interrupt\n              Enable"
              },
              "PLL2RDYIE": {
                "bit": 7,
                "description": "PLL2 ready Interrupt\n              Enable"
              },
              "PLL3RDYIE": {
                "bit": 8,
                "description": "PLL3 ready Interrupt\n              Enable"
              },
              "LSECSSIE": {
                "bit": 9,
                "description": "LSE clock security system Interrupt\n              Enable"
              }
            },
            "CIFR": {
              "LSIRDYF": {
                "bit": 0,
                "description": "LSI ready Interrupt Flag"
              },
              "LSERDYF": {
                "bit": 1,
                "description": "LSE ready Interrupt Flag"
              },
              "HSIRDYF": {
                "bit": 2,
                "description": "HSI ready Interrupt Flag"
              },
              "HSERDYF": {
                "bit": 3,
                "description": "HSE ready Interrupt Flag"
              },
              "CSIRDY": {
                "bit": 4,
                "description": "CSI ready Interrupt Flag"
              },
              "RC48RDYF": {
                "bit": 5,
                "description": "RC48 ready Interrupt Flag"
              },
              "PLL1RDYF": {
                "bit": 6,
                "description": "PLL1 ready Interrupt Flag"
              },
              "PLL2RDYF": {
                "bit": 7,
                "description": "PLL2 ready Interrupt Flag"
              },
              "PLL3RDYF": {
                "bit": 8,
                "description": "PLL3 ready Interrupt Flag"
              },
              "LSECSSF": {
                "bit": 9,
                "description": "LSE clock security system Interrupt\n              Flag"
              },
              "HSECSSF": {
                "bit": 10,
                "description": "HSE clock security system Interrupt\n              Flag"
              }
            },
            "CICR": {
              "LSIRDYC": {
                "bit": 0,
                "description": "LSI ready Interrupt Clear"
              },
              "LSERDYC": {
                "bit": 1,
                "description": "LSE ready Interrupt Clear"
              },
              "HSIRDYC": {
                "bit": 2,
                "description": "HSI ready Interrupt Clear"
              },
              "HSERDYC": {
                "bit": 3,
                "description": "HSE ready Interrupt Clear"
              },
              "HSE_ready_Interrupt_Clear": {
                "bit": 4,
                "description": "CSI ready Interrupt Clear"
              },
              "RC48RDYC": {
                "bit": 5,
                "description": "RC48 ready Interrupt Clear"
              },
              "PLL1RDYC": {
                "bit": 6,
                "description": "PLL1 ready Interrupt Clear"
              },
              "PLL2RDYC": {
                "bit": 7,
                "description": "PLL2 ready Interrupt Clear"
              },
              "PLL3RDYC": {
                "bit": 8,
                "description": "PLL3 ready Interrupt Clear"
              },
              "LSECSSC": {
                "bit": 9,
                "description": "LSE clock security system Interrupt\n              Clear"
              },
              "HSECSSC": {
                "bit": 10,
                "description": "HSE clock security system Interrupt\n              Clear"
              }
            },
            "BDCR": {
              "LSEON": {
                "bit": 0,
                "description": "LSE oscillator enabled"
              },
              "LSERDY": {
                "bit": 1,
                "description": "LSE oscillator ready"
              },
              "LSEBYP": {
                "bit": 2,
                "description": "LSE oscillator bypass"
              },
              "LSEDRV": {
                "bit": 3,
                "description": "LSE oscillator driving\n              capability",
                "width": 2
              },
              "LSECSSON": {
                "bit": 5,
                "description": "LSE clock security system\n              enable"
              },
              "LSECSSD": {
                "bit": 6,
                "description": "LSE clock security system failure\n              detection"
              },
              "RTCSRC": {
                "bit": 8,
                "description": "RTC clock source selection",
                "width": 2
              },
              "RTCEN": {
                "bit": 15,
                "description": "RTC clock enable"
              },
              "VSWRST": {
                "bit": 16,
                "description": "VSwitch domain software\n              reset"
              }
            },
            "CSR": {
              "LSION": {
                "bit": 0,
                "description": "LSI oscillator enable"
              },
              "LSIRDY": {
                "bit": 1,
                "description": "LSI oscillator ready"
              }
            },
            "AHB3RSTR": {
              "MDMARST": {
                "bit": 0,
                "description": "MDMA block reset"
              },
              "DMA2DRST": {
                "bit": 4,
                "description": "DMA2D block reset"
              },
              "JPGDECRST": {
                "bit": 5,
                "description": "JPGDEC block reset"
              },
              "FMCRST": {
                "bit": 12,
                "description": "FMC block reset"
              },
              "QSPIRST": {
                "bit": 14,
                "description": "QUADSPI and QUADSPI delay block\n              reset"
              },
              "SDMMC1RST": {
                "bit": 16,
                "description": "SDMMC1 and SDMMC1 delay block\n              reset"
              },
              "CPURST": {
                "bit": 31,
                "description": "CPU reset"
              }
            },
            "AHB1RSTR": {
              "DMA1RST": {
                "bit": 0,
                "description": "DMA1 block reset"
              },
              "DMA2RST": {
                "bit": 1,
                "description": "DMA2 block reset"
              },
              "ADC12RST": {
                "bit": 5,
                "description": "ADC1&2 block reset"
              },
              "ETH1MACRST": {
                "bit": 15,
                "description": "ETH1MAC block reset"
              },
              "USB1OTGRST": {
                "bit": 25,
                "description": "USB1OTG block reset"
              },
              "USB2OTGRST": {
                "bit": 27,
                "description": "USB2OTG block reset"
              }
            },
            "AHB2RSTR": {
              "CAMITFRST": {
                "bit": 0,
                "description": "CAMITF block reset"
              },
              "CRYPTRST": {
                "bit": 4,
                "description": "Cryptography block reset"
              },
              "HASHRST": {
                "bit": 5,
                "description": "Hash block reset"
              },
              "RNGRST": {
                "bit": 6,
                "description": "Random Number Generator block\n              reset"
              },
              "SDMMC2RST": {
                "bit": 9,
                "description": "SDMMC2 and SDMMC2 Delay block\n              reset"
              }
            },
            "AHB4RSTR": {
              "GPIOARST": {
                "bit": 0,
                "description": "GPIO block reset"
              },
              "GPIOBRST": {
                "bit": 1,
                "description": "GPIO block reset"
              },
              "GPIOCRST": {
                "bit": 2,
                "description": "GPIO block reset"
              },
              "GPIODRST": {
                "bit": 3,
                "description": "GPIO block reset"
              },
              "GPIOERST": {
                "bit": 4,
                "description": "GPIO block reset"
              },
              "GPIOFRST": {
                "bit": 5,
                "description": "GPIO block reset"
              },
              "GPIOGRST": {
                "bit": 6,
                "description": "GPIO block reset"
              },
              "GPIOHRST": {
                "bit": 7,
                "description": "GPIO block reset"
              },
              "GPIOIRST": {
                "bit": 8,
                "description": "GPIO block reset"
              },
              "GPIOJRST": {
                "bit": 9,
                "description": "GPIO block reset"
              },
              "GPIOKRST": {
                "bit": 10,
                "description": "GPIO block reset"
              },
              "CRCRST": {
                "bit": 19,
                "description": "CRC block reset"
              },
              "BDMARST": {
                "bit": 21,
                "description": "BDMA block reset"
              },
              "ADC3RST": {
                "bit": 24,
                "description": "ADC3 block reset"
              },
              "HSEMRST": {
                "bit": 25,
                "description": "HSEM block reset"
              }
            },
            "APB3RSTR": {
              "LTDCRST": {
                "bit": 3,
                "description": "LTDC block reset"
              }
            },
            "APB1LRSTR": {
              "TIM2RST": {
                "bit": 0,
                "description": "TIM block reset"
              },
              "TIM3RST": {
                "bit": 1,
                "description": "TIM block reset"
              },
              "TIM4RST": {
                "bit": 2,
                "description": "TIM block reset"
              },
              "TIM5RST": {
                "bit": 3,
                "description": "TIM block reset"
              },
              "TIM6RST": {
                "bit": 4,
                "description": "TIM block reset"
              },
              "TIM7RST": {
                "bit": 5,
                "description": "TIM block reset"
              },
              "TIM12RST": {
                "bit": 6,
                "description": "TIM block reset"
              },
              "TIM13RST": {
                "bit": 7,
                "description": "TIM block reset"
              },
              "TIM14RST": {
                "bit": 8,
                "description": "TIM block reset"
              },
              "LPTIM1RST": {
                "bit": 9,
                "description": "TIM block reset"
              },
              "SPI2RST": {
                "bit": 14,
                "description": "SPI2 block reset"
              },
              "SPI3RST": {
                "bit": 15,
                "description": "SPI3 block reset"
              },
              "SPDIFRXRST": {
                "bit": 16,
                "description": "SPDIFRX block reset"
              },
              "USART2RST": {
                "bit": 17,
                "description": "USART2 block reset"
              },
              "USART3RST": {
                "bit": 18,
                "description": "USART3 block reset"
              },
              "UART4RST": {
                "bit": 19,
                "description": "UART4 block reset"
              },
              "UART5RST": {
                "bit": 20,
                "description": "UART5 block reset"
              },
              "I2C1RST": {
                "bit": 21,
                "description": "I2C1 block reset"
              },
              "I2C2RST": {
                "bit": 22,
                "description": "I2C2 block reset"
              },
              "I2C3RST": {
                "bit": 23,
                "description": "I2C3 block reset"
              },
              "CECRST": {
                "bit": 27,
                "description": "HDMI-CEC block reset"
              },
              "DAC12RST": {
                "bit": 29,
                "description": "DAC1 and 2 Blocks Reset"
              },
              "USART7RST": {
                "bit": 30,
                "description": "USART7 block reset"
              },
              "USART8RST": {
                "bit": 31,
                "description": "USART8 block reset"
              }
            },
            "APB1HRSTR": {
              "CRSRST": {
                "bit": 1,
                "description": "Clock Recovery System\n              reset"
              },
              "SWPRST": {
                "bit": 2,
                "description": "SWPMI block reset"
              },
              "OPAMPRST": {
                "bit": 4,
                "description": "OPAMP block reset"
              },
              "MDIOSRST": {
                "bit": 5,
                "description": "MDIOS block reset"
              },
              "FDCANRST": {
                "bit": 8,
                "description": "FDCAN block reset"
              }
            },
            "APB2RSTR": {
              "TIM1RST": {
                "bit": 0,
                "description": "TIM1 block reset"
              },
              "TIM8RST": {
                "bit": 1,
                "description": "TIM8 block reset"
              },
              "USART1RST": {
                "bit": 4,
                "description": "USART1 block reset"
              },
              "USART6RST": {
                "bit": 5,
                "description": "USART6 block reset"
              },
              "SPI1RST": {
                "bit": 12,
                "description": "SPI1 block reset"
              },
              "SPI4RST": {
                "bit": 13,
                "description": "SPI4 block reset"
              },
              "TIM15RST": {
                "bit": 16,
                "description": "TIM15 block reset"
              },
              "TIM16RST": {
                "bit": 17,
                "description": "TIM16 block reset"
              },
              "TIM17RST": {
                "bit": 18,
                "description": "TIM17 block reset"
              },
              "SPI5RST": {
                "bit": 20,
                "description": "SPI5 block reset"
              },
              "SAI1RST": {
                "bit": 22,
                "description": "SAI1 block reset"
              },
              "SAI2RST": {
                "bit": 23,
                "description": "SAI2 block reset"
              },
              "SAI3RST": {
                "bit": 24,
                "description": "SAI3 block reset"
              },
              "DFSDM1RST": {
                "bit": 28,
                "description": "DFSDM1 block reset"
              },
              "HRTIMRST": {
                "bit": 29,
                "description": "HRTIM block reset"
              }
            },
            "APB4RSTR": {
              "SYSCFGRST": {
                "bit": 1,
                "description": "SYSCFG block reset"
              },
              "LPUART1RST": {
                "bit": 3,
                "description": "LPUART1 block reset"
              },
              "SPI6RST": {
                "bit": 5,
                "description": "SPI6 block reset"
              },
              "I2C4RST": {
                "bit": 7,
                "description": "I2C4 block reset"
              },
              "LPTIM2RST": {
                "bit": 9,
                "description": "LPTIM2 block reset"
              },
              "LPTIM3RST": {
                "bit": 10,
                "description": "LPTIM3 block reset"
              },
              "LPTIM4RST": {
                "bit": 11,
                "description": "LPTIM4 block reset"
              },
              "LPTIM5RST": {
                "bit": 12,
                "description": "LPTIM5 block reset"
              },
              "COMP12RST": {
                "bit": 14,
                "description": "COMP12 Blocks Reset"
              },
              "VREFRST": {
                "bit": 15,
                "description": "VREF block reset"
              },
              "SAI4RST": {
                "bit": 21,
                "description": "SAI4 block reset"
              }
            },
            "GCR": {
              "WW1RSC": {
                "bit": 0,
                "description": "WWDG1 reset scope control"
              }
            },
            "D3AMR": {
              "BDMAAMEN": {
                "bit": 0,
                "description": "BDMA and DMAMUX Autonomous mode\n              enable"
              },
              "LPUART1AMEN": {
                "bit": 3,
                "description": "LPUART1 Autonomous mode\n              enable"
              },
              "SPI6AMEN": {
                "bit": 5,
                "description": "SPI6 Autonomous mode\n              enable"
              },
              "I2C4AMEN": {
                "bit": 7,
                "description": "I2C4 Autonomous mode\n              enable"
              },
              "LPTIM2AMEN": {
                "bit": 9,
                "description": "LPTIM2 Autonomous mode\n              enable"
              },
              "LPTIM3AMEN": {
                "bit": 10,
                "description": "LPTIM3 Autonomous mode\n              enable"
              },
              "LPTIM4AMEN": {
                "bit": 11,
                "description": "LPTIM4 Autonomous mode\n              enable"
              },
              "LPTIM5AMEN": {
                "bit": 12,
                "description": "LPTIM5 Autonomous mode\n              enable"
              },
              "COMP12AMEN": {
                "bit": 14,
                "description": "COMP12 Autonomous mode\n              enable"
              },
              "VREFAMEN": {
                "bit": 15,
                "description": "VREF Autonomous mode\n              enable"
              },
              "RTCAMEN": {
                "bit": 16,
                "description": "RTC Autonomous mode enable"
              },
              "CRCAMEN": {
                "bit": 19,
                "description": "CRC Autonomous mode enable"
              },
              "SAI4AMEN": {
                "bit": 21,
                "description": "SAI4 Autonomous mode\n              enable"
              },
              "ADC3AMEN": {
                "bit": 24,
                "description": "ADC3 Autonomous mode\n              enable"
              },
              "BKPRAMAMEN": {
                "bit": 28,
                "description": "Backup RAM Autonomous mode\n              enable"
              },
              "SRAM4AMEN": {
                "bit": 29,
                "description": "SRAM4 Autonomous mode\n              enable"
              }
            },
            "RSR": {
              "RMVF": {
                "bit": 16,
                "description": "Remove reset flag"
              },
              "CPURSTF": {
                "bit": 17,
                "description": "CPU reset flag"
              },
              "D1RSTF": {
                "bit": 19,
                "description": "D1 domain power switch reset\n              flag"
              },
              "D2RSTF": {
                "bit": 20,
                "description": "D2 domain power switch reset\n              flag"
              },
              "BORRSTF": {
                "bit": 21,
                "description": "BOR reset flag"
              },
              "PINRSTF": {
                "bit": 22,
                "description": "Pin reset flag (NRST)"
              },
              "PORRSTF": {
                "bit": 23,
                "description": "POR/PDR reset flag"
              },
              "SFTRSTF": {
                "bit": 24,
                "description": "System reset from CPU reset\n              flag"
              },
              "IWDG1RSTF": {
                "bit": 26,
                "description": "Independent Watchdog reset\n              flag"
              },
              "WWDG1RSTF": {
                "bit": 28,
                "description": "Window Watchdog reset flag"
              },
              "LPWRRSTF": {
                "bit": 30,
                "description": "Reset due to illegal D1 DStandby or CPU\n              CStop flag"
              }
            },
            "C1_RSR": {
              "RMVF": {
                "bit": 16,
                "description": "Remove reset flag"
              },
              "CPURSTF": {
                "bit": 17,
                "description": "CPU reset flag"
              },
              "D1RSTF": {
                "bit": 19,
                "description": "D1 domain power switch reset\n              flag"
              },
              "D2RSTF": {
                "bit": 20,
                "description": "D2 domain power switch reset\n              flag"
              },
              "BORRSTF": {
                "bit": 21,
                "description": "BOR reset flag"
              },
              "PINRSTF": {
                "bit": 22,
                "description": "Pin reset flag (NRST)"
              },
              "PORRSTF": {
                "bit": 23,
                "description": "POR/PDR reset flag"
              },
              "SFTRSTF": {
                "bit": 24,
                "description": "System reset from CPU reset\n              flag"
              },
              "IWDG1RSTF": {
                "bit": 26,
                "description": "Independent Watchdog reset\n              flag"
              },
              "WWDG1RSTF": {
                "bit": 28,
                "description": "Window Watchdog reset flag"
              },
              "LPWRRSTF": {
                "bit": 30,
                "description": "Reset due to illegal D1 DStandby or CPU\n              CStop flag"
              }
            },
            "C1_AHB3ENR": {
              "MDMAEN": {
                "bit": 0,
                "description": "MDMA Peripheral Clock\n              Enable"
              },
              "DMA2DEN": {
                "bit": 4,
                "description": "DMA2D Peripheral Clock\n              Enable"
              },
              "JPGDECEN": {
                "bit": 5,
                "description": "JPGDEC Peripheral Clock\n              Enable"
              },
              "FMCEN": {
                "bit": 12,
                "description": "FMC Peripheral Clocks\n              Enable"
              },
              "QSPIEN": {
                "bit": 14,
                "description": "QUADSPI and QUADSPI Delay Clock\n              Enable"
              },
              "SDMMC1EN": {
                "bit": 16,
                "description": "SDMMC1 and SDMMC1 Delay Clock\n              Enable"
              }
            },
            "AHB3ENR": {
              "MDMAEN": {
                "bit": 0,
                "description": "MDMA Peripheral Clock\n              Enable"
              },
              "DMA2DEN": {
                "bit": 4,
                "description": "DMA2D Peripheral Clock\n              Enable"
              },
              "JPGDECEN": {
                "bit": 5,
                "description": "JPGDEC Peripheral Clock\n              Enable"
              },
              "FMCEN": {
                "bit": 12,
                "description": "FMC Peripheral Clocks\n              Enable"
              },
              "QSPIEN": {
                "bit": 14,
                "description": "QUADSPI and QUADSPI Delay Clock\n              Enable"
              },
              "SDMMC1EN": {
                "bit": 16,
                "description": "SDMMC1 and SDMMC1 Delay Clock\n              Enable"
              }
            },
            "AHB1ENR": {
              "DMA1EN": {
                "bit": 0,
                "description": "DMA1 Clock Enable"
              },
              "DMA2EN": {
                "bit": 1,
                "description": "DMA2 Clock Enable"
              },
              "ADC12EN": {
                "bit": 5,
                "description": "ADC1/2 Peripheral Clocks\n              Enable"
              },
              "ETH1MACEN": {
                "bit": 15,
                "description": "Ethernet MAC bus interface Clock\n              Enable"
              },
              "ETH1TXEN": {
                "bit": 16,
                "description": "Ethernet Transmission Clock\n              Enable"
              },
              "ETH1RXEN": {
                "bit": 17,
                "description": "Ethernet Reception Clock\n              Enable"
              },
              "USB2OTGHSULPIEN": {
                "bit": 18,
                "description": "Enable USB_PHY2 clocks"
              },
              "USB1OTGEN": {
                "bit": 25,
                "description": "USB1OTG Peripheral Clocks\n              Enable"
              },
              "USB1ULPIEN": {
                "bit": 26,
                "description": "USB_PHY1 Clocks Enable"
              },
              "USB2OTGEN": {
                "bit": 27,
                "description": "USB2OTG Peripheral Clocks\n              Enable"
              },
              "USB2ULPIEN": {
                "bit": 28,
                "description": "USB_PHY2 Clocks Enable"
              }
            },
            "C1_AHB1ENR": {
              "DMA1EN": {
                "bit": 0,
                "description": "DMA1 Clock Enable"
              },
              "DMA2EN": {
                "bit": 1,
                "description": "DMA2 Clock Enable"
              },
              "ADC12EN": {
                "bit": 5,
                "description": "ADC1/2 Peripheral Clocks\n              Enable"
              },
              "ETH1MACEN": {
                "bit": 15,
                "description": "Ethernet MAC bus interface Clock\n              Enable"
              },
              "ETH1TXEN": {
                "bit": 16,
                "description": "Ethernet Transmission Clock\n              Enable"
              },
              "ETH1RXEN": {
                "bit": 17,
                "description": "Ethernet Reception Clock\n              Enable"
              },
              "USB1OTGEN": {
                "bit": 25,
                "description": "USB1OTG Peripheral Clocks\n              Enable"
              },
              "USB1ULPIEN": {
                "bit": 26,
                "description": "USB_PHY1 Clocks Enable"
              },
              "USB2OTGEN": {
                "bit": 27,
                "description": "USB2OTG Peripheral Clocks\n              Enable"
              },
              "USB2ULPIEN": {
                "bit": 28,
                "description": "USB_PHY2 Clocks Enable"
              }
            },
            "C1_AHB2ENR": {
              "CAMITFEN": {
                "bit": 0,
                "description": "CAMITF peripheral clock\n              enable"
              },
              "CRYPTEN": {
                "bit": 4,
                "description": "CRYPT peripheral clock\n              enable"
              },
              "HASHEN": {
                "bit": 5,
                "description": "HASH peripheral clock\n              enable"
              },
              "RNGEN": {
                "bit": 6,
                "description": "RNG peripheral clocks\n              enable"
              },
              "SDMMC2EN": {
                "bit": 9,
                "description": "SDMMC2 and SDMMC2 delay clock\n              enable"
              },
              "SRAM1EN": {
                "bit": 29,
                "description": "SRAM1 block enable"
              },
              "SRAM2EN": {
                "bit": 30,
                "description": "SRAM2 block enable"
              },
              "SRAM3EN": {
                "bit": 31,
                "description": "SRAM3 block enable"
              }
            },
            "AHB2ENR": {
              "CAMITFEN": {
                "bit": 0,
                "description": "CAMITF peripheral clock\n              enable"
              },
              "CRYPTEN": {
                "bit": 4,
                "description": "CRYPT peripheral clock\n              enable"
              },
              "HASHEN": {
                "bit": 5,
                "description": "HASH peripheral clock\n              enable"
              },
              "RNGEN": {
                "bit": 6,
                "description": "RNG peripheral clocks\n              enable"
              },
              "SDMMC2EN": {
                "bit": 9,
                "description": "SDMMC2 and SDMMC2 delay clock\n              enable"
              },
              "SRAM1EN": {
                "bit": 29,
                "description": "SRAM1 block enable"
              },
              "SRAM2EN": {
                "bit": 30,
                "description": "SRAM2 block enable"
              },
              "SRAM3EN": {
                "bit": 31,
                "description": "SRAM3 block enable"
              }
            },
            "AHB4ENR": {
              "GPIOAEN": {
                "bit": 0,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOBEN": {
                "bit": 1,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOCEN": {
                "bit": 2,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIODEN": {
                "bit": 3,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOEEN": {
                "bit": 4,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOFEN": {
                "bit": 5,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOGEN": {
                "bit": 6,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOHEN": {
                "bit": 7,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOIEN": {
                "bit": 8,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOJEN": {
                "bit": 9,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOKEN": {
                "bit": 10,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "CRCEN": {
                "bit": 19,
                "description": "CRC peripheral clock\n              enable"
              },
              "BDMAEN": {
                "bit": 21,
                "description": "BDMA and DMAMUX2 Clock\n              Enable"
              },
              "ADC3EN": {
                "bit": 24,
                "description": "ADC3 Peripheral Clocks\n              Enable"
              },
              "HSEMEN": {
                "bit": 25,
                "description": "HSEM peripheral clock\n              enable"
              },
              "BKPRAMEN": {
                "bit": 28,
                "description": "Backup RAM Clock Enable"
              }
            },
            "C1_AHB4ENR": {
              "GPIOAEN": {
                "bit": 0,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOBEN": {
                "bit": 1,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOCEN": {
                "bit": 2,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIODEN": {
                "bit": 3,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOEEN": {
                "bit": 4,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOFEN": {
                "bit": 5,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOGEN": {
                "bit": 6,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOHEN": {
                "bit": 7,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOIEN": {
                "bit": 8,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOJEN": {
                "bit": 9,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "GPIOKEN": {
                "bit": 10,
                "description": "0GPIO peripheral clock\n              enable"
              },
              "CRCEN": {
                "bit": 19,
                "description": "CRC peripheral clock\n              enable"
              },
              "BDMAEN": {
                "bit": 21,
                "description": "BDMA and DMAMUX2 Clock\n              Enable"
              },
              "ADC3EN": {
                "bit": 24,
                "description": "ADC3 Peripheral Clocks\n              Enable"
              },
              "HSEMEN": {
                "bit": 25,
                "description": "HSEM peripheral clock\n              enable"
              },
              "BKPRAMEN": {
                "bit": 28,
                "description": "Backup RAM Clock Enable"
              }
            },
            "C1_APB3ENR": {
              "LTDCEN": {
                "bit": 3,
                "description": "LTDC peripheral clock\n              enable"
              },
              "WWDG1EN": {
                "bit": 6,
                "description": "WWDG1 Clock Enable"
              }
            },
            "APB3ENR": {
              "LTDCEN": {
                "bit": 3,
                "description": "LTDC peripheral clock\n              enable"
              },
              "WWDG1EN": {
                "bit": 6,
                "description": "WWDG1 Clock Enable"
              }
            },
            "APB1LENR": {
              "TIM2EN": {
                "bit": 0,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM4EN": {
                "bit": 2,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM5EN": {
                "bit": 3,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM7EN": {
                "bit": 5,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM12EN": {
                "bit": 6,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM13EN": {
                "bit": 7,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM14EN": {
                "bit": 8,
                "description": "TIM peripheral clock\n              enable"
              },
              "LPTIM1EN": {
                "bit": 9,
                "description": "LPTIM1 Peripheral Clocks\n              Enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 Peripheral Clocks\n              Enable"
              },
              "SPI3EN": {
                "bit": 15,
                "description": "SPI3 Peripheral Clocks\n              Enable"
              },
              "SPDIFRXEN": {
                "bit": 16,
                "description": "SPDIFRX Peripheral Clocks\n              Enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART2 Peripheral Clocks\n              Enable"
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART3 Peripheral Clocks\n              Enable"
              },
              "UART4EN": {
                "bit": 19,
                "description": "UART4 Peripheral Clocks\n              Enable"
              },
              "UART5EN": {
                "bit": 20,
                "description": "UART5 Peripheral Clocks\n              Enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 Peripheral Clocks\n              Enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 Peripheral Clocks\n              Enable"
              },
              "I2C3EN": {
                "bit": 23,
                "description": "I2C3 Peripheral Clocks\n              Enable"
              },
              "CECEN": {
                "bit": 27,
                "description": "HDMI-CEC peripheral clock\n              enable"
              },
              "DAC12EN": {
                "bit": 29,
                "description": "DAC1&2 peripheral clock\n              enable"
              },
              "USART7EN": {
                "bit": 30,
                "description": "USART7 Peripheral Clocks\n              Enable"
              },
              "USART8EN": {
                "bit": 31,
                "description": "USART8 Peripheral Clocks\n              Enable"
              }
            },
            "C1_APB1LENR": {
              "TIM2EN": {
                "bit": 0,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM3EN": {
                "bit": 1,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM4EN": {
                "bit": 2,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM5EN": {
                "bit": 3,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM6EN": {
                "bit": 4,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM7EN": {
                "bit": 5,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM12EN": {
                "bit": 6,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM13EN": {
                "bit": 7,
                "description": "TIM peripheral clock\n              enable"
              },
              "TIM14EN": {
                "bit": 8,
                "description": "TIM peripheral clock\n              enable"
              },
              "LPTIM1EN": {
                "bit": 9,
                "description": "LPTIM1 Peripheral Clocks\n              Enable"
              },
              "SPI2EN": {
                "bit": 14,
                "description": "SPI2 Peripheral Clocks\n              Enable"
              },
              "SPI3EN": {
                "bit": 15,
                "description": "SPI3 Peripheral Clocks\n              Enable"
              },
              "SPDIFRXEN": {
                "bit": 16,
                "description": "SPDIFRX Peripheral Clocks\n              Enable"
              },
              "USART2EN": {
                "bit": 17,
                "description": "USART2 Peripheral Clocks\n              Enable"
              },
              "USART3EN": {
                "bit": 18,
                "description": "USART3 Peripheral Clocks\n              Enable"
              },
              "UART4EN": {
                "bit": 19,
                "description": "UART4 Peripheral Clocks\n              Enable"
              },
              "UART5EN": {
                "bit": 20,
                "description": "UART5 Peripheral Clocks\n              Enable"
              },
              "I2C1EN": {
                "bit": 21,
                "description": "I2C1 Peripheral Clocks\n              Enable"
              },
              "I2C2EN": {
                "bit": 22,
                "description": "I2C2 Peripheral Clocks\n              Enable"
              },
              "I2C3EN": {
                "bit": 23,
                "description": "I2C3 Peripheral Clocks\n              Enable"
              },
              "HDMICECEN": {
                "bit": 27,
                "description": "HDMI-CEC peripheral clock\n              enable"
              },
              "DAC12EN": {
                "bit": 29,
                "description": "DAC1&2 peripheral clock\n              enable"
              },
              "USART7EN": {
                "bit": 30,
                "description": "USART7 Peripheral Clocks\n              Enable"
              },
              "USART8EN": {
                "bit": 31,
                "description": "USART8 Peripheral Clocks\n              Enable"
              }
            },
            "APB1HENR": {
              "CRSEN": {
                "bit": 1,
                "description": "Clock Recovery System peripheral clock\n              enable"
              },
              "SWPEN": {
                "bit": 2,
                "description": "SWPMI Peripheral Clocks\n              Enable"
              },
              "OPAMPEN": {
                "bit": 4,
                "description": "OPAMP peripheral clock\n              enable"
              },
              "MDIOSEN": {
                "bit": 5,
                "description": "MDIOS peripheral clock\n              enable"
              },
              "FDCANEN": {
                "bit": 8,
                "description": "FDCAN Peripheral Clocks\n              Enable"
              }
            },
            "C1_APB1HENR": {
              "CRSEN": {
                "bit": 1,
                "description": "Clock Recovery System peripheral clock\n              enable"
              },
              "SWPEN": {
                "bit": 2,
                "description": "SWPMI Peripheral Clocks\n              Enable"
              },
              "OPAMPEN": {
                "bit": 4,
                "description": "OPAMP peripheral clock\n              enable"
              },
              "MDIOSEN": {
                "bit": 5,
                "description": "MDIOS peripheral clock\n              enable"
              },
              "FDCANEN": {
                "bit": 8,
                "description": "FDCAN Peripheral Clocks\n              Enable"
              }
            },
            "C1_APB2ENR": {
              "TIM1EN": {
                "bit": 0,
                "description": "TIM1 peripheral clock\n              enable"
              },
              "TIM8EN": {
                "bit": 1,
                "description": "TIM8 peripheral clock\n              enable"
              },
              "USART1EN": {
                "bit": 4,
                "description": "USART1 Peripheral Clocks\n              Enable"
              },
              "USART6EN": {
                "bit": 5,
                "description": "USART6 Peripheral Clocks\n              Enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 Peripheral Clocks\n              Enable"
              },
              "SPI4EN": {
                "bit": 13,
                "description": "SPI4 Peripheral Clocks\n              Enable"
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 peripheral clock\n              enable"
              },
              "TIM15EN": {
                "bit": 16,
                "description": "TIM15 peripheral clock\n              enable"
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM17 peripheral clock\n              enable"
              },
              "SPI5EN": {
                "bit": 20,
                "description": "SPI5 Peripheral Clocks\n              Enable"
              },
              "SAI1EN": {
                "bit": 22,
                "description": "SAI1 Peripheral Clocks\n              Enable"
              },
              "SAI2EN": {
                "bit": 23,
                "description": "SAI2 Peripheral Clocks\n              Enable"
              },
              "SAI3EN": {
                "bit": 24,
                "description": "SAI3 Peripheral Clocks\n              Enable"
              },
              "DFSDM1EN": {
                "bit": 28,
                "description": "DFSDM1 Peripheral Clocks\n              Enable"
              },
              "HRTIMEN": {
                "bit": 29,
                "description": "HRTIM peripheral clock\n              enable"
              }
            },
            "APB2ENR": {
              "TIM1EN": {
                "bit": 0,
                "description": "TIM1 peripheral clock\n              enable"
              },
              "TIM8EN": {
                "bit": 1,
                "description": "TIM8 peripheral clock\n              enable"
              },
              "USART1EN": {
                "bit": 4,
                "description": "USART1 Peripheral Clocks\n              Enable"
              },
              "USART6EN": {
                "bit": 5,
                "description": "USART6 Peripheral Clocks\n              Enable"
              },
              "SPI1EN": {
                "bit": 12,
                "description": "SPI1 Peripheral Clocks\n              Enable"
              },
              "SPI4EN": {
                "bit": 13,
                "description": "SPI4 Peripheral Clocks\n              Enable"
              },
              "TIM16EN": {
                "bit": 17,
                "description": "TIM16 peripheral clock\n              enable"
              },
              "TIM15EN": {
                "bit": 16,
                "description": "TIM15 peripheral clock\n              enable"
              },
              "TIM17EN": {
                "bit": 18,
                "description": "TIM17 peripheral clock\n              enable"
              },
              "SPI5EN": {
                "bit": 20,
                "description": "SPI5 Peripheral Clocks\n              Enable"
              },
              "SAI1EN": {
                "bit": 22,
                "description": "SAI1 Peripheral Clocks\n              Enable"
              },
              "SAI2EN": {
                "bit": 23,
                "description": "SAI2 Peripheral Clocks\n              Enable"
              },
              "SAI3EN": {
                "bit": 24,
                "description": "SAI3 Peripheral Clocks\n              Enable"
              },
              "DFSDM1EN": {
                "bit": 28,
                "description": "DFSDM1 Peripheral Clocks\n              Enable"
              },
              "HRTIMEN": {
                "bit": 29,
                "description": "HRTIM peripheral clock\n              enable"
              }
            },
            "APB4ENR": {
              "SYSCFGEN": {
                "bit": 1,
                "description": "SYSCFG peripheral clock\n              enable"
              },
              "LPUART1EN": {
                "bit": 3,
                "description": "LPUART1 Peripheral Clocks\n              Enable"
              },
              "SPI6EN": {
                "bit": 5,
                "description": "SPI6 Peripheral Clocks\n              Enable"
              },
              "I2C4EN": {
                "bit": 7,
                "description": "I2C4 Peripheral Clocks\n              Enable"
              },
              "LPTIM2EN": {
                "bit": 9,
                "description": "LPTIM2 Peripheral Clocks\n              Enable"
              },
              "LPTIM3EN": {
                "bit": 10,
                "description": "LPTIM3 Peripheral Clocks\n              Enable"
              },
              "LPTIM4EN": {
                "bit": 11,
                "description": "LPTIM4 Peripheral Clocks\n              Enable"
              },
              "LPTIM5EN": {
                "bit": 12,
                "description": "LPTIM5 Peripheral Clocks\n              Enable"
              },
              "COMP12EN": {
                "bit": 14,
                "description": "COMP1/2 peripheral clock\n              enable"
              },
              "VREFEN": {
                "bit": 15,
                "description": "VREF peripheral clock\n              enable"
              },
              "RTCAPBEN": {
                "bit": 16,
                "description": "RTC APB Clock Enable"
              },
              "SAI4EN": {
                "bit": 21,
                "description": "SAI4 Peripheral Clocks\n              Enable"
              }
            },
            "C1_APB4ENR": {
              "SYSCFGEN": {
                "bit": 1,
                "description": "SYSCFG peripheral clock\n              enable"
              },
              "LPUART1EN": {
                "bit": 3,
                "description": "LPUART1 Peripheral Clocks\n              Enable"
              },
              "SPI6EN": {
                "bit": 5,
                "description": "SPI6 Peripheral Clocks\n              Enable"
              },
              "I2C4EN": {
                "bit": 7,
                "description": "I2C4 Peripheral Clocks\n              Enable"
              },
              "LPTIM2EN": {
                "bit": 9,
                "description": "LPTIM2 Peripheral Clocks\n              Enable"
              },
              "LPTIM3EN": {
                "bit": 10,
                "description": "LPTIM3 Peripheral Clocks\n              Enable"
              },
              "LPTIM4EN": {
                "bit": 11,
                "description": "LPTIM4 Peripheral Clocks\n              Enable"
              },
              "LPTIM5EN": {
                "bit": 12,
                "description": "LPTIM5 Peripheral Clocks\n              Enable"
              },
              "COMP12EN": {
                "bit": 14,
                "description": "COMP1/2 peripheral clock\n              enable"
              },
              "VREFEN": {
                "bit": 15,
                "description": "VREF peripheral clock\n              enable"
              },
              "RTCAPBEN": {
                "bit": 16,
                "description": "RTC APB Clock Enable"
              },
              "SAI4EN": {
                "bit": 21,
                "description": "SAI4 Peripheral Clocks\n              Enable"
              }
            },
            "C1_AHB3LPENR": {
              "MDMALPEN": {
                "bit": 0,
                "description": "MDMA Clock Enable During CSleep\n              Mode"
              },
              "DMA2DLPEN": {
                "bit": 4,
                "description": "DMA2D Clock Enable During CSleep\n              Mode"
              },
              "JPGDECLPEN": {
                "bit": 5,
                "description": "JPGDEC Clock Enable During CSleep\n              Mode"
              },
              "FLITFLPEN": {
                "bit": 8,
                "description": "FLITF Clock Enable During CSleep\n              Mode"
              },
              "FMCLPEN": {
                "bit": 12,
                "description": "FMC Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "QSPILPEN": {
                "bit": 14,
                "description": "QUADSPI and QUADSPI Delay Clock Enable\n              During CSleep Mode"
              },
              "SDMMC1LPEN": {
                "bit": 16,
                "description": "SDMMC1 and SDMMC1 Delay Clock Enable\n              During CSleep Mode"
              },
              "D1DTCM1LPEN": {
                "bit": 28,
                "description": "D1DTCM1 Block Clock Enable During CSleep\n              mode"
              },
              "DTCM2LPEN": {
                "bit": 29,
                "description": "D1 DTCM2 Block Clock Enable During\n              CSleep mode"
              },
              "ITCMLPEN": {
                "bit": 30,
                "description": "D1ITCM Block Clock Enable During CSleep\n              mode"
              },
              "AXISRAMLPEN": {
                "bit": 31,
                "description": "AXISRAM Block Clock Enable During CSleep\n              mode"
              }
            },
            "AHB3LPENR": {
              "MDMALPEN": {
                "bit": 0,
                "description": "MDMA Clock Enable During CSleep\n              Mode"
              },
              "DMA2DLPEN": {
                "bit": 4,
                "description": "DMA2D Clock Enable During CSleep\n              Mode"
              },
              "JPGDECLPEN": {
                "bit": 5,
                "description": "JPGDEC Clock Enable During CSleep\n              Mode"
              },
              "FLASHLPEN": {
                "bit": 8,
                "description": "FLITF Clock Enable During CSleep\n              Mode"
              },
              "FMCLPEN": {
                "bit": 12,
                "description": "FMC Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "QSPILPEN": {
                "bit": 14,
                "description": "QUADSPI and QUADSPI Delay Clock Enable\n              During CSleep Mode"
              },
              "SDMMC1LPEN": {
                "bit": 16,
                "description": "SDMMC1 and SDMMC1 Delay Clock Enable\n              During CSleep Mode"
              },
              "D1DTCM1LPEN": {
                "bit": 28,
                "description": "D1DTCM1 Block Clock Enable During CSleep\n              mode"
              },
              "DTCM2LPEN": {
                "bit": 29,
                "description": "D1 DTCM2 Block Clock Enable During\n              CSleep mode"
              },
              "ITCMLPEN": {
                "bit": 30,
                "description": "D1ITCM Block Clock Enable During CSleep\n              mode"
              },
              "AXISRAMLPEN": {
                "bit": 31,
                "description": "AXISRAM Block Clock Enable During CSleep\n              mode"
              }
            },
            "AHB1LPENR": {
              "DMA1LPEN": {
                "bit": 0,
                "description": "DMA1 Clock Enable During CSleep\n              Mode"
              },
              "DMA2LPEN": {
                "bit": 1,
                "description": "DMA2 Clock Enable During CSleep\n              Mode"
              },
              "ADC12LPEN": {
                "bit": 5,
                "description": "ADC1/2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "ETH1MACLPEN": {
                "bit": 15,
                "description": "Ethernet MAC bus interface Clock Enable\n              During CSleep Mode"
              },
              "ETH1TXLPEN": {
                "bit": 16,
                "description": "Ethernet Transmission Clock Enable\n              During CSleep Mode"
              },
              "ETH1RXLPEN": {
                "bit": 17,
                "description": "Ethernet Reception Clock Enable During\n              CSleep Mode"
              },
              "USB1OTGHSLPEN": {
                "bit": 25,
                "description": "USB1OTG peripheral clock enable during\n              CSleep mode"
              },
              "USB1OTGHSULPILPEN": {
                "bit": 26,
                "description": "USB_PHY1 clock enable during CSleep\n              mode"
              },
              "USB2OTGHSLPEN": {
                "bit": 27,
                "description": "USB2OTG peripheral clock enable during\n              CSleep mode"
              },
              "USB2OTGHSULPILPEN": {
                "bit": 28,
                "description": "USB_PHY2 clocks enable during CSleep\n              mode"
              }
            },
            "C1_AHB1LPENR": {
              "DMA1LPEN": {
                "bit": 0,
                "description": "DMA1 Clock Enable During CSleep\n              Mode"
              },
              "DMA2LPEN": {
                "bit": 1,
                "description": "DMA2 Clock Enable During CSleep\n              Mode"
              },
              "ADC12LPEN": {
                "bit": 5,
                "description": "ADC1/2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "ETH1MACLPEN": {
                "bit": 15,
                "description": "Ethernet MAC bus interface Clock Enable\n              During CSleep Mode"
              },
              "ETH1TXLPEN": {
                "bit": 16,
                "description": "Ethernet Transmission Clock Enable\n              During CSleep Mode"
              },
              "ETH1RXLPEN": {
                "bit": 17,
                "description": "Ethernet Reception Clock Enable During\n              CSleep Mode"
              },
              "USB1OTGLPEN": {
                "bit": 25,
                "description": "USB1OTG peripheral clock enable during\n              CSleep mode"
              },
              "USB1ULPILPEN": {
                "bit": 26,
                "description": "USB_PHY1 clock enable during CSleep\n              mode"
              },
              "USB2OTGLPEN": {
                "bit": 27,
                "description": "USB2OTG peripheral clock enable during\n              CSleep mode"
              },
              "USB2ULPILPEN": {
                "bit": 28,
                "description": "USB_PHY2 clocks enable during CSleep\n              mode"
              }
            },
            "C1_AHB2LPENR": {
              "CAMITFLPEN": {
                "bit": 0,
                "description": "CAMITF peripheral clock enable during\n              CSleep mode"
              },
              "CRYPTLPEN": {
                "bit": 4,
                "description": "CRYPT peripheral clock enable during\n              CSleep mode"
              },
              "HASHLPEN": {
                "bit": 5,
                "description": "HASH peripheral clock enable during\n              CSleep mode"
              },
              "SDMMC2LPEN": {
                "bit": 9,
                "description": "SDMMC2 and SDMMC2 Delay Clock Enable\n              During CSleep Mode"
              },
              "RNGLPEN": {
                "bit": 6,
                "description": "RNG peripheral clock enable during\n              CSleep mode"
              },
              "SRAM1LPEN": {
                "bit": 29,
                "description": "SRAM1 Clock Enable During CSleep\n              Mode"
              },
              "SRAM2LPEN": {
                "bit": 30,
                "description": "SRAM2 Clock Enable During CSleep\n              Mode"
              },
              "SRAM3LPEN": {
                "bit": 31,
                "description": "SRAM3 Clock Enable During CSleep\n              Mode"
              }
            },
            "AHB2LPENR": {
              "CAMITFLPEN": {
                "bit": 0,
                "description": "CAMITF peripheral clock enable during\n              CSleep mode"
              },
              "CRYPTLPEN": {
                "bit": 4,
                "description": "CRYPT peripheral clock enable during\n              CSleep mode"
              },
              "HASHLPEN": {
                "bit": 5,
                "description": "HASH peripheral clock enable during\n              CSleep mode"
              },
              "SDMMC2LPEN": {
                "bit": 9,
                "description": "SDMMC2 and SDMMC2 Delay Clock Enable\n              During CSleep Mode"
              },
              "RNGLPEN": {
                "bit": 6,
                "description": "RNG peripheral clock enable during\n              CSleep mode"
              },
              "SRAM1LPEN": {
                "bit": 29,
                "description": "SRAM1 Clock Enable During CSleep\n              Mode"
              },
              "SRAM2LPEN": {
                "bit": 30,
                "description": "SRAM2 Clock Enable During CSleep\n              Mode"
              },
              "SRAM3LPEN": {
                "bit": 31,
                "description": "SRAM3 Clock Enable During CSleep\n              Mode"
              }
            },
            "AHB4LPENR": {
              "GPIOALPEN": {
                "bit": 0,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOBLPEN": {
                "bit": 1,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOCLPEN": {
                "bit": 2,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIODLPEN": {
                "bit": 3,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOELPEN": {
                "bit": 4,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOFLPEN": {
                "bit": 5,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOGLPEN": {
                "bit": 6,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOHLPEN": {
                "bit": 7,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOILPEN": {
                "bit": 8,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOJLPEN": {
                "bit": 9,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOKLPEN": {
                "bit": 10,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "CRCLPEN": {
                "bit": 19,
                "description": "CRC peripheral clock enable during\n              CSleep mode"
              },
              "BDMALPEN": {
                "bit": 21,
                "description": "BDMA Clock Enable During CSleep\n              Mode"
              },
              "ADC3LPEN": {
                "bit": 24,
                "description": "ADC3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "BKPRAMLPEN": {
                "bit": 28,
                "description": "Backup RAM Clock Enable During CSleep\n              Mode"
              },
              "SRAM4LPEN": {
                "bit": 29,
                "description": "SRAM4 Clock Enable During CSleep\n              Mode"
              }
            },
            "C1_AHB4LPENR": {
              "GPIOALPEN": {
                "bit": 0,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOBLPEN": {
                "bit": 1,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOCLPEN": {
                "bit": 2,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIODLPEN": {
                "bit": 3,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOELPEN": {
                "bit": 4,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOFLPEN": {
                "bit": 5,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOGLPEN": {
                "bit": 6,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOHLPEN": {
                "bit": 7,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOILPEN": {
                "bit": 8,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOJLPEN": {
                "bit": 9,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "GPIOKLPEN": {
                "bit": 10,
                "description": "GPIO peripheral clock enable during\n              CSleep mode"
              },
              "CRCLPEN": {
                "bit": 19,
                "description": "CRC peripheral clock enable during\n              CSleep mode"
              },
              "BDMALPEN": {
                "bit": 21,
                "description": "BDMA Clock Enable During CSleep\n              Mode"
              },
              "ADC3LPEN": {
                "bit": 24,
                "description": "ADC3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "BKPRAMLPEN": {
                "bit": 28,
                "description": "Backup RAM Clock Enable During CSleep\n              Mode"
              },
              "SRAM4LPEN": {
                "bit": 29,
                "description": "SRAM4 Clock Enable During CSleep\n              Mode"
              }
            },
            "C1_APB3LPENR": {
              "LTDCLPEN": {
                "bit": 3,
                "description": "LTDC peripheral clock enable during\n              CSleep mode"
              },
              "WWDG1LPEN": {
                "bit": 6,
                "description": "WWDG1 Clock Enable During CSleep\n              Mode"
              }
            },
            "APB3LPENR": {
              "LTDCLPEN": {
                "bit": 3,
                "description": "LTDC peripheral clock enable during\n              CSleep mode"
              },
              "WWDG1LPEN": {
                "bit": 6,
                "description": "WWDG1 Clock Enable During CSleep\n              Mode"
              }
            },
            "APB1LLPENR": {
              "TIM2LPEN": {
                "bit": 0,
                "description": "TIM2 peripheral clock enable during\n              CSleep mode"
              },
              "TIM3LPEN": {
                "bit": 1,
                "description": "TIM3 peripheral clock enable during\n              CSleep mode"
              },
              "TIM4LPEN": {
                "bit": 2,
                "description": "TIM4 peripheral clock enable during\n              CSleep mode"
              },
              "TIM5LPEN": {
                "bit": 3,
                "description": "TIM5 peripheral clock enable during\n              CSleep mode"
              },
              "TIM6LPEN": {
                "bit": 4,
                "description": "TIM6 peripheral clock enable during\n              CSleep mode"
              },
              "TIM7LPEN": {
                "bit": 5,
                "description": "TIM7 peripheral clock enable during\n              CSleep mode"
              },
              "TIM12LPEN": {
                "bit": 6,
                "description": "TIM12 peripheral clock enable during\n              CSleep mode"
              },
              "TIM13LPEN": {
                "bit": 7,
                "description": "TIM13 peripheral clock enable during\n              CSleep mode"
              },
              "TIM14LPEN": {
                "bit": 8,
                "description": "TIM14 peripheral clock enable during\n              CSleep mode"
              },
              "LPTIM1LPEN": {
                "bit": 9,
                "description": "LPTIM1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI2LPEN": {
                "bit": 14,
                "description": "SPI2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI3LPEN": {
                "bit": 15,
                "description": "SPI3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPDIFRXLPEN": {
                "bit": 16,
                "description": "SPDIFRX Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "USART2LPEN": {
                "bit": 17,
                "description": "USART2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "USART3LPEN": {
                "bit": 18,
                "description": "USART3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "UART4LPEN": {
                "bit": 19,
                "description": "UART4 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "UART5LPEN": {
                "bit": 20,
                "description": "UART5 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "I2C1LPEN": {
                "bit": 21,
                "description": "I2C1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "I2C2LPEN": {
                "bit": 22,
                "description": "I2C2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "I2C3LPEN": {
                "bit": 23,
                "description": "I2C3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "HDMICECLPEN": {
                "bit": 27,
                "description": "HDMI-CEC Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "DAC12LPEN": {
                "bit": 29,
                "description": "DAC1/2 peripheral clock enable during\n              CSleep mode"
              },
              "USART7LPEN": {
                "bit": 30,
                "description": "USART7 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "USART8LPEN": {
                "bit": 31,
                "description": "USART8 Peripheral Clocks Enable During\n              CSleep Mode"
              }
            },
            "C1_APB1LLPENR": {
              "TIM2LPEN": {
                "bit": 0,
                "description": "TIM2 peripheral clock enable during\n              CSleep mode"
              },
              "TIM3LPEN": {
                "bit": 1,
                "description": "TIM3 peripheral clock enable during\n              CSleep mode"
              },
              "TIM4LPEN": {
                "bit": 2,
                "description": "TIM4 peripheral clock enable during\n              CSleep mode"
              },
              "TIM5LPEN": {
                "bit": 3,
                "description": "TIM5 peripheral clock enable during\n              CSleep mode"
              },
              "TIM6LPEN": {
                "bit": 4,
                "description": "TIM6 peripheral clock enable during\n              CSleep mode"
              },
              "TIM7LPEN": {
                "bit": 5,
                "description": "TIM7 peripheral clock enable during\n              CSleep mode"
              },
              "TIM12LPEN": {
                "bit": 6,
                "description": "TIM12 peripheral clock enable during\n              CSleep mode"
              },
              "TIM13LPEN": {
                "bit": 7,
                "description": "TIM13 peripheral clock enable during\n              CSleep mode"
              },
              "TIM14LPEN": {
                "bit": 8,
                "description": "TIM14 peripheral clock enable during\n              CSleep mode"
              },
              "LPTIM1LPEN": {
                "bit": 9,
                "description": "LPTIM1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI2LPEN": {
                "bit": 14,
                "description": "SPI2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI3LPEN": {
                "bit": 15,
                "description": "SPI3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPDIFRXLPEN": {
                "bit": 16,
                "description": "SPDIFRX Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "USART2LPEN": {
                "bit": 17,
                "description": "USART2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "USART3LPEN": {
                "bit": 18,
                "description": "USART3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "UART4LPEN": {
                "bit": 19,
                "description": "UART4 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "UART5LPEN": {
                "bit": 20,
                "description": "UART5 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "I2C1LPEN": {
                "bit": 21,
                "description": "I2C1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "I2C2LPEN": {
                "bit": 22,
                "description": "I2C2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "I2C3LPEN": {
                "bit": 23,
                "description": "I2C3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "HDMICECLPEN": {
                "bit": 27,
                "description": "HDMI-CEC Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "DAC12LPEN": {
                "bit": 29,
                "description": "DAC1/2 peripheral clock enable during\n              CSleep mode"
              },
              "USART7LPEN": {
                "bit": 30,
                "description": "USART7 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "USART8LPEN": {
                "bit": 31,
                "description": "USART8 Peripheral Clocks Enable During\n              CSleep Mode"
              }
            },
            "C1_APB1HLPENR": {
              "CRSLPEN": {
                "bit": 1,
                "description": "Clock Recovery System peripheral clock\n              enable during CSleep mode"
              },
              "SWPLPEN": {
                "bit": 2,
                "description": "SWPMI Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "OPAMPLPEN": {
                "bit": 4,
                "description": "OPAMP peripheral clock enable during\n              CSleep mode"
              },
              "MDIOSLPEN": {
                "bit": 5,
                "description": "MDIOS peripheral clock enable during\n              CSleep mode"
              },
              "FDCANLPEN": {
                "bit": 8,
                "description": "FDCAN Peripheral Clocks Enable During\n              CSleep Mode"
              }
            },
            "APB1HLPENR": {
              "CRSLPEN": {
                "bit": 1,
                "description": "Clock Recovery System peripheral clock\n              enable during CSleep mode"
              },
              "SWPLPEN": {
                "bit": 2,
                "description": "SWPMI Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "OPAMPLPEN": {
                "bit": 4,
                "description": "OPAMP peripheral clock enable during\n              CSleep mode"
              },
              "MDIOSLPEN": {
                "bit": 5,
                "description": "MDIOS peripheral clock enable during\n              CSleep mode"
              },
              "FDCANLPEN": {
                "bit": 8,
                "description": "FDCAN Peripheral Clocks Enable During\n              CSleep Mode"
              }
            },
            "APB2LPENR": {
              "TIM1LPEN": {
                "bit": 0,
                "description": "TIM1 peripheral clock enable during\n              CSleep mode"
              },
              "TIM8LPEN": {
                "bit": 1,
                "description": "TIM8 peripheral clock enable during\n              CSleep mode"
              },
              "USART1LPEN": {
                "bit": 4,
                "description": "USART1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "USART6LPEN": {
                "bit": 5,
                "description": "USART6 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI1LPEN": {
                "bit": 12,
                "description": "SPI1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI4LPEN": {
                "bit": 13,
                "description": "SPI4 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "TIM15LPEN": {
                "bit": 16,
                "description": "TIM15 peripheral clock enable during\n              CSleep mode"
              },
              "TIM16LPEN": {
                "bit": 17,
                "description": "TIM16 peripheral clock enable during\n              CSleep mode"
              },
              "TIM17LPEN": {
                "bit": 18,
                "description": "TIM17 peripheral clock enable during\n              CSleep mode"
              },
              "SPI5LPEN": {
                "bit": 20,
                "description": "SPI5 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SAI1LPEN": {
                "bit": 22,
                "description": "SAI1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SAI2LPEN": {
                "bit": 23,
                "description": "SAI2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SAI3LPEN": {
                "bit": 24,
                "description": "SAI3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "DFSDM1LPEN": {
                "bit": 28,
                "description": "DFSDM1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "HRTIMLPEN": {
                "bit": 29,
                "description": "HRTIM peripheral clock enable during\n              CSleep mode"
              }
            },
            "C1_APB2LPENR": {
              "TIM1LPEN": {
                "bit": 0,
                "description": "TIM1 peripheral clock enable during\n              CSleep mode"
              },
              "TIM8LPEN": {
                "bit": 1,
                "description": "TIM8 peripheral clock enable during\n              CSleep mode"
              },
              "USART1LPEN": {
                "bit": 4,
                "description": "USART1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "USART6LPEN": {
                "bit": 5,
                "description": "USART6 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI1LPEN": {
                "bit": 12,
                "description": "SPI1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI4LPEN": {
                "bit": 13,
                "description": "SPI4 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "TIM15LPEN": {
                "bit": 16,
                "description": "TIM15 peripheral clock enable during\n              CSleep mode"
              },
              "TIM16LPEN": {
                "bit": 17,
                "description": "TIM16 peripheral clock enable during\n              CSleep mode"
              },
              "TIM17LPEN": {
                "bit": 18,
                "description": "TIM17 peripheral clock enable during\n              CSleep mode"
              },
              "SPI5LPEN": {
                "bit": 20,
                "description": "SPI5 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SAI1LPEN": {
                "bit": 22,
                "description": "SAI1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SAI2LPEN": {
                "bit": 23,
                "description": "SAI2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SAI3LPEN": {
                "bit": 24,
                "description": "SAI3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "DFSDM1LPEN": {
                "bit": 28,
                "description": "DFSDM1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "HRTIMLPEN": {
                "bit": 29,
                "description": "HRTIM peripheral clock enable during\n              CSleep mode"
              }
            },
            "C1_APB4LPENR": {
              "SYSCFGLPEN": {
                "bit": 1,
                "description": "SYSCFG peripheral clock enable during\n              CSleep mode"
              },
              "LPUART1LPEN": {
                "bit": 3,
                "description": "LPUART1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI6LPEN": {
                "bit": 5,
                "description": "SPI6 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "I2C4LPEN": {
                "bit": 7,
                "description": "I2C4 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "LPTIM2LPEN": {
                "bit": 9,
                "description": "LPTIM2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "LPTIM3LPEN": {
                "bit": 10,
                "description": "LPTIM3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "LPTIM4LPEN": {
                "bit": 11,
                "description": "LPTIM4 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "LPTIM5LPEN": {
                "bit": 12,
                "description": "LPTIM5 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "COMP12LPEN": {
                "bit": 14,
                "description": "COMP1/2 peripheral clock enable during\n              CSleep mode"
              },
              "VREFLPEN": {
                "bit": 15,
                "description": "VREF peripheral clock enable during\n              CSleep mode"
              },
              "RTCAPBLPEN": {
                "bit": 16,
                "description": "RTC APB Clock Enable During CSleep\n              Mode"
              },
              "SAI4LPEN": {
                "bit": 21,
                "description": "SAI4 Peripheral Clocks Enable During\n              CSleep Mode"
              }
            },
            "APB4LPENR": {
              "SYSCFGLPEN": {
                "bit": 1,
                "description": "SYSCFG peripheral clock enable during\n              CSleep mode"
              },
              "LPUART1LPEN": {
                "bit": 3,
                "description": "LPUART1 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "SPI6LPEN": {
                "bit": 5,
                "description": "SPI6 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "I2C4LPEN": {
                "bit": 7,
                "description": "I2C4 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "LPTIM2LPEN": {
                "bit": 9,
                "description": "LPTIM2 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "LPTIM3LPEN": {
                "bit": 10,
                "description": "LPTIM3 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "LPTIM4LPEN": {
                "bit": 11,
                "description": "LPTIM4 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "LPTIM5LPEN": {
                "bit": 12,
                "description": "LPTIM5 Peripheral Clocks Enable During\n              CSleep Mode"
              },
              "COMP12LPEN": {
                "bit": 14,
                "description": "COMP1/2 peripheral clock enable during\n              CSleep mode"
              },
              "VREFLPEN": {
                "bit": 15,
                "description": "VREF peripheral clock enable during\n              CSleep mode"
              },
              "RTCAPBLPEN": {
                "bit": 16,
                "description": "RTC APB Clock Enable During CSleep\n              Mode"
              },
              "SAI4LPEN": {
                "bit": 21,
                "description": "SAI4 Peripheral Clocks Enable During\n              CSleep Mode"
              }
            }
          }
        },
        "TIM": {
          "instances": [
            {
              "name": "LPTIM1",
              "base": "0x40002400",
              "irq": 93
            },
            {
              "name": "LPTIM2",
              "base": "0x58002400",
              "irq": 138
            },
            {
              "name": "LPTIM3",
              "base": "0x58002800",
              "irq": 139
            },
            {
              "name": "LPTIM4",
              "base": "0x58002C00",
              "irq": 62
            },
            {
              "name": "LPTIM5",
              "base": "0x58003000",
              "irq": 141
            },
            {
              "name": "HRTIM_Master",
              "base": "0x40017400"
            },
            {
              "name": "HRTIM_TIMA",
              "base": "0x40017480",
              "irq": 103
            },
            {
              "name": "HRTIM_TIMB",
              "base": "0x40017500",
              "irq": 104
            },
            {
              "name": "HRTIM_TIMC",
              "base": "0x40017580",
              "irq": 105
            },
            {
              "name": "HRTIM_TIMD",
              "base": "0x40017600",
              "irq": 106
            },
            {
              "name": "HRTIM_TIME",
              "base": "0x40017680",
              "irq": 107
            },
            {
              "name": "HRTIM_Common",
              "base": "0x40017780",
              "irq": 108
            },
            {
              "name": "TIM16",
              "base": "0x40014400",
              "irq": 117
            },
            {
              "name": "TIM17",
              "base": "0x40014800",
              "irq": 118
            },
            {
              "name": "TIM15",
              "base": "0x40014000",
              "irq": 116
            },
            {
              "name": "TIM1",
              "base": "0x40010000",
              "irq": 24
            },
            {
              "name": "TIM8",
              "base": "0x40010400",
              "irq": 46
            },
            {
              "name": "TIM2",
              "base": "0x40000000",
              "irq": 28
            },
            {
              "name": "TIM3",
              "base": "0x40000400",
              "irq": 29
            },
            {
              "name": "TIM4",
              "base": "0x40000800"
            },
            {
              "name": "TIM5",
              "base": "0x40000C00",
              "irq": 30
            },
            {
              "name": "TIM12",
              "base": "0x40001800",
              "irq": 43
            },
            {
              "name": "TIM13",
              "base": "0x40001C00",
              "irq": 44
            },
            {
              "name": "TIM14",
              "base": "0x40002000",
              "irq": 45
            },
            {
              "name": "TIM6",
              "base": "0x40001000",
              "irq": 54
            },
            {
              "name": "TIM7",
              "base": "0x40001400",
              "irq": 55
            }
          ],
          "registers": {
            "ISR": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt and Status Register"
            },
            "ICR": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Clear Register"
            },
            "IER": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Enable Register"
            },
            "CFGR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Configuration Register"
            },
            "CR": {
              "offset": "0x10",
              "size": 32,
              "description": "Control Register"
            },
            "CMP": {
              "offset": "0x14",
              "size": 32,
              "description": "Compare Register"
            },
            "ARR": {
              "offset": "0x18",
              "size": 32,
              "description": "Autoreload Register"
            },
            "CNT": {
              "offset": "0x1C",
              "size": 32,
              "description": "Counter Register"
            },
            "CFGR2": {
              "offset": "0x24",
              "size": 32,
              "description": "LPTIM configuration register 2"
            }
          },
          "bits": {
            "ISR": {
              "DOWN": {
                "bit": 6,
                "description": "Counter direction change up to\n              down"
              },
              "UP": {
                "bit": 5,
                "description": "Counter direction change down to\n              up"
              },
              "ARROK": {
                "bit": 4,
                "description": "Autoreload register update\n              OK"
              },
              "CMPOK": {
                "bit": 3,
                "description": "Compare register update OK"
              },
              "EXTTRIG": {
                "bit": 2,
                "description": "External trigger edge\n              event"
              },
              "ARRM": {
                "bit": 1,
                "description": "Autoreload match"
              },
              "CMPM": {
                "bit": 0,
                "description": "Compare match"
              }
            },
            "ICR": {
              "DOWNCF": {
                "bit": 6,
                "description": "Direction change to down Clear\n              Flag"
              },
              "UPCF": {
                "bit": 5,
                "description": "Direction change to UP Clear\n              Flag"
              },
              "ARROKCF": {
                "bit": 4,
                "description": "Autoreload register update OK Clear\n              Flag"
              },
              "CMPOKCF": {
                "bit": 3,
                "description": "Compare register update OK Clear\n              Flag"
              },
              "EXTTRIGCF": {
                "bit": 2,
                "description": "External trigger valid edge Clear\n              Flag"
              },
              "ARRMCF": {
                "bit": 1,
                "description": "Autoreload match Clear\n              Flag"
              },
              "CMPMCF": {
                "bit": 0,
                "description": "compare match Clear Flag"
              }
            },
            "IER": {
              "DOWNIE": {
                "bit": 6,
                "description": "Direction change to down Interrupt\n              Enable"
              },
              "UPIE": {
                "bit": 5,
                "description": "Direction change to UP Interrupt\n              Enable"
              },
              "ARROKIE": {
                "bit": 4,
                "description": "Autoreload register update OK Interrupt\n              Enable"
              },
              "CMPOKIE": {
                "bit": 3,
                "description": "Compare register update OK Interrupt\n              Enable"
              },
              "EXTTRIGIE": {
                "bit": 2,
                "description": "External trigger valid edge Interrupt\n              Enable"
              },
              "ARRMIE": {
                "bit": 1,
                "description": "Autoreload match Interrupt\n              Enable"
              },
              "CMPMIE": {
                "bit": 0,
                "description": "Compare match Interrupt\n              Enable"
              }
            },
            "CFGR": {
              "ENC": {
                "bit": 24,
                "description": "Encoder mode enable"
              },
              "COUNTMODE": {
                "bit": 23,
                "description": "counter mode enabled"
              },
              "PRELOAD": {
                "bit": 22,
                "description": "Registers update mode"
              },
              "WAVPOL": {
                "bit": 21,
                "description": "Waveform shape polarity"
              },
              "WAVE": {
                "bit": 20,
                "description": "Waveform shape"
              },
              "TIMOUT": {
                "bit": 19,
                "description": "Timeout enable"
              },
              "TRIGEN": {
                "bit": 17,
                "description": "Trigger enable and\n              polarity",
                "width": 2
              },
              "TRIGSEL": {
                "bit": 13,
                "description": "Trigger selector",
                "width": 3
              },
              "PRESC": {
                "bit": 9,
                "description": "Clock prescaler",
                "width": 3
              },
              "TRGFLT": {
                "bit": 6,
                "description": "Configurable digital filter for\n              trigger",
                "width": 2
              },
              "CKFLT": {
                "bit": 3,
                "description": "Configurable digital filter for external\n              clock",
                "width": 2
              },
              "CKPOL": {
                "bit": 1,
                "description": "Clock Polarity",
                "width": 2
              },
              "CKSEL": {
                "bit": 0,
                "description": "Clock selector"
              }
            },
            "CR": {
              "ENABLE": {
                "bit": 0,
                "description": "LPTIM Enable"
              },
              "SNGSTRT": {
                "bit": 1,
                "description": "LPTIM start in single mode"
              },
              "CNTSTRT": {
                "bit": 2,
                "description": "Timer start in continuous\n              mode"
              },
              "COUNTRST": {
                "bit": 3,
                "description": "Counter reset"
              },
              "RSTARE": {
                "bit": 4,
                "description": "Reset after read enable"
              }
            },
            "CMP": {
              "CMP": {
                "bit": 0,
                "description": "Compare value",
                "width": 16
              }
            },
            "ARR": {
              "ARR": {
                "bit": 0,
                "description": "Auto reload value",
                "width": 16
              }
            },
            "CNT": {
              "CNT": {
                "bit": 0,
                "description": "Counter value",
                "width": 16
              }
            },
            "CFGR2": {
              "IN1SEL": {
                "bit": 0,
                "description": "LPTIM Input 1 selection",
                "width": 2
              },
              "IN2SEL": {
                "bit": 4,
                "description": "LPTIM Input 2 selection",
                "width": 2
              }
            }
          }
        },
        "USART": {
          "instances": [
            {
              "name": "LPUART1",
              "base": "0x58000C00",
              "irq": 142
            },
            {
              "name": "USART1",
              "base": "0x40011000"
            },
            {
              "name": "USART2",
              "base": "0x40004400",
              "irq": 37
            },
            {
              "name": "USART3",
              "base": "0x40004800",
              "irq": 38
            },
            {
              "name": "UART4",
              "base": "0x40004C00",
              "irq": 39
            },
            {
              "name": "UART5",
              "base": "0x40005000",
              "irq": 53
            },
            {
              "name": "USART6",
              "base": "0x40011400",
              "irq": 71
            },
            {
              "name": "UART7",
              "base": "0x40007800",
              "irq": 82
            },
            {
              "name": "UART8",
              "base": "0x40007C00",
              "irq": 83
            }
          ],
          "registers": {
            "CR1": {
              "offset": "0x00",
              "size": 32,
              "description": "Control register 1"
            },
            "CR2": {
              "offset": "0x04",
              "size": 32,
              "description": "Control register 2"
            },
            "CR3": {
              "offset": "0x08",
              "size": 32,
              "description": "Control register 3"
            },
            "BRR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Baud rate register"
            },
            "GTPR": {
              "offset": "0x10",
              "size": 32,
              "description": "Guard time and prescaler\n          register"
            },
            "RTOR": {
              "offset": "0x14",
              "size": 32,
              "description": "Receiver timeout register"
            },
            "RQR": {
              "offset": "0x18",
              "size": 32,
              "description": "Request register"
            },
            "ISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "Interrupt & status\n          register"
            },
            "ICR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt flag clear register"
            },
            "RDR": {
              "offset": "0x24",
              "size": 32,
              "description": "Receive data register"
            },
            "TDR": {
              "offset": "0x28",
              "size": 32,
              "description": "Transmit data register"
            },
            "PRESC": {
              "offset": "0x2C",
              "size": 32,
              "description": "Prescaler register"
            }
          },
          "bits": {
            "CR1": {
              "RXFFIE": {
                "bit": 31,
                "description": "RXFIFO Full interrupt\n              enable"
              },
              "TXFEIE": {
                "bit": 30,
                "description": "TXFIFO empty interrupt\n              enable"
              },
              "FIFOEN": {
                "bit": 29,
                "description": "FIFO mode enable"
              },
              "M1": {
                "bit": 28,
                "description": "Word length"
              },
              "DEAT": {
                "bit": 21,
                "description": "Driver Enable assertion\n              time",
                "width": 5
              },
              "DEDT": {
                "bit": 16,
                "description": "Driver Enable deassertion\n              time",
                "width": 5
              },
              "CMIE": {
                "bit": 14,
                "description": "Character match interrupt\n              enable"
              },
              "MME": {
                "bit": 13,
                "description": "Mute mode enable"
              },
              "M0": {
                "bit": 12,
                "description": "Word length"
              },
              "WAKE": {
                "bit": 11,
                "description": "Receiver wakeup method"
              },
              "PCE": {
                "bit": 10,
                "description": "Parity control enable"
              },
              "PS": {
                "bit": 9,
                "description": "Parity selection"
              },
              "PEIE": {
                "bit": 8,
                "description": "PE interrupt enable"
              },
              "TXEIE": {
                "bit": 7,
                "description": "interrupt enable"
              },
              "TCIE": {
                "bit": 6,
                "description": "Transmission complete interrupt\n              enable"
              },
              "RXNEIE": {
                "bit": 5,
                "description": "RXNE interrupt enable"
              },
              "IDLEIE": {
                "bit": 4,
                "description": "IDLE interrupt enable"
              },
              "TE": {
                "bit": 3,
                "description": "Transmitter enable"
              },
              "RE": {
                "bit": 2,
                "description": "Receiver enable"
              },
              "UESM": {
                "bit": 1,
                "description": "USART enable in Stop mode"
              },
              "UE": {
                "bit": 0,
                "description": "USART enable"
              }
            },
            "CR2": {
              "ADD": {
                "bit": 24,
                "description": "Address of the USART node",
                "width": 8
              },
              "MSBFIRST": {
                "bit": 19,
                "description": "Most significant bit first"
              },
              "DATAINV": {
                "bit": 18,
                "description": "Binary data inversion"
              },
              "TXINV": {
                "bit": 17,
                "description": "TX pin active level\n              inversion"
              },
              "RXINV": {
                "bit": 16,
                "description": "RX pin active level\n              inversion"
              },
              "SWAP": {
                "bit": 15,
                "description": "Swap TX/RX pins"
              },
              "STOP": {
                "bit": 12,
                "description": "STOP bits",
                "width": 2
              },
              "ADDM7": {
                "bit": 4,
                "description": "7-bit Address Detection/4-bit Address\n              Detection"
              }
            },
            "CR3": {
              "TXFTCFG": {
                "bit": 29,
                "description": "TXFIFO threshold\n              configuration",
                "width": 3
              },
              "RXFTIE": {
                "bit": 28,
                "description": "RXFIFO threshold interrupt\n              enable"
              },
              "RXFTCFG": {
                "bit": 25,
                "description": "Receive FIFO threshold\n              configuration",
                "width": 3
              },
              "TXFTIE": {
                "bit": 23,
                "description": "TXFIFO threshold interrupt\n              enable"
              },
              "WUFIE": {
                "bit": 22,
                "description": "Wakeup from Stop mode interrupt\n              enable"
              },
              "WUS": {
                "bit": 20,
                "description": "Wakeup from Stop mode interrupt flag\n              selection",
                "width": 2
              },
              "DEP": {
                "bit": 15,
                "description": "Driver enable polarity\n              selection"
              },
              "DEM": {
                "bit": 14,
                "description": "Driver enable mode"
              },
              "DDRE": {
                "bit": 13,
                "description": "DMA Disable on Reception\n              Error"
              },
              "OVRDIS": {
                "bit": 12,
                "description": "Overrun Disable"
              },
              "CTSIE": {
                "bit": 10,
                "description": "CTS interrupt enable"
              },
              "CTSE": {
                "bit": 9,
                "description": "CTS enable"
              },
              "RTSE": {
                "bit": 8,
                "description": "RTS enable"
              },
              "DMAT": {
                "bit": 7,
                "description": "DMA enable transmitter"
              },
              "DMAR": {
                "bit": 6,
                "description": "DMA enable receiver"
              },
              "HDSEL": {
                "bit": 3,
                "description": "Half-duplex selection"
              },
              "EIE": {
                "bit": 0,
                "description": "Error interrupt enable"
              }
            },
            "BRR": {
              "BRR": {
                "bit": 0,
                "description": "BRR",
                "width": 20
              }
            },
            "GTPR": {
              "GT": {
                "bit": 8,
                "description": "Guard time value",
                "width": 8
              },
              "PSC": {
                "bit": 0,
                "description": "Prescaler value",
                "width": 8
              }
            },
            "RTOR": {
              "BLEN": {
                "bit": 24,
                "description": "Block Length",
                "width": 8
              },
              "RTO": {
                "bit": 0,
                "description": "Receiver timeout value",
                "width": 24
              }
            },
            "RQR": {
              "TXFRQ": {
                "bit": 4,
                "description": "Transmit data flush\n              request"
              },
              "RXFRQ": {
                "bit": 3,
                "description": "Receive data flush request"
              },
              "MMRQ": {
                "bit": 2,
                "description": "Mute mode request"
              },
              "SBKRQ": {
                "bit": 1,
                "description": "Send break request"
              },
              "ABRRQ": {
                "bit": 0,
                "description": "Auto baud rate request"
              }
            },
            "ISR": {
              "TXFT": {
                "bit": 27,
                "description": "TXFIFO threshold flag"
              },
              "RXFT": {
                "bit": 26,
                "description": "RXFIFO threshold flag"
              },
              "RXFF": {
                "bit": 24,
                "description": "RXFIFO Full"
              },
              "TXFE": {
                "bit": 23,
                "description": "TXFIFO Empty"
              },
              "REACK": {
                "bit": 22,
                "description": "REACK"
              },
              "TEACK": {
                "bit": 21,
                "description": "TEACK"
              },
              "WUF": {
                "bit": 20,
                "description": "WUF"
              },
              "RWU": {
                "bit": 19,
                "description": "RWU"
              },
              "SBKF": {
                "bit": 18,
                "description": "SBKF"
              },
              "CMF": {
                "bit": 17,
                "description": "CMF"
              },
              "BUSY": {
                "bit": 16,
                "description": "BUSY"
              },
              "CTS": {
                "bit": 10,
                "description": "CTS"
              },
              "CTSIF": {
                "bit": 9,
                "description": "CTSIF"
              },
              "TXE": {
                "bit": 7,
                "description": "TXE"
              },
              "TC": {
                "bit": 6,
                "description": "TC"
              },
              "RXNE": {
                "bit": 5,
                "description": "RXNE"
              },
              "IDLE": {
                "bit": 4,
                "description": "IDLE"
              },
              "ORE": {
                "bit": 3,
                "description": "ORE"
              },
              "NE": {
                "bit": 2,
                "description": "NE"
              },
              "FE": {
                "bit": 1,
                "description": "FE"
              },
              "PE": {
                "bit": 0,
                "description": "PE"
              }
            },
            "ICR": {
              "WUCF": {
                "bit": 20,
                "description": "Wakeup from Stop mode clear\n              flag"
              },
              "CMCF": {
                "bit": 17,
                "description": "Character match clear flag"
              },
              "CTSCF": {
                "bit": 9,
                "description": "CTS clear flag"
              },
              "TCCF": {
                "bit": 6,
                "description": "Transmission complete clear\n              flag"
              },
              "IDLECF": {
                "bit": 4,
                "description": "Idle line detected clear\n              flag"
              },
              "ORECF": {
                "bit": 3,
                "description": "Overrun error clear flag"
              },
              "NCF": {
                "bit": 2,
                "description": "Noise detected clear flag"
              },
              "FECF": {
                "bit": 1,
                "description": "Framing error clear flag"
              },
              "PECF": {
                "bit": 0,
                "description": "Parity error clear flag"
              }
            },
            "RDR": {
              "RDR": {
                "bit": 0,
                "description": "Receive data value",
                "width": 9
              }
            },
            "TDR": {
              "TDR": {
                "bit": 0,
                "description": "Transmit data value",
                "width": 9
              }
            },
            "PRESC": {
              "PRESCALER": {
                "bit": 0,
                "description": "Clock prescaler",
                "width": 4
              }
            }
          }
        },
        "SYSCFG": {
          "instances": [
            {
              "name": "SYSCFG",
              "base": "0x58000400"
            }
          ],
          "registers": {
            "PMCR": {
              "offset": "0x04",
              "size": 32,
              "description": "peripheral mode configuration\n          register"
            },
            "EXTICR1": {
              "offset": "0x08",
              "size": 32,
              "description": "external interrupt configuration register\n          1"
            },
            "EXTICR2": {
              "offset": "0x0C",
              "size": 32,
              "description": "external interrupt configuration register\n          2"
            },
            "EXTICR3": {
              "offset": "0x10",
              "size": 32,
              "description": "external interrupt configuration register\n          3"
            },
            "EXTICR4": {
              "offset": "0x14",
              "size": 32,
              "description": "external interrupt configuration register\n          4"
            },
            "CCCSR": {
              "offset": "0x20",
              "size": 32,
              "description": "compensation cell control/status\n          register"
            },
            "CCVR": {
              "offset": "0x24",
              "size": 32,
              "description": "SYSCFG compensation cell value\n          register"
            },
            "CCCR": {
              "offset": "0x28",
              "size": 32,
              "description": "SYSCFG compensation cell code\n          register"
            },
            "PWRCR": {
              "offset": "0x2C",
              "size": 32,
              "description": "SYSCFG power control register"
            },
            "PKGR": {
              "offset": "0x124",
              "size": 32,
              "description": "SYSCFG package register"
            },
            "UR0": {
              "offset": "0x300",
              "size": 32,
              "description": "SYSCFG user register 0"
            },
            "UR2": {
              "offset": "0x308",
              "size": 32,
              "description": "SYSCFG user register 2"
            },
            "UR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "SYSCFG user register 3"
            },
            "UR4": {
              "offset": "0x310",
              "size": 32,
              "description": "SYSCFG user register 4"
            },
            "UR5": {
              "offset": "0x314",
              "size": 32,
              "description": "SYSCFG user register 5"
            },
            "UR6": {
              "offset": "0x318",
              "size": 32,
              "description": "SYSCFG user register 6"
            },
            "UR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "SYSCFG user register 7"
            },
            "UR8": {
              "offset": "0x320",
              "size": 32,
              "description": "SYSCFG user register 8"
            },
            "UR9": {
              "offset": "0x324",
              "size": 32,
              "description": "SYSCFG user register 9"
            },
            "UR10": {
              "offset": "0x328",
              "size": 32,
              "description": "SYSCFG user register 10"
            },
            "UR11": {
              "offset": "0x32C",
              "size": 32,
              "description": "SYSCFG user register 11"
            },
            "UR12": {
              "offset": "0x330",
              "size": 32,
              "description": "SYSCFG user register 12"
            },
            "UR13": {
              "offset": "0x334",
              "size": 32,
              "description": "SYSCFG user register 13"
            },
            "UR14": {
              "offset": "0x338",
              "size": 32,
              "description": "SYSCFG user register 14"
            },
            "UR15": {
              "offset": "0x33C",
              "size": 32,
              "description": "SYSCFG user register 15"
            },
            "UR16": {
              "offset": "0x340",
              "size": 32,
              "description": "SYSCFG user register 16"
            },
            "UR17": {
              "offset": "0x344",
              "size": 32,
              "description": "SYSCFG user register 17"
            }
          },
          "bits": {
            "PMCR": {
              "I2C1FMP": {
                "bit": 0,
                "description": "I2C1 Fm+"
              },
              "I2C2FMP": {
                "bit": 1,
                "description": "I2C2 Fm+"
              },
              "I2C3FMP": {
                "bit": 2,
                "description": "I2C3 Fm+"
              },
              "I2C4FMP": {
                "bit": 3,
                "description": "I2C4 Fm+"
              },
              "PB6FMP": {
                "bit": 4,
                "description": "PB(6) Fm+"
              },
              "PB7FMP": {
                "bit": 5,
                "description": "PB(7) Fast Mode Plus"
              },
              "PB8FMP": {
                "bit": 6,
                "description": "PB(8) Fast Mode Plus"
              },
              "PB9FMP": {
                "bit": 7,
                "description": "PB(9) Fm+"
              },
              "BOOSTE": {
                "bit": 8,
                "description": "Booster Enable"
              },
              "BOOSTVDDSEL": {
                "bit": 9,
                "description": "Analog switch supply voltage selection"
              },
              "EPIS": {
                "bit": 21,
                "description": "Ethernet PHY Interface\n              Selection",
                "width": 3
              },
              "PA0SO": {
                "bit": 24,
                "description": "PA0 Switch Open"
              },
              "PA1SO": {
                "bit": 25,
                "description": "PA1 Switch Open"
              },
              "PC2SO": {
                "bit": 26,
                "description": "PC2 Switch Open"
              },
              "PC3SO": {
                "bit": 27,
                "description": "PC3 Switch Open"
              }
            },
            "EXTICR1": {
              "EXTI3": {
                "bit": 12,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI2": {
                "bit": 8,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI1": {
                "bit": 4,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              },
              "EXTI0": {
                "bit": 0,
                "description": "EXTI x configuration (x = 0 to\n              3)",
                "width": 4
              }
            },
            "EXTICR2": {
              "EXTI7": {
                "bit": 12,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI6": {
                "bit": 8,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI5": {
                "bit": 4,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              },
              "EXTI4": {
                "bit": 0,
                "description": "EXTI x configuration (x = 4 to\n              7)",
                "width": 4
              }
            },
            "EXTICR3": {
              "EXTI11": {
                "bit": 12,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI10": {
                "bit": 8,
                "description": "EXTI10",
                "width": 4
              },
              "EXTI9": {
                "bit": 4,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              },
              "EXTI8": {
                "bit": 0,
                "description": "EXTI x configuration (x = 8 to\n              11)",
                "width": 4
              }
            },
            "EXTICR4": {
              "EXTI15": {
                "bit": 12,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI14": {
                "bit": 8,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI13": {
                "bit": 4,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              },
              "EXTI12": {
                "bit": 0,
                "description": "EXTI x configuration (x = 12 to\n              15)",
                "width": 4
              }
            },
            "CCCSR": {
              "EN": {
                "bit": 0,
                "description": "enable"
              },
              "CS": {
                "bit": 1,
                "description": "Code selection"
              },
              "READY": {
                "bit": 8,
                "description": "Compensation cell ready\n              flag"
              },
              "HSLV": {
                "bit": 16,
                "description": "High-speed at low-voltage"
              }
            },
            "CCVR": {
              "NCV": {
                "bit": 0,
                "description": "NMOS compensation value",
                "width": 4
              },
              "PCV": {
                "bit": 4,
                "description": "PMOS compensation value",
                "width": 4
              }
            },
            "CCCR": {
              "NCC": {
                "bit": 0,
                "description": "NMOS compensation code",
                "width": 4
              },
              "PCC": {
                "bit": 4,
                "description": "PMOS compensation code",
                "width": 4
              }
            },
            "PWRCR": {
              "ODEN": {
                "bit": 0,
                "description": "Overdrive enable",
                "width": 4
              }
            },
            "PKGR": {
              "PKG": {
                "bit": 0,
                "description": "Package",
                "width": 4
              }
            },
            "UR0": {
              "BKS": {
                "bit": 0,
                "description": "Bank Swap"
              },
              "RDP": {
                "bit": 16,
                "description": "Readout protection",
                "width": 8
              }
            },
            "UR2": {
              "BORH": {
                "bit": 0,
                "description": "BOR_LVL Brownout Reset Threshold\n              Level",
                "width": 2
              },
              "BOOT_ADD0": {
                "bit": 16,
                "description": "Boot Address 0",
                "width": 16
              }
            },
            "UR3": {
              "BOOT_ADD1": {
                "bit": 16,
                "description": "Boot Address 1",
                "width": 16
              }
            },
            "UR4": {
              "MEPAD_1": {
                "bit": 16,
                "description": "Mass Erase Protected Area Disabled for\n              bank 1"
              }
            },
            "UR5": {
              "MESAD_1": {
                "bit": 0,
                "description": "Mass erase secured area disabled for\n              bank 1"
              },
              "WRPN_1": {
                "bit": 16,
                "description": "Write protection for flash bank\n              1",
                "width": 8
              }
            },
            "UR6": {
              "PA_BEG_1": {
                "bit": 0,
                "description": "Protected area start address for bank\n              1",
                "width": 12
              },
              "PA_END_1": {
                "bit": 16,
                "description": "Protected area end address for bank\n              1",
                "width": 12
              }
            },
            "UR7": {
              "SA_BEG_1": {
                "bit": 0,
                "description": "Secured area start address for bank\n              1",
                "width": 12
              },
              "SA_END_1": {
                "bit": 16,
                "description": "Secured area end address for bank\n              1",
                "width": 12
              }
            },
            "UR8": {
              "MEPAD_2": {
                "bit": 0,
                "description": "Mass erase protected area disabled for\n              bank 2"
              },
              "MESAD_2": {
                "bit": 16,
                "description": "Mass erase secured area disabled for\n              bank 2"
              }
            },
            "UR9": {
              "WRPN_2": {
                "bit": 0,
                "description": "Write protection for flash bank\n              2",
                "width": 8
              },
              "PA_BEG_2": {
                "bit": 16,
                "description": "Protected area start address for bank\n              2",
                "width": 12
              }
            },
            "UR10": {
              "PA_END_2": {
                "bit": 0,
                "description": "Protected area end address for bank\n              2",
                "width": 12
              },
              "SA_BEG_2": {
                "bit": 16,
                "description": "Secured area start address for bank\n              2",
                "width": 12
              }
            },
            "UR11": {
              "SA_END_2": {
                "bit": 0,
                "description": "Secured area end address for bank\n              2",
                "width": 12
              },
              "IWDG1M": {
                "bit": 16,
                "description": "Independent Watchdog 1\n              mode"
              }
            },
            "UR12": {
              "SECURE": {
                "bit": 16,
                "description": "Secure mode"
              }
            },
            "UR13": {
              "SDRS": {
                "bit": 0,
                "description": "Secured DTCM RAM Size",
                "width": 2
              },
              "D1SBRST": {
                "bit": 16,
                "description": "D1 Standby reset"
              }
            },
            "UR14": {
              "D1STPRST": {
                "bit": 0,
                "description": "D1 Stop Reset"
              }
            },
            "UR15": {
              "FZIWDGSTB": {
                "bit": 16,
                "description": "Freeze independent watchdog in Standby\n              mode"
              }
            },
            "UR16": {
              "FZIWDGSTP": {
                "bit": 0,
                "description": "Freeze independent watchdog in Stop\n              mode"
              },
              "PKP": {
                "bit": 16,
                "description": "Private key programmed"
              }
            },
            "UR17": {
              "IO_HSLV": {
                "bit": 0,
                "description": "I/O high speed / low\n              voltage"
              }
            }
          }
        },
        "EXTI": {
          "instances": [
            {
              "name": "EXTI",
              "base": "0x58000000",
              "irq": 1
            }
          ],
          "registers": {
            "RTSR1": {
              "offset": "0x00",
              "size": 32,
              "description": "EXTI rising trigger selection\n          register"
            },
            "FTSR1": {
              "offset": "0x04",
              "size": 32,
              "description": "EXTI falling trigger selection\n          register"
            },
            "SWIER1": {
              "offset": "0x08",
              "size": 32,
              "description": "EXTI software interrupt event\n          register"
            },
            "D3PMR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "EXTI D3 pending mask register"
            },
            "D3PCR1L": {
              "offset": "0x10",
              "size": 32,
              "description": "EXTI D3 pending clear selection register\n          low"
            },
            "D3PCR1H": {
              "offset": "0x14",
              "size": 32,
              "description": "EXTI D3 pending clear selection register\n          high"
            },
            "RTSR2": {
              "offset": "0x20",
              "size": 32,
              "description": "EXTI rising trigger selection\n          register"
            },
            "FTSR2": {
              "offset": "0x24",
              "size": 32,
              "description": "EXTI falling trigger selection\n          register"
            },
            "SWIER2": {
              "offset": "0x28",
              "size": 32,
              "description": "EXTI software interrupt event\n          register"
            },
            "D3PMR2": {
              "offset": "0x2C",
              "size": 32,
              "description": "EXTI D3 pending mask register"
            },
            "D3PCR2L": {
              "offset": "0x30",
              "size": 32,
              "description": "EXTI D3 pending clear selection register\n          low"
            },
            "D3PCR2H": {
              "offset": "0x34",
              "size": 32,
              "description": "EXTI D3 pending clear selection register\n          high"
            },
            "RTSR3": {
              "offset": "0x40",
              "size": 32,
              "description": "EXTI rising trigger selection\n          register"
            },
            "FTSR3": {
              "offset": "0x44",
              "size": 32,
              "description": "EXTI falling trigger selection\n          register"
            },
            "SWIER3": {
              "offset": "0x48",
              "size": 32,
              "description": "EXTI software interrupt event\n          register"
            },
            "D3PMR3": {
              "offset": "0x4C",
              "size": 32,
              "description": "EXTI D3 pending mask register"
            },
            "D3PCR3H": {
              "offset": "0x54",
              "size": 32,
              "description": "EXTI D3 pending clear selection register\n          high"
            },
            "CPUIMR1": {
              "offset": "0x80",
              "size": 32,
              "description": "EXTI interrupt mask register"
            },
            "CPUEMR1": {
              "offset": "0x84",
              "size": 32,
              "description": "EXTI event mask register"
            },
            "CPUPR1": {
              "offset": "0x88",
              "size": 32,
              "description": "EXTI pending register"
            },
            "CPUIMR2": {
              "offset": "0x90",
              "size": 32,
              "description": "EXTI interrupt mask register"
            },
            "CPUEMR2": {
              "offset": "0x94",
              "size": 32,
              "description": "EXTI event mask register"
            },
            "CPUPR2": {
              "offset": "0x98",
              "size": 32,
              "description": "EXTI pending register"
            },
            "CPUIMR3": {
              "offset": "0xA0",
              "size": 32,
              "description": "EXTI interrupt mask register"
            },
            "CPUEMR3": {
              "offset": "0xA4",
              "size": 32,
              "description": "EXTI event mask register"
            },
            "CPUPR3": {
              "offset": "0xA8",
              "size": 32,
              "description": "EXTI pending register"
            }
          },
          "bits": {
            "RTSR1": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR17": {
                "bit": 17,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR18": {
                "bit": 18,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR19": {
                "bit": 19,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR20": {
                "bit": 20,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR21": {
                "bit": 21,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              }
            },
            "FTSR1": {
              "TR0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR17": {
                "bit": 17,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR18": {
                "bit": 18,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR19": {
                "bit": 19,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR20": {
                "bit": 20,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "TR21": {
                "bit": 21,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              }
            },
            "SWIER1": {
              "SWIER0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER17": {
                "bit": 17,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER18": {
                "bit": 18,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER19": {
                "bit": 19,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER20": {
                "bit": 20,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "SWIER21": {
                "bit": 21,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              }
            },
            "D3PMR1": {
              "MR0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR19": {
                "bit": 19,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR20": {
                "bit": 20,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR21": {
                "bit": 21,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR25": {
                "bit": 25,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              }
            },
            "D3PCR1L": {
              "PCS0": {
                "bit": 0,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS1": {
                "bit": 2,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS2": {
                "bit": 4,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS3": {
                "bit": 6,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS4": {
                "bit": 8,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS5": {
                "bit": 10,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS6": {
                "bit": 12,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS7": {
                "bit": 14,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS8": {
                "bit": 16,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS9": {
                "bit": 18,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS10": {
                "bit": 20,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS11": {
                "bit": 22,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS12": {
                "bit": 24,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS13": {
                "bit": 26,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS14": {
                "bit": 28,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              },
              "PCS15": {
                "bit": 30,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              (n/2)",
                "width": 2
              }
            },
            "D3PCR1H": {
              "PCS19": {
                "bit": 6,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)",
                "width": 2
              },
              "PCS20": {
                "bit": 8,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)",
                "width": 2
              },
              "PCS21": {
                "bit": 10,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)",
                "width": 2
              },
              "PCS25": {
                "bit": 18,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+32)/2)",
                "width": 2
              }
            },
            "RTSR2": {
              "TR49": {
                "bit": 17,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input x+32"
              },
              "TR51": {
                "bit": 19,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input x+32"
              }
            },
            "FTSR2": {
              "TR49": {
                "bit": 17,
                "description": "Falling trigger event configuration bit\n              of Configurable Event input x+32"
              },
              "TR51": {
                "bit": 19,
                "description": "Falling trigger event configuration bit\n              of Configurable Event input x+32"
              }
            },
            "SWIER2": {
              "SWIER49": {
                "bit": 17,
                "description": "Software interrupt on line\n              x+32"
              },
              "SWIER51": {
                "bit": 19,
                "description": "Software interrupt on line\n              x+32"
              }
            },
            "D3PMR2": {
              "MR34": {
                "bit": 2,
                "description": "D3 Pending Mask on Event input\n              x+32"
              },
              "MR35": {
                "bit": 3,
                "description": "D3 Pending Mask on Event input\n              x+32"
              },
              "MR41": {
                "bit": 9,
                "description": "D3 Pending Mask on Event input\n              x+32"
              },
              "MR48": {
                "bit": 16,
                "description": "D3 Pending Mask on Event input\n              x+32"
              },
              "MR49": {
                "bit": 17,
                "description": "D3 Pending Mask on Event input\n              x+32"
              },
              "MR50": {
                "bit": 18,
                "description": "D3 Pending Mask on Event input\n              x+32"
              },
              "MR51": {
                "bit": 19,
                "description": "D3 Pending Mask on Event input\n              x+32"
              },
              "MR52": {
                "bit": 20,
                "description": "D3 Pending Mask on Event input\n              x+32"
              },
              "MR53": {
                "bit": 21,
                "description": "D3 Pending Mask on Event input\n              x+32"
              }
            },
            "D3PCR2L": {
              "PCS35": {
                "bit": 6,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)",
                "width": 2
              },
              "PCS34": {
                "bit": 4,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)",
                "width": 2
              },
              "PCS41": {
                "bit": 18,
                "description": "D3 Pending request clear input signal\n              selection on Event input x = truncate\n              ((n+64)/2)",
                "width": 2
              }
            },
            "D3PCR2H": {
              "PCS48": {
                "bit": 0,
                "description": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)",
                "width": 2
              },
              "PCS49": {
                "bit": 2,
                "description": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)",
                "width": 2
              },
              "PCS50": {
                "bit": 4,
                "description": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)",
                "width": 2
              },
              "PCS51": {
                "bit": 6,
                "description": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)",
                "width": 2
              },
              "PCS52": {
                "bit": 8,
                "description": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)",
                "width": 2
              },
              "PCS53": {
                "bit": 10,
                "description": "Pending request clear input signal\n              selection on Event input x= truncate\n              ((n+96)/2)",
                "width": 2
              }
            },
            "RTSR3": {
              "TR82": {
                "bit": 18,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input x+64"
              },
              "TR84": {
                "bit": 20,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input x+64"
              },
              "TR85": {
                "bit": 21,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input x+64"
              },
              "TR86": {
                "bit": 22,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input x+64"
              }
            },
            "FTSR3": {
              "TR82": {
                "bit": 18,
                "description": "Falling trigger event configuration bit\n              of Configurable Event input x+64"
              },
              "TR84": {
                "bit": 20,
                "description": "Falling trigger event configuration bit\n              of Configurable Event input x+64"
              },
              "TR85": {
                "bit": 21,
                "description": "Falling trigger event configuration bit\n              of Configurable Event input x+64"
              },
              "TR86": {
                "bit": 22,
                "description": "Falling trigger event configuration bit\n              of Configurable Event input x+64"
              }
            },
            "SWIER3": {
              "SWIER82": {
                "bit": 18,
                "description": "Software interrupt on line\n              x+64"
              },
              "SWIER84": {
                "bit": 20,
                "description": "Software interrupt on line\n              x+64"
              },
              "SWIER85": {
                "bit": 21,
                "description": "Software interrupt on line\n              x+64"
              },
              "SWIER86": {
                "bit": 22,
                "description": "Software interrupt on line\n              x+64"
              }
            },
            "D3PMR3": {
              "MR88": {
                "bit": 24,
                "description": "D3 Pending Mask on Event input\n              x+64"
              }
            },
            "D3PCR3H": {
              "PCS88": {
                "bit": 18,
                "description": "D3 Pending request clear input signal\n              selection on Event input x= truncate\n              N+160/2",
                "width": 2
              }
            },
            "CPUIMR1": {
              "MR0": {
                "bit": 0,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR1": {
                "bit": 1,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR2": {
                "bit": 2,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR3": {
                "bit": 3,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR4": {
                "bit": 4,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR5": {
                "bit": 5,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR6": {
                "bit": 6,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR7": {
                "bit": 7,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR8": {
                "bit": 8,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR9": {
                "bit": 9,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR10": {
                "bit": 10,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR11": {
                "bit": 11,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR12": {
                "bit": 12,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR13": {
                "bit": 13,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR14": {
                "bit": 14,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR15": {
                "bit": 15,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR16": {
                "bit": 16,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR17": {
                "bit": 17,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR18": {
                "bit": 18,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR19": {
                "bit": 19,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR20": {
                "bit": 20,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR21": {
                "bit": 21,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR22": {
                "bit": 22,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR23": {
                "bit": 23,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR24": {
                "bit": 24,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR25": {
                "bit": 25,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR26": {
                "bit": 26,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR27": {
                "bit": 27,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR28": {
                "bit": 28,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR29": {
                "bit": 29,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR30": {
                "bit": 30,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              },
              "MR31": {
                "bit": 31,
                "description": "Rising trigger event configuration bit\n              of Configurable Event input"
              }
            },
            "CPUEMR1": {
              "MR0": {
                "bit": 0,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR1": {
                "bit": 1,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR2": {
                "bit": 2,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR3": {
                "bit": 3,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR4": {
                "bit": 4,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR5": {
                "bit": 5,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR6": {
                "bit": 6,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR7": {
                "bit": 7,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR8": {
                "bit": 8,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR9": {
                "bit": 9,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR10": {
                "bit": 10,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR11": {
                "bit": 11,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR12": {
                "bit": 12,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR13": {
                "bit": 13,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR14": {
                "bit": 14,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR15": {
                "bit": 15,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR16": {
                "bit": 16,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR17": {
                "bit": 17,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR18": {
                "bit": 18,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR19": {
                "bit": 19,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR20": {
                "bit": 20,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR21": {
                "bit": 21,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR22": {
                "bit": 22,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR23": {
                "bit": 23,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR24": {
                "bit": 24,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR25": {
                "bit": 25,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR26": {
                "bit": 26,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR27": {
                "bit": 27,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR28": {
                "bit": 28,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR29": {
                "bit": 29,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR30": {
                "bit": 30,
                "description": "CPU Event mask on Event input\n              x"
              },
              "MR31": {
                "bit": 31,
                "description": "CPU Event mask on Event input\n              x"
              }
            },
            "CPUPR1": {
              "PR0": {
                "bit": 0,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR1": {
                "bit": 1,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR2": {
                "bit": 2,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR3": {
                "bit": 3,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR4": {
                "bit": 4,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR5": {
                "bit": 5,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR6": {
                "bit": 6,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR7": {
                "bit": 7,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR8": {
                "bit": 8,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR9": {
                "bit": 9,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR10": {
                "bit": 10,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR11": {
                "bit": 11,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR12": {
                "bit": 12,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR13": {
                "bit": 13,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR14": {
                "bit": 14,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR15": {
                "bit": 15,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR16": {
                "bit": 16,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR17": {
                "bit": 17,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR18": {
                "bit": 18,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR19": {
                "bit": 19,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR20": {
                "bit": 20,
                "description": "CPU Event mask on Event input\n              x"
              },
              "PR21": {
                "bit": 21,
                "description": "CPU Event mask on Event input\n              x"
              }
            },
            "CPUIMR2": {
              "MR0": {
                "bit": 0,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR1": {
                "bit": 1,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR2": {
                "bit": 2,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR3": {
                "bit": 3,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR4": {
                "bit": 4,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR5": {
                "bit": 5,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR6": {
                "bit": 6,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR7": {
                "bit": 7,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR8": {
                "bit": 8,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR9": {
                "bit": 9,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR10": {
                "bit": 10,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR11": {
                "bit": 11,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR12": {
                "bit": 12,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR14": {
                "bit": 14,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR15": {
                "bit": 15,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR16": {
                "bit": 16,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR17": {
                "bit": 17,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR18": {
                "bit": 18,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR19": {
                "bit": 19,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR20": {
                "bit": 20,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR21": {
                "bit": 21,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR22": {
                "bit": 22,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR23": {
                "bit": 23,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR24": {
                "bit": 24,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR25": {
                "bit": 25,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR26": {
                "bit": 26,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR27": {
                "bit": 27,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR28": {
                "bit": 28,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR29": {
                "bit": 29,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR30": {
                "bit": 30,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR31": {
                "bit": 31,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              }
            },
            "CPUEMR2": {
              "MR32": {
                "bit": 0,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR33": {
                "bit": 1,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR34": {
                "bit": 2,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR35": {
                "bit": 3,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR36": {
                "bit": 4,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR37": {
                "bit": 5,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR38": {
                "bit": 6,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR39": {
                "bit": 7,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR40": {
                "bit": 8,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR41": {
                "bit": 9,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR42": {
                "bit": 10,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR43": {
                "bit": 11,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR44": {
                "bit": 12,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR46": {
                "bit": 14,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR47": {
                "bit": 15,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR48": {
                "bit": 16,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR49": {
                "bit": 17,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR50": {
                "bit": 18,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR51": {
                "bit": 19,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR52": {
                "bit": 20,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR53": {
                "bit": 21,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR54": {
                "bit": 22,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR55": {
                "bit": 23,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR56": {
                "bit": 24,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR57": {
                "bit": 25,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR58": {
                "bit": 26,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR59": {
                "bit": 27,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR60": {
                "bit": 28,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR61": {
                "bit": 29,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR62": {
                "bit": 30,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              },
              "MR63": {
                "bit": 31,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+32"
              }
            },
            "CPUPR2": {
              "PR49": {
                "bit": 17,
                "description": "Configurable event inputs x+32 Pending\n              bit"
              },
              "PR51": {
                "bit": 19,
                "description": "Configurable event inputs x+32 Pending\n              bit"
              }
            },
            "CPUIMR3": {
              "MR64": {
                "bit": 0,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR65": {
                "bit": 1,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR66": {
                "bit": 2,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR67": {
                "bit": 3,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR68": {
                "bit": 4,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR69": {
                "bit": 5,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR70": {
                "bit": 6,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR71": {
                "bit": 7,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR72": {
                "bit": 8,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR73": {
                "bit": 9,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR74": {
                "bit": 10,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR75": {
                "bit": 11,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR76": {
                "bit": 12,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR77": {
                "bit": 13,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR78": {
                "bit": 14,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR79": {
                "bit": 15,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR80": {
                "bit": 16,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR82": {
                "bit": 18,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR84": {
                "bit": 20,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR85": {
                "bit": 21,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR86": {
                "bit": 22,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR87": {
                "bit": 23,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              },
              "MR88": {
                "bit": 24,
                "description": "CPU Interrupt Mask on Direct Event input\n              x+64"
              }
            },
            "CPUEMR3": {
              "MR64": {
                "bit": 0,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR65": {
                "bit": 1,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR66": {
                "bit": 2,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR67": {
                "bit": 3,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR68": {
                "bit": 4,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR69": {
                "bit": 5,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR70": {
                "bit": 6,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR71": {
                "bit": 7,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR72": {
                "bit": 8,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR73": {
                "bit": 9,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR74": {
                "bit": 10,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR75": {
                "bit": 11,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR76": {
                "bit": 12,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR77": {
                "bit": 13,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR78": {
                "bit": 14,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR79": {
                "bit": 15,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR80": {
                "bit": 16,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR82": {
                "bit": 18,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR84": {
                "bit": 20,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR85": {
                "bit": 21,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR86": {
                "bit": 22,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR87": {
                "bit": 23,
                "description": "CPU Event mask on Event input\n              x+64"
              },
              "MR88": {
                "bit": 24,
                "description": "CPU Event mask on Event input\n              x+64"
              }
            },
            "CPUPR3": {
              "PR82": {
                "bit": 18,
                "description": "Configurable event inputs x+64 Pending\n              bit"
              },
              "PR84": {
                "bit": 20,
                "description": "Configurable event inputs x+64 Pending\n              bit"
              },
              "PR85": {
                "bit": 21,
                "description": "Configurable event inputs x+64 Pending\n              bit"
              },
              "PR86": {
                "bit": 22,
                "description": "Configurable event inputs x+64 Pending\n              bit"
              }
            }
          }
        },
        "FLASH": {
          "instances": [
            {
              "name": "Flash",
              "base": "0x52002000",
              "irq": 4
            }
          ],
          "registers": {
            "ACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Access control register"
            },
            "ACR_": {
              "offset": "0x100",
              "size": 32,
              "description": "Access control register"
            },
            "KEYR1": {
              "offset": "0x04",
              "size": 32,
              "description": "FLASH key register for bank 1"
            },
            "OPTKEYR": {
              "offset": "0x08",
              "size": 32,
              "description": "FLASH option key register"
            },
            "OPTKEYR_": {
              "offset": "0x108",
              "size": 32,
              "description": "FLASH option key register"
            },
            "CR1": {
              "offset": "0x0C",
              "size": 32,
              "description": "FLASH control register for bank\n          1"
            },
            "SR1": {
              "offset": "0x10",
              "size": 32,
              "description": "FLASH status register for bank\n          1"
            },
            "CCR1": {
              "offset": "0x14",
              "size": 32,
              "description": "FLASH clear control register for bank\n          1"
            },
            "OPTCR": {
              "offset": "0x18",
              "size": 32,
              "description": "FLASH option control register"
            },
            "OPTCR_": {
              "offset": "0x118",
              "size": 32,
              "description": "FLASH option control register"
            },
            "OPTSR_CUR_": {
              "offset": "0x11C",
              "size": 32,
              "description": "FLASH option status register"
            },
            "OPTSR_CUR": {
              "offset": "0x1C",
              "size": 32,
              "description": "FLASH option status register"
            },
            "OPTSR_PRG": {
              "offset": "0x20",
              "size": 32,
              "description": "FLASH option status register"
            },
            "OPTSR_PRG_": {
              "offset": "0x120",
              "size": 32,
              "description": "FLASH option status register"
            },
            "OPTCCR_": {
              "offset": "0x124",
              "size": 32,
              "description": "FLASH option clear control\n          register"
            },
            "OPTCCR": {
              "offset": "0x24",
              "size": 32,
              "description": "FLASH option clear control\n          register"
            },
            "PRAR_CUR1": {
              "offset": "0x28",
              "size": 32,
              "description": "FLASH protection address for bank\n          1"
            },
            "PRAR_PRG1": {
              "offset": "0x2C",
              "size": 32,
              "description": "FLASH protection address for bank\n          1"
            },
            "SCAR_CUR1": {
              "offset": "0x30",
              "size": 32,
              "description": "FLASH secure address for bank\n          1"
            },
            "SCAR_PRG1": {
              "offset": "0x34",
              "size": 32,
              "description": "FLASH secure address for bank\n          1"
            },
            "WPSN_CUR1R": {
              "offset": "0x38",
              "size": 32,
              "description": "FLASH write sector protection for bank\n          1"
            },
            "WPSN_PRG1R": {
              "offset": "0x3C",
              "size": 32,
              "description": "FLASH write sector protection for bank\n          1"
            },
            "BOOT_CURR": {
              "offset": "0x40",
              "size": 32,
              "description": "FLASH register with boot\n          address"
            },
            "BOOT_PRGR": {
              "offset": "0x44",
              "size": 32,
              "description": "FLASH register with boot\n          address"
            },
            "CRCCR1": {
              "offset": "0x50",
              "size": 32,
              "description": "FLASH CRC control register for bank\n          1"
            },
            "CRCSADD1R": {
              "offset": "0x54",
              "size": 32,
              "description": "FLASH CRC start address register for bank\n          1"
            },
            "CRCEADD1R": {
              "offset": "0x58",
              "size": 32,
              "description": "FLASH CRC end address register for bank\n          1"
            },
            "CRCDATAR": {
              "offset": "0x5C",
              "size": 32,
              "description": "FLASH CRC data register"
            },
            "ECC_FA1R": {
              "offset": "0x60",
              "size": 32,
              "description": "FLASH ECC fail address for bank\n          1"
            },
            "KEYR2": {
              "offset": "0x104",
              "size": 32,
              "description": "FLASH key register for bank 2"
            },
            "CR2": {
              "offset": "0x10C",
              "size": 32,
              "description": "FLASH control register for bank\n          2"
            },
            "SR2": {
              "offset": "0x110",
              "size": 32,
              "description": "FLASH status register for bank\n          2"
            },
            "CCR2": {
              "offset": "0x114",
              "size": 32,
              "description": "FLASH clear control register for bank\n          2"
            },
            "PRAR_CUR2": {
              "offset": "0x128",
              "size": 32,
              "description": "FLASH protection address for bank\n          1"
            },
            "PRAR_PRG2": {
              "offset": "0x2C",
              "size": 32,
              "description": "FLASH protection address for bank\n          2"
            },
            "SCAR_CUR2": {
              "offset": "0x130",
              "size": 32,
              "description": "FLASH secure address for bank\n          2"
            },
            "SCAR_PRG2": {
              "offset": "0x134",
              "size": 32,
              "description": "FLASH secure address for bank\n          2"
            },
            "WPSN_CUR2R": {
              "offset": "0x138",
              "size": 32,
              "description": "FLASH write sector protection for bank\n          2"
            },
            "WPSN_PRG2R": {
              "offset": "0x13C",
              "size": 32,
              "description": "FLASH write sector protection for bank\n          2"
            },
            "CRCCR2": {
              "offset": "0x150",
              "size": 32,
              "description": "FLASH CRC control register for bank\n          1"
            },
            "CRCSADD2R": {
              "offset": "0x154",
              "size": 32,
              "description": "FLASH CRC start address register for bank\n          2"
            },
            "CRCEADD2R": {
              "offset": "0x158",
              "size": 32,
              "description": "FLASH CRC end address register for bank\n          2"
            },
            "ECC_FA2R": {
              "offset": "0x160",
              "size": 32,
              "description": "FLASH ECC fail address for bank\n          2"
            }
          },
          "bits": {
            "ACR": {
              "LATENCY": {
                "bit": 0,
                "description": "Read latency",
                "width": 3
              },
              "WRHIGHFREQ": {
                "bit": 4,
                "description": "Flash signal delay",
                "width": 2
              }
            },
            "ACR_": {
              "LATENCY": {
                "bit": 0,
                "description": "Read latency",
                "width": 3
              },
              "WRHIGHFREQ": {
                "bit": 4,
                "description": "Flash signal delay",
                "width": 2
              }
            },
            "KEYR1": {
              "KEYR1": {
                "bit": 0,
                "description": "Bank 1 access configuration unlock\n              key",
                "width": 32
              }
            },
            "OPTKEYR": {
              "OPTKEYR": {
                "bit": 0,
                "description": "Unlock key option bytes",
                "width": 32
              }
            },
            "OPTKEYR_": {
              "OPTKEYR": {
                "bit": 0,
                "description": "Unlock key option bytes",
                "width": 32
              }
            },
            "CR1": {
              "LOCK1": {
                "bit": 0,
                "description": "Bank 1 configuration lock\n              bit"
              },
              "PG1": {
                "bit": 1,
                "description": "Bank 1 program enable bit"
              },
              "SER1": {
                "bit": 2,
                "description": "Bank 1 sector erase\n              request"
              },
              "BER1": {
                "bit": 3,
                "description": "Bank 1 erase request"
              },
              "PSIZE1": {
                "bit": 4,
                "description": "Bank 1 program size",
                "width": 2
              },
              "FW1": {
                "bit": 6,
                "description": "Bank 1 write forcing control\n              bit"
              },
              "START1": {
                "bit": 7,
                "description": "Bank 1 bank or sector erase start\n              control bit"
              },
              "SNB1": {
                "bit": 8,
                "description": "Bank 1 sector erase selection\n              number",
                "width": 3
              },
              "CRC_EN": {
                "bit": 15,
                "description": "Bank 1 CRC control bit"
              },
              "EOPIE1": {
                "bit": 16,
                "description": "Bank 1 end-of-program interrupt control\n              bit"
              },
              "WRPERRIE1": {
                "bit": 17,
                "description": "Bank 1 write protection error interrupt\n              enable bit"
              },
              "PGSERRIE1": {
                "bit": 18,
                "description": "Bank 1 programming sequence error\n              interrupt enable bit"
              },
              "STRBERRIE1": {
                "bit": 19,
                "description": "Bank 1 strobe error interrupt enable\n              bit"
              },
              "INCERRIE1": {
                "bit": 21,
                "description": "Bank 1 inconsistency error interrupt\n              enable bit"
              },
              "OPERRIE1": {
                "bit": 22,
                "description": "Bank 1 write/erase error interrupt\n              enable bit"
              },
              "RDPERRIE1": {
                "bit": 23,
                "description": "Bank 1 read protection error interrupt\n              enable bit"
              },
              "RDSERRIE1": {
                "bit": 24,
                "description": "Bank 1 secure error interrupt enable\n              bit"
              },
              "SNECCERRIE1": {
                "bit": 25,
                "description": "Bank 1 ECC single correction error\n              interrupt enable bit"
              },
              "DBECCERRIE1": {
                "bit": 26,
                "description": "Bank 1 ECC double detection error\n              interrupt enable bit"
              },
              "CRCENDIE1": {
                "bit": 27,
                "description": "Bank 1 end of CRC calculation interrupt\n              enable bit"
              }
            },
            "SR1": {
              "BSY1": {
                "bit": 0,
                "description": "Bank 1 ongoing program\n              flag"
              },
              "WBNE1": {
                "bit": 1,
                "description": "Bank 1 write buffer not empty\n              flag"
              },
              "QW1": {
                "bit": 2,
                "description": "Bank 1 wait queue flag"
              },
              "CRC_BUSY1": {
                "bit": 3,
                "description": "Bank 1 CRC busy flag"
              },
              "EOP1": {
                "bit": 16,
                "description": "Bank 1 end-of-program flag"
              },
              "WRPERR1": {
                "bit": 17,
                "description": "Bank 1 write protection error\n              flag"
              },
              "PGSERR1": {
                "bit": 18,
                "description": "Bank 1 programming sequence error\n              flag"
              },
              "STRBERR1": {
                "bit": 19,
                "description": "Bank 1 strobe error flag"
              },
              "INCERR1": {
                "bit": 21,
                "description": "Bank 1 inconsistency error\n              flag"
              },
              "OPERR1": {
                "bit": 22,
                "description": "Bank 1 write/erase error\n              flag"
              },
              "RDPERR1": {
                "bit": 23,
                "description": "Bank 1 read protection error\n              flag"
              },
              "RDSERR1": {
                "bit": 24,
                "description": "Bank 1 secure error flag"
              },
              "SNECCERR11": {
                "bit": 25,
                "description": "Bank 1 single correction error\n              flag"
              },
              "DBECCERR1": {
                "bit": 26,
                "description": "Bank 1 ECC double detection error\n              flag"
              },
              "CRCEND1": {
                "bit": 27,
                "description": "Bank 1 CRC-complete flag"
              }
            },
            "CCR1": {
              "CLR_EOP1": {
                "bit": 16,
                "description": "Bank 1 EOP1 flag clear bit"
              },
              "CLR_WRPERR1": {
                "bit": 17,
                "description": "Bank 1 WRPERR1 flag clear\n              bit"
              },
              "CLR_PGSERR1": {
                "bit": 18,
                "description": "Bank 1 PGSERR1 flag clear\n              bi"
              },
              "CLR_STRBERR1": {
                "bit": 19,
                "description": "Bank 1 STRBERR1 flag clear\n              bit"
              },
              "CLR_INCERR1": {
                "bit": 21,
                "description": "Bank 1 INCERR1 flag clear\n              bit"
              },
              "CLR_OPERR1": {
                "bit": 22,
                "description": "Bank 1 OPERR1 flag clear\n              bit"
              },
              "CLR_RDPERR1": {
                "bit": 23,
                "description": "Bank 1 RDPERR1 flag clear\n              bit"
              },
              "CLR_RDSERR1": {
                "bit": 24,
                "description": "Bank 1 RDSERR1 flag clear\n              bit"
              },
              "CLR_SNECCERR1": {
                "bit": 25,
                "description": "Bank 1 SNECCERR1 flag clear\n              bit"
              },
              "CLR_DBECCERR1": {
                "bit": 26,
                "description": "Bank 1 DBECCERR1 flag clear\n              bit"
              },
              "CLR_CRCEND1": {
                "bit": 27,
                "description": "Bank 1 CRCEND1 flag clear\n              bit"
              }
            },
            "OPTCR": {
              "OPTLOCK": {
                "bit": 0,
                "description": "FLASH_OPTCR lock option configuration\n              bit"
              },
              "OPTSTART": {
                "bit": 1,
                "description": "Option byte start change option\n              configuration bit"
              },
              "MER": {
                "bit": 4,
                "description": "Flash mass erase enable\n              bit"
              },
              "OPTCHANGEERRIE": {
                "bit": 30,
                "description": "Option byte change error interrupt\n              enable bit"
              },
              "SWAP_BANK": {
                "bit": 31,
                "description": "Bank swapping configuration\n              bit"
              }
            },
            "OPTCR_": {
              "OPTLOCK": {
                "bit": 0,
                "description": "FLASH_OPTCR lock option configuration\n              bit"
              },
              "OPTSTART": {
                "bit": 1,
                "description": "Option byte start change option\n              configuration bit"
              },
              "MER": {
                "bit": 4,
                "description": "Flash mass erase enable\n              bit"
              },
              "OPTCHANGEERRIE": {
                "bit": 30,
                "description": "Option byte change error interrupt\n              enable bit"
              },
              "SWAP_BANK": {
                "bit": 31,
                "description": "Bank swapping configuration\n              bit"
              }
            },
            "OPTSR_CUR_": {
              "OPT_BUSY": {
                "bit": 0,
                "description": "Option byte change ongoing\n              flag"
              },
              "BOR_LEV": {
                "bit": 2,
                "description": "Brownout level option status\n              bit",
                "width": 2
              },
              "IWDG1_HW": {
                "bit": 4,
                "description": "IWDG1 control option status\n              bit"
              },
              "nRST_STOP_D1": {
                "bit": 6,
                "description": "D1 DStop entry reset option status\n              bit"
              },
              "nRST_STBY_D1": {
                "bit": 7,
                "description": "D1 DStandby entry reset option status\n              bit"
              },
              "RDP": {
                "bit": 8,
                "description": "Readout protection level option status\n              byte",
                "width": 8
              },
              "FZ_IWDG_STOP": {
                "bit": 17,
                "description": "IWDG Stop mode freeze option status\n              bit"
              },
              "FZ_IWDG_SDBY": {
                "bit": 18,
                "description": "IWDG Standby mode freeze option status\n              bit"
              },
              "ST_RAM_SIZE": {
                "bit": 19,
                "description": "DTCM RAM size option\n              status",
                "width": 2
              },
              "SECURITY": {
                "bit": 21,
                "description": "Security enable option status\n              bit"
              },
              "RSS1": {
                "bit": 26,
                "description": "User option bit 1"
              },
              "PERSO_OK": {
                "bit": 28,
                "description": "Device personalization status\n              bit"
              },
              "IO_HSLV": {
                "bit": 29,
                "description": "I/O high-speed at low-voltage status bit\n              (PRODUCT_BELOW_25V)"
              },
              "OPTCHANGEERR": {
                "bit": 30,
                "description": "Option byte change error\n              flag"
              },
              "SWAP_BANK_OPT": {
                "bit": 31,
                "description": "Bank swapping option status\n              bit"
              }
            },
            "OPTSR_CUR": {
              "OPT_BUSY": {
                "bit": 0,
                "description": "Option byte change ongoing\n              flag"
              },
              "BOR_LEV": {
                "bit": 2,
                "description": "Brownout level option status\n              bit",
                "width": 2
              },
              "IWDG1_HW": {
                "bit": 4,
                "description": "IWDG1 control option status\n              bit"
              },
              "nRST_STOP_D1": {
                "bit": 6,
                "description": "D1 DStop entry reset option status\n              bit"
              },
              "nRST_STBY_D1": {
                "bit": 7,
                "description": "D1 DStandby entry reset option status\n              bit"
              },
              "RDP": {
                "bit": 8,
                "description": "Readout protection level option status\n              byte",
                "width": 8
              },
              "FZ_IWDG_STOP": {
                "bit": 17,
                "description": "IWDG Stop mode freeze option status\n              bit"
              },
              "FZ_IWDG_SDBY": {
                "bit": 18,
                "description": "IWDG Standby mode freeze option status\n              bit"
              },
              "ST_RAM_SIZE": {
                "bit": 19,
                "description": "DTCM RAM size option\n              status",
                "width": 2
              },
              "SECURITY": {
                "bit": 21,
                "description": "Security enable option status\n              bit"
              },
              "RSS1": {
                "bit": 26,
                "description": "User option bit 1"
              },
              "PERSO_OK": {
                "bit": 28,
                "description": "Device personalization status\n              bit"
              },
              "IO_HSLV": {
                "bit": 29,
                "description": "I/O high-speed at low-voltage status bit\n              (PRODUCT_BELOW_25V)"
              },
              "OPTCHANGEERR": {
                "bit": 30,
                "description": "Option byte change error\n              flag"
              },
              "SWAP_BANK_OPT": {
                "bit": 31,
                "description": "Bank swapping option status\n              bit"
              }
            },
            "OPTSR_PRG": {
              "BOR_LEV": {
                "bit": 2,
                "description": "BOR reset level option configuration\n              bits",
                "width": 2
              },
              "IWDG1_HW": {
                "bit": 4,
                "description": "IWDG1 option configuration\n              bit"
              },
              "nRST_STOP_D1": {
                "bit": 6,
                "description": "Option byte erase after D1 DStop option\n              configuration bit"
              },
              "nRST_STBY_D1": {
                "bit": 7,
                "description": "Option byte erase after D1 DStandby\n              option configuration bit"
              },
              "RDP": {
                "bit": 8,
                "description": "Readout protection level option\n              configuration byte",
                "width": 8
              },
              "FZ_IWDG_STOP": {
                "bit": 17,
                "description": "IWDG Stop mode freeze option\n              configuration bit"
              },
              "FZ_IWDG_SDBY": {
                "bit": 18,
                "description": "IWDG Standby mode freeze option\n              configuration bit"
              },
              "ST_RAM_SIZE": {
                "bit": 19,
                "description": "DTCM size select option configuration\n              bits",
                "width": 2
              },
              "SECURITY": {
                "bit": 21,
                "description": "Security option configuration\n              bit"
              },
              "RSS1": {
                "bit": 26,
                "description": "User option configuration bit\n              1"
              },
              "RSS2": {
                "bit": 27,
                "description": "User option configuration bit\n              2"
              },
              "IO_HSLV": {
                "bit": 29,
                "description": "I/O high-speed at low-voltage\n              (PRODUCT_BELOW_25V)"
              },
              "SWAP_BANK_OPT": {
                "bit": 31,
                "description": "Bank swapping option configuration\n              bit"
              }
            },
            "OPTSR_PRG_": {
              "BOR_LEV": {
                "bit": 2,
                "description": "BOR reset level option configuration\n              bits",
                "width": 2
              },
              "IWDG1_HW": {
                "bit": 4,
                "description": "IWDG1 option configuration\n              bit"
              },
              "nRST_STOP_D1": {
                "bit": 6,
                "description": "Option byte erase after D1 DStop option\n              configuration bit"
              },
              "nRST_STBY_D1": {
                "bit": 7,
                "description": "Option byte erase after D1 DStandby\n              option configuration bit"
              },
              "RDP": {
                "bit": 8,
                "description": "Readout protection level option\n              configuration byte",
                "width": 8
              },
              "FZ_IWDG_STOP": {
                "bit": 17,
                "description": "IWDG Stop mode freeze option\n              configuration bit"
              },
              "FZ_IWDG_SDBY": {
                "bit": 18,
                "description": "IWDG Standby mode freeze option\n              configuration bit"
              },
              "ST_RAM_SIZE": {
                "bit": 19,
                "description": "DTCM size select option configuration\n              bits",
                "width": 2
              },
              "SECURITY": {
                "bit": 21,
                "description": "Security option configuration\n              bit"
              },
              "RSS1": {
                "bit": 26,
                "description": "User option configuration bit\n              1"
              },
              "RSS2": {
                "bit": 27,
                "description": "User option configuration bit\n              2"
              },
              "IO_HSLV": {
                "bit": 29,
                "description": "I/O high-speed at low-voltage\n              (PRODUCT_BELOW_25V)"
              },
              "SWAP_BANK_OPT": {
                "bit": 31,
                "description": "Bank swapping option configuration\n              bit"
              }
            },
            "OPTCCR_": {
              "CLR_OPTCHANGEERR": {
                "bit": 30,
                "description": "OPTCHANGEERR reset bit"
              }
            },
            "OPTCCR": {
              "CLR_OPTCHANGEERR": {
                "bit": 30,
                "description": "OPTCHANGEERR reset bit"
              }
            },
            "PRAR_CUR1": {
              "PROT_AREA_START1": {
                "bit": 0,
                "description": "Bank 1 lowest PCROP protected\n              address",
                "width": 12
              },
              "PROT_AREA_END1": {
                "bit": 16,
                "description": "Bank 1 highest PCROP protected\n              address",
                "width": 12
              },
              "DMEP1": {
                "bit": 31,
                "description": "Bank 1 PCROP protected erase enable\n              option status bit"
              }
            },
            "PRAR_PRG1": {
              "PROT_AREA_START1": {
                "bit": 0,
                "description": "Bank 1 lowest PCROP protected address\n              configuration",
                "width": 12
              },
              "PROT_AREA_END1": {
                "bit": 16,
                "description": "Bank 1 highest PCROP protected address\n              configuration",
                "width": 12
              },
              "DMEP1": {
                "bit": 31,
                "description": "Bank 1 PCROP protected erase enable\n              option configuration bit"
              }
            },
            "SCAR_CUR1": {
              "SEC_AREA_START1": {
                "bit": 0,
                "description": "Bank 1 lowest secure protected\n              address",
                "width": 12
              },
              "SEC_AREA_END1": {
                "bit": 16,
                "description": "Bank 1 highest secure protected\n              address",
                "width": 12
              },
              "DMES1": {
                "bit": 31,
                "description": "Bank 1 secure protected erase enable\n              option status bit"
              }
            },
            "SCAR_PRG1": {
              "SEC_AREA_START1": {
                "bit": 0,
                "description": "Bank 1 lowest secure protected address\n              configuration",
                "width": 12
              },
              "SEC_AREA_END1": {
                "bit": 16,
                "description": "Bank 1 highest secure protected address\n              configuration",
                "width": 12
              },
              "DMES1": {
                "bit": 31,
                "description": "Bank 1 secure protected erase enable\n              option configuration bit"
              }
            },
            "WPSN_CUR1R": {
              "WRPSn1": {
                "bit": 0,
                "description": "Bank 1 sector write protection option\n              status byte",
                "width": 8
              }
            },
            "WPSN_PRG1R": {
              "WRPSn1": {
                "bit": 0,
                "description": "Bank 1 sector write protection\n              configuration byte",
                "width": 8
              }
            },
            "BOOT_CURR": {
              "BOOT_ADD0": {
                "bit": 0,
                "description": "Boot address 0",
                "width": 16
              },
              "BOOT_ADD1": {
                "bit": 16,
                "description": "Boot address 1",
                "width": 16
              }
            },
            "BOOT_PRGR": {
              "BOOT_ADD0": {
                "bit": 0,
                "description": "Boot address 0",
                "width": 16
              },
              "BOOT_ADD1": {
                "bit": 16,
                "description": "Boot address 1",
                "width": 16
              }
            },
            "CRCCR1": {
              "CRC_SECT": {
                "bit": 0,
                "description": "Bank 1 CRC sector number",
                "width": 3
              },
              "ALL_BANK": {
                "bit": 7,
                "description": "Bank 1 CRC select bit"
              },
              "CRC_BY_SECT": {
                "bit": 8,
                "description": "Bank 1 CRC sector mode select\n              bit"
              },
              "ADD_SECT": {
                "bit": 9,
                "description": "Bank 1 CRC sector select\n              bit"
              },
              "CLEAN_SECT": {
                "bit": 10,
                "description": "Bank 1 CRC sector list clear\n              bit"
              },
              "START_CRC": {
                "bit": 16,
                "description": "Bank 1 CRC start bit"
              },
              "CLEAN_CRC": {
                "bit": 17,
                "description": "Bank 1 CRC clear bit"
              },
              "CRC_BURST": {
                "bit": 20,
                "description": "Bank 1 CRC burst size",
                "width": 2
              }
            },
            "CRCSADD1R": {
              "CRC_START_ADDR": {
                "bit": 0,
                "description": "CRC start address on bank\n              1",
                "width": 32
              }
            },
            "CRCEADD1R": {
              "CRC_END_ADDR": {
                "bit": 0,
                "description": "CRC end address on bank 1",
                "width": 32
              }
            },
            "CRCDATAR": {
              "CRC_DATA": {
                "bit": 0,
                "description": "CRC result",
                "width": 32
              }
            },
            "ECC_FA1R": {
              "FAIL_ECC_ADDR1": {
                "bit": 0,
                "description": "Bank 1 ECC error address",
                "width": 15
              }
            },
            "KEYR2": {
              "KEYR2": {
                "bit": 0,
                "description": "Bank 2 access configuration unlock\n              key",
                "width": 32
              }
            },
            "CR2": {
              "LOCK2": {
                "bit": 0,
                "description": "Bank 2 configuration lock\n              bit"
              },
              "PG2": {
                "bit": 1,
                "description": "Bank 2 program enable bit"
              },
              "SER2": {
                "bit": 2,
                "description": "Bank 2 sector erase\n              request"
              },
              "BER2": {
                "bit": 3,
                "description": "Bank 2 erase request"
              },
              "PSIZE2": {
                "bit": 4,
                "description": "Bank 2 program size",
                "width": 2
              },
              "FW2": {
                "bit": 6,
                "description": "Bank 2 write forcing control\n              bit"
              },
              "START2": {
                "bit": 7,
                "description": "Bank 2 bank or sector erase start\n              control bit"
              },
              "SNB2": {
                "bit": 8,
                "description": "Bank 2 sector erase selection\n              number",
                "width": 3
              },
              "CRC_EN": {
                "bit": 15,
                "description": "Bank 2 CRC control bit"
              },
              "EOPIE2": {
                "bit": 16,
                "description": "Bank 2 end-of-program interrupt control\n              bit"
              },
              "WRPERRIE2": {
                "bit": 17,
                "description": "Bank 2 write protection error interrupt\n              enable bit"
              },
              "PGSERRIE2": {
                "bit": 18,
                "description": "Bank 2 programming sequence error\n              interrupt enable bit"
              },
              "STRBERRIE2": {
                "bit": 19,
                "description": "Bank 2 strobe error interrupt enable\n              bit"
              },
              "INCERRIE2": {
                "bit": 21,
                "description": "Bank 2 inconsistency error interrupt\n              enable bit"
              },
              "OPERRIE2": {
                "bit": 22,
                "description": "Bank 2 write/erase error interrupt\n              enable bit"
              },
              "RDPERRIE2": {
                "bit": 23,
                "description": "Bank 2 read protection error interrupt\n              enable bit"
              },
              "RDSERRIE2": {
                "bit": 24,
                "description": "Bank 2 secure error interrupt enable\n              bit"
              },
              "SNECCERRIE2": {
                "bit": 25,
                "description": "Bank 2 ECC single correction error\n              interrupt enable bit"
              },
              "DBECCERRIE2": {
                "bit": 26,
                "description": "Bank 2 ECC double detection error\n              interrupt enable bit"
              },
              "CRCENDIE2": {
                "bit": 27,
                "description": "Bank 2 end of CRC calculation interrupt\n              enable bit"
              }
            },
            "SR2": {
              "BSY2": {
                "bit": 0,
                "description": "Bank 2 ongoing program\n              flag"
              },
              "WBNE2": {
                "bit": 1,
                "description": "Bank 2 write buffer not empty\n              flag"
              },
              "QW2": {
                "bit": 2,
                "description": "Bank 2 wait queue flag"
              },
              "CRC_BUSY2": {
                "bit": 3,
                "description": "Bank 2 CRC busy flag"
              },
              "EOP2": {
                "bit": 16,
                "description": "Bank 2 end-of-program flag"
              },
              "WRPERR2": {
                "bit": 17,
                "description": "Bank 2 write protection error\n              flag"
              },
              "PGSERR2": {
                "bit": 18,
                "description": "Bank 2 programming sequence error\n              flag"
              },
              "STRBERR2": {
                "bit": 19,
                "description": "Bank 2 strobe error flag"
              },
              "INCERR2": {
                "bit": 21,
                "description": "Bank 2 inconsistency error\n              flag"
              },
              "OPERR2": {
                "bit": 22,
                "description": "Bank 2 write/erase error\n              flag"
              },
              "RDPERR2": {
                "bit": 23,
                "description": "Bank 2 read protection error\n              flag"
              },
              "RDSERR2": {
                "bit": 24,
                "description": "Bank 2 secure error flag"
              },
              "SNECCERR2": {
                "bit": 25,
                "description": "Bank 2 single correction error\n              flag"
              },
              "DBECCERR2": {
                "bit": 26,
                "description": "Bank 2 ECC double detection error\n              flag"
              },
              "CRCEND2": {
                "bit": 27,
                "description": "Bank 2 CRC-complete flag"
              }
            },
            "CCR2": {
              "CLR_EOP2": {
                "bit": 16,
                "description": "Bank 1 EOP1 flag clear bit"
              },
              "CLR_WRPERR2": {
                "bit": 17,
                "description": "Bank 2 WRPERR1 flag clear\n              bit"
              },
              "CLR_PGSERR2": {
                "bit": 18,
                "description": "Bank 2 PGSERR1 flag clear\n              bi"
              },
              "CLR_STRBERR2": {
                "bit": 19,
                "description": "Bank 2 STRBERR1 flag clear\n              bit"
              },
              "CLR_INCERR2": {
                "bit": 21,
                "description": "Bank 2 INCERR1 flag clear\n              bit"
              },
              "CLR_OPERR2": {
                "bit": 22,
                "description": "Bank 2 OPERR1 flag clear\n              bit"
              },
              "CLR_RDPERR2": {
                "bit": 23,
                "description": "Bank 2 RDPERR1 flag clear\n              bit"
              },
              "CLR_RDSERR1": {
                "bit": 24,
                "description": "Bank 1 RDSERR1 flag clear\n              bit"
              },
              "CLR_SNECCERR2": {
                "bit": 25,
                "description": "Bank 2 SNECCERR1 flag clear\n              bit"
              },
              "CLR_DBECCERR1": {
                "bit": 26,
                "description": "Bank 1 DBECCERR1 flag clear\n              bit"
              },
              "CLR_CRCEND2": {
                "bit": 27,
                "description": "Bank 2 CRCEND1 flag clear\n              bit"
              }
            },
            "PRAR_CUR2": {
              "PROT_AREA_START2": {
                "bit": 0,
                "description": "Bank 2 lowest PCROP protected\n              address",
                "width": 12
              },
              "PROT_AREA_END2": {
                "bit": 16,
                "description": "Bank 2 highest PCROP protected\n              address",
                "width": 12
              },
              "DMEP2": {
                "bit": 31,
                "description": "Bank 2 PCROP protected erase enable\n              option status bit"
              }
            },
            "PRAR_PRG2": {
              "PROT_AREA_START2": {
                "bit": 0,
                "description": "Bank 2 lowest PCROP protected address\n              configuration",
                "width": 12
              },
              "PROT_AREA_END2": {
                "bit": 16,
                "description": "Bank 2 highest PCROP protected address\n              configuration",
                "width": 12
              },
              "DMEP2": {
                "bit": 31,
                "description": "Bank 2 PCROP protected erase enable\n              option configuration bit"
              }
            },
            "SCAR_CUR2": {
              "SEC_AREA_START2": {
                "bit": 0,
                "description": "Bank 2 lowest secure protected\n              address",
                "width": 12
              },
              "SEC_AREA_END2": {
                "bit": 16,
                "description": "Bank 2 highest secure protected\n              address",
                "width": 12
              },
              "DMES2": {
                "bit": 31,
                "description": "Bank 2 secure protected erase enable\n              option status bit"
              }
            },
            "SCAR_PRG2": {
              "SEC_AREA_START2": {
                "bit": 0,
                "description": "Bank 2 lowest secure protected address\n              configuration",
                "width": 12
              },
              "SEC_AREA_END2": {
                "bit": 16,
                "description": "Bank 2 highest secure protected address\n              configuration",
                "width": 12
              },
              "DMES2": {
                "bit": 31,
                "description": "Bank 2 secure protected erase enable\n              option configuration bit"
              }
            },
            "WPSN_CUR2R": {
              "WRPSn2": {
                "bit": 0,
                "description": "Bank 2 sector write protection option\n              status byte",
                "width": 8
              }
            },
            "WPSN_PRG2R": {
              "WRPSn2": {
                "bit": 0,
                "description": "Bank 2 sector write protection\n              configuration byte",
                "width": 8
              }
            },
            "CRCCR2": {
              "CRC_SECT": {
                "bit": 0,
                "description": "Bank 2 CRC sector number",
                "width": 3
              },
              "ALL_BANK": {
                "bit": 7,
                "description": "Bank 2 CRC select bit"
              },
              "CRC_BY_SECT": {
                "bit": 8,
                "description": "Bank 2 CRC sector mode select\n              bit"
              },
              "ADD_SECT": {
                "bit": 9,
                "description": "Bank 2 CRC sector select\n              bit"
              },
              "CLEAN_SECT": {
                "bit": 10,
                "description": "Bank 2 CRC sector list clear\n              bit"
              },
              "START_CRC": {
                "bit": 16,
                "description": "Bank 2 CRC start bit"
              },
              "CLEAN_CRC": {
                "bit": 17,
                "description": "Bank 2 CRC clear bit"
              },
              "CRC_BURST": {
                "bit": 20,
                "description": "Bank 2 CRC burst size",
                "width": 2
              }
            },
            "CRCSADD2R": {
              "CRC_START_ADDR": {
                "bit": 0,
                "description": "CRC start address on bank\n              2",
                "width": 32
              }
            },
            "CRCEADD2R": {
              "CRC_END_ADDR": {
                "bit": 0,
                "description": "CRC end address on bank 2",
                "width": 32
              }
            },
            "ECC_FA2R": {
              "FAIL_ECC_ADDR2": {
                "bit": 0,
                "description": "Bank 2 ECC error address",
                "width": 15
              }
            }
          }
        },
        "AXI": {
          "instances": [
            {
              "name": "AXI",
              "base": "0x51000000"
            }
          ],
          "registers": {
            "AXI_PERIPH_ID_4": {
              "offset": "0x1FD0",
              "size": 32,
              "description": "AXI interconnect - peripheral ID4\n          register"
            },
            "AXI_PERIPH_ID_0": {
              "offset": "0x1FE0",
              "size": 32,
              "description": "AXI interconnect - peripheral ID0\n          register"
            },
            "AXI_PERIPH_ID_1": {
              "offset": "0x1FE4",
              "size": 32,
              "description": "AXI interconnect - peripheral ID1\n          register"
            },
            "AXI_PERIPH_ID_2": {
              "offset": "0x1FE8",
              "size": 32,
              "description": "AXI interconnect - peripheral ID2\n          register"
            },
            "AXI_PERIPH_ID_3": {
              "offset": "0x1FEC",
              "size": 32,
              "description": "AXI interconnect - peripheral ID3\n          register"
            },
            "AXI_COMP_ID_0": {
              "offset": "0x1FF0",
              "size": 32,
              "description": "AXI interconnect - component ID0\n          register"
            },
            "AXI_COMP_ID_1": {
              "offset": "0x1FF4",
              "size": 32,
              "description": "AXI interconnect - component ID1\n          register"
            },
            "AXI_COMP_ID_2": {
              "offset": "0x1FF8",
              "size": 32,
              "description": "AXI interconnect - component ID2\n          register"
            },
            "AXI_COMP_ID_3": {
              "offset": "0x1FFC",
              "size": 32,
              "description": "AXI interconnect - component ID3\n          register"
            },
            "AXI_TARG1_FN_MOD_ISS_BM": {
              "offset": "0x2008",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
            },
            "AXI_TARG2_FN_MOD_ISS_BM": {
              "offset": "0x3008",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
            },
            "AXI_TARG3_FN_MOD_ISS_BM": {
              "offset": "0x4008",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
            },
            "AXI_TARG4_FN_MOD_ISS_BM": {
              "offset": "0x5008",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
            },
            "AXI_TARG5_FN_MOD_ISS_BM": {
              "offset": "0x6008",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
            },
            "AXI_TARG6_FN_MOD_ISS_BM": {
              "offset": "0x7008",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
            },
            "AXI_TARG7_FN_MOD_ISS_BM": {
              "offset": "0x800C",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix issuing\n          functionality register"
            },
            "AXI_TARG1_FN_MOD2": {
              "offset": "0x2024",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix\n          functionality 2 register"
            },
            "AXI_TARG2_FN_MOD2": {
              "offset": "0x3024",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix\n          functionality 2 register"
            },
            "AXI_TARG7_FN_MOD2": {
              "offset": "0x8024",
              "size": 32,
              "description": "AXI interconnect - TARG x bus matrix\n          functionality 2 register"
            },
            "AXI_TARG1_FN_MOD_LB": {
              "offset": "0x202C",
              "size": 32,
              "description": "AXI interconnect - TARG x long burst\n          functionality modification"
            },
            "AXI_TARG2_FN_MOD_LB": {
              "offset": "0x302C",
              "size": 32,
              "description": "AXI interconnect - TARG x long burst\n          functionality modification"
            },
            "AXI_TARG1_FN_MOD": {
              "offset": "0x2108",
              "size": 32,
              "description": "AXI interconnect - TARG x long burst\n          functionality modification"
            },
            "AXI_TARG2_FN_MOD": {
              "offset": "0x3108",
              "size": 32,
              "description": "AXI interconnect - TARG x long burst\n          functionality modification"
            },
            "AXI_TARG7_FN_MOD": {
              "offset": "0x8108",
              "size": 32,
              "description": "AXI interconnect - TARG x long burst\n          functionality modification"
            },
            "AXI_INI1_FN_MOD2": {
              "offset": "0x42024",
              "size": 32,
              "description": "AXI interconnect - INI x functionality\n          modification 2 register"
            },
            "AXI_INI3_FN_MOD2": {
              "offset": "0x44024",
              "size": 32,
              "description": "AXI interconnect - INI x functionality\n          modification 2 register"
            },
            "AXI_INI1_FN_MOD_AHB": {
              "offset": "0x42028",
              "size": 32,
              "description": "AXI interconnect - INI x AHB functionality\n          modification register"
            },
            "AXI_INI3_FN_MOD_AHB": {
              "offset": "0x44028",
              "size": 32,
              "description": "AXI interconnect - INI x AHB functionality\n          modification register"
            },
            "AXI_INI1_READ_QOS": {
              "offset": "0x42100",
              "size": 32,
              "description": "AXI interconnect - INI x read QoS\n          register"
            },
            "AXI_INI2_READ_QOS": {
              "offset": "0x43100",
              "size": 32,
              "description": "AXI interconnect - INI x read QoS\n          register"
            },
            "AXI_INI3_READ_QOS": {
              "offset": "0x44100",
              "size": 32,
              "description": "AXI interconnect - INI x read QoS\n          register"
            },
            "AXI_INI4_READ_QOS": {
              "offset": "0x45100",
              "size": 32,
              "description": "AXI interconnect - INI x read QoS\n          register"
            },
            "AXI_INI5_READ_QOS": {
              "offset": "0x46100",
              "size": 32,
              "description": "AXI interconnect - INI x read QoS\n          register"
            },
            "AXI_INI6_READ_QOS": {
              "offset": "0x47100",
              "size": 32,
              "description": "AXI interconnect - INI x read QoS\n          register"
            },
            "AXI_INI1_WRITE_QOS": {
              "offset": "0x42104",
              "size": 32,
              "description": "AXI interconnect - INI x write QoS\n          register"
            },
            "AXI_INI2_WRITE_QOS": {
              "offset": "0x43104",
              "size": 32,
              "description": "AXI interconnect - INI x write QoS\n          register"
            },
            "AXI_INI3_WRITE_QOS": {
              "offset": "0x44104",
              "size": 32,
              "description": "AXI interconnect - INI x write QoS\n          register"
            },
            "AXI_INI4_WRITE_QOS": {
              "offset": "0x45104",
              "size": 32,
              "description": "AXI interconnect - INI x write QoS\n          register"
            },
            "AXI_INI5_WRITE_QOS": {
              "offset": "0x46104",
              "size": 32,
              "description": "AXI interconnect - INI x write QoS\n          register"
            },
            "AXI_INI6_WRITE_QOS": {
              "offset": "0x47104",
              "size": 32,
              "description": "AXI interconnect - INI x write QoS\n          register"
            },
            "AXI_INI1_FN_MOD": {
              "offset": "0x42108",
              "size": 32,
              "description": "AXI interconnect - INI x issuing\n          functionality modification register"
            },
            "AXI_INI2_FN_MOD": {
              "offset": "0x43108",
              "size": 32,
              "description": "AXI interconnect - INI x issuing\n          functionality modification register"
            },
            "AXI_INI3_FN_MOD": {
              "offset": "0x44108",
              "size": 32,
              "description": "AXI interconnect - INI x issuing\n          functionality modification register"
            },
            "AXI_INI4_FN_MOD": {
              "offset": "0x45108",
              "size": 32,
              "description": "AXI interconnect - INI x issuing\n          functionality modification register"
            },
            "AXI_INI5_FN_MOD": {
              "offset": "0x46108",
              "size": 32,
              "description": "AXI interconnect - INI x issuing\n          functionality modification register"
            },
            "AXI_INI6_FN_MOD": {
              "offset": "0x47108",
              "size": 32,
              "description": "AXI interconnect - INI x issuing\n          functionality modification register"
            }
          },
          "bits": {
            "AXI_PERIPH_ID_4": {
              "JEP106CON": {
                "bit": 0,
                "description": "JEP106 continuation code",
                "width": 4
              },
              "KCOUNT4": {
                "bit": 4,
                "description": "Register file size",
                "width": 4
              }
            },
            "AXI_PERIPH_ID_0": {
              "PARTNUM": {
                "bit": 0,
                "description": "Peripheral part number bits 0 to\n              7",
                "width": 8
              }
            },
            "AXI_PERIPH_ID_1": {
              "PARTNUM": {
                "bit": 0,
                "description": "Peripheral part number bits 8 to\n              11",
                "width": 4
              },
              "JEP106I": {
                "bit": 4,
                "description": "JEP106 identity bits 0 to\n              3",
                "width": 4
              }
            },
            "AXI_PERIPH_ID_2": {
              "JEP106ID": {
                "bit": 0,
                "description": "JEP106 Identity bits 4 to\n              6",
                "width": 3
              },
              "JEDEC": {
                "bit": 3,
                "description": "JEP106 code flag"
              },
              "REVISION": {
                "bit": 4,
                "description": "Peripheral revision number",
                "width": 4
              }
            },
            "AXI_PERIPH_ID_3": {
              "CUST_MOD_NUM": {
                "bit": 0,
                "description": "Customer modification",
                "width": 4
              },
              "REV_AND": {
                "bit": 4,
                "description": "Customer version",
                "width": 4
              }
            },
            "AXI_COMP_ID_0": {
              "PREAMBLE": {
                "bit": 0,
                "description": "Preamble bits 0 to 7",
                "width": 8
              }
            },
            "AXI_COMP_ID_1": {
              "PREAMBLE": {
                "bit": 0,
                "description": "Preamble bits 8 to 11",
                "width": 4
              },
              "CLASS": {
                "bit": 4,
                "description": "Component class",
                "width": 4
              }
            },
            "AXI_COMP_ID_2": {
              "PREAMBLE": {
                "bit": 0,
                "description": "Preamble bits 12 to 19",
                "width": 8
              }
            },
            "AXI_COMP_ID_3": {
              "PREAMBLE": {
                "bit": 0,
                "description": "Preamble bits 20 to 27",
                "width": 8
              }
            },
            "AXI_TARG1_FN_MOD_ISS_BM": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "READ_ISS_OVERRIDE"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Switch matrix write issuing override for\n              target"
              }
            },
            "AXI_TARG2_FN_MOD_ISS_BM": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "READ_ISS_OVERRIDE"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Switch matrix write issuing override for\n              target"
              }
            },
            "AXI_TARG3_FN_MOD_ISS_BM": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "READ_ISS_OVERRIDE"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Switch matrix write issuing override for\n              target"
              }
            },
            "AXI_TARG4_FN_MOD_ISS_BM": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "READ_ISS_OVERRIDE"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Switch matrix write issuing override for\n              target"
              }
            },
            "AXI_TARG5_FN_MOD_ISS_BM": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "READ_ISS_OVERRIDE"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Switch matrix write issuing override for\n              target"
              }
            },
            "AXI_TARG6_FN_MOD_ISS_BM": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "READ_ISS_OVERRIDE"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Switch matrix write issuing override for\n              target"
              }
            },
            "AXI_TARG7_FN_MOD_ISS_BM": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "READ_ISS_OVERRIDE"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Switch matrix write issuing override for\n              target"
              }
            },
            "AXI_TARG1_FN_MOD2": {
              "BYPASS_MERGE": {
                "bit": 0,
                "description": "Disable packing of beats to match the\n              output data width"
              }
            },
            "AXI_TARG2_FN_MOD2": {
              "BYPASS_MERGE": {
                "bit": 0,
                "description": "Disable packing of beats to match the\n              output data width"
              }
            },
            "AXI_TARG7_FN_MOD2": {
              "BYPASS_MERGE": {
                "bit": 0,
                "description": "Disable packing of beats to match the\n              output data width"
              }
            },
            "AXI_TARG1_FN_MOD_LB": {
              "FN_MOD_LB": {
                "bit": 0,
                "description": "Controls burst breaking of long\n              bursts"
              }
            },
            "AXI_TARG2_FN_MOD_LB": {
              "FN_MOD_LB": {
                "bit": 0,
                "description": "Controls burst breaking of long\n              bursts"
              }
            },
            "AXI_TARG1_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override AMIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override AMIB write issuing\n              capability"
              }
            },
            "AXI_TARG2_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override AMIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override AMIB write issuing\n              capability"
              }
            },
            "AXI_TARG7_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override AMIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override AMIB write issuing\n              capability"
              }
            },
            "AXI_INI1_FN_MOD2": {
              "BYPASS_MERGE": {
                "bit": 0,
                "description": "Disables alteration of transactions by\n              the up-sizer unless required by the\n              protocol"
              }
            },
            "AXI_INI3_FN_MOD2": {
              "BYPASS_MERGE": {
                "bit": 0,
                "description": "Disables alteration of transactions by\n              the up-sizer unless required by the\n              protocol"
              }
            },
            "AXI_INI1_FN_MOD_AHB": {
              "RD_INC_OVERRIDE": {
                "bit": 0,
                "description": "Converts all AHB-Lite write transactions\n              to a series of single beat AXI"
              },
              "WR_INC_OVERRIDE": {
                "bit": 1,
                "description": "Converts all AHB-Lite read transactions\n              to a series of single beat AXI"
              }
            },
            "AXI_INI3_FN_MOD_AHB": {
              "RD_INC_OVERRIDE": {
                "bit": 0,
                "description": "Converts all AHB-Lite write transactions\n              to a series of single beat AXI"
              },
              "WR_INC_OVERRIDE": {
                "bit": 1,
                "description": "Converts all AHB-Lite read transactions\n              to a series of single beat AXI"
              }
            },
            "AXI_INI1_READ_QOS": {
              "AR_QOS": {
                "bit": 0,
                "description": "Read channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI2_READ_QOS": {
              "AR_QOS": {
                "bit": 0,
                "description": "Read channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI3_READ_QOS": {
              "AR_QOS": {
                "bit": 0,
                "description": "Read channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI4_READ_QOS": {
              "AR_QOS": {
                "bit": 0,
                "description": "Read channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI5_READ_QOS": {
              "AR_QOS": {
                "bit": 0,
                "description": "Read channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI6_READ_QOS": {
              "AR_QOS": {
                "bit": 0,
                "description": "Read channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI1_WRITE_QOS": {
              "AW_QOS": {
                "bit": 0,
                "description": "Write channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI2_WRITE_QOS": {
              "AW_QOS": {
                "bit": 0,
                "description": "Write channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI3_WRITE_QOS": {
              "AW_QOS": {
                "bit": 0,
                "description": "Write channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI4_WRITE_QOS": {
              "AW_QOS": {
                "bit": 0,
                "description": "Write channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI5_WRITE_QOS": {
              "AW_QOS": {
                "bit": 0,
                "description": "Write channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI6_WRITE_QOS": {
              "AW_QOS": {
                "bit": 0,
                "description": "Write channel QoS setting",
                "width": 4
              }
            },
            "AXI_INI1_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override ASIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override ASIB write issuing\n              capability"
              }
            },
            "AXI_INI2_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override ASIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override ASIB write issuing\n              capability"
              }
            },
            "AXI_INI3_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override ASIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override ASIB write issuing\n              capability"
              }
            },
            "AXI_INI4_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override ASIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override ASIB write issuing\n              capability"
              }
            },
            "AXI_INI5_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override ASIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override ASIB write issuing\n              capability"
              }
            },
            "AXI_INI6_FN_MOD": {
              "READ_ISS_OVERRIDE": {
                "bit": 0,
                "description": "Override ASIB read issuing\n              capability"
              },
              "WRITE_ISS_OVERRIDE": {
                "bit": 1,
                "description": "Override ASIB write issuing\n              capability"
              }
            }
          }
        },
        "HASH": {
          "instances": [
            {
              "name": "HASH",
              "base": "0x48021400",
              "irq": 80
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "DIN": {
              "offset": "0x04",
              "size": 32,
              "description": "data input register"
            },
            "STR": {
              "offset": "0x08",
              "size": 32,
              "description": "start register"
            },
            "HR0": {
              "offset": "0x0C",
              "size": 32,
              "description": "digest registers"
            },
            "HR1": {
              "offset": "0x10",
              "size": 32,
              "description": "digest registers"
            },
            "HR2": {
              "offset": "0x14",
              "size": 32,
              "description": "digest registers"
            },
            "HR3": {
              "offset": "0x18",
              "size": 32,
              "description": "digest registers"
            },
            "HR4": {
              "offset": "0x1C",
              "size": 32,
              "description": "digest registers"
            },
            "IMR": {
              "offset": "0x20",
              "size": 32,
              "description": "interrupt enable register"
            },
            "SR": {
              "offset": "0x24",
              "size": 32,
              "description": "status register"
            },
            "CSR0": {
              "offset": "0xF8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR1": {
              "offset": "0xFC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR2": {
              "offset": "0x100",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR3": {
              "offset": "0x104",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR4": {
              "offset": "0x108",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR5": {
              "offset": "0x10C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR6": {
              "offset": "0x110",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR7": {
              "offset": "0x114",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR8": {
              "offset": "0x118",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR9": {
              "offset": "0x11C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR10": {
              "offset": "0x120",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR11": {
              "offset": "0x124",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR12": {
              "offset": "0x128",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR13": {
              "offset": "0x12C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR14": {
              "offset": "0x130",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR15": {
              "offset": "0x134",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR16": {
              "offset": "0x138",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR17": {
              "offset": "0x13C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR18": {
              "offset": "0x140",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR19": {
              "offset": "0x144",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR20": {
              "offset": "0x148",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR21": {
              "offset": "0x14C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR22": {
              "offset": "0x150",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR23": {
              "offset": "0x154",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR24": {
              "offset": "0x158",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR25": {
              "offset": "0x15C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR26": {
              "offset": "0x160",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR27": {
              "offset": "0x164",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR28": {
              "offset": "0x168",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR29": {
              "offset": "0x16C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR30": {
              "offset": "0x170",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR31": {
              "offset": "0x174",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR32": {
              "offset": "0x178",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR33": {
              "offset": "0x17C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR34": {
              "offset": "0x180",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR35": {
              "offset": "0x184",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR36": {
              "offset": "0x188",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR37": {
              "offset": "0x18C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR38": {
              "offset": "0x190",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR39": {
              "offset": "0x194",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR40": {
              "offset": "0x198",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR41": {
              "offset": "0x19C",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR42": {
              "offset": "0x1A0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR43": {
              "offset": "0x1A4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR44": {
              "offset": "0x1A8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR45": {
              "offset": "0x1AC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR46": {
              "offset": "0x1B0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR47": {
              "offset": "0x1B4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR48": {
              "offset": "0x1B8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR49": {
              "offset": "0x1BC",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR50": {
              "offset": "0x1C0",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR51": {
              "offset": "0x1C4",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR52": {
              "offset": "0x1C8",
              "size": 32,
              "description": "context swap registers"
            },
            "CSR53": {
              "offset": "0x1CC",
              "size": 32,
              "description": "context swap registers"
            },
            "HASH_HR0": {
              "offset": "0x310",
              "size": 32,
              "description": "HASH digest register"
            },
            "HASH_HR1": {
              "offset": "0x314",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR2": {
              "offset": "0x318",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR3": {
              "offset": "0x31C",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR4": {
              "offset": "0x320",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR5": {
              "offset": "0x324",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR6": {
              "offset": "0x328",
              "size": 32,
              "description": "read-only"
            },
            "HASH_HR7": {
              "offset": "0x32C",
              "size": 32,
              "description": "read-only"
            }
          },
          "bits": {
            "CR": {
              "INIT": {
                "bit": 2,
                "description": "Initialize message digest\n              calculation"
              },
              "DMAE": {
                "bit": 3,
                "description": "DMA enable"
              },
              "DATATYPE": {
                "bit": 4,
                "description": "Data type selection",
                "width": 2
              },
              "MODE": {
                "bit": 6,
                "description": "Mode selection"
              },
              "ALGO0": {
                "bit": 7,
                "description": "Algorithm selection"
              },
              "NBW": {
                "bit": 8,
                "description": "Number of words already\n              pushed",
                "width": 4
              },
              "DINNE": {
                "bit": 12,
                "description": "DIN not empty"
              },
              "MDMAT": {
                "bit": 13,
                "description": "Multiple DMA Transfers"
              },
              "LKEY": {
                "bit": 16,
                "description": "Long key selection"
              },
              "ALGO1": {
                "bit": 18,
                "description": "ALGO"
              }
            },
            "DIN": {
              "DATAIN": {
                "bit": 0,
                "description": "Data input",
                "width": 32
              }
            },
            "STR": {
              "DCAL": {
                "bit": 8,
                "description": "Digest calculation"
              },
              "NBLW": {
                "bit": 0,
                "description": "Number of valid bits in the last word of\n              the message",
                "width": 5
              }
            },
            "HR0": {
              "H0": {
                "bit": 0,
                "description": "H0",
                "width": 32
              }
            },
            "HR1": {
              "H1": {
                "bit": 0,
                "description": "H1",
                "width": 32
              }
            },
            "HR2": {
              "H2": {
                "bit": 0,
                "description": "H2",
                "width": 32
              }
            },
            "HR3": {
              "H3": {
                "bit": 0,
                "description": "H3",
                "width": 32
              }
            },
            "HR4": {
              "H4": {
                "bit": 0,
                "description": "H4",
                "width": 32
              }
            },
            "IMR": {
              "DCIE": {
                "bit": 1,
                "description": "Digest calculation completion interrupt\n              enable"
              },
              "DINIE": {
                "bit": 0,
                "description": "Data input interrupt\n              enable"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 3,
                "description": "Busy bit"
              },
              "DMAS": {
                "bit": 2,
                "description": "DMA Status"
              },
              "DCIS": {
                "bit": 1,
                "description": "Digest calculation completion interrupt\n              status"
              },
              "DINIS": {
                "bit": 0,
                "description": "Data input interrupt\n              status"
              }
            },
            "CSR0": {
              "CSR0": {
                "bit": 0,
                "description": "CSR0",
                "width": 32
              }
            },
            "CSR1": {
              "CSR1": {
                "bit": 0,
                "description": "CSR1",
                "width": 32
              }
            },
            "CSR2": {
              "CSR2": {
                "bit": 0,
                "description": "CSR2",
                "width": 32
              }
            },
            "CSR3": {
              "CSR3": {
                "bit": 0,
                "description": "CSR3",
                "width": 32
              }
            },
            "CSR4": {
              "CSR4": {
                "bit": 0,
                "description": "CSR4",
                "width": 32
              }
            },
            "CSR5": {
              "CSR5": {
                "bit": 0,
                "description": "CSR5",
                "width": 32
              }
            },
            "CSR6": {
              "CSR6": {
                "bit": 0,
                "description": "CSR6",
                "width": 32
              }
            },
            "CSR7": {
              "CSR7": {
                "bit": 0,
                "description": "CSR7",
                "width": 32
              }
            },
            "CSR8": {
              "CSR8": {
                "bit": 0,
                "description": "CSR8",
                "width": 32
              }
            },
            "CSR9": {
              "CSR9": {
                "bit": 0,
                "description": "CSR9",
                "width": 32
              }
            },
            "CSR10": {
              "CSR10": {
                "bit": 0,
                "description": "CSR10",
                "width": 32
              }
            },
            "CSR11": {
              "CSR11": {
                "bit": 0,
                "description": "CSR11",
                "width": 32
              }
            },
            "CSR12": {
              "CSR12": {
                "bit": 0,
                "description": "CSR12",
                "width": 32
              }
            },
            "CSR13": {
              "CSR13": {
                "bit": 0,
                "description": "CSR13",
                "width": 32
              }
            },
            "CSR14": {
              "CSR14": {
                "bit": 0,
                "description": "CSR14",
                "width": 32
              }
            },
            "CSR15": {
              "CSR15": {
                "bit": 0,
                "description": "CSR15",
                "width": 32
              }
            },
            "CSR16": {
              "CSR16": {
                "bit": 0,
                "description": "CSR16",
                "width": 32
              }
            },
            "CSR17": {
              "CSR17": {
                "bit": 0,
                "description": "CSR17",
                "width": 32
              }
            },
            "CSR18": {
              "CSR18": {
                "bit": 0,
                "description": "CSR18",
                "width": 32
              }
            },
            "CSR19": {
              "CSR19": {
                "bit": 0,
                "description": "CSR19",
                "width": 32
              }
            },
            "CSR20": {
              "CSR20": {
                "bit": 0,
                "description": "CSR20",
                "width": 32
              }
            },
            "CSR21": {
              "CSR21": {
                "bit": 0,
                "description": "CSR21",
                "width": 32
              }
            },
            "CSR22": {
              "CSR22": {
                "bit": 0,
                "description": "CSR22",
                "width": 32
              }
            },
            "CSR23": {
              "CSR23": {
                "bit": 0,
                "description": "CSR23",
                "width": 32
              }
            },
            "CSR24": {
              "CSR24": {
                "bit": 0,
                "description": "CSR24",
                "width": 32
              }
            },
            "CSR25": {
              "CSR25": {
                "bit": 0,
                "description": "CSR25",
                "width": 32
              }
            },
            "CSR26": {
              "CSR26": {
                "bit": 0,
                "description": "CSR26",
                "width": 32
              }
            },
            "CSR27": {
              "CSR27": {
                "bit": 0,
                "description": "CSR27",
                "width": 32
              }
            },
            "CSR28": {
              "CSR28": {
                "bit": 0,
                "description": "CSR28",
                "width": 32
              }
            },
            "CSR29": {
              "CSR29": {
                "bit": 0,
                "description": "CSR29",
                "width": 32
              }
            },
            "CSR30": {
              "CSR30": {
                "bit": 0,
                "description": "CSR30",
                "width": 32
              }
            },
            "CSR31": {
              "CSR31": {
                "bit": 0,
                "description": "CSR31",
                "width": 32
              }
            },
            "CSR32": {
              "CSR32": {
                "bit": 0,
                "description": "CSR32",
                "width": 32
              }
            },
            "CSR33": {
              "CSR33": {
                "bit": 0,
                "description": "CSR33",
                "width": 32
              }
            },
            "CSR34": {
              "CSR34": {
                "bit": 0,
                "description": "CSR34",
                "width": 32
              }
            },
            "CSR35": {
              "CSR35": {
                "bit": 0,
                "description": "CSR35",
                "width": 32
              }
            },
            "CSR36": {
              "CSR36": {
                "bit": 0,
                "description": "CSR36",
                "width": 32
              }
            },
            "CSR37": {
              "CSR37": {
                "bit": 0,
                "description": "CSR37",
                "width": 32
              }
            },
            "CSR38": {
              "CSR38": {
                "bit": 0,
                "description": "CSR38",
                "width": 32
              }
            },
            "CSR39": {
              "CSR39": {
                "bit": 0,
                "description": "CSR39",
                "width": 32
              }
            },
            "CSR40": {
              "CSR40": {
                "bit": 0,
                "description": "CSR40",
                "width": 32
              }
            },
            "CSR41": {
              "CSR41": {
                "bit": 0,
                "description": "CSR41",
                "width": 32
              }
            },
            "CSR42": {
              "CSR42": {
                "bit": 0,
                "description": "CSR42",
                "width": 32
              }
            },
            "CSR43": {
              "CSR43": {
                "bit": 0,
                "description": "CSR43",
                "width": 32
              }
            },
            "CSR44": {
              "CSR44": {
                "bit": 0,
                "description": "CSR44",
                "width": 32
              }
            },
            "CSR45": {
              "CSR45": {
                "bit": 0,
                "description": "CSR45",
                "width": 32
              }
            },
            "CSR46": {
              "CSR46": {
                "bit": 0,
                "description": "CSR46",
                "width": 32
              }
            },
            "CSR47": {
              "CSR47": {
                "bit": 0,
                "description": "CSR47",
                "width": 32
              }
            },
            "CSR48": {
              "CSR48": {
                "bit": 0,
                "description": "CSR48",
                "width": 32
              }
            },
            "CSR49": {
              "CSR49": {
                "bit": 0,
                "description": "CSR49",
                "width": 32
              }
            },
            "CSR50": {
              "CSR50": {
                "bit": 0,
                "description": "CSR50",
                "width": 32
              }
            },
            "CSR51": {
              "CSR51": {
                "bit": 0,
                "description": "CSR51",
                "width": 32
              }
            },
            "CSR52": {
              "CSR52": {
                "bit": 0,
                "description": "CSR52",
                "width": 32
              }
            },
            "CSR53": {
              "CSR53": {
                "bit": 0,
                "description": "CSR53",
                "width": 32
              }
            },
            "HASH_HR0": {
              "H0": {
                "bit": 0,
                "description": "H0",
                "width": 32
              }
            },
            "HASH_HR1": {
              "H1": {
                "bit": 0,
                "description": "H1",
                "width": 32
              }
            },
            "HASH_HR2": {
              "H2": {
                "bit": 0,
                "description": "H2",
                "width": 32
              }
            },
            "HASH_HR3": {
              "H3": {
                "bit": 0,
                "description": "H3",
                "width": 32
              }
            },
            "HASH_HR4": {
              "H4": {
                "bit": 0,
                "description": "H4",
                "width": 32
              }
            },
            "HASH_HR5": {
              "H5": {
                "bit": 0,
                "description": "H5",
                "width": 32
              }
            },
            "HASH_HR6": {
              "H6": {
                "bit": 0,
                "description": "H6",
                "width": 32
              }
            },
            "HASH_HR7": {
              "H7": {
                "bit": 0,
                "description": "H7",
                "width": 32
              }
            }
          }
        },
        "CRYPTO": {
          "instances": [
            {
              "name": "CRYP",
              "base": "0x48021000",
              "irq": 79
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "DIN": {
              "offset": "0x08",
              "size": 32,
              "description": "data input register"
            },
            "DOUT": {
              "offset": "0x0C",
              "size": 32,
              "description": "data output register"
            },
            "DMACR": {
              "offset": "0x10",
              "size": 32,
              "description": "DMA control register"
            },
            "IMSCR": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt mask set/clear\n          register"
            },
            "RISR": {
              "offset": "0x18",
              "size": 32,
              "description": "raw interrupt status register"
            },
            "MISR": {
              "offset": "0x1C",
              "size": 32,
              "description": "masked interrupt status\n          register"
            },
            "K0LR": {
              "offset": "0x20",
              "size": 32,
              "description": "key registers"
            },
            "K0RR": {
              "offset": "0x24",
              "size": 32,
              "description": "key registers"
            },
            "K1LR": {
              "offset": "0x28",
              "size": 32,
              "description": "key registers"
            },
            "K1RR": {
              "offset": "0x2C",
              "size": 32,
              "description": "key registers"
            },
            "K2LR": {
              "offset": "0x30",
              "size": 32,
              "description": "key registers"
            },
            "K2RR": {
              "offset": "0x34",
              "size": 32,
              "description": "key registers"
            },
            "K3LR": {
              "offset": "0x38",
              "size": 32,
              "description": "key registers"
            },
            "K3RR": {
              "offset": "0x3C",
              "size": 32,
              "description": "key registers"
            },
            "IV0LR": {
              "offset": "0x40",
              "size": 32,
              "description": "initialization vector\n          registers"
            },
            "IV0RR": {
              "offset": "0x44",
              "size": 32,
              "description": "initialization vector\n          registers"
            },
            "IV1LR": {
              "offset": "0x48",
              "size": 32,
              "description": "initialization vector\n          registers"
            },
            "IV1RR": {
              "offset": "0x4C",
              "size": 32,
              "description": "initialization vector\n          registers"
            },
            "CSGCMCCM0R": {
              "offset": "0x50",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM1R": {
              "offset": "0x54",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM2R": {
              "offset": "0x58",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM3R": {
              "offset": "0x5C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM4R": {
              "offset": "0x60",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM5R": {
              "offset": "0x64",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM6R": {
              "offset": "0x68",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCMCCM7R": {
              "offset": "0x6C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM0R": {
              "offset": "0x70",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM1R": {
              "offset": "0x74",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM2R": {
              "offset": "0x78",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM3R": {
              "offset": "0x7C",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM4R": {
              "offset": "0x80",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM5R": {
              "offset": "0x84",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM6R": {
              "offset": "0x88",
              "size": 32,
              "description": "context swap register"
            },
            "CSGCM7R": {
              "offset": "0x8C",
              "size": 32,
              "description": "context swap register"
            }
          },
          "bits": {
            "CR": {
              "ALGODIR": {
                "bit": 2,
                "description": "Algorithm direction"
              },
              "ALGOMODE0": {
                "bit": 3,
                "description": "Algorithm mode",
                "width": 3
              },
              "DATATYPE": {
                "bit": 6,
                "description": "Data type selection",
                "width": 2
              },
              "KEYSIZE": {
                "bit": 8,
                "description": "Key size selection (AES mode\n              only)",
                "width": 2
              },
              "FFLUSH": {
                "bit": 14,
                "description": "FIFO flush"
              },
              "CRYPEN": {
                "bit": 15,
                "description": "Cryptographic processor\n              enable"
              },
              "GCM_CCMPH": {
                "bit": 16,
                "description": "GCM_CCMPH",
                "width": 2
              },
              "ALGOMODE3": {
                "bit": 19,
                "description": "ALGOMODE"
              }
            },
            "SR": {
              "BUSY": {
                "bit": 4,
                "description": "Busy bit"
              },
              "OFFU": {
                "bit": 3,
                "description": "Output FIFO full"
              },
              "OFNE": {
                "bit": 2,
                "description": "Output FIFO not empty"
              },
              "IFNF": {
                "bit": 1,
                "description": "Input FIFO not full"
              },
              "IFEM": {
                "bit": 0,
                "description": "Input FIFO empty"
              }
            },
            "DIN": {
              "DATAIN": {
                "bit": 0,
                "description": "Data input",
                "width": 32
              }
            },
            "DOUT": {
              "DATAOUT": {
                "bit": 0,
                "description": "Data output",
                "width": 32
              }
            },
            "DMACR": {
              "DOEN": {
                "bit": 1,
                "description": "DMA output enable"
              },
              "DIEN": {
                "bit": 0,
                "description": "DMA input enable"
              }
            },
            "IMSCR": {
              "OUTIM": {
                "bit": 1,
                "description": "Output FIFO service interrupt\n              mask"
              },
              "INIM": {
                "bit": 0,
                "description": "Input FIFO service interrupt\n              mask"
              }
            },
            "RISR": {
              "OUTRIS": {
                "bit": 1,
                "description": "Output FIFO service raw interrupt\n              status"
              },
              "INRIS": {
                "bit": 0,
                "description": "Input FIFO service raw interrupt\n              status"
              }
            },
            "MISR": {
              "OUTMIS": {
                "bit": 1,
                "description": "Output FIFO service masked interrupt\n              status"
              },
              "INMIS": {
                "bit": 0,
                "description": "Input FIFO service masked interrupt\n              status"
              }
            },
            "K0LR": {
              "K224": {
                "bit": 0,
                "description": "K224"
              },
              "K225": {
                "bit": 1,
                "description": "K225"
              },
              "K226": {
                "bit": 2,
                "description": "K226"
              },
              "K227": {
                "bit": 3,
                "description": "K227"
              },
              "K228": {
                "bit": 4,
                "description": "K228"
              },
              "K229": {
                "bit": 5,
                "description": "K229"
              },
              "K230": {
                "bit": 6,
                "description": "K230"
              },
              "K231": {
                "bit": 7,
                "description": "K231"
              },
              "K232": {
                "bit": 8,
                "description": "K232"
              },
              "K233": {
                "bit": 9,
                "description": "K233"
              },
              "K234": {
                "bit": 10,
                "description": "K234"
              },
              "K235": {
                "bit": 11,
                "description": "K235"
              },
              "K236": {
                "bit": 12,
                "description": "K236"
              },
              "K237": {
                "bit": 13,
                "description": "K237"
              },
              "K238": {
                "bit": 14,
                "description": "K238"
              },
              "K239": {
                "bit": 15,
                "description": "K239"
              },
              "K240": {
                "bit": 16,
                "description": "K240"
              },
              "K241": {
                "bit": 17,
                "description": "K241"
              },
              "K242": {
                "bit": 18,
                "description": "K242"
              },
              "K243": {
                "bit": 19,
                "description": "K243"
              },
              "K244": {
                "bit": 20,
                "description": "K244"
              },
              "K245": {
                "bit": 21,
                "description": "K245"
              },
              "K246": {
                "bit": 22,
                "description": "K246"
              },
              "K247": {
                "bit": 23,
                "description": "K247"
              },
              "K248": {
                "bit": 24,
                "description": "K248"
              },
              "K249": {
                "bit": 25,
                "description": "K249"
              },
              "K250": {
                "bit": 26,
                "description": "K250"
              },
              "K251": {
                "bit": 27,
                "description": "K251"
              },
              "K252": {
                "bit": 28,
                "description": "K252"
              },
              "K253": {
                "bit": 29,
                "description": "K253"
              },
              "K254": {
                "bit": 30,
                "description": "K254"
              },
              "K255": {
                "bit": 31,
                "description": "K255"
              }
            },
            "K0RR": {
              "K192": {
                "bit": 0,
                "description": "K192"
              },
              "K193": {
                "bit": 1,
                "description": "K193"
              },
              "K194": {
                "bit": 2,
                "description": "K194"
              },
              "K195": {
                "bit": 3,
                "description": "K195"
              },
              "K196": {
                "bit": 4,
                "description": "K196"
              },
              "K197": {
                "bit": 5,
                "description": "K197"
              },
              "K198": {
                "bit": 6,
                "description": "K198"
              },
              "K199": {
                "bit": 7,
                "description": "K199"
              },
              "K200": {
                "bit": 8,
                "description": "K200"
              },
              "K201": {
                "bit": 9,
                "description": "K201"
              },
              "K202": {
                "bit": 10,
                "description": "K202"
              },
              "K203": {
                "bit": 11,
                "description": "K203"
              },
              "K204": {
                "bit": 12,
                "description": "K204"
              },
              "K205": {
                "bit": 13,
                "description": "K205"
              },
              "K206": {
                "bit": 14,
                "description": "K206"
              },
              "K207": {
                "bit": 15,
                "description": "K207"
              },
              "K208": {
                "bit": 16,
                "description": "K208"
              },
              "K209": {
                "bit": 17,
                "description": "K209"
              },
              "K210": {
                "bit": 18,
                "description": "K210"
              },
              "K211": {
                "bit": 19,
                "description": "K211"
              },
              "K212": {
                "bit": 20,
                "description": "K212"
              },
              "K213": {
                "bit": 21,
                "description": "K213"
              },
              "K214": {
                "bit": 22,
                "description": "K214"
              },
              "K215": {
                "bit": 23,
                "description": "K215"
              },
              "K216": {
                "bit": 24,
                "description": "K216"
              },
              "K217": {
                "bit": 25,
                "description": "K217"
              },
              "K218": {
                "bit": 26,
                "description": "K218"
              },
              "K219": {
                "bit": 27,
                "description": "K219"
              },
              "K220": {
                "bit": 28,
                "description": "K220"
              },
              "K221": {
                "bit": 29,
                "description": "K221"
              },
              "K222": {
                "bit": 30,
                "description": "K222"
              },
              "K223": {
                "bit": 31,
                "description": "K223"
              }
            },
            "K1LR": {
              "K160": {
                "bit": 0,
                "description": "K160"
              },
              "K161": {
                "bit": 1,
                "description": "K161"
              },
              "K162": {
                "bit": 2,
                "description": "K162"
              },
              "K163": {
                "bit": 3,
                "description": "K163"
              },
              "K164": {
                "bit": 4,
                "description": "K164"
              },
              "K165": {
                "bit": 5,
                "description": "K165"
              },
              "K166": {
                "bit": 6,
                "description": "K166"
              },
              "K167": {
                "bit": 7,
                "description": "K167"
              },
              "K168": {
                "bit": 8,
                "description": "K168"
              },
              "K169": {
                "bit": 9,
                "description": "K169"
              },
              "K170": {
                "bit": 10,
                "description": "K170"
              },
              "K171": {
                "bit": 11,
                "description": "K171"
              },
              "K172": {
                "bit": 12,
                "description": "K172"
              },
              "K173": {
                "bit": 13,
                "description": "K173"
              },
              "K174": {
                "bit": 14,
                "description": "K174"
              },
              "K175": {
                "bit": 15,
                "description": "K175"
              },
              "K176": {
                "bit": 16,
                "description": "K176"
              },
              "K177": {
                "bit": 17,
                "description": "K177"
              },
              "K178": {
                "bit": 18,
                "description": "K178"
              },
              "K179": {
                "bit": 19,
                "description": "K179"
              },
              "K180": {
                "bit": 20,
                "description": "K180"
              },
              "K181": {
                "bit": 21,
                "description": "K181"
              },
              "K182": {
                "bit": 22,
                "description": "K182"
              },
              "K183": {
                "bit": 23,
                "description": "K183"
              },
              "K184": {
                "bit": 24,
                "description": "K184"
              },
              "K185": {
                "bit": 25,
                "description": "K185"
              },
              "K186": {
                "bit": 26,
                "description": "K186"
              },
              "K187": {
                "bit": 27,
                "description": "K187"
              },
              "K188": {
                "bit": 28,
                "description": "K188"
              },
              "K189": {
                "bit": 29,
                "description": "K189"
              },
              "K190": {
                "bit": 30,
                "description": "K190"
              },
              "K191": {
                "bit": 31,
                "description": "K191"
              }
            },
            "K1RR": {
              "K128": {
                "bit": 0,
                "description": "K128"
              },
              "K129": {
                "bit": 1,
                "description": "K129"
              },
              "K130": {
                "bit": 2,
                "description": "K130"
              },
              "K131": {
                "bit": 3,
                "description": "K131"
              },
              "K132": {
                "bit": 4,
                "description": "K132"
              },
              "K133": {
                "bit": 5,
                "description": "K133"
              },
              "K134": {
                "bit": 6,
                "description": "K134"
              },
              "K135": {
                "bit": 7,
                "description": "K135"
              },
              "K136": {
                "bit": 8,
                "description": "K136"
              },
              "K137": {
                "bit": 9,
                "description": "K137"
              },
              "K138": {
                "bit": 10,
                "description": "K138"
              },
              "K139": {
                "bit": 11,
                "description": "K139"
              },
              "K140": {
                "bit": 12,
                "description": "K140"
              },
              "K141": {
                "bit": 13,
                "description": "K141"
              },
              "K142": {
                "bit": 14,
                "description": "K142"
              },
              "K143": {
                "bit": 15,
                "description": "K143"
              },
              "K144": {
                "bit": 16,
                "description": "K144"
              },
              "K145": {
                "bit": 17,
                "description": "K145"
              },
              "K146": {
                "bit": 18,
                "description": "K146"
              },
              "K147": {
                "bit": 19,
                "description": "K147"
              },
              "K148": {
                "bit": 20,
                "description": "K148"
              },
              "K149": {
                "bit": 21,
                "description": "K149"
              },
              "K150": {
                "bit": 22,
                "description": "K150"
              },
              "K151": {
                "bit": 23,
                "description": "K151"
              },
              "K152": {
                "bit": 24,
                "description": "K152"
              },
              "K153": {
                "bit": 25,
                "description": "K153"
              },
              "K154": {
                "bit": 26,
                "description": "K154"
              },
              "K155": {
                "bit": 27,
                "description": "K155"
              },
              "K156": {
                "bit": 28,
                "description": "K156"
              },
              "K157": {
                "bit": 29,
                "description": "K157"
              },
              "K158": {
                "bit": 30,
                "description": "K158"
              },
              "K159": {
                "bit": 31,
                "description": "K159"
              }
            },
            "K2LR": {
              "K96": {
                "bit": 0,
                "description": "K96"
              },
              "K97": {
                "bit": 1,
                "description": "K97"
              },
              "K98": {
                "bit": 2,
                "description": "K98"
              },
              "K99": {
                "bit": 3,
                "description": "K99"
              },
              "K100": {
                "bit": 4,
                "description": "K100"
              },
              "K101": {
                "bit": 5,
                "description": "K101"
              },
              "K102": {
                "bit": 6,
                "description": "K102"
              },
              "K103": {
                "bit": 7,
                "description": "K103"
              },
              "K104": {
                "bit": 8,
                "description": "K104"
              },
              "K105": {
                "bit": 9,
                "description": "K105"
              },
              "K106": {
                "bit": 10,
                "description": "K106"
              },
              "K107": {
                "bit": 11,
                "description": "K107"
              },
              "K108": {
                "bit": 12,
                "description": "K108"
              },
              "K109": {
                "bit": 13,
                "description": "K109"
              },
              "K110": {
                "bit": 14,
                "description": "K110"
              },
              "K111": {
                "bit": 15,
                "description": "K111"
              },
              "K112": {
                "bit": 16,
                "description": "K112"
              },
              "K113": {
                "bit": 17,
                "description": "K113"
              },
              "K114": {
                "bit": 18,
                "description": "K114"
              },
              "K115": {
                "bit": 19,
                "description": "K115"
              },
              "K116": {
                "bit": 20,
                "description": "K116"
              },
              "K117": {
                "bit": 21,
                "description": "K117"
              },
              "K118": {
                "bit": 22,
                "description": "K118"
              },
              "K119": {
                "bit": 23,
                "description": "K119"
              },
              "K120": {
                "bit": 24,
                "description": "K120"
              },
              "K121": {
                "bit": 25,
                "description": "K121"
              },
              "K122": {
                "bit": 26,
                "description": "K122"
              },
              "K123": {
                "bit": 27,
                "description": "K123"
              },
              "K124": {
                "bit": 28,
                "description": "K124"
              },
              "K125": {
                "bit": 29,
                "description": "K125"
              },
              "K126": {
                "bit": 30,
                "description": "K126"
              },
              "K127": {
                "bit": 31,
                "description": "K127"
              }
            },
            "K2RR": {
              "K64": {
                "bit": 0,
                "description": "K64"
              },
              "K65": {
                "bit": 1,
                "description": "K65"
              },
              "K66": {
                "bit": 2,
                "description": "K66"
              },
              "K67": {
                "bit": 3,
                "description": "K67"
              },
              "K68": {
                "bit": 4,
                "description": "K68"
              },
              "K69": {
                "bit": 5,
                "description": "K69"
              },
              "K70": {
                "bit": 6,
                "description": "K70"
              },
              "K71": {
                "bit": 7,
                "description": "K71"
              },
              "K72": {
                "bit": 8,
                "description": "K72"
              },
              "K73": {
                "bit": 9,
                "description": "K73"
              },
              "K74": {
                "bit": 10,
                "description": "K74"
              },
              "K75": {
                "bit": 11,
                "description": "K75"
              },
              "K76": {
                "bit": 12,
                "description": "K76"
              },
              "K77": {
                "bit": 13,
                "description": "K77"
              },
              "K78": {
                "bit": 14,
                "description": "K78"
              },
              "K79": {
                "bit": 15,
                "description": "K79"
              },
              "K80": {
                "bit": 16,
                "description": "K80"
              },
              "K81": {
                "bit": 17,
                "description": "K81"
              },
              "K82": {
                "bit": 18,
                "description": "K82"
              },
              "K83": {
                "bit": 19,
                "description": "K83"
              },
              "K84": {
                "bit": 20,
                "description": "K84"
              },
              "K85": {
                "bit": 21,
                "description": "K85"
              },
              "K86": {
                "bit": 22,
                "description": "K86"
              },
              "K87": {
                "bit": 23,
                "description": "K87"
              },
              "K88": {
                "bit": 24,
                "description": "K88"
              },
              "K89": {
                "bit": 25,
                "description": "K89"
              },
              "K90": {
                "bit": 26,
                "description": "K90"
              },
              "K91": {
                "bit": 27,
                "description": "K91"
              },
              "K92": {
                "bit": 28,
                "description": "K92"
              },
              "K93": {
                "bit": 29,
                "description": "K93"
              },
              "K94": {
                "bit": 30,
                "description": "K94"
              },
              "K95": {
                "bit": 31,
                "description": "K95"
              }
            },
            "K3LR": {
              "K32": {
                "bit": 0,
                "description": "K32"
              },
              "K33": {
                "bit": 1,
                "description": "K33"
              },
              "K34": {
                "bit": 2,
                "description": "K34"
              },
              "K35": {
                "bit": 3,
                "description": "K35"
              },
              "K36": {
                "bit": 4,
                "description": "K36"
              },
              "K37": {
                "bit": 5,
                "description": "K37"
              },
              "K38": {
                "bit": 6,
                "description": "K38"
              },
              "K39": {
                "bit": 7,
                "description": "K39"
              },
              "K40": {
                "bit": 8,
                "description": "K40"
              },
              "K41": {
                "bit": 9,
                "description": "K41"
              },
              "K42": {
                "bit": 10,
                "description": "K42"
              },
              "K43": {
                "bit": 11,
                "description": "K43"
              },
              "K44": {
                "bit": 12,
                "description": "K44"
              },
              "K45": {
                "bit": 13,
                "description": "K45"
              },
              "K46": {
                "bit": 14,
                "description": "K46"
              },
              "K47": {
                "bit": 15,
                "description": "K47"
              },
              "K48": {
                "bit": 16,
                "description": "K48"
              },
              "K49": {
                "bit": 17,
                "description": "K49"
              },
              "K50": {
                "bit": 18,
                "description": "K50"
              },
              "K51": {
                "bit": 19,
                "description": "K51"
              },
              "K52": {
                "bit": 20,
                "description": "K52"
              },
              "K53": {
                "bit": 21,
                "description": "K53"
              },
              "K54": {
                "bit": 22,
                "description": "K54"
              },
              "K55": {
                "bit": 23,
                "description": "K55"
              },
              "K56": {
                "bit": 24,
                "description": "K56"
              },
              "K57": {
                "bit": 25,
                "description": "K57"
              },
              "K58": {
                "bit": 26,
                "description": "K58"
              },
              "K59": {
                "bit": 27,
                "description": "K59"
              },
              "K60": {
                "bit": 28,
                "description": "K60"
              },
              "K61": {
                "bit": 29,
                "description": "K61"
              },
              "K62": {
                "bit": 30,
                "description": "K62"
              },
              "K63": {
                "bit": 31,
                "description": "K63"
              }
            },
            "K3RR": {
              "K0": {
                "bit": 0,
                "description": "K0"
              },
              "K1": {
                "bit": 1,
                "description": "K1"
              },
              "K2": {
                "bit": 2,
                "description": "K2"
              },
              "K3": {
                "bit": 3,
                "description": "K3"
              },
              "K4": {
                "bit": 4,
                "description": "K4"
              },
              "K5": {
                "bit": 5,
                "description": "K5"
              },
              "K6": {
                "bit": 6,
                "description": "K6"
              },
              "K7": {
                "bit": 7,
                "description": "K7"
              },
              "K8": {
                "bit": 8,
                "description": "K8"
              },
              "K9": {
                "bit": 9,
                "description": "K9"
              },
              "K10": {
                "bit": 10,
                "description": "K10"
              },
              "K11": {
                "bit": 11,
                "description": "K11"
              },
              "K12": {
                "bit": 12,
                "description": "K12"
              },
              "K13": {
                "bit": 13,
                "description": "K13"
              },
              "K14": {
                "bit": 14,
                "description": "K14"
              },
              "K15": {
                "bit": 15,
                "description": "K15"
              },
              "K16": {
                "bit": 16,
                "description": "K16"
              },
              "K17": {
                "bit": 17,
                "description": "K17"
              },
              "K18": {
                "bit": 18,
                "description": "K18"
              },
              "K19": {
                "bit": 19,
                "description": "K19"
              },
              "K20": {
                "bit": 20,
                "description": "K20"
              },
              "K21": {
                "bit": 21,
                "description": "K21"
              },
              "K22": {
                "bit": 22,
                "description": "K22"
              },
              "K23": {
                "bit": 23,
                "description": "K23"
              },
              "K24": {
                "bit": 24,
                "description": "K24"
              },
              "K25": {
                "bit": 25,
                "description": "K25"
              },
              "K26": {
                "bit": 26,
                "description": "K26"
              },
              "K27": {
                "bit": 27,
                "description": "K27"
              },
              "K28": {
                "bit": 28,
                "description": "K28"
              },
              "K29": {
                "bit": 29,
                "description": "K29"
              },
              "K30": {
                "bit": 30,
                "description": "K30"
              },
              "K31": {
                "bit": 31,
                "description": "K31"
              }
            },
            "IV0LR": {
              "IV31": {
                "bit": 0,
                "description": "IV31"
              },
              "IV30": {
                "bit": 1,
                "description": "IV30"
              },
              "IV29": {
                "bit": 2,
                "description": "IV29"
              },
              "IV28": {
                "bit": 3,
                "description": "IV28"
              },
              "IV27": {
                "bit": 4,
                "description": "IV27"
              },
              "IV26": {
                "bit": 5,
                "description": "IV26"
              },
              "IV25": {
                "bit": 6,
                "description": "IV25"
              },
              "IV24": {
                "bit": 7,
                "description": "IV24"
              },
              "IV23": {
                "bit": 8,
                "description": "IV23"
              },
              "IV22": {
                "bit": 9,
                "description": "IV22"
              },
              "IV21": {
                "bit": 10,
                "description": "IV21"
              },
              "IV20": {
                "bit": 11,
                "description": "IV20"
              },
              "IV19": {
                "bit": 12,
                "description": "IV19"
              },
              "IV18": {
                "bit": 13,
                "description": "IV18"
              },
              "IV17": {
                "bit": 14,
                "description": "IV17"
              },
              "IV16": {
                "bit": 15,
                "description": "IV16"
              },
              "IV15": {
                "bit": 16,
                "description": "IV15"
              },
              "IV14": {
                "bit": 17,
                "description": "IV14"
              },
              "IV13": {
                "bit": 18,
                "description": "IV13"
              },
              "IV12": {
                "bit": 19,
                "description": "IV12"
              },
              "IV11": {
                "bit": 20,
                "description": "IV11"
              },
              "IV10": {
                "bit": 21,
                "description": "IV10"
              },
              "IV9": {
                "bit": 22,
                "description": "IV9"
              },
              "IV8": {
                "bit": 23,
                "description": "IV8"
              },
              "IV7": {
                "bit": 24,
                "description": "IV7"
              },
              "IV6": {
                "bit": 25,
                "description": "IV6"
              },
              "IV5": {
                "bit": 26,
                "description": "IV5"
              },
              "IV4": {
                "bit": 27,
                "description": "IV4"
              },
              "IV3": {
                "bit": 28,
                "description": "IV3"
              },
              "IV2": {
                "bit": 29,
                "description": "IV2"
              },
              "IV1": {
                "bit": 30,
                "description": "IV1"
              },
              "IV0": {
                "bit": 31,
                "description": "IV0"
              }
            },
            "IV0RR": {
              "IV63": {
                "bit": 0,
                "description": "IV63"
              },
              "IV62": {
                "bit": 1,
                "description": "IV62"
              },
              "IV61": {
                "bit": 2,
                "description": "IV61"
              },
              "IV60": {
                "bit": 3,
                "description": "IV60"
              },
              "IV59": {
                "bit": 4,
                "description": "IV59"
              },
              "IV58": {
                "bit": 5,
                "description": "IV58"
              },
              "IV57": {
                "bit": 6,
                "description": "IV57"
              },
              "IV56": {
                "bit": 7,
                "description": "IV56"
              },
              "IV55": {
                "bit": 8,
                "description": "IV55"
              },
              "IV54": {
                "bit": 9,
                "description": "IV54"
              },
              "IV53": {
                "bit": 10,
                "description": "IV53"
              },
              "IV52": {
                "bit": 11,
                "description": "IV52"
              },
              "IV51": {
                "bit": 12,
                "description": "IV51"
              },
              "IV50": {
                "bit": 13,
                "description": "IV50"
              },
              "IV49": {
                "bit": 14,
                "description": "IV49"
              },
              "IV48": {
                "bit": 15,
                "description": "IV48"
              },
              "IV47": {
                "bit": 16,
                "description": "IV47"
              },
              "IV46": {
                "bit": 17,
                "description": "IV46"
              },
              "IV45": {
                "bit": 18,
                "description": "IV45"
              },
              "IV44": {
                "bit": 19,
                "description": "IV44"
              },
              "IV43": {
                "bit": 20,
                "description": "IV43"
              },
              "IV42": {
                "bit": 21,
                "description": "IV42"
              },
              "IV41": {
                "bit": 22,
                "description": "IV41"
              },
              "IV40": {
                "bit": 23,
                "description": "IV40"
              },
              "IV39": {
                "bit": 24,
                "description": "IV39"
              },
              "IV38": {
                "bit": 25,
                "description": "IV38"
              },
              "IV37": {
                "bit": 26,
                "description": "IV37"
              },
              "IV36": {
                "bit": 27,
                "description": "IV36"
              },
              "IV35": {
                "bit": 28,
                "description": "IV35"
              },
              "IV34": {
                "bit": 29,
                "description": "IV34"
              },
              "IV33": {
                "bit": 30,
                "description": "IV33"
              },
              "IV32": {
                "bit": 31,
                "description": "IV32"
              }
            },
            "IV1LR": {
              "IV95": {
                "bit": 0,
                "description": "IV95"
              },
              "IV94": {
                "bit": 1,
                "description": "IV94"
              },
              "IV93": {
                "bit": 2,
                "description": "IV93"
              },
              "IV92": {
                "bit": 3,
                "description": "IV92"
              },
              "IV91": {
                "bit": 4,
                "description": "IV91"
              },
              "IV90": {
                "bit": 5,
                "description": "IV90"
              },
              "IV89": {
                "bit": 6,
                "description": "IV89"
              },
              "IV88": {
                "bit": 7,
                "description": "IV88"
              },
              "IV87": {
                "bit": 8,
                "description": "IV87"
              },
              "IV86": {
                "bit": 9,
                "description": "IV86"
              },
              "IV85": {
                "bit": 10,
                "description": "IV85"
              },
              "IV84": {
                "bit": 11,
                "description": "IV84"
              },
              "IV83": {
                "bit": 12,
                "description": "IV83"
              },
              "IV82": {
                "bit": 13,
                "description": "IV82"
              },
              "IV81": {
                "bit": 14,
                "description": "IV81"
              },
              "IV80": {
                "bit": 15,
                "description": "IV80"
              },
              "IV79": {
                "bit": 16,
                "description": "IV79"
              },
              "IV78": {
                "bit": 17,
                "description": "IV78"
              },
              "IV77": {
                "bit": 18,
                "description": "IV77"
              },
              "IV76": {
                "bit": 19,
                "description": "IV76"
              },
              "IV75": {
                "bit": 20,
                "description": "IV75"
              },
              "IV74": {
                "bit": 21,
                "description": "IV74"
              },
              "IV73": {
                "bit": 22,
                "description": "IV73"
              },
              "IV72": {
                "bit": 23,
                "description": "IV72"
              },
              "IV71": {
                "bit": 24,
                "description": "IV71"
              },
              "IV70": {
                "bit": 25,
                "description": "IV70"
              },
              "IV69": {
                "bit": 26,
                "description": "IV69"
              },
              "IV68": {
                "bit": 27,
                "description": "IV68"
              },
              "IV67": {
                "bit": 28,
                "description": "IV67"
              },
              "IV66": {
                "bit": 29,
                "description": "IV66"
              },
              "IV65": {
                "bit": 30,
                "description": "IV65"
              },
              "IV64": {
                "bit": 31,
                "description": "IV64"
              }
            },
            "IV1RR": {
              "IV127": {
                "bit": 0,
                "description": "IV127"
              },
              "IV126": {
                "bit": 1,
                "description": "IV126"
              },
              "IV125": {
                "bit": 2,
                "description": "IV125"
              },
              "IV124": {
                "bit": 3,
                "description": "IV124"
              },
              "IV123": {
                "bit": 4,
                "description": "IV123"
              },
              "IV122": {
                "bit": 5,
                "description": "IV122"
              },
              "IV121": {
                "bit": 6,
                "description": "IV121"
              },
              "IV120": {
                "bit": 7,
                "description": "IV120"
              },
              "IV119": {
                "bit": 8,
                "description": "IV119"
              },
              "IV118": {
                "bit": 9,
                "description": "IV118"
              },
              "IV117": {
                "bit": 10,
                "description": "IV117"
              },
              "IV116": {
                "bit": 11,
                "description": "IV116"
              },
              "IV115": {
                "bit": 12,
                "description": "IV115"
              },
              "IV114": {
                "bit": 13,
                "description": "IV114"
              },
              "IV113": {
                "bit": 14,
                "description": "IV113"
              },
              "IV112": {
                "bit": 15,
                "description": "IV112"
              },
              "IV111": {
                "bit": 16,
                "description": "IV111"
              },
              "IV110": {
                "bit": 17,
                "description": "IV110"
              },
              "IV109": {
                "bit": 18,
                "description": "IV109"
              },
              "IV108": {
                "bit": 19,
                "description": "IV108"
              },
              "IV107": {
                "bit": 20,
                "description": "IV107"
              },
              "IV106": {
                "bit": 21,
                "description": "IV106"
              },
              "IV105": {
                "bit": 22,
                "description": "IV105"
              },
              "IV104": {
                "bit": 23,
                "description": "IV104"
              },
              "IV103": {
                "bit": 24,
                "description": "IV103"
              },
              "IV102": {
                "bit": 25,
                "description": "IV102"
              },
              "IV101": {
                "bit": 26,
                "description": "IV101"
              },
              "IV100": {
                "bit": 27,
                "description": "IV100"
              },
              "IV99": {
                "bit": 28,
                "description": "IV99"
              },
              "IV98": {
                "bit": 29,
                "description": "IV98"
              },
              "IV97": {
                "bit": 30,
                "description": "IV97"
              },
              "IV96": {
                "bit": 31,
                "description": "IV96"
              }
            },
            "CSGCMCCM0R": {
              "CSGCMCCM0": {
                "bit": 0,
                "description": "CSGCMCCM0",
                "width": 32
              }
            },
            "CSGCMCCM1R": {
              "CSGCMCCM1": {
                "bit": 0,
                "description": "CSGCMCCM1",
                "width": 32
              }
            },
            "CSGCMCCM2R": {
              "CSGCMCCM2": {
                "bit": 0,
                "description": "CSGCMCCM2",
                "width": 32
              }
            },
            "CSGCMCCM3R": {
              "CSGCMCCM3": {
                "bit": 0,
                "description": "CSGCMCCM3",
                "width": 32
              }
            },
            "CSGCMCCM4R": {
              "CSGCMCCM4": {
                "bit": 0,
                "description": "CSGCMCCM4",
                "width": 32
              }
            },
            "CSGCMCCM5R": {
              "CSGCMCCM5": {
                "bit": 0,
                "description": "CSGCMCCM5",
                "width": 32
              }
            },
            "CSGCMCCM6R": {
              "CSGCMCCM6": {
                "bit": 0,
                "description": "CSGCMCCM6",
                "width": 32
              }
            },
            "CSGCMCCM7R": {
              "CSGCMCCM7": {
                "bit": 0,
                "description": "CSGCMCCM7",
                "width": 32
              }
            },
            "CSGCM0R": {
              "CSGCM0": {
                "bit": 0,
                "description": "CSGCM0",
                "width": 32
              }
            },
            "CSGCM1R": {
              "CSGCM1": {
                "bit": 0,
                "description": "CSGCM1",
                "width": 32
              }
            },
            "CSGCM2R": {
              "CSGCM2": {
                "bit": 0,
                "description": "CSGCM2",
                "width": 32
              }
            },
            "CSGCM3R": {
              "CSGCM3": {
                "bit": 0,
                "description": "CSGCM3",
                "width": 32
              }
            },
            "CSGCM4R": {
              "CSGCM4": {
                "bit": 0,
                "description": "CSGCM4",
                "width": 32
              }
            },
            "CSGCM5R": {
              "CSGCM5": {
                "bit": 0,
                "description": "CSGCM5",
                "width": 32
              }
            },
            "CSGCM6R": {
              "CSGCM6": {
                "bit": 0,
                "description": "CSGCM6",
                "width": 32
              }
            },
            "CSGCM7R": {
              "CSGCM7": {
                "bit": 0,
                "description": "CSGCM7",
                "width": 32
              }
            }
          }
        },
        "DCMI": {
          "instances": [
            {
              "name": "DCMI",
              "base": "0x48020000",
              "irq": 78
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "control register 1"
            },
            "SR": {
              "offset": "0x04",
              "size": 32,
              "description": "status register"
            },
            "RIS": {
              "offset": "0x08",
              "size": 32,
              "description": "raw interrupt status register"
            },
            "IER": {
              "offset": "0x0C",
              "size": 32,
              "description": "interrupt enable register"
            },
            "MIS": {
              "offset": "0x10",
              "size": 32,
              "description": "masked interrupt status\n          register"
            },
            "ICR": {
              "offset": "0x14",
              "size": 32,
              "description": "interrupt clear register"
            },
            "ESCR": {
              "offset": "0x18",
              "size": 32,
              "description": "embedded synchronization code\n          register"
            },
            "ESUR": {
              "offset": "0x1C",
              "size": 32,
              "description": "embedded synchronization unmask\n          register"
            },
            "CWSTRT": {
              "offset": "0x20",
              "size": 32,
              "description": "crop window start"
            },
            "CWSIZE": {
              "offset": "0x24",
              "size": 32,
              "description": "crop window size"
            },
            "DR": {
              "offset": "0x28",
              "size": 32,
              "description": "data register"
            }
          },
          "bits": {
            "CR": {
              "OELS": {
                "bit": 20,
                "description": "Odd/Even Line Select (Line Select\n              Start)"
              },
              "LSM": {
                "bit": 19,
                "description": "Line Select mode"
              },
              "OEBS": {
                "bit": 18,
                "description": "Odd/Even Byte Select (Byte Select\n              Start)"
              },
              "BSM": {
                "bit": 16,
                "description": "Byte Select mode",
                "width": 2
              },
              "ENABLE": {
                "bit": 14,
                "description": "DCMI enable"
              },
              "EDM": {
                "bit": 10,
                "description": "Extended data mode",
                "width": 2
              },
              "FCRC": {
                "bit": 8,
                "description": "Frame capture rate control",
                "width": 2
              },
              "VSPOL": {
                "bit": 7,
                "description": "Vertical synchronization\n              polarity"
              },
              "HSPOL": {
                "bit": 6,
                "description": "Horizontal synchronization\n              polarity"
              },
              "PCKPOL": {
                "bit": 5,
                "description": "Pixel clock polarity"
              },
              "ESS": {
                "bit": 4,
                "description": "Embedded synchronization\n              select"
              },
              "JPEG": {
                "bit": 3,
                "description": "JPEG format"
              },
              "CROP": {
                "bit": 2,
                "description": "Crop feature"
              },
              "CM": {
                "bit": 1,
                "description": "Capture mode"
              },
              "CAPTURE": {
                "bit": 0,
                "description": "Capture enable"
              }
            },
            "SR": {
              "FNE": {
                "bit": 2,
                "description": "FIFO not empty"
              },
              "VSYNC": {
                "bit": 1,
                "description": "VSYNC"
              },
              "HSYNC": {
                "bit": 0,
                "description": "HSYNC"
              }
            },
            "RIS": {
              "LINE_RIS": {
                "bit": 4,
                "description": "Line raw interrupt status"
              },
              "VSYNC_RIS": {
                "bit": 3,
                "description": "VSYNC raw interrupt status"
              },
              "ERR_RIS": {
                "bit": 2,
                "description": "Synchronization error raw interrupt\n              status"
              },
              "OVR_RIS": {
                "bit": 1,
                "description": "Overrun raw interrupt\n              status"
              },
              "FRAME_RIS": {
                "bit": 0,
                "description": "Capture complete raw interrupt\n              status"
              }
            },
            "IER": {
              "LINE_IE": {
                "bit": 4,
                "description": "Line interrupt enable"
              },
              "VSYNC_IE": {
                "bit": 3,
                "description": "VSYNC interrupt enable"
              },
              "ERR_IE": {
                "bit": 2,
                "description": "Synchronization error interrupt\n              enable"
              },
              "OVR_IE": {
                "bit": 1,
                "description": "Overrun interrupt enable"
              },
              "FRAME_IE": {
                "bit": 0,
                "description": "Capture complete interrupt\n              enable"
              }
            },
            "MIS": {
              "LINE_MIS": {
                "bit": 4,
                "description": "Line masked interrupt\n              status"
              },
              "VSYNC_MIS": {
                "bit": 3,
                "description": "VSYNC masked interrupt\n              status"
              },
              "ERR_MIS": {
                "bit": 2,
                "description": "Synchronization error masked interrupt\n              status"
              },
              "OVR_MIS": {
                "bit": 1,
                "description": "Overrun masked interrupt\n              status"
              },
              "FRAME_MIS": {
                "bit": 0,
                "description": "Capture complete masked interrupt\n              status"
              }
            },
            "ICR": {
              "LINE_ISC": {
                "bit": 4,
                "description": "line interrupt status\n              clear"
              },
              "VSYNC_ISC": {
                "bit": 3,
                "description": "Vertical synch interrupt status\n              clear"
              },
              "ERR_ISC": {
                "bit": 2,
                "description": "Synchronization error interrupt status\n              clear"
              },
              "OVR_ISC": {
                "bit": 1,
                "description": "Overrun interrupt status\n              clear"
              },
              "FRAME_ISC": {
                "bit": 0,
                "description": "Capture complete interrupt status\n              clear"
              }
            },
            "ESCR": {
              "FEC": {
                "bit": 24,
                "description": "Frame end delimiter code",
                "width": 8
              },
              "LEC": {
                "bit": 16,
                "description": "Line end delimiter code",
                "width": 8
              },
              "LSC": {
                "bit": 8,
                "description": "Line start delimiter code",
                "width": 8
              },
              "FSC": {
                "bit": 0,
                "description": "Frame start delimiter code",
                "width": 8
              }
            },
            "ESUR": {
              "FEU": {
                "bit": 24,
                "description": "Frame end delimiter unmask",
                "width": 8
              },
              "LEU": {
                "bit": 16,
                "description": "Line end delimiter unmask",
                "width": 8
              },
              "LSU": {
                "bit": 8,
                "description": "Line start delimiter\n              unmask",
                "width": 8
              },
              "FSU": {
                "bit": 0,
                "description": "Frame start delimiter\n              unmask",
                "width": 8
              }
            },
            "CWSTRT": {
              "VST": {
                "bit": 16,
                "description": "Vertical start line count",
                "width": 13
              },
              "HOFFCNT": {
                "bit": 0,
                "description": "Horizontal offset count",
                "width": 14
              }
            },
            "CWSIZE": {
              "VLINE": {
                "bit": 16,
                "description": "Vertical line count",
                "width": 14
              },
              "CAPCNT": {
                "bit": 0,
                "description": "Capture count",
                "width": 14
              }
            },
            "DR": {
              "Byte3": {
                "bit": 24,
                "description": "Data byte 3",
                "width": 8
              },
              "Byte2": {
                "bit": 16,
                "description": "Data byte 2",
                "width": 8
              },
              "Byte1": {
                "bit": 8,
                "description": "Data byte 1",
                "width": 8
              },
              "Byte0": {
                "bit": 0,
                "description": "Data byte 0",
                "width": 8
              }
            }
          }
        },
        "OTG1": {
          "instances": [
            {
              "name": "OTG1_HS_GLOBAL",
              "base": "0x40040000"
            },
            {
              "name": "OTG1_HS_HOST",
              "base": "0x40040400",
              "irq": 101
            },
            {
              "name": "OTG1_HS_DEVICE",
              "base": "0x40040800"
            }
          ],
          "registers": {
            "OTG_HS_GOTGCTL": {
              "offset": "0x00",
              "size": 32,
              "description": "OTG_HS control and status\n          register"
            },
            "OTG_HS_GOTGINT": {
              "offset": "0x04",
              "size": 32,
              "description": "OTG_HS interrupt register"
            },
            "OTG_HS_GAHBCFG": {
              "offset": "0x08",
              "size": 32,
              "description": "OTG_HS AHB configuration\n          register"
            },
            "OTG_HS_GUSBCFG": {
              "offset": "0x0C",
              "size": 32,
              "description": "OTG_HS USB configuration\n          register"
            },
            "OTG_HS_GRSTCTL": {
              "offset": "0x10",
              "size": 32,
              "description": "OTG_HS reset register"
            },
            "OTG_HS_GINTSTS": {
              "offset": "0x14",
              "size": 32,
              "description": "OTG_HS core interrupt register"
            },
            "OTG_HS_GINTMSK": {
              "offset": "0x18",
              "size": 32,
              "description": "OTG_HS interrupt mask register"
            },
            "OTG_HS_GRXSTSR_Host": {
              "offset": "0x1C",
              "size": 32,
              "description": "OTG_HS Receive status debug read register\n          (host mode)"
            },
            "OTG_HS_GRXSTSP_Host": {
              "offset": "0x20",
              "size": 32,
              "description": "OTG_HS status read and pop register (host\n          mode)"
            },
            "OTG_HS_GRXFSIZ": {
              "offset": "0x24",
              "size": 32,
              "description": "OTG_HS Receive FIFO size\n          register"
            },
            "OTG_HS_HNPTXFSIZ_Host": {
              "offset": "0x28",
              "size": 32,
              "description": "OTG_HS nonperiodic transmit FIFO size\n          register (host mode)"
            },
            "OTG_HS_DIEPTXF0_Device": {
              "offset": "0x28",
              "size": 32,
              "description": "Endpoint 0 transmit FIFO size (peripheral\n          mode)"
            },
            "OTG_HS_GNPTXSTS": {
              "offset": "0x2C",
              "size": 32,
              "description": "OTG_HS nonperiodic transmit FIFO/queue\n          status register"
            },
            "OTG_HS_GCCFG": {
              "offset": "0x38",
              "size": 32,
              "description": "OTG_HS general core configuration\n          register"
            },
            "OTG_HS_CID": {
              "offset": "0x3C",
              "size": 32,
              "description": "OTG_HS core ID register"
            },
            "OTG_HS_HPTXFSIZ": {
              "offset": "0x100",
              "size": 32,
              "description": "OTG_HS Host periodic transmit FIFO size\n          register"
            },
            "OTG_HS_DIEPTXF1": {
              "offset": "0x104",
              "size": 32,
              "description": "OTG_HS device IN endpoint transmit FIFO size\n          register"
            },
            "OTG_HS_DIEPTXF2": {
              "offset": "0x108",
              "size": 32,
              "description": "OTG_HS device IN endpoint transmit FIFO size\n          register"
            },
            "OTG_HS_DIEPTXF3": {
              "offset": "0x11C",
              "size": 32,
              "description": "OTG_HS device IN endpoint transmit FIFO size\n          register"
            },
            "OTG_HS_DIEPTXF4": {
              "offset": "0x120",
              "size": 32,
              "description": "OTG_HS device IN endpoint transmit FIFO size\n          register"
            },
            "OTG_HS_DIEPTXF5": {
              "offset": "0x124",
              "size": 32,
              "description": "OTG_HS device IN endpoint transmit FIFO size\n          register"
            },
            "OTG_HS_DIEPTXF6": {
              "offset": "0x128",
              "size": 32,
              "description": "OTG_HS device IN endpoint transmit FIFO size\n          register"
            },
            "OTG_HS_DIEPTXF7": {
              "offset": "0x12C",
              "size": 32,
              "description": "OTG_HS device IN endpoint transmit FIFO size\n          register"
            },
            "OTG_HS_GRXSTSR_Device": {
              "offset": "0x1C",
              "size": 32,
              "description": "OTG_HS Receive status debug read register\n          (peripheral mode mode)"
            },
            "OTG_HS_GRXSTSP_Device": {
              "offset": "0x20",
              "size": 32,
              "description": "OTG_HS status read and pop register\n          (peripheral mode)"
            },
            "OTG_HS_GLPMCFG": {
              "offset": "0x54",
              "size": 32,
              "description": "OTG core LPM configuration\n          register"
            }
          },
          "bits": {
            "OTG_HS_GOTGCTL": {
              "SRQSCS": {
                "bit": 0,
                "description": "Session request success"
              },
              "SRQ": {
                "bit": 1,
                "description": "Session request"
              },
              "HNGSCS": {
                "bit": 8,
                "description": "Host negotiation success"
              },
              "HNPRQ": {
                "bit": 9,
                "description": "HNP request"
              },
              "HSHNPEN": {
                "bit": 10,
                "description": "Host set HNP enable"
              },
              "DHNPEN": {
                "bit": 11,
                "description": "Device HNP enabled"
              },
              "CIDSTS": {
                "bit": 16,
                "description": "Connector ID status"
              },
              "DBCT": {
                "bit": 17,
                "description": "Long/short debounce time"
              },
              "ASVLD": {
                "bit": 18,
                "description": "A-session valid"
              },
              "BSVLD": {
                "bit": 19,
                "description": "B-session valid"
              },
              "EHEN": {
                "bit": 12,
                "description": "Embedded host enable"
              }
            },
            "OTG_HS_GOTGINT": {
              "SEDET": {
                "bit": 2,
                "description": "Session end detected"
              },
              "SRSSCHG": {
                "bit": 8,
                "description": "Session request success status\n              change"
              },
              "HNSSCHG": {
                "bit": 9,
                "description": "Host negotiation success status\n              change"
              },
              "HNGDET": {
                "bit": 17,
                "description": "Host negotiation detected"
              },
              "ADTOCHG": {
                "bit": 18,
                "description": "A-device timeout change"
              },
              "DBCDNE": {
                "bit": 19,
                "description": "Debounce done"
              },
              "IDCHNG": {
                "bit": 20,
                "description": "ID input pin changed"
              }
            },
            "OTG_HS_GAHBCFG": {
              "GINT": {
                "bit": 0,
                "description": "Global interrupt mask"
              },
              "HBSTLEN": {
                "bit": 1,
                "description": "Burst length/type",
                "width": 4
              },
              "DMAEN": {
                "bit": 5,
                "description": "DMA enable"
              },
              "TXFELVL": {
                "bit": 7,
                "description": "TxFIFO empty level"
              },
              "PTXFELVL": {
                "bit": 8,
                "description": "Periodic TxFIFO empty\n              level"
              }
            },
            "OTG_HS_GUSBCFG": {
              "TOCAL": {
                "bit": 0,
                "description": "FS timeout calibration",
                "width": 3
              },
              "PHYSEL": {
                "bit": 6,
                "description": "USB 2.0 high-speed ULPI PHY or USB 1.1\n              full-speed serial transceiver select"
              },
              "SRPCAP": {
                "bit": 8,
                "description": "SRP-capable"
              },
              "HNPCAP": {
                "bit": 9,
                "description": "HNP-capable"
              },
              "TRDT": {
                "bit": 10,
                "description": "USB turnaround time",
                "width": 4
              },
              "PHYLPCS": {
                "bit": 15,
                "description": "PHY Low-power clock select"
              },
              "ULPIFSLS": {
                "bit": 17,
                "description": "ULPI FS/LS select"
              },
              "ULPIAR": {
                "bit": 18,
                "description": "ULPI Auto-resume"
              },
              "ULPICSM": {
                "bit": 19,
                "description": "ULPI Clock SuspendM"
              },
              "ULPIEVBUSD": {
                "bit": 20,
                "description": "ULPI External VBUS Drive"
              },
              "ULPIEVBUSI": {
                "bit": 21,
                "description": "ULPI external VBUS\n              indicator"
              },
              "TSDPS": {
                "bit": 22,
                "description": "TermSel DLine pulsing\n              selection"
              },
              "PCCI": {
                "bit": 23,
                "description": "Indicator complement"
              },
              "PTCI": {
                "bit": 24,
                "description": "Indicator pass through"
              },
              "ULPIIPD": {
                "bit": 25,
                "description": "ULPI interface protect\n              disable"
              },
              "FHMOD": {
                "bit": 29,
                "description": "Forced host mode"
              },
              "FDMOD": {
                "bit": 30,
                "description": "Forced peripheral mode"
              }
            },
            "OTG_HS_GRSTCTL": {
              "CSRST": {
                "bit": 0,
                "description": "Core soft reset"
              },
              "HSRST": {
                "bit": 1,
                "description": "HCLK soft reset"
              },
              "FCRST": {
                "bit": 2,
                "description": "Host frame counter reset"
              },
              "RXFFLSH": {
                "bit": 4,
                "description": "RxFIFO flush"
              },
              "TXFFLSH": {
                "bit": 5,
                "description": "TxFIFO flush"
              },
              "TXFNUM": {
                "bit": 6,
                "description": "TxFIFO number",
                "width": 5
              },
              "AHBIDL": {
                "bit": 31,
                "description": "AHB master idle"
              },
              "DMAREQ": {
                "bit": 30,
                "description": "DMA request signal enabled for USB OTG\n              HS"
              }
            },
            "OTG_HS_GINTSTS": {
              "CMOD": {
                "bit": 0,
                "description": "Current mode of operation"
              },
              "MMIS": {
                "bit": 1,
                "description": "Mode mismatch interrupt"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTG interrupt"
              },
              "SOF": {
                "bit": 3,
                "description": "Start of frame"
              },
              "RXFLVL": {
                "bit": 4,
                "description": "RxFIFO nonempty"
              },
              "NPTXFE": {
                "bit": 5,
                "description": "Nonperiodic TxFIFO empty"
              },
              "GINAKEFF": {
                "bit": 6,
                "description": "Global IN nonperiodic NAK\n              effective"
              },
              "BOUTNAKEFF": {
                "bit": 7,
                "description": "Global OUT NAK effective"
              },
              "ESUSP": {
                "bit": 10,
                "description": "Early suspend"
              },
              "USBSUSP": {
                "bit": 11,
                "description": "USB suspend"
              },
              "USBRST": {
                "bit": 12,
                "description": "USB reset"
              },
              "ENUMDNE": {
                "bit": 13,
                "description": "Enumeration done"
              },
              "ISOODRP": {
                "bit": 14,
                "description": "Isochronous OUT packet dropped\n              interrupt"
              },
              "EOPF": {
                "bit": 15,
                "description": "End of periodic frame\n              interrupt"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IN endpoint interrupt"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OUT endpoint interrupt"
              },
              "IISOIXFR": {
                "bit": 20,
                "description": "Incomplete isochronous IN\n              transfer"
              },
              "PXFR_INCOMPISOOUT": {
                "bit": 21,
                "description": "Incomplete periodic\n              transfer"
              },
              "DATAFSUSP": {
                "bit": 22,
                "description": "Data fetch suspended"
              },
              "HPRTINT": {
                "bit": 24,
                "description": "Host port interrupt"
              },
              "HCINT": {
                "bit": 25,
                "description": "Host channels interrupt"
              },
              "PTXFE": {
                "bit": 26,
                "description": "Periodic TxFIFO empty"
              },
              "CIDSCHG": {
                "bit": 28,
                "description": "Connector ID status change"
              },
              "DISCINT": {
                "bit": 29,
                "description": "Disconnect detected\n              interrupt"
              },
              "SRQINT": {
                "bit": 30,
                "description": "Session request/new session detected\n              interrupt"
              },
              "WKUINT": {
                "bit": 31,
                "description": "Resume/remote wakeup detected\n              interrupt"
              }
            },
            "OTG_HS_GINTMSK": {
              "MMISM": {
                "bit": 1,
                "description": "Mode mismatch interrupt\n              mask"
              },
              "OTGINT": {
                "bit": 2,
                "description": "OTG interrupt mask"
              },
              "SOFM": {
                "bit": 3,
                "description": "Start of frame mask"
              },
              "RXFLVLM": {
                "bit": 4,
                "description": "Receive FIFO nonempty mask"
              },
              "NPTXFEM": {
                "bit": 5,
                "description": "Nonperiodic TxFIFO empty\n              mask"
              },
              "GINAKEFFM": {
                "bit": 6,
                "description": "Global nonperiodic IN NAK effective\n              mask"
              },
              "GONAKEFFM": {
                "bit": 7,
                "description": "Global OUT NAK effective\n              mask"
              },
              "ESUSPM": {
                "bit": 10,
                "description": "Early suspend mask"
              },
              "USBSUSPM": {
                "bit": 11,
                "description": "USB suspend mask"
              },
              "USBRST": {
                "bit": 12,
                "description": "USB reset mask"
              },
              "ENUMDNEM": {
                "bit": 13,
                "description": "Enumeration done mask"
              },
              "ISOODRPM": {
                "bit": 14,
                "description": "Isochronous OUT packet dropped interrupt\n              mask"
              },
              "EOPFM": {
                "bit": 15,
                "description": "End of periodic frame interrupt\n              mask"
              },
              "IEPINT": {
                "bit": 18,
                "description": "IN endpoints interrupt\n              mask"
              },
              "OEPINT": {
                "bit": 19,
                "description": "OUT endpoints interrupt\n              mask"
              },
              "IISOIXFRM": {
                "bit": 20,
                "description": "Incomplete isochronous IN transfer\n              mask"
              },
              "PXFRM_IISOOXFRM": {
                "bit": 21,
                "description": "Incomplete periodic transfer\n              mask"
              },
              "FSUSPM": {
                "bit": 22,
                "description": "Data fetch suspended mask"
              },
              "PRTIM": {
                "bit": 24,
                "description": "Host port interrupt mask"
              },
              "HCIM": {
                "bit": 25,
                "description": "Host channels interrupt\n              mask"
              },
              "PTXFEM": {
                "bit": 26,
                "description": "Periodic TxFIFO empty mask"
              },
              "CIDSCHGM": {
                "bit": 28,
                "description": "Connector ID status change\n              mask"
              },
              "DISCINT": {
                "bit": 29,
                "description": "Disconnect detected interrupt\n              mask"
              },
              "SRQIM": {
                "bit": 30,
                "description": "Session request/new session detected\n              interrupt mask"
              },
              "WUIM": {
                "bit": 31,
                "description": "Resume/remote wakeup detected interrupt\n              mask"
              },
              "RSTDE": {
                "bit": 23,
                "description": "Reset detected interrupt\n              mask"
              },
              "LPMINTM": {
                "bit": 27,
                "description": "LPM interrupt mask"
              }
            },
            "OTG_HS_GRXSTSR_Host": {
              "CHNUM": {
                "bit": 0,
                "description": "Channel number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              }
            },
            "OTG_HS_GRXSTSP_Host": {
              "CHNUM": {
                "bit": 0,
                "description": "Channel number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              }
            },
            "OTG_HS_GRXFSIZ": {
              "RXFD": {
                "bit": 0,
                "description": "RxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_HNPTXFSIZ_Host": {
              "NPTXFSA": {
                "bit": 0,
                "description": "Nonperiodic transmit RAM start\n              address",
                "width": 16
              },
              "NPTXFD": {
                "bit": 16,
                "description": "Nonperiodic TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_DIEPTXF0_Device": {
              "TX0FSA": {
                "bit": 0,
                "description": "Endpoint 0 transmit RAM start\n              address",
                "width": 16
              },
              "TX0FD": {
                "bit": 16,
                "description": "Endpoint 0 TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_GNPTXSTS": {
              "NPTXFSAV": {
                "bit": 0,
                "description": "Nonperiodic TxFIFO space\n              available",
                "width": 16
              },
              "NPTQXSAV": {
                "bit": 16,
                "description": "Nonperiodic transmit request queue space\n              available",
                "width": 8
              },
              "NPTXQTOP": {
                "bit": 24,
                "description": "Top of the nonperiodic transmit request\n              queue",
                "width": 7
              }
            },
            "OTG_HS_GCCFG": {
              "PWRDWN": {
                "bit": 16,
                "description": "Power down"
              },
              "BCDEN": {
                "bit": 17,
                "description": "Battery charging detector (BCD)\n              enable"
              },
              "DCDEN": {
                "bit": 18,
                "description": "Data contact detection (DCD) mode\n              enable"
              },
              "PDEN": {
                "bit": 19,
                "description": "Primary detection (PD) mode\n              enable"
              },
              "SDEN": {
                "bit": 20,
                "description": "Secondary detection (SD) mode\n              enable"
              },
              "VBDEN": {
                "bit": 21,
                "description": "USB VBUS detection enable"
              },
              "DCDET": {
                "bit": 0,
                "description": "Data contact detection (DCD)\n              status"
              },
              "PDET": {
                "bit": 1,
                "description": "Primary detection (PD)\n              status"
              },
              "SDET": {
                "bit": 2,
                "description": "Secondary detection (SD)\n              status"
              },
              "PS2DET": {
                "bit": 3,
                "description": "DM pull-up detection\n              status"
              }
            },
            "OTG_HS_CID": {
              "PRODUCT_ID": {
                "bit": 0,
                "description": "Product ID field",
                "width": 32
              }
            },
            "OTG_HS_HPTXFSIZ": {
              "PTXSA": {
                "bit": 0,
                "description": "Host periodic TxFIFO start\n              address",
                "width": 16
              },
              "PTXFD": {
                "bit": 16,
                "description": "Host periodic TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_DIEPTXF1": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_DIEPTXF2": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_DIEPTXF3": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_DIEPTXF4": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_DIEPTXF5": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_DIEPTXF6": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_DIEPTXF7": {
              "INEPTXSA": {
                "bit": 0,
                "description": "IN endpoint FIFOx transmit RAM start\n              address",
                "width": 16
              },
              "INEPTXFD": {
                "bit": 16,
                "description": "IN endpoint TxFIFO depth",
                "width": 16
              }
            },
            "OTG_HS_GRXSTSR_Device": {
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              },
              "FRMNUM": {
                "bit": 21,
                "description": "Frame number",
                "width": 4
              }
            },
            "OTG_HS_GRXSTSP_Device": {
              "EPNUM": {
                "bit": 0,
                "description": "Endpoint number",
                "width": 4
              },
              "BCNT": {
                "bit": 4,
                "description": "Byte count",
                "width": 11
              },
              "DPID": {
                "bit": 15,
                "description": "Data PID",
                "width": 2
              },
              "PKTSTS": {
                "bit": 17,
                "description": "Packet status",
                "width": 4
              },
              "FRMNUM": {
                "bit": 21,
                "description": "Frame number",
                "width": 4
              }
            },
            "OTG_HS_GLPMCFG": {
              "LPMEN": {
                "bit": 0,
                "description": "LPM support enable"
              },
              "LPMACK": {
                "bit": 1,
                "description": "LPM token acknowledge\n              enable"
              },
              "BESL": {
                "bit": 2,
                "description": "Best effort service\n              latency",
                "width": 4
              },
              "REMWAKE": {
                "bit": 6,
                "description": "bRemoteWake value"
              },
              "L1SSEN": {
                "bit": 7,
                "description": "L1 Shallow Sleep enable"
              },
              "BESLTHRS": {
                "bit": 8,
                "description": "BESL threshold",
                "width": 4
              },
              "L1DSEN": {
                "bit": 12,
                "description": "L1 deep sleep enable"
              },
              "LPMRST": {
                "bit": 13,
                "description": "LPM response",
                "width": 2
              },
              "SLPSTS": {
                "bit": 15,
                "description": "Port sleep status"
              },
              "L1RSMOK": {
                "bit": 16,
                "description": "Sleep State Resume OK"
              },
              "LPMCHIDX": {
                "bit": 17,
                "description": "LPM Channel Index",
                "width": 4
              },
              "LPMRCNT": {
                "bit": 21,
                "description": "LPM retry count",
                "width": 3
              },
              "SNDLPM": {
                "bit": 24,
                "description": "Send LPM transaction"
              },
              "LPMRCNTSTS": {
                "bit": 25,
                "description": "LPM retry count status",
                "width": 3
              },
              "ENBESL": {
                "bit": 28,
                "description": "Enable best effort service\n              latency"
              }
            }
          }
        },
        "OTG2": {
          "instances": [
            {
              "name": "OTG2_HS_GLOBAL",
              "base": "0x40080000",
              "irq": 74
            },
            {
              "name": "OTG2_HS_HOST",
              "base": "0x40080400"
            },
            {
              "name": "OTG2_HS_DEVICE",
              "base": "0x40080800"
            }
          ],
          "registers": {}
        },
        "ETH": {
          "instances": [
            {
              "name": "Ethernet_MTL",
              "base": "0x40028C00"
            },
            {
              "name": "Ethernet_MAC",
              "base": "0x40028000",
              "irq": 61
            }
          ],
          "registers": {
            "MTLOMR": {
              "offset": "0x00",
              "size": 32,
              "description": "Operating mode Register"
            },
            "MTLISR": {
              "offset": "0x20",
              "size": 32,
              "description": "Interrupt status Register"
            },
            "MTLTxQOMR": {
              "offset": "0x100",
              "size": 32,
              "description": "Tx queue operating mode\n          Register"
            },
            "MTLTxQUR": {
              "offset": "0x104",
              "size": 32,
              "description": "Tx queue underflow register"
            },
            "MTLTxQDR": {
              "offset": "0x108",
              "size": 32,
              "description": "Tx queue debug Register"
            },
            "MTLQICSR": {
              "offset": "0x12C",
              "size": 32,
              "description": "Queue interrupt control status\n          Register"
            },
            "MTLRxQOMR": {
              "offset": "0x130",
              "size": 32,
              "description": "Rx queue operating mode\n          register"
            },
            "MTLRxQMPOCR": {
              "offset": "0x134",
              "size": 32,
              "description": "Rx queue missed packet and overflow counter\n          register"
            },
            "MTLRxQDR": {
              "offset": "0x138",
              "size": 32,
              "description": "Rx queue debug register"
            }
          },
          "bits": {
            "MTLOMR": {
              "DTXSTS": {
                "bit": 1,
                "description": "DTXSTS"
              },
              "CNTPRST": {
                "bit": 8,
                "description": "CNTPRST"
              },
              "CNTCLR": {
                "bit": 9,
                "description": "CNTCLR"
              }
            },
            "MTLISR": {
              "Q0IS": {
                "bit": 0,
                "description": "Queue interrupt status"
              }
            },
            "MTLTxQOMR": {
              "FTQ": {
                "bit": 0,
                "description": "Flush Transmit Queue"
              },
              "TSF": {
                "bit": 1,
                "description": "Transmit Store and Forward"
              },
              "TXQEN": {
                "bit": 2,
                "description": "Transmit Queue Enable",
                "width": 2
              },
              "TTC": {
                "bit": 4,
                "description": "Transmit Threshold Control",
                "width": 3
              },
              "TQS": {
                "bit": 16,
                "description": "Transmit Queue Size",
                "width": 3
              }
            },
            "MTLTxQUR": {
              "UFFRMCNT": {
                "bit": 0,
                "description": "Underflow Packet Counter",
                "width": 11
              },
              "UFCNTOVF": {
                "bit": 11,
                "description": "UFCNTOVF"
              }
            },
            "MTLTxQDR": {
              "TXQPAUSED": {
                "bit": 0,
                "description": "TXQPAUSED"
              },
              "TRCSTS": {
                "bit": 1,
                "description": "TRCSTS",
                "width": 2
              },
              "TWCSTS": {
                "bit": 3,
                "description": "TWCSTS"
              },
              "TXQSTS": {
                "bit": 4,
                "description": "TXQSTS"
              },
              "TXSTSFSTS": {
                "bit": 5,
                "description": "TXSTSFSTS"
              },
              "PTXQ": {
                "bit": 16,
                "description": "PTXQ",
                "width": 3
              },
              "STXSTSF": {
                "bit": 20,
                "description": "STXSTSF",
                "width": 3
              }
            },
            "MTLQICSR": {
              "TXUNFIS": {
                "bit": 0,
                "description": "TXUNFIS"
              },
              "TXUIE": {
                "bit": 8,
                "description": "TXUIE"
              },
              "RXOVFIS": {
                "bit": 16,
                "description": "RXOVFIS"
              },
              "RXOIE": {
                "bit": 24,
                "description": "RXOIE"
              }
            },
            "MTLRxQOMR": {
              "RTC": {
                "bit": 0,
                "description": "RTC",
                "width": 2
              },
              "FUP": {
                "bit": 3,
                "description": "FUP"
              },
              "FEP": {
                "bit": 4,
                "description": "FEP"
              },
              "RSF": {
                "bit": 5,
                "description": "RSF"
              },
              "DIS_TCP_EF": {
                "bit": 6,
                "description": "DIS_TCP_EF"
              },
              "EHFC": {
                "bit": 7,
                "description": "EHFC"
              },
              "RFA": {
                "bit": 8,
                "description": "RFA",
                "width": 3
              },
              "RFD": {
                "bit": 14,
                "description": "RFD",
                "width": 3
              },
              "RQS": {
                "bit": 20,
                "description": "RQS",
                "width": 3
              }
            },
            "MTLRxQMPOCR": {
              "OVFPKTCNT": {
                "bit": 0,
                "description": "OVFPKTCNT",
                "width": 11
              },
              "OVFCNTOVF": {
                "bit": 11,
                "description": "OVFCNTOVF"
              },
              "MISPKTCNT": {
                "bit": 16,
                "description": "MISPKTCNT",
                "width": 11
              },
              "MISCNTOVF": {
                "bit": 27,
                "description": "MISCNTOVF"
              }
            },
            "MTLRxQDR": {
              "RWCSTS": {
                "bit": 0,
                "description": "RWCSTS"
              },
              "RRCSTS": {
                "bit": 1,
                "description": "RRCSTS",
                "width": 2
              },
              "RXQSTS": {
                "bit": 4,
                "description": "RXQSTS",
                "width": 2
              },
              "PRXQ": {
                "bit": 16,
                "description": "PRXQ",
                "width": 14
              }
            }
          }
        },
        "DFSDM": {
          "instances": [
            {
              "name": "DFSDM",
              "base": "0x40017000",
              "irq": 110
            }
          ],
          "registers": {
            "DFSDM_CHCFG0R1": {
              "offset": "0x00",
              "size": 32,
              "description": "DFSDM channel configuration 0 register\n          1"
            },
            "DFSDM_CHCFG1R1": {
              "offset": "0x04",
              "size": 32,
              "description": "DFSDM channel configuration 1 register\n          1"
            },
            "DFSDM_CHCFG2R1": {
              "offset": "0x08",
              "size": 32,
              "description": "DFSDM channel configuration 2 register\n          1"
            },
            "DFSDM_CHCFG3R1": {
              "offset": "0x0C",
              "size": 32,
              "description": "DFSDM channel configuration 3 register\n          1"
            },
            "DFSDM_CHCFG4R1": {
              "offset": "0x10",
              "size": 32,
              "description": "DFSDM channel configuration 4 register\n          1"
            },
            "DFSDM_CHCFG5R1": {
              "offset": "0x14",
              "size": 32,
              "description": "DFSDM channel configuration 5 register\n          1"
            },
            "DFSDM_CHCFG6R1": {
              "offset": "0x18",
              "size": 32,
              "description": "DFSDM channel configuration 6 register\n          1"
            },
            "DFSDM_CHCFG7R1": {
              "offset": "0x1C",
              "size": 32,
              "description": "DFSDM channel configuration 7 register\n          1"
            },
            "DFSDM_CHCFG0R2": {
              "offset": "0x20",
              "size": 32,
              "description": "DFSDM channel configuration 0 register\n          2"
            },
            "DFSDM_CHCFG1R2": {
              "offset": "0x24",
              "size": 32,
              "description": "DFSDM channel configuration 1 register\n          2"
            },
            "DFSDM_CHCFG2R2": {
              "offset": "0x28",
              "size": 32,
              "description": "DFSDM channel configuration 2 register\n          2"
            },
            "DFSDM_CHCFG3R2": {
              "offset": "0x2C",
              "size": 32,
              "description": "DFSDM channel configuration 3 register\n          2"
            },
            "DFSDM_CHCFG4R2": {
              "offset": "0x30",
              "size": 32,
              "description": "DFSDM channel configuration 4 register\n          2"
            },
            "DFSDM_CHCFG5R2": {
              "offset": "0x34",
              "size": 32,
              "description": "DFSDM channel configuration 5 register\n          2"
            },
            "DFSDM_CHCFG6R2": {
              "offset": "0x38",
              "size": 32,
              "description": "DFSDM channel configuration 6 register\n          2"
            },
            "DFSDM_CHCFG7R2": {
              "offset": "0x3C",
              "size": 32,
              "description": "DFSDM channel configuration 7 register\n          2"
            },
            "DFSDM_AWSCD0R": {
              "offset": "0x40",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit\n          detector register"
            },
            "DFSDM_AWSCD1R": {
              "offset": "0x44",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit\n          detector register"
            },
            "DFSDM_AWSCD2R": {
              "offset": "0x48",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit\n          detector register"
            },
            "DFSDM_AWSCD3R": {
              "offset": "0x4C",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit\n          detector register"
            },
            "DFSDM_AWSCD4R": {
              "offset": "0x50",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit\n          detector register"
            },
            "DFSDM_AWSCD5R": {
              "offset": "0x54",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit\n          detector register"
            },
            "DFSDM_AWSCD6R": {
              "offset": "0x58",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit\n          detector register"
            },
            "DFSDM_AWSCD7R": {
              "offset": "0x5C",
              "size": 32,
              "description": "DFSDM analog watchdog and short-circuit\n          detector register"
            },
            "DFSDM_CHWDAT0R": {
              "offset": "0x60",
              "size": 32,
              "description": "DFSDM channel watchdog filter data\n          register"
            },
            "DFSDM_CHWDAT1R": {
              "offset": "0x64",
              "size": 32,
              "description": "DFSDM channel watchdog filter data\n          register"
            },
            "DFSDM_CHWDAT2R": {
              "offset": "0x68",
              "size": 32,
              "description": "DFSDM channel watchdog filter data\n          register"
            },
            "DFSDM_CHWDAT3R": {
              "offset": "0x6C",
              "size": 32,
              "description": "DFSDM channel watchdog filter data\n          register"
            },
            "DFSDM_CHWDAT4R": {
              "offset": "0x70",
              "size": 32,
              "description": "DFSDM channel watchdog filter data\n          register"
            },
            "DFSDM_CHWDAT5R": {
              "offset": "0x74",
              "size": 32,
              "description": "DFSDM channel watchdog filter data\n          register"
            },
            "DFSDM_CHWDAT6R": {
              "offset": "0x78",
              "size": 32,
              "description": "DFSDM channel watchdog filter data\n          register"
            },
            "DFSDM_CHWDAT7R": {
              "offset": "0x7C",
              "size": 32,
              "description": "DFSDM channel watchdog filter data\n          register"
            },
            "DFSDM_CHDATIN0R": {
              "offset": "0x80",
              "size": 32,
              "description": "DFSDM channel data input\n          register"
            },
            "DFSDM_CHDATIN1R": {
              "offset": "0x84",
              "size": 32,
              "description": "DFSDM channel data input\n          register"
            },
            "DFSDM_CHDATIN2R": {
              "offset": "0x88",
              "size": 32,
              "description": "DFSDM channel data input\n          register"
            },
            "DFSDM_CHDATIN3R": {
              "offset": "0x8C",
              "size": 32,
              "description": "DFSDM channel data input\n          register"
            },
            "DFSDM_CHDATIN4R": {
              "offset": "0x90",
              "size": 32,
              "description": "DFSDM channel data input\n          register"
            },
            "DFSDM_CHDATIN5R": {
              "offset": "0x94",
              "size": 32,
              "description": "DFSDM channel data input\n          register"
            },
            "DFSDM_CHDATIN6R": {
              "offset": "0x98",
              "size": 32,
              "description": "DFSDM channel data input\n          register"
            },
            "DFSDM_CHDATIN7R": {
              "offset": "0x9C",
              "size": 32,
              "description": "DFSDM channel data input\n          register"
            },
            "DFSDM0_CR1": {
              "offset": "0xA0",
              "size": 32,
              "description": "DFSDM control register 1"
            },
            "DFSDM1_CR1": {
              "offset": "0xA4",
              "size": 32,
              "description": "DFSDM control register 1"
            },
            "DFSDM2_CR1": {
              "offset": "0xA8",
              "size": 32,
              "description": "DFSDM control register 1"
            },
            "DFSDM3_CR1": {
              "offset": "0xAC",
              "size": 32,
              "description": "DFSDM control register 1"
            },
            "DFSDM0_CR2": {
              "offset": "0xB0",
              "size": 32,
              "description": "DFSDM control register 2"
            },
            "DFSDM1_CR2": {
              "offset": "0xB4",
              "size": 32,
              "description": "DFSDM control register 2"
            },
            "DFSDM2_CR2": {
              "offset": "0xB8",
              "size": 32,
              "description": "DFSDM control register 2"
            },
            "DFSDM3_CR2": {
              "offset": "0xBC",
              "size": 32,
              "description": "DFSDM control register 2"
            },
            "DFSDM0_ISR": {
              "offset": "0xC0",
              "size": 32,
              "description": "DFSDM interrupt and status\n          register"
            },
            "DFSDM1_ISR": {
              "offset": "0xC4",
              "size": 32,
              "description": "DFSDM interrupt and status\n          register"
            },
            "DFSDM2_ISR": {
              "offset": "0xC8",
              "size": 32,
              "description": "DFSDM interrupt and status\n          register"
            },
            "DFSDM3_ISR": {
              "offset": "0xCC",
              "size": 32,
              "description": "DFSDM interrupt and status\n          register"
            },
            "DFSDM0_ICR": {
              "offset": "0xD0",
              "size": 32,
              "description": "DFSDM interrupt flag clear\n          register"
            },
            "DFSDM1_ICR": {
              "offset": "0xD4",
              "size": 32,
              "description": "DFSDM interrupt flag clear\n          register"
            },
            "DFSDM2_ICR": {
              "offset": "0xD8",
              "size": 32,
              "description": "DFSDM interrupt flag clear\n          register"
            },
            "DFSDM3_ICR": {
              "offset": "0xDC",
              "size": 32,
              "description": "DFSDM interrupt flag clear\n          register"
            },
            "DFSDM0_JCHGR": {
              "offset": "0xE0",
              "size": 32,
              "description": "DFSDM injected channel group selection\n          register"
            },
            "DFSDM1_JCHGR": {
              "offset": "0xE4",
              "size": 32,
              "description": "DFSDM injected channel group selection\n          register"
            },
            "DFSDM2_JCHGR": {
              "offset": "0xE8",
              "size": 32,
              "description": "DFSDM injected channel group selection\n          register"
            },
            "DFSDM3_JCHGR": {
              "offset": "0xEC",
              "size": 32,
              "description": "DFSDM injected channel group selection\n          register"
            },
            "DFSDM0_FCR": {
              "offset": "0xF0",
              "size": 32,
              "description": "DFSDM filter control register"
            },
            "DFSDM1_FCR": {
              "offset": "0xF4",
              "size": 32,
              "description": "DFSDM filter control register"
            },
            "DFSDM2_FCR": {
              "offset": "0xF8",
              "size": 32,
              "description": "DFSDM filter control register"
            },
            "DFSDM3_FCR": {
              "offset": "0xFC",
              "size": 32,
              "description": "DFSDM filter control register"
            },
            "DFSDM0_JDATAR": {
              "offset": "0x100",
              "size": 32,
              "description": "DFSDM data register for injected\n          group"
            },
            "DFSDM1_JDATAR": {
              "offset": "0x104",
              "size": 32,
              "description": "DFSDM data register for injected\n          group"
            },
            "DFSDM2_JDATAR": {
              "offset": "0x108",
              "size": 32,
              "description": "DFSDM data register for injected\n          group"
            },
            "DFSDM3_JDATAR": {
              "offset": "0x10C",
              "size": 32,
              "description": "DFSDM data register for injected\n          group"
            },
            "DFSDM0_RDATAR": {
              "offset": "0x110",
              "size": 32,
              "description": "DFSDM data register for the regular\n          channel"
            },
            "DFSDM1_RDATAR": {
              "offset": "0x114",
              "size": 32,
              "description": "DFSDM data register for the regular\n          channel"
            },
            "DFSDM2_RDATAR": {
              "offset": "0x118",
              "size": 32,
              "description": "DFSDM data register for the regular\n          channel"
            },
            "DFSDM3_RDATAR": {
              "offset": "0x11C",
              "size": 32,
              "description": "DFSDM data register for the regular\n          channel"
            },
            "DFSDM0_AWHTR": {
              "offset": "0x120",
              "size": 32,
              "description": "DFSDM analog watchdog high threshold\n          register"
            },
            "DFSDM1_AWHTR": {
              "offset": "0x124",
              "size": 32,
              "description": "DFSDM analog watchdog high threshold\n          register"
            },
            "DFSDM2_AWHTR": {
              "offset": "0x128",
              "size": 32,
              "description": "DFSDM analog watchdog high threshold\n          register"
            },
            "DFSDM3_AWHTR": {
              "offset": "0x12C",
              "size": 32,
              "description": "DFSDM analog watchdog high threshold\n          register"
            },
            "DFSDM0_AWLTR": {
              "offset": "0x130",
              "size": 32,
              "description": "DFSDM analog watchdog low threshold\n          register"
            },
            "DFSDM1_AWLTR": {
              "offset": "0x134",
              "size": 32,
              "description": "DFSDM analog watchdog low threshold\n          register"
            },
            "DFSDM2_AWLTR": {
              "offset": "0x138",
              "size": 32,
              "description": "DFSDM analog watchdog low threshold\n          register"
            },
            "DFSDM3_AWLTR": {
              "offset": "0x13C",
              "size": 32,
              "description": "DFSDM analog watchdog low threshold\n          register"
            },
            "DFSDM0_AWSR": {
              "offset": "0x140",
              "size": 32,
              "description": "DFSDM analog watchdog status\n          register"
            },
            "DFSDM1_AWSR": {
              "offset": "0x144",
              "size": 32,
              "description": "DFSDM analog watchdog status\n          register"
            },
            "DFSDM2_AWSR": {
              "offset": "0x148",
              "size": 32,
              "description": "DFSDM analog watchdog status\n          register"
            },
            "DFSDM3_AWSR": {
              "offset": "0x14C",
              "size": 32,
              "description": "DFSDM analog watchdog status\n          register"
            },
            "DFSDM0_AWCFR": {
              "offset": "0x150",
              "size": 32,
              "description": "DFSDM analog watchdog clear flag\n          register"
            },
            "DFSDM1_AWCFR": {
              "offset": "0x154",
              "size": 32,
              "description": "DFSDM analog watchdog clear flag\n          register"
            },
            "DFSDM2_AWCFR": {
              "offset": "0x158",
              "size": 32,
              "description": "DFSDM analog watchdog clear flag\n          register"
            },
            "DFSDM3_AWCFR": {
              "offset": "0x15C",
              "size": 32,
              "description": "DFSDM analog watchdog clear flag\n          register"
            },
            "DFSDM0_EXMAX": {
              "offset": "0x160",
              "size": 32,
              "description": "DFSDM Extremes detector maximum\n          register"
            },
            "DFSDM1_EXMAX": {
              "offset": "0x164",
              "size": 32,
              "description": "DFSDM Extremes detector maximum\n          register"
            },
            "DFSDM2_EXMAX": {
              "offset": "0x168",
              "size": 32,
              "description": "DFSDM Extremes detector maximum\n          register"
            },
            "DFSDM3_EXMAX": {
              "offset": "0x16C",
              "size": 32,
              "description": "DFSDM Extremes detector maximum\n          register"
            },
            "DFSDM0_EXMIN": {
              "offset": "0x170",
              "size": 32,
              "description": "DFSDM Extremes detector minimum\n          register"
            },
            "DFSDM1_EXMIN": {
              "offset": "0x174",
              "size": 32,
              "description": "DFSDM Extremes detector minimum\n          register"
            },
            "DFSDM2_EXMIN": {
              "offset": "0x178",
              "size": 32,
              "description": "DFSDM Extremes detector minimum\n          register"
            },
            "DFSDM3_EXMIN": {
              "offset": "0x17C",
              "size": 32,
              "description": "DFSDM Extremes detector minimum\n          register"
            },
            "DFSDM0_CNVTIMR": {
              "offset": "0x180",
              "size": 32,
              "description": "DFSDM conversion timer\n          register"
            },
            "DFSDM1_CNVTIMR": {
              "offset": "0x184",
              "size": 32,
              "description": "DFSDM conversion timer\n          register"
            },
            "DFSDM2_CNVTIMR": {
              "offset": "0x188",
              "size": 32,
              "description": "DFSDM conversion timer\n          register"
            },
            "DFSDM3_CNVTIMR": {
              "offset": "0x18C",
              "size": 32,
              "description": "DFSDM conversion timer\n          register"
            }
          },
          "bits": {
            "DFSDM_CHCFG0R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel\n              0",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel\n              0",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel\n              0"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel\n              0"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 0 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel\n              0",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR\n              register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n              divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n              selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n              interface"
              }
            },
            "DFSDM_CHCFG1R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel\n              1",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel\n              1",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel\n              1"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel\n              1"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 1 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel\n              1",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR\n              register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n              divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n              selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n              interface"
              }
            },
            "DFSDM_CHCFG2R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel\n              2",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel\n              2",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel\n              2"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel\n              2"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 2 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel\n              2",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR\n              register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n              divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n              selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n              interface"
              }
            },
            "DFSDM_CHCFG3R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel\n              3",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel\n              3",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel\n              3"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel\n              3"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 3 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel\n              3",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR\n              register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n              divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n              selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n              interface"
              }
            },
            "DFSDM_CHCFG4R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel\n              4",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel\n              4",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel\n              4"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel\n              4"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 4 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel\n              4",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR\n              register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n              divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n              selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n              interface"
              }
            },
            "DFSDM_CHCFG5R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel\n              5",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel\n              5",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel\n              5"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel\n              5"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 5 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel\n              5",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR\n              register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n              divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n              selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n              interface"
              }
            },
            "DFSDM_CHCFG6R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel\n              6",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel\n              6",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel\n              6"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel\n              6"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 6 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel\n              6",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR\n              register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n              divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n              selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n              interface"
              }
            },
            "DFSDM_CHCFG7R1": {
              "SITP": {
                "bit": 0,
                "description": "Serial interface type for channel\n              7",
                "width": 2
              },
              "SPICKSEL": {
                "bit": 2,
                "description": "SPI clock select for channel\n              7",
                "width": 2
              },
              "SCDEN": {
                "bit": 5,
                "description": "Short-circuit detector enable on channel\n              7"
              },
              "CKABEN": {
                "bit": 6,
                "description": "Clock absence detector enable on channel\n              7"
              },
              "CHEN": {
                "bit": 7,
                "description": "Channel 7 enable"
              },
              "CHINSEL": {
                "bit": 8,
                "description": "Channel inputs selection"
              },
              "DATMPX": {
                "bit": 12,
                "description": "Input data multiplexer for channel\n              7",
                "width": 2
              },
              "DATPACK": {
                "bit": 14,
                "description": "Data packing mode in DFSDM_CHDATINyR\n              register",
                "width": 2
              },
              "CKOUTDIV": {
                "bit": 16,
                "description": "Output serial clock\n              divider",
                "width": 8
              },
              "CKOUTSRC": {
                "bit": 30,
                "description": "Output serial clock source\n              selection"
              },
              "DFSDMEN": {
                "bit": 31,
                "description": "Global enable for DFSDM\n              interface"
              }
            },
            "DFSDM_CHCFG0R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel\n              0",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel\n              0",
                "width": 24
              }
            },
            "DFSDM_CHCFG1R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel\n              1",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel\n              1",
                "width": 24
              }
            },
            "DFSDM_CHCFG2R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel\n              2",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel\n              2",
                "width": 24
              }
            },
            "DFSDM_CHCFG3R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel\n              3",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel\n              3",
                "width": 24
              }
            },
            "DFSDM_CHCFG4R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel\n              4",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel\n              4",
                "width": 24
              }
            },
            "DFSDM_CHCFG5R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel\n              5",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel\n              5",
                "width": 24
              }
            },
            "DFSDM_CHCFG6R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel\n              6",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel\n              6",
                "width": 24
              }
            },
            "DFSDM_CHCFG7R2": {
              "DTRBS": {
                "bit": 3,
                "description": "Data right bit-shift for channel\n              7",
                "width": 5
              },
              "OFFSET": {
                "bit": 8,
                "description": "24-bit calibration offset for channel\n              7",
                "width": 24
              }
            },
            "DFSDM_AWSCD0R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for\n              channel 0",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for\n              short-circuit detector on channel 0",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 0",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on\n              channel 0",
                "width": 2
              }
            },
            "DFSDM_AWSCD1R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for\n              channel 1",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for\n              short-circuit detector on channel 1",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 1",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on\n              channel 1",
                "width": 2
              }
            },
            "DFSDM_AWSCD2R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for\n              channel 2",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for\n              short-circuit detector on channel 2",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 2",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on\n              channel 2",
                "width": 2
              }
            },
            "DFSDM_AWSCD3R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for\n              channel 3",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for\n              short-circuit detector on channel 3",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 3",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on\n              channel 3",
                "width": 2
              }
            },
            "DFSDM_AWSCD4R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for\n              channel 4",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for\n              short-circuit detector on channel 4",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 4",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on\n              channel 4",
                "width": 2
              }
            },
            "DFSDM_AWSCD5R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for\n              channel 5",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for\n              short-circuit detector on channel 5",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 5",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on\n              channel 5",
                "width": 2
              }
            },
            "DFSDM_AWSCD6R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for\n              channel 6",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for\n              short-circuit detector on channel 6",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 6",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on\n              channel 6",
                "width": 2
              }
            },
            "DFSDM_AWSCD7R": {
              "SCDT": {
                "bit": 0,
                "description": "short-circuit detector threshold for\n              channel 7",
                "width": 8
              },
              "BKSCD": {
                "bit": 12,
                "description": "Break signal assignment for\n              short-circuit detector on channel 7",
                "width": 4
              },
              "AWFOSR": {
                "bit": 16,
                "description": "Analog watchdog filter oversampling\n              ratio (decimation rate) on channel 7",
                "width": 5
              },
              "AWFORD": {
                "bit": 22,
                "description": "Analog watchdog Sinc filter order on\n              channel 7",
                "width": 2
              }
            },
            "DFSDM_CHWDAT0R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog\n              data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT1R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog\n              data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT2R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog\n              data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT3R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog\n              data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT4R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog\n              data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT5R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog\n              data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT6R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog\n              data",
                "width": 16
              }
            },
            "DFSDM_CHWDAT7R": {
              "WDATA": {
                "bit": 0,
                "description": "Input channel y watchdog\n              data",
                "width": 16
              }
            },
            "DFSDM_CHDATIN0R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 0",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 1",
                "width": 16
              }
            },
            "DFSDM_CHDATIN1R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 1",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 2",
                "width": 16
              }
            },
            "DFSDM_CHDATIN2R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 2",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 3",
                "width": 16
              }
            },
            "DFSDM_CHDATIN3R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 3",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 4",
                "width": 16
              }
            },
            "DFSDM_CHDATIN4R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 4",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 5",
                "width": 16
              }
            },
            "DFSDM_CHDATIN5R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 5",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 6",
                "width": 16
              }
            },
            "DFSDM_CHDATIN6R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 6",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 7",
                "width": 16
              }
            },
            "DFSDM_CHDATIN7R": {
              "INDAT0": {
                "bit": 0,
                "description": "Input data for channel 7",
                "width": 16
              },
              "INDAT1": {
                "bit": 16,
                "description": "Input data for channel 8",
                "width": 16
              }
            },
            "DFSDM0_CR1": {
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group\n              of channels"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected\n              conversions"
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the\n              injected channel group"
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching\n              injected conversions",
                "width": 5
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge\n              selection for injected conversions",
                "width": 2
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the\n              regular channel"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular\n              conversions"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously\n              with DFSDM0"
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the\n              regular conversion"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for\n              regular conversions"
              },
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode\n              select"
              }
            },
            "DFSDM1_CR1": {
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group\n              of channels"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected\n              conversions"
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the\n              injected channel group"
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching\n              injected conversions",
                "width": 5
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge\n              selection for injected conversions",
                "width": 2
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the\n              regular channel"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular\n              conversions"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously\n              with DFSDM0"
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the\n              regular conversion"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for\n              regular conversions"
              },
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode\n              select"
              }
            },
            "DFSDM2_CR1": {
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group\n              of channels"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected\n              conversions"
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the\n              injected channel group"
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching\n              injected conversions",
                "width": 5
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge\n              selection for injected conversions",
                "width": 2
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the\n              regular channel"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular\n              conversions"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously\n              with DFSDM0"
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the\n              regular conversion"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for\n              regular conversions"
              },
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode\n              select"
              }
            },
            "DFSDM3_CR1": {
              "DFEN": {
                "bit": 0,
                "description": "DFSDM enable"
              },
              "JSWSTART": {
                "bit": 1,
                "description": "Start a conversion of the injected group\n              of channels"
              },
              "JSYNC": {
                "bit": 3,
                "description": "Launch an injected conversion\n              synchronously with the DFSDM0 JSWSTART\n              trigger"
              },
              "JSCAN": {
                "bit": 4,
                "description": "Scanning conversion mode for injected\n              conversions"
              },
              "JDMAEN": {
                "bit": 5,
                "description": "DMA channel enabled to read data for the\n              injected channel group"
              },
              "JEXTSEL": {
                "bit": 8,
                "description": "Trigger signal selection for launching\n              injected conversions",
                "width": 5
              },
              "JEXTEN": {
                "bit": 13,
                "description": "Trigger enable and trigger edge\n              selection for injected conversions",
                "width": 2
              },
              "RSWSTART": {
                "bit": 17,
                "description": "Software start of a conversion on the\n              regular channel"
              },
              "RCONT": {
                "bit": 18,
                "description": "Continuous mode selection for regular\n              conversions"
              },
              "RSYNC": {
                "bit": 19,
                "description": "Launch regular conversion synchronously\n              with DFSDM0"
              },
              "RDMAEN": {
                "bit": 21,
                "description": "DMA channel enabled to read data for the\n              regular conversion"
              },
              "RCH": {
                "bit": 24,
                "description": "Regular channel selection",
                "width": 3
              },
              "FAST": {
                "bit": 29,
                "description": "Fast conversion mode selection for\n              regular conversions"
              },
              "AWFSEL": {
                "bit": 30,
                "description": "Analog watchdog fast mode\n              select"
              }
            },
            "DFSDM0_CR2": {
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt\n              enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt\n              enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt\n              enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt\n              enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt\n              enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt\n              enable"
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt\n              enable"
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel\n              selection",
                "width": 8
              },
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel\n              selection",
                "width": 8
              }
            },
            "DFSDM1_CR2": {
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt\n              enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt\n              enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt\n              enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt\n              enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt\n              enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt\n              enable"
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt\n              enable"
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel\n              selection",
                "width": 8
              },
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel\n              selection",
                "width": 8
              }
            },
            "DFSDM2_CR2": {
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt\n              enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt\n              enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt\n              enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt\n              enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt\n              enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt\n              enable"
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt\n              enable"
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel\n              selection",
                "width": 8
              },
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel\n              selection",
                "width": 8
              }
            },
            "DFSDM3_CR2": {
              "JEOCIE": {
                "bit": 0,
                "description": "Injected end of conversion interrupt\n              enable"
              },
              "REOCIE": {
                "bit": 1,
                "description": "Regular end of conversion interrupt\n              enable"
              },
              "JOVRIE": {
                "bit": 2,
                "description": "Injected data overrun interrupt\n              enable"
              },
              "ROVRIE": {
                "bit": 3,
                "description": "Regular data overrun interrupt\n              enable"
              },
              "AWDIE": {
                "bit": 4,
                "description": "Analog watchdog interrupt\n              enable"
              },
              "SCDIE": {
                "bit": 5,
                "description": "Short-circuit detector interrupt\n              enable"
              },
              "CKABIE": {
                "bit": 6,
                "description": "Clock absence interrupt\n              enable"
              },
              "EXCH": {
                "bit": 8,
                "description": "Extremes detector channel\n              selection",
                "width": 8
              },
              "AWDCH": {
                "bit": 16,
                "description": "Analog watchdog channel\n              selection",
                "width": 8
              }
            },
            "DFSDM0_ISR": {
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion\n              flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion\n              flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun\n              flag"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun\n              flag"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress\n              status"
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress\n              status"
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector\n              flag",
                "width": 8
              }
            },
            "DFSDM1_ISR": {
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion\n              flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion\n              flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun\n              flag"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun\n              flag"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress\n              status"
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress\n              status"
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector\n              flag",
                "width": 8
              }
            },
            "DFSDM2_ISR": {
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion\n              flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion\n              flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun\n              flag"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun\n              flag"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress\n              status"
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress\n              status"
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector\n              flag",
                "width": 8
              }
            },
            "DFSDM3_ISR": {
              "JEOCF": {
                "bit": 0,
                "description": "End of injected conversion\n              flag"
              },
              "REOCF": {
                "bit": 1,
                "description": "End of regular conversion\n              flag"
              },
              "JOVRF": {
                "bit": 2,
                "description": "Injected conversion overrun\n              flag"
              },
              "ROVRF": {
                "bit": 3,
                "description": "Regular conversion overrun\n              flag"
              },
              "AWDF": {
                "bit": 4,
                "description": "Analog watchdog"
              },
              "JCIP": {
                "bit": 13,
                "description": "Injected conversion in progress\n              status"
              },
              "RCIP": {
                "bit": 14,
                "description": "Regular conversion in progress\n              status"
              },
              "CKABF": {
                "bit": 16,
                "description": "Clock absence flag",
                "width": 8
              },
              "SCDF": {
                "bit": 24,
                "description": "short-circuit detector\n              flag",
                "width": 8
              }
            },
            "DFSDM0_ICR": {
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun\n              flag"
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun\n              flag"
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence\n              flag",
                "width": 8
              },
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector\n              flag",
                "width": 8
              }
            },
            "DFSDM1_ICR": {
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun\n              flag"
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun\n              flag"
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence\n              flag",
                "width": 8
              },
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector\n              flag",
                "width": 8
              }
            },
            "DFSDM2_ICR": {
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun\n              flag"
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun\n              flag"
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence\n              flag",
                "width": 8
              },
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector\n              flag",
                "width": 8
              }
            },
            "DFSDM3_ICR": {
              "CLRJOVRF": {
                "bit": 2,
                "description": "Clear the injected conversion overrun\n              flag"
              },
              "CLRROVRF": {
                "bit": 3,
                "description": "Clear the regular conversion overrun\n              flag"
              },
              "CLRCKABF": {
                "bit": 16,
                "description": "Clear the clock absence\n              flag",
                "width": 8
              },
              "CLRSCDF": {
                "bit": 24,
                "description": "Clear the short-circuit detector\n              flag",
                "width": 8
              }
            },
            "DFSDM0_JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group\n              selection",
                "width": 8
              }
            },
            "DFSDM1_JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group\n              selection",
                "width": 8
              }
            },
            "DFSDM2_JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group\n              selection",
                "width": 8
              }
            },
            "DFSDM3_JCHGR": {
              "JCHG": {
                "bit": 0,
                "description": "Injected channel group\n              selection",
                "width": 8
              }
            },
            "DFSDM0_FCR": {
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging\n              length)",
                "width": 8
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio\n              (decimation rate)",
                "width": 10
              },
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              }
            },
            "DFSDM1_FCR": {
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging\n              length)",
                "width": 8
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio\n              (decimation rate)",
                "width": 10
              },
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              }
            },
            "DFSDM2_FCR": {
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging\n              length)",
                "width": 8
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio\n              (decimation rate)",
                "width": 10
              },
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              }
            },
            "DFSDM3_FCR": {
              "IOSR": {
                "bit": 0,
                "description": "Integrator oversampling ratio (averaging\n              length)",
                "width": 8
              },
              "FOSR": {
                "bit": 16,
                "description": "Sinc filter oversampling ratio\n              (decimation rate)",
                "width": 10
              },
              "FORD": {
                "bit": 29,
                "description": "Sinc filter order",
                "width": 3
              }
            },
            "DFSDM0_JDATAR": {
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently\n              converted",
                "width": 3
              },
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion\n              data",
                "width": 24
              }
            },
            "DFSDM1_JDATAR": {
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently\n              converted",
                "width": 3
              },
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion\n              data",
                "width": 24
              }
            },
            "DFSDM2_JDATAR": {
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently\n              converted",
                "width": 3
              },
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion\n              data",
                "width": 24
              }
            },
            "DFSDM3_JDATAR": {
              "JDATACH": {
                "bit": 0,
                "description": "Injected channel most recently\n              converted",
                "width": 3
              },
              "JDATA": {
                "bit": 8,
                "description": "Injected group conversion\n              data",
                "width": 24
              }
            },
            "DFSDM0_RDATAR": {
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently\n              converted",
                "width": 3
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending\n              data"
              },
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion\n              data",
                "width": 24
              }
            },
            "DFSDM1_RDATAR": {
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently\n              converted",
                "width": 3
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending\n              data"
              },
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion\n              data",
                "width": 24
              }
            },
            "DFSDM2_RDATAR": {
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently\n              converted",
                "width": 3
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending\n              data"
              },
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion\n              data",
                "width": 24
              }
            },
            "DFSDM3_RDATAR": {
              "RDATACH": {
                "bit": 0,
                "description": "Regular channel most recently\n              converted",
                "width": 3
              },
              "RPEND": {
                "bit": 4,
                "description": "Regular channel pending\n              data"
              },
              "RDATA": {
                "bit": 8,
                "description": "Regular channel conversion\n              data",
                "width": 24
              }
            },
            "DFSDM0_AWHTR": {
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog\n              watchdog high threshold event",
                "width": 4
              },
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high\n              threshold",
                "width": 24
              }
            },
            "DFSDM1_AWHTR": {
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog\n              watchdog high threshold event",
                "width": 4
              },
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high\n              threshold",
                "width": 24
              }
            },
            "DFSDM2_AWHTR": {
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog\n              watchdog high threshold event",
                "width": 4
              },
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high\n              threshold",
                "width": 24
              }
            },
            "DFSDM3_AWHTR": {
              "BKAWH": {
                "bit": 0,
                "description": "Break signal assignment to analog\n              watchdog high threshold event",
                "width": 4
              },
              "AWHT": {
                "bit": 8,
                "description": "Analog watchdog high\n              threshold",
                "width": 24
              }
            },
            "DFSDM0_AWLTR": {
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog\n              watchdog low threshold event",
                "width": 4
              },
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low\n              threshold",
                "width": 24
              }
            },
            "DFSDM1_AWLTR": {
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog\n              watchdog low threshold event",
                "width": 4
              },
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low\n              threshold",
                "width": 24
              }
            },
            "DFSDM2_AWLTR": {
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog\n              watchdog low threshold event",
                "width": 4
              },
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low\n              threshold",
                "width": 24
              }
            },
            "DFSDM3_AWLTR": {
              "BKAWL": {
                "bit": 0,
                "description": "Break signal assignment to analog\n              watchdog low threshold event",
                "width": 4
              },
              "AWLT": {
                "bit": 8,
                "description": "Analog watchdog low\n              threshold",
                "width": 24
              }
            },
            "DFSDM0_AWSR": {
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold\n              flag",
                "width": 8
              },
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold\n              flag",
                "width": 8
              }
            },
            "DFSDM1_AWSR": {
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold\n              flag",
                "width": 8
              },
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold\n              flag",
                "width": 8
              }
            },
            "DFSDM2_AWSR": {
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold\n              flag",
                "width": 8
              },
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold\n              flag",
                "width": 8
              }
            },
            "DFSDM3_AWSR": {
              "AWLTF": {
                "bit": 0,
                "description": "Analog watchdog low threshold\n              flag",
                "width": 8
              },
              "AWHTF": {
                "bit": 8,
                "description": "Analog watchdog high threshold\n              flag",
                "width": 8
              }
            },
            "DFSDM0_AWCFR": {
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold\n              flag",
                "width": 8
              },
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold\n              flag",
                "width": 8
              }
            },
            "DFSDM1_AWCFR": {
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold\n              flag",
                "width": 8
              },
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold\n              flag",
                "width": 8
              }
            },
            "DFSDM2_AWCFR": {
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold\n              flag",
                "width": 8
              },
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold\n              flag",
                "width": 8
              }
            },
            "DFSDM3_AWCFR": {
              "CLRAWLTF": {
                "bit": 0,
                "description": "Clear the analog watchdog low threshold\n              flag",
                "width": 8
              },
              "CLRAWHTF": {
                "bit": 8,
                "description": "Clear the analog watchdog high threshold\n              flag",
                "width": 8
              }
            },
            "DFSDM0_EXMAX": {
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data\n              channel",
                "width": 3
              },
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum\n              value",
                "width": 24
              }
            },
            "DFSDM1_EXMAX": {
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data\n              channel",
                "width": 3
              },
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum\n              value",
                "width": 24
              }
            },
            "DFSDM2_EXMAX": {
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data\n              channel",
                "width": 3
              },
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum\n              value",
                "width": 24
              }
            },
            "DFSDM3_EXMAX": {
              "EXMAXCH": {
                "bit": 0,
                "description": "Extremes detector maximum data\n              channel",
                "width": 3
              },
              "EXMAX": {
                "bit": 8,
                "description": "Extremes detector maximum\n              value",
                "width": 24
              }
            },
            "DFSDM0_EXMIN": {
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data\n              channel",
                "width": 3
              },
              "EXMIN": {
                "bit": 8,
                "description": "Extremes detector minimum\n              value",
                "width": 24
              }
            },
            "DFSDM1_EXMIN": {
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data\n              channel",
                "width": 3
              },
              "EXMIN": {
                "bit": 8,
                "description": "Extremes detector minimum\n              value",
                "width": 24
              }
            },
            "DFSDM2_EXMIN": {
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data\n              channel",
                "width": 3
              },
              "EXMIN": {
                "bit": 8,
                "description": "Extremes detector minimum\n              value",
                "width": 24
              }
            },
            "DFSDM3_EXMIN": {
              "EXMINCH": {
                "bit": 0,
                "description": "Extremes detector minimum data\n              channel",
                "width": 3
              },
              "EXMIN": {
                "bit": 8,
                "description": "Extremes detector minimum\n              value",
                "width": 24
              }
            },
            "DFSDM0_CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion\n              time",
                "width": 28
              }
            },
            "DFSDM1_CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion\n              time",
                "width": 28
              }
            },
            "DFSDM2_CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion\n              time",
                "width": 28
              }
            },
            "DFSDM3_CNVTIMR": {
              "CNVCNT": {
                "bit": 4,
                "description": "28-bit timer counting conversion\n              time",
                "width": 28
              }
            }
          }
        },
        "CAN": {
          "instances": [
            {
              "name": "FDCAN1",
              "base": "0x4000A000",
              "irq": 19
            },
            {
              "name": "FDCAN2",
              "base": "0x4000A400",
              "irq": 20
            },
            {
              "name": "CAN_CCU",
              "base": "0x4000A800"
            }
          ],
          "registers": {
            "FDCAN_CREL": {
              "offset": "0x00",
              "size": 32,
              "description": "FDCAN Core Release Register"
            },
            "FDCAN_ENDN": {
              "offset": "0x04",
              "size": 32,
              "description": "FDCAN Core Release Register"
            },
            "FDCAN_DBTP": {
              "offset": "0x0C",
              "size": 32,
              "description": "FDCAN Data Bit Timing and Prescaler\n          Register"
            },
            "FDCAN_TEST": {
              "offset": "0x10",
              "size": 32,
              "description": "FDCAN Test Register"
            },
            "FDCAN_RWD": {
              "offset": "0x14",
              "size": 32,
              "description": "FDCAN RAM Watchdog Register"
            },
            "FDCAN_CCCR": {
              "offset": "0x18",
              "size": 32,
              "description": "FDCAN CC Control Register"
            },
            "FDCAN_NBTP": {
              "offset": "0x1C",
              "size": 32,
              "description": "FDCAN Nominal Bit Timing and Prescaler\n          Register"
            },
            "FDCAN_TSCC": {
              "offset": "0x20",
              "size": 32,
              "description": "FDCAN Timestamp Counter Configuration\n          Register"
            },
            "FDCAN_TSCV": {
              "offset": "0x24",
              "size": 32,
              "description": "FDCAN Timestamp Counter Value\n          Register"
            },
            "FDCAN_TOCC": {
              "offset": "0x28",
              "size": 32,
              "description": "FDCAN Timeout Counter Configuration\n          Register"
            },
            "FDCAN_TOCV": {
              "offset": "0x2C",
              "size": 32,
              "description": "FDCAN Timeout Counter Value\n          Register"
            },
            "FDCAN_ECR": {
              "offset": "0x40",
              "size": 32,
              "description": "FDCAN Error Counter Register"
            },
            "FDCAN_PSR": {
              "offset": "0x44",
              "size": 32,
              "description": "FDCAN Protocol Status Register"
            },
            "FDCAN_TDCR": {
              "offset": "0x48",
              "size": 32,
              "description": "FDCAN Transmitter Delay Compensation\n          Register"
            },
            "FDCAN_IR": {
              "offset": "0x50",
              "size": 32,
              "description": "FDCAN Interrupt Register"
            },
            "FDCAN_IE": {
              "offset": "0x54",
              "size": 32,
              "description": "FDCAN Interrupt Enable\n          Register"
            },
            "FDCAN_ILS": {
              "offset": "0x58",
              "size": 32,
              "description": "FDCAN Interrupt Line Select\n          Register"
            },
            "FDCAN_ILE": {
              "offset": "0x5C",
              "size": 32,
              "description": "FDCAN Interrupt Line Enable\n          Register"
            },
            "FDCAN_GFC": {
              "offset": "0x80",
              "size": 32,
              "description": "FDCAN Global Filter Configuration\n          Register"
            },
            "FDCAN_SIDFC": {
              "offset": "0x84",
              "size": 32,
              "description": "FDCAN Standard ID Filter Configuration\n          Register"
            },
            "FDCAN_XIDFC": {
              "offset": "0x88",
              "size": 32,
              "description": "FDCAN Extended ID Filter Configuration\n          Register"
            },
            "FDCAN_XIDAM": {
              "offset": "0x90",
              "size": 32,
              "description": "FDCAN Extended ID and Mask\n          Register"
            },
            "FDCAN_HPMS": {
              "offset": "0x94",
              "size": 32,
              "description": "FDCAN High Priority Message Status\n          Register"
            },
            "FDCAN_NDAT1": {
              "offset": "0x98",
              "size": 32,
              "description": "FDCAN New Data 1 Register"
            },
            "FDCAN_NDAT2": {
              "offset": "0x9C",
              "size": 32,
              "description": "FDCAN New Data 2 Register"
            },
            "FDCAN_RXF0C": {
              "offset": "0xA0",
              "size": 32,
              "description": "FDCAN Rx FIFO 0 Configuration\n          Register"
            },
            "FDCAN_RXF0S": {
              "offset": "0xA4",
              "size": 32,
              "description": "FDCAN Rx FIFO 0 Status\n          Register"
            },
            "FDCAN_RXF0A": {
              "offset": "0xA8",
              "size": 32,
              "description": "CAN Rx FIFO 0 Acknowledge\n          Register"
            },
            "FDCAN_RXBC": {
              "offset": "0xAC",
              "size": 32,
              "description": "FDCAN Rx Buffer Configuration\n          Register"
            },
            "FDCAN_RXF1C": {
              "offset": "0xB0",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Configuration\n          Register"
            },
            "FDCAN_RXF1S": {
              "offset": "0xB4",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Status\n          Register"
            },
            "FDCAN_RXF1A": {
              "offset": "0xB8",
              "size": 32,
              "description": "FDCAN Rx FIFO 1 Acknowledge\n          Register"
            },
            "FDCAN_RXESC": {
              "offset": "0xBC",
              "size": 32,
              "description": "FDCAN Rx Buffer Element Size Configuration\n          Register"
            },
            "FDCAN_TXBC": {
              "offset": "0xC0",
              "size": 32,
              "description": "FDCAN Tx Buffer Configuration\n          Register"
            },
            "FDCAN_TXFQS": {
              "offset": "0xC4",
              "size": 32,
              "description": "FDCAN Tx FIFO/Queue Status\n          Register"
            },
            "FDCAN_TXESC": {
              "offset": "0xC8",
              "size": 32,
              "description": "FDCAN Tx Buffer Element Size Configuration\n          Register"
            },
            "FDCAN_TXBRP": {
              "offset": "0xCC",
              "size": 32,
              "description": "FDCAN Tx Buffer Request Pending\n          Register"
            },
            "FDCAN_TXBAR": {
              "offset": "0xD0",
              "size": 32,
              "description": "FDCAN Tx Buffer Add Request\n          Register"
            },
            "FDCAN_TXBCR": {
              "offset": "0xD4",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Request\n          Register"
            },
            "FDCAN_TXBTO": {
              "offset": "0xD8",
              "size": 32,
              "description": "FDCAN Tx Buffer Transmission Occurred\n          Register"
            },
            "FDCAN_TXBCF": {
              "offset": "0xDC",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Finished\n          Register"
            },
            "FDCAN_TXBTIE": {
              "offset": "0xE0",
              "size": 32,
              "description": "FDCAN Tx Buffer Transmission Interrupt\n          Enable Register"
            },
            "FDCAN_TXBCIE": {
              "offset": "0xE4",
              "size": 32,
              "description": "FDCAN Tx Buffer Cancellation Finished\n          Interrupt Enable Register"
            },
            "FDCAN_TXEFC": {
              "offset": "0xF0",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Configuration\n          Register"
            },
            "FDCAN_TXEFS": {
              "offset": "0xF4",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Status\n          Register"
            },
            "FDCAN_TXEFA": {
              "offset": "0xF8",
              "size": 32,
              "description": "FDCAN Tx Event FIFO Acknowledge\n          Register"
            },
            "FDCAN_TTTMC": {
              "offset": "0x100",
              "size": 32,
              "description": "FDCAN TT Trigger Memory Configuration\n          Register"
            },
            "FDCAN_TTRMC": {
              "offset": "0x104",
              "size": 32,
              "description": "FDCAN TT Reference Message Configuration\n          Register"
            },
            "FDCAN_TTOCF": {
              "offset": "0x108",
              "size": 32,
              "description": "FDCAN TT Operation Configuration\n          Register"
            },
            "FDCAN_TTMLM": {
              "offset": "0x10C",
              "size": 32,
              "description": "FDCAN TT Matrix Limits\n          Register"
            },
            "FDCAN_TURCF": {
              "offset": "0x110",
              "size": 32,
              "description": "FDCAN TUR Configuration\n          Register"
            },
            "FDCAN_TTOCN": {
              "offset": "0x114",
              "size": 32,
              "description": "FDCAN TT Operation Control\n          Register"
            },
            "CAN_TTGTP": {
              "offset": "0x118",
              "size": 32,
              "description": "FDCAN TT Global Time Preset\n          Register"
            },
            "FDCAN_TTTMK": {
              "offset": "0x11C",
              "size": 32,
              "description": "FDCAN TT Time Mark Register"
            },
            "FDCAN_TTIR": {
              "offset": "0x120",
              "size": 32,
              "description": "FDCAN TT Interrupt Register"
            },
            "FDCAN_TTIE": {
              "offset": "0x124",
              "size": 32,
              "description": "FDCAN TT Interrupt Enable\n          Register"
            },
            "FDCAN_TTILS": {
              "offset": "0x128",
              "size": 32,
              "description": "FDCAN TT Interrupt Line Select\n          Register"
            },
            "FDCAN_TTOST": {
              "offset": "0x12C",
              "size": 32,
              "description": "FDCAN TT Operation Status\n          Register"
            },
            "FDCAN_TURNA": {
              "offset": "0x130",
              "size": 32,
              "description": "FDCAN TUR Numerator Actual\n          Register"
            },
            "FDCAN_TTLGT": {
              "offset": "0x134",
              "size": 32,
              "description": "FDCAN TT Local and Global Time\n          Register"
            },
            "FDCAN_TTCTC": {
              "offset": "0x138",
              "size": 32,
              "description": "FDCAN TT Cycle Time and Count\n          Register"
            },
            "FDCAN_TTCPT": {
              "offset": "0x13C",
              "size": 32,
              "description": "FDCAN TT Capture Time Register"
            },
            "FDCAN_TTCSM": {
              "offset": "0x140",
              "size": 32,
              "description": "FDCAN TT Cycle Sync Mark\n          Register"
            },
            "FDCAN_TTTS": {
              "offset": "0x300",
              "size": 32,
              "description": "FDCAN TT Trigger Select\n          Register"
            }
          },
          "bits": {
            "FDCAN_CREL": {
              "REL": {
                "bit": 28,
                "description": "Core release",
                "width": 4
              },
              "STEP": {
                "bit": 24,
                "description": "Step of Core release",
                "width": 4
              },
              "SUBSTEP": {
                "bit": 20,
                "description": "Sub-step of Core release",
                "width": 4
              },
              "YEAR": {
                "bit": 16,
                "description": "Timestamp Year",
                "width": 4
              },
              "MON": {
                "bit": 8,
                "description": "Timestamp Month",
                "width": 8
              },
              "DAY": {
                "bit": 0,
                "description": "Timestamp Day",
                "width": 8
              }
            },
            "FDCAN_ENDN": {
              "ETV": {
                "bit": 0,
                "description": "Endiannes Test Value",
                "width": 32
              }
            },
            "FDCAN_DBTP": {
              "DSJW": {
                "bit": 0,
                "description": "Synchronization Jump Width",
                "width": 4
              },
              "DTSEG2": {
                "bit": 4,
                "description": "Data time segment after sample\n              point",
                "width": 4
              },
              "DTSEG1": {
                "bit": 8,
                "description": "Data time segment after sample\n              point",
                "width": 5
              },
              "DBRP": {
                "bit": 16,
                "description": "Data BIt Rate Prescaler",
                "width": 5
              },
              "TDC": {
                "bit": 23,
                "description": "Transceiver Delay\n              Compensation"
              }
            },
            "FDCAN_TEST": {
              "LBCK": {
                "bit": 4,
                "description": "Loop Back mode"
              },
              "TX": {
                "bit": 5,
                "description": "Loop Back mode",
                "width": 2
              },
              "RX": {
                "bit": 7,
                "description": "Control of Transmit Pin"
              }
            },
            "FDCAN_RWD": {
              "WDV": {
                "bit": 8,
                "description": "Watchdog value",
                "width": 8
              },
              "WDC": {
                "bit": 0,
                "description": "Watchdog configuration",
                "width": 8
              }
            },
            "FDCAN_CCCR": {
              "INIT": {
                "bit": 0,
                "description": "Initialization"
              },
              "CCE": {
                "bit": 1,
                "description": "Configuration Change\n              Enable"
              },
              "ASM": {
                "bit": 2,
                "description": "ASM Restricted Operation\n              Mode"
              },
              "CSA": {
                "bit": 3,
                "description": "Clock Stop Acknowledge"
              },
              "CSR": {
                "bit": 4,
                "description": "Clock Stop Request"
              },
              "MON": {
                "bit": 5,
                "description": "Bus Monitoring Mode"
              },
              "DAR": {
                "bit": 6,
                "description": "Disable Automatic\n              Retransmission"
              },
              "TEST": {
                "bit": 7,
                "description": "Test Mode Enable"
              },
              "FDOE": {
                "bit": 8,
                "description": "FD Operation Enable"
              },
              "BSE": {
                "bit": 9,
                "description": "FDCAN Bit Rate Switching"
              },
              "PXHD": {
                "bit": 12,
                "description": "Protocol Exception Handling\n              Disable"
              },
              "EFBI": {
                "bit": 13,
                "description": "Edge Filtering during Bus\n              Integration"
              },
              "TXP": {
                "bit": 14,
                "description": "TXP"
              },
              "NISO": {
                "bit": 15,
                "description": "Non ISO Operation"
              }
            },
            "FDCAN_NBTP": {
              "NSJW": {
                "bit": 25,
                "description": "NSJW: Nominal (Re)Synchronization Jump\n              Width",
                "width": 7
              },
              "NBRP": {
                "bit": 16,
                "description": "Bit Rate Prescaler",
                "width": 9
              },
              "NTSEG1": {
                "bit": 8,
                "description": "Nominal Time segment before sample\n              point",
                "width": 8
              },
              "TSEG2": {
                "bit": 0,
                "description": "Nominal Time segment after sample\n              point",
                "width": 7
              }
            },
            "FDCAN_TSCC": {
              "TCP": {
                "bit": 16,
                "description": "Timestamp Counter\n              Prescaler",
                "width": 4
              },
              "TSS": {
                "bit": 0,
                "description": "Timestamp Select",
                "width": 2
              }
            },
            "FDCAN_TSCV": {
              "TSC": {
                "bit": 0,
                "description": "Timestamp Counter",
                "width": 16
              }
            },
            "FDCAN_TOCC": {
              "ETOC": {
                "bit": 0,
                "description": "Enable Timeout Counter"
              },
              "TOS": {
                "bit": 1,
                "description": "Timeout Select",
                "width": 2
              },
              "TOP": {
                "bit": 16,
                "description": "Timeout Period",
                "width": 16
              }
            },
            "FDCAN_TOCV": {
              "TOC": {
                "bit": 0,
                "description": "Timeout Counter",
                "width": 16
              }
            },
            "FDCAN_ECR": {
              "CEL": {
                "bit": 16,
                "description": "AN Error Logging",
                "width": 8
              },
              "RP": {
                "bit": 15,
                "description": "Receive Error Passive"
              },
              "TREC": {
                "bit": 8,
                "description": "Receive Error Counter",
                "width": 7
              },
              "TEC": {
                "bit": 0,
                "description": "Transmit Error Counter",
                "width": 8
              }
            },
            "FDCAN_PSR": {
              "LEC": {
                "bit": 0,
                "description": "Last Error Code",
                "width": 3
              },
              "ACT": {
                "bit": 3,
                "description": "Activity",
                "width": 2
              },
              "EP": {
                "bit": 5,
                "description": "Error Passive"
              },
              "EW": {
                "bit": 6,
                "description": "Warning Status"
              },
              "BO": {
                "bit": 7,
                "description": "Bus_Off Status"
              },
              "DLEC": {
                "bit": 8,
                "description": "Data Last Error Code",
                "width": 3
              },
              "RESI": {
                "bit": 11,
                "description": "ESI flag of last received FDCAN\n              Message"
              },
              "RBRS": {
                "bit": 12,
                "description": "BRS flag of last received FDCAN\n              Message"
              },
              "REDL": {
                "bit": 13,
                "description": "Received FDCAN Message"
              },
              "PXE": {
                "bit": 14,
                "description": "Protocol Exception Event"
              },
              "TDCV": {
                "bit": 16,
                "description": "Transmitter Delay Compensation\n              Value",
                "width": 7
              }
            },
            "FDCAN_TDCR": {
              "TDCF": {
                "bit": 0,
                "description": "Transmitter Delay Compensation Filter\n              Window Length",
                "width": 7
              },
              "TDCO": {
                "bit": 8,
                "description": "Transmitter Delay Compensation\n              Offset",
                "width": 7
              }
            },
            "FDCAN_IR": {
              "RF0N": {
                "bit": 0,
                "description": "Rx FIFO 0 New Message"
              },
              "RF0W": {
                "bit": 1,
                "description": "Rx FIFO 0 Full"
              },
              "RF0F": {
                "bit": 2,
                "description": "Rx FIFO 0 Full"
              },
              "RF0L": {
                "bit": 3,
                "description": "Rx FIFO 0 Message Lost"
              },
              "RF1N": {
                "bit": 4,
                "description": "Rx FIFO 1 New Message"
              },
              "RF1W": {
                "bit": 5,
                "description": "Rx FIFO 1 Watermark\n              Reached"
              },
              "RF1F": {
                "bit": 6,
                "description": "Rx FIFO 1 Watermark\n              Reached"
              },
              "RF1L": {
                "bit": 7,
                "description": "Rx FIFO 1 Message Lost"
              },
              "HPM": {
                "bit": 8,
                "description": "High Priority Message"
              },
              "TC": {
                "bit": 9,
                "description": "Transmission Completed"
              },
              "TCF": {
                "bit": 10,
                "description": "Transmission Cancellation\n              Finished"
              },
              "TEF": {
                "bit": 11,
                "description": "Tx FIFO Empty"
              },
              "TEFN": {
                "bit": 12,
                "description": "Tx Event FIFO New Entry"
              },
              "TEFW": {
                "bit": 13,
                "description": "Tx Event FIFO Watermark\n              Reached"
              },
              "TEFF": {
                "bit": 14,
                "description": "Tx Event FIFO Full"
              },
              "TEFL": {
                "bit": 15,
                "description": "Tx Event FIFO Element Lost"
              },
              "TSW": {
                "bit": 16,
                "description": "Timestamp Wraparound"
              },
              "MRAF": {
                "bit": 17,
                "description": "Message RAM Access Failure"
              },
              "TOO": {
                "bit": 18,
                "description": "Timeout Occurred"
              },
              "DRX": {
                "bit": 19,
                "description": "Message stored to Dedicated Rx\n              Buffer"
              },
              "ELO": {
                "bit": 22,
                "description": "Error Logging Overflow"
              },
              "EP": {
                "bit": 23,
                "description": "Error Passive"
              },
              "EW": {
                "bit": 24,
                "description": "Warning Status"
              },
              "BO": {
                "bit": 25,
                "description": "Bus_Off Status"
              },
              "WDI": {
                "bit": 26,
                "description": "Watchdog Interrupt"
              },
              "PEA": {
                "bit": 27,
                "description": "Protocol Error in Arbitration Phase\n              (Nominal Bit Time is used)"
              },
              "PED": {
                "bit": 28,
                "description": "Protocol Error in Data Phase (Data Bit\n              Time is used)"
              },
              "ARA": {
                "bit": 29,
                "description": "Access to Reserved Address"
              }
            },
            "FDCAN_IE": {
              "RF0NE": {
                "bit": 0,
                "description": "Rx FIFO 0 New Message\n              Enable"
              },
              "RF0WE": {
                "bit": 1,
                "description": "Rx FIFO 0 Full Enable"
              },
              "RF0FE": {
                "bit": 2,
                "description": "Rx FIFO 0 Full Enable"
              },
              "RF0LE": {
                "bit": 3,
                "description": "Rx FIFO 0 Message Lost\n              Enable"
              },
              "RF1NE": {
                "bit": 4,
                "description": "Rx FIFO 1 New Message\n              Enable"
              },
              "RF1WE": {
                "bit": 5,
                "description": "Rx FIFO 1 Watermark Reached\n              Enable"
              },
              "RF1FE": {
                "bit": 6,
                "description": "Rx FIFO 1 Watermark Reached\n              Enable"
              },
              "RF1LE": {
                "bit": 7,
                "description": "Rx FIFO 1 Message Lost\n              Enable"
              },
              "HPME": {
                "bit": 8,
                "description": "High Priority Message\n              Enable"
              },
              "TCE": {
                "bit": 9,
                "description": "Transmission Completed\n              Enable"
              },
              "TCFE": {
                "bit": 10,
                "description": "Transmission Cancellation Finished\n              Enable"
              },
              "TEFE": {
                "bit": 11,
                "description": "Tx FIFO Empty Enable"
              },
              "TEFNE": {
                "bit": 12,
                "description": "Tx Event FIFO New Entry\n              Enable"
              },
              "TEFWE": {
                "bit": 13,
                "description": "Tx Event FIFO Watermark Reached\n              Enable"
              },
              "TEFFE": {
                "bit": 14,
                "description": "Tx Event FIFO Full Enable"
              },
              "TEFLE": {
                "bit": 15,
                "description": "Tx Event FIFO Element Lost\n              Enable"
              },
              "TSWE": {
                "bit": 16,
                "description": "Timestamp Wraparound\n              Enable"
              },
              "MRAFE": {
                "bit": 17,
                "description": "Message RAM Access Failure\n              Enable"
              },
              "TOOE": {
                "bit": 18,
                "description": "Timeout Occurred Enable"
              },
              "DRXE": {
                "bit": 19,
                "description": "Message stored to Dedicated Rx Buffer\n              Enable"
              },
              "BECE": {
                "bit": 20,
                "description": "Bit Error Corrected Interrupt\n              Enable"
              },
              "BEUE": {
                "bit": 21,
                "description": "Bit Error Uncorrected Interrupt\n              Enable"
              },
              "ELOE": {
                "bit": 22,
                "description": "Error Logging Overflow\n              Enable"
              },
              "EPE": {
                "bit": 23,
                "description": "Error Passive Enable"
              },
              "EWE": {
                "bit": 24,
                "description": "Warning Status Enable"
              },
              "BOE": {
                "bit": 25,
                "description": "Bus_Off Status Enable"
              },
              "WDIE": {
                "bit": 26,
                "description": "Watchdog Interrupt Enable"
              },
              "PEAE": {
                "bit": 27,
                "description": "Protocol Error in Arbitration Phase\n              Enable"
              },
              "PEDE": {
                "bit": 28,
                "description": "Protocol Error in Data Phase\n              Enable"
              },
              "ARAE": {
                "bit": 29,
                "description": "Access to Reserved Address\n              Enable"
              }
            },
            "FDCAN_ILS": {
              "RF0NL": {
                "bit": 0,
                "description": "Rx FIFO 0 New Message Interrupt\n              Line"
              },
              "RF0WL": {
                "bit": 1,
                "description": "Rx FIFO 0 Watermark Reached Interrupt\n              Line"
              },
              "RF0FL": {
                "bit": 2,
                "description": "Rx FIFO 0 Full Interrupt\n              Line"
              },
              "RF0LL": {
                "bit": 3,
                "description": "Rx FIFO 0 Message Lost Interrupt\n              Line"
              },
              "RF1NL": {
                "bit": 4,
                "description": "Rx FIFO 1 New Message Interrupt\n              Line"
              },
              "RF1WL": {
                "bit": 5,
                "description": "Rx FIFO 1 Watermark Reached Interrupt\n              Line"
              },
              "RF1FL": {
                "bit": 6,
                "description": "Rx FIFO 1 Full Interrupt\n              Line"
              },
              "RF1LL": {
                "bit": 7,
                "description": "Rx FIFO 1 Message Lost Interrupt\n              Line"
              },
              "HPML": {
                "bit": 8,
                "description": "High Priority Message Interrupt\n              Line"
              },
              "TCL": {
                "bit": 9,
                "description": "Transmission Completed Interrupt\n              Line"
              },
              "TCFL": {
                "bit": 10,
                "description": "Transmission Cancellation Finished\n              Interrupt Line"
              },
              "TEFL": {
                "bit": 11,
                "description": "Tx FIFO Empty Interrupt\n              Line"
              },
              "TEFNL": {
                "bit": 12,
                "description": "Tx Event FIFO New Entry Interrupt\n              Line"
              },
              "TEFWL": {
                "bit": 13,
                "description": "Tx Event FIFO Watermark Reached\n              Interrupt Line"
              },
              "TEFFL": {
                "bit": 14,
                "description": "Tx Event FIFO Full Interrupt\n              Line"
              },
              "TEFLL": {
                "bit": 15,
                "description": "Tx Event FIFO Element Lost Interrupt\n              Line"
              },
              "TSWL": {
                "bit": 16,
                "description": "Timestamp Wraparound Interrupt\n              Line"
              },
              "MRAFL": {
                "bit": 17,
                "description": "Message RAM Access Failure Interrupt\n              Line"
              },
              "TOOL": {
                "bit": 18,
                "description": "Timeout Occurred Interrupt\n              Line"
              },
              "DRXL": {
                "bit": 19,
                "description": "Message stored to Dedicated Rx Buffer\n              Interrupt Line"
              },
              "BECL": {
                "bit": 20,
                "description": "Bit Error Corrected Interrupt\n              Line"
              },
              "BEUL": {
                "bit": 21,
                "description": "Bit Error Uncorrected Interrupt\n              Line"
              },
              "ELOL": {
                "bit": 22,
                "description": "Error Logging Overflow Interrupt\n              Line"
              },
              "EPL": {
                "bit": 23,
                "description": "Error Passive Interrupt\n              Line"
              },
              "EWL": {
                "bit": 24,
                "description": "Warning Status Interrupt\n              Line"
              },
              "BOL": {
                "bit": 25,
                "description": "Bus_Off Status"
              },
              "WDIL": {
                "bit": 26,
                "description": "Watchdog Interrupt Line"
              },
              "PEAL": {
                "bit": 27,
                "description": "Protocol Error in Arbitration Phase\n              Line"
              },
              "PEDL": {
                "bit": 28,
                "description": "Protocol Error in Data Phase\n              Line"
              },
              "ARAL": {
                "bit": 29,
                "description": "Access to Reserved Address\n              Line"
              }
            },
            "FDCAN_ILE": {
              "EINT0": {
                "bit": 0,
                "description": "Enable Interrupt Line 0"
              },
              "EINT1": {
                "bit": 1,
                "description": "Enable Interrupt Line 1"
              }
            },
            "FDCAN_GFC": {
              "RRFE": {
                "bit": 0,
                "description": "Reject Remote Frames\n              Extended"
              },
              "RRFS": {
                "bit": 1,
                "description": "Reject Remote Frames\n              Standard"
              },
              "ANFE": {
                "bit": 2,
                "description": "Accept Non-matching Frames\n              Extended",
                "width": 2
              },
              "ANFS": {
                "bit": 4,
                "description": "Accept Non-matching Frames\n              Standard",
                "width": 2
              }
            },
            "FDCAN_SIDFC": {
              "FLSSA": {
                "bit": 2,
                "description": "Filter List Standard Start\n              Address",
                "width": 14
              },
              "LSS": {
                "bit": 16,
                "description": "List Size Standard",
                "width": 8
              }
            },
            "FDCAN_XIDFC": {
              "FLESA": {
                "bit": 2,
                "description": "Filter List Standard Start\n              Address",
                "width": 14
              },
              "LSE": {
                "bit": 16,
                "description": "List Size Extended",
                "width": 8
              }
            },
            "FDCAN_XIDAM": {
              "EIDM": {
                "bit": 0,
                "description": "Extended ID Mask",
                "width": 29
              }
            },
            "FDCAN_HPMS": {
              "BIDX": {
                "bit": 0,
                "description": "Buffer Index",
                "width": 6
              },
              "MSI": {
                "bit": 6,
                "description": "Message Storage Indicator",
                "width": 2
              },
              "FIDX": {
                "bit": 8,
                "description": "Filter Index",
                "width": 7
              },
              "FLST": {
                "bit": 15,
                "description": "Filter List"
              }
            },
            "FDCAN_NDAT1": {
              "ND0": {
                "bit": 0,
                "description": "New data"
              },
              "ND1": {
                "bit": 1,
                "description": "New data"
              },
              "ND2": {
                "bit": 2,
                "description": "New data"
              },
              "ND3": {
                "bit": 3,
                "description": "New data"
              },
              "ND4": {
                "bit": 4,
                "description": "New data"
              },
              "ND5": {
                "bit": 5,
                "description": "New data"
              },
              "ND6": {
                "bit": 6,
                "description": "New data"
              },
              "ND7": {
                "bit": 7,
                "description": "New data"
              },
              "ND8": {
                "bit": 8,
                "description": "New data"
              },
              "ND9": {
                "bit": 9,
                "description": "New data"
              },
              "ND10": {
                "bit": 10,
                "description": "New data"
              },
              "ND11": {
                "bit": 11,
                "description": "New data"
              },
              "ND12": {
                "bit": 12,
                "description": "New data"
              },
              "ND13": {
                "bit": 13,
                "description": "New data"
              },
              "ND14": {
                "bit": 14,
                "description": "New data"
              },
              "ND15": {
                "bit": 15,
                "description": "New data"
              },
              "ND16": {
                "bit": 16,
                "description": "New data"
              },
              "ND17": {
                "bit": 17,
                "description": "New data"
              },
              "ND18": {
                "bit": 18,
                "description": "New data"
              },
              "ND19": {
                "bit": 19,
                "description": "New data"
              },
              "ND20": {
                "bit": 20,
                "description": "New data"
              },
              "ND21": {
                "bit": 21,
                "description": "New data"
              },
              "ND22": {
                "bit": 22,
                "description": "New data"
              },
              "ND23": {
                "bit": 23,
                "description": "New data"
              },
              "ND24": {
                "bit": 24,
                "description": "New data"
              },
              "ND25": {
                "bit": 25,
                "description": "New data"
              },
              "ND26": {
                "bit": 26,
                "description": "New data"
              },
              "ND27": {
                "bit": 27,
                "description": "New data"
              },
              "ND28": {
                "bit": 28,
                "description": "New data"
              },
              "ND29": {
                "bit": 29,
                "description": "New data"
              },
              "ND30": {
                "bit": 30,
                "description": "New data"
              },
              "ND31": {
                "bit": 31,
                "description": "New data"
              }
            },
            "FDCAN_NDAT2": {
              "ND32": {
                "bit": 0,
                "description": "New data"
              },
              "ND33": {
                "bit": 1,
                "description": "New data"
              },
              "ND34": {
                "bit": 2,
                "description": "New data"
              },
              "ND35": {
                "bit": 3,
                "description": "New data"
              },
              "ND36": {
                "bit": 4,
                "description": "New data"
              },
              "ND37": {
                "bit": 5,
                "description": "New data"
              },
              "ND38": {
                "bit": 6,
                "description": "New data"
              },
              "ND39": {
                "bit": 7,
                "description": "New data"
              },
              "ND40": {
                "bit": 8,
                "description": "New data"
              },
              "ND41": {
                "bit": 9,
                "description": "New data"
              },
              "ND42": {
                "bit": 10,
                "description": "New data"
              },
              "ND43": {
                "bit": 11,
                "description": "New data"
              },
              "ND44": {
                "bit": 12,
                "description": "New data"
              },
              "ND45": {
                "bit": 13,
                "description": "New data"
              },
              "ND46": {
                "bit": 14,
                "description": "New data"
              },
              "ND47": {
                "bit": 15,
                "description": "New data"
              },
              "ND48": {
                "bit": 16,
                "description": "New data"
              },
              "ND49": {
                "bit": 17,
                "description": "New data"
              },
              "ND50": {
                "bit": 18,
                "description": "New data"
              },
              "ND51": {
                "bit": 19,
                "description": "New data"
              },
              "ND52": {
                "bit": 20,
                "description": "New data"
              },
              "ND53": {
                "bit": 21,
                "description": "New data"
              },
              "ND54": {
                "bit": 22,
                "description": "New data"
              },
              "ND55": {
                "bit": 23,
                "description": "New data"
              },
              "ND56": {
                "bit": 24,
                "description": "New data"
              },
              "ND57": {
                "bit": 25,
                "description": "New data"
              },
              "ND58": {
                "bit": 26,
                "description": "New data"
              },
              "ND59": {
                "bit": 27,
                "description": "New data"
              },
              "ND60": {
                "bit": 28,
                "description": "New data"
              },
              "ND61": {
                "bit": 29,
                "description": "New data"
              },
              "ND62": {
                "bit": 30,
                "description": "New data"
              },
              "ND63": {
                "bit": 31,
                "description": "New data"
              }
            },
            "FDCAN_RXF0C": {
              "F0SA": {
                "bit": 2,
                "description": "Rx FIFO 0 Start Address",
                "width": 14
              },
              "F0S": {
                "bit": 16,
                "description": "Rx FIFO 0 Size",
                "width": 8
              },
              "F0WM": {
                "bit": 24,
                "description": "FIFO 0 Watermark",
                "width": 8
              }
            },
            "FDCAN_RXF0S": {
              "F0FL": {
                "bit": 0,
                "description": "Rx FIFO 0 Fill Level",
                "width": 7
              },
              "F0G": {
                "bit": 8,
                "description": "Rx FIFO 0 Get Index",
                "width": 6
              },
              "F0P": {
                "bit": 16,
                "description": "Rx FIFO 0 Put Index",
                "width": 6
              },
              "F0F": {
                "bit": 24,
                "description": "Rx FIFO 0 Full"
              },
              "RF0L": {
                "bit": 25,
                "description": "Rx FIFO 0 Message Lost"
              }
            },
            "FDCAN_RXF0A": {
              "FA01": {
                "bit": 0,
                "description": "Rx FIFO 0 Acknowledge\n              Index",
                "width": 6
              }
            },
            "FDCAN_RXBC": {
              "RBSA": {
                "bit": 2,
                "description": "Rx Buffer Start Address",
                "width": 14
              }
            },
            "FDCAN_RXF1C": {
              "F1SA": {
                "bit": 2,
                "description": "Rx FIFO 1 Start Address",
                "width": 14
              },
              "F1S": {
                "bit": 16,
                "description": "Rx FIFO 1 Size",
                "width": 7
              },
              "F1WM": {
                "bit": 24,
                "description": "Rx FIFO 1 Watermark",
                "width": 7
              }
            },
            "FDCAN_RXF1S": {
              "F1FL": {
                "bit": 0,
                "description": "Rx FIFO 1 Fill Level",
                "width": 7
              },
              "F1GI": {
                "bit": 8,
                "description": "Rx FIFO 1 Get Index",
                "width": 7
              },
              "F1PI": {
                "bit": 16,
                "description": "Rx FIFO 1 Put Index",
                "width": 7
              },
              "F1F": {
                "bit": 24,
                "description": "Rx FIFO 1 Full"
              },
              "RF1L": {
                "bit": 25,
                "description": "Rx FIFO 1 Message Lost"
              },
              "DMS": {
                "bit": 30,
                "description": "Debug Message Status",
                "width": 2
              }
            },
            "FDCAN_RXF1A": {
              "F1AI": {
                "bit": 0,
                "description": "Rx FIFO 1 Acknowledge\n              Index",
                "width": 6
              }
            },
            "FDCAN_RXESC": {
              "F0DS": {
                "bit": 0,
                "description": "Rx FIFO 1 Data Field Size:",
                "width": 3
              },
              "F1DS": {
                "bit": 4,
                "description": "Rx FIFO 0 Data Field Size:",
                "width": 3
              },
              "RBDS": {
                "bit": 8,
                "description": "Rx Buffer Data Field Size:",
                "width": 3
              }
            },
            "FDCAN_TXBC": {
              "TBSA": {
                "bit": 2,
                "description": "Tx Buffers Start Address",
                "width": 14
              },
              "NDTB": {
                "bit": 16,
                "description": "Number of Dedicated Transmit\n              Buffers",
                "width": 6
              },
              "TFQS": {
                "bit": 24,
                "description": "Transmit FIFO/Queue Size",
                "width": 6
              },
              "TFQM": {
                "bit": 30,
                "description": "Tx FIFO/Queue Mode"
              }
            },
            "FDCAN_TXFQS": {
              "TFFL": {
                "bit": 0,
                "description": "Tx FIFO Free Level",
                "width": 6
              },
              "TFGI": {
                "bit": 8,
                "description": "TFGI",
                "width": 5
              },
              "TFQPI": {
                "bit": 16,
                "description": "Tx FIFO/Queue Put Index",
                "width": 5
              },
              "TFQF": {
                "bit": 21,
                "description": "Tx FIFO/Queue Full"
              }
            },
            "FDCAN_TXESC": {
              "TBDS": {
                "bit": 0,
                "description": "Tx Buffer Data Field Size:",
                "width": 3
              }
            },
            "FDCAN_TXBRP": {
              "TRP": {
                "bit": 0,
                "description": "Transmission Request\n              Pending",
                "width": 32
              }
            },
            "FDCAN_TXBAR": {
              "AR": {
                "bit": 0,
                "description": "Add Request",
                "width": 32
              }
            },
            "FDCAN_TXBCR": {
              "CR": {
                "bit": 0,
                "description": "Cancellation Request",
                "width": 32
              }
            },
            "FDCAN_TXBTO": {
              "TO": {
                "bit": 0,
                "description": "Transmission Occurred.",
                "width": 32
              }
            },
            "FDCAN_TXBCF": {
              "CF": {
                "bit": 0,
                "description": "Cancellation Finished",
                "width": 32
              }
            },
            "FDCAN_TXBTIE": {
              "TIE": {
                "bit": 0,
                "description": "Transmission Interrupt\n              Enable",
                "width": 32
              }
            },
            "FDCAN_TXBCIE": {
              "CF": {
                "bit": 0,
                "description": "Cancellation Finished Interrupt\n              Enable",
                "width": 32
              }
            },
            "FDCAN_TXEFC": {
              "EFSA": {
                "bit": 2,
                "description": "Event FIFO Start Address",
                "width": 14
              },
              "EFS": {
                "bit": 16,
                "description": "Event FIFO Size",
                "width": 6
              },
              "EFWM": {
                "bit": 24,
                "description": "Event FIFO Watermark",
                "width": 6
              }
            },
            "FDCAN_TXEFS": {
              "EFFL": {
                "bit": 0,
                "description": "Event FIFO Fill Level",
                "width": 6
              },
              "EFGI": {
                "bit": 8,
                "description": "Event FIFO Get Index.",
                "width": 5
              },
              "EFF": {
                "bit": 24,
                "description": "Event FIFO Full."
              },
              "TEFL": {
                "bit": 25,
                "description": "Tx Event FIFO Element\n              Lost."
              }
            },
            "FDCAN_TXEFA": {
              "EFAI": {
                "bit": 0,
                "description": "Event FIFO Acknowledge\n              Index",
                "width": 5
              }
            },
            "FDCAN_TTTMC": {
              "TMSA": {
                "bit": 2,
                "description": "Trigger Memory Start\n              Address",
                "width": 14
              },
              "TME": {
                "bit": 16,
                "description": "Trigger Memory Elements",
                "width": 7
              }
            },
            "FDCAN_TTRMC": {
              "RID": {
                "bit": 0,
                "description": "Reference Identifier.",
                "width": 29
              },
              "XTD": {
                "bit": 30,
                "description": "Extended Identifier"
              },
              "RMPS": {
                "bit": 31,
                "description": "Reference Message Payload\n              Select"
              }
            },
            "FDCAN_TTOCF": {
              "OM": {
                "bit": 0,
                "description": "Operation Mode",
                "width": 2
              },
              "GEN": {
                "bit": 3,
                "description": "Gap Enable"
              },
              "TM": {
                "bit": 4,
                "description": "Time Master"
              },
              "LDSDL": {
                "bit": 5,
                "description": "LD of Synchronization Deviation\n              Limit",
                "width": 3
              },
              "IRTO": {
                "bit": 8,
                "description": "Initial Reference Trigger\n              Offset",
                "width": 7
              },
              "EECS": {
                "bit": 15,
                "description": "Enable External Clock\n              Synchronization"
              },
              "AWL": {
                "bit": 16,
                "description": "Application Watchdog Limit",
                "width": 8
              },
              "EGTF": {
                "bit": 24,
                "description": "Enable Global Time\n              Filtering"
              },
              "ECC": {
                "bit": 25,
                "description": "Enable Clock Calibration"
              },
              "EVTP": {
                "bit": 26,
                "description": "Event Trigger Polarity"
              }
            },
            "FDCAN_TTMLM": {
              "CCM": {
                "bit": 0,
                "description": "Cycle Count Max",
                "width": 6
              },
              "CSS": {
                "bit": 6,
                "description": "Cycle Start\n              Synchronization",
                "width": 2
              },
              "TXEW": {
                "bit": 8,
                "description": "Tx Enable Window",
                "width": 4
              },
              "ENTT": {
                "bit": 16,
                "description": "Expected Number of Tx\n              Triggers",
                "width": 12
              }
            },
            "FDCAN_TURCF": {
              "NCL": {
                "bit": 0,
                "description": "Numerator Configuration\n              Low.",
                "width": 16
              },
              "DC": {
                "bit": 16,
                "description": "Denominator Configuration.",
                "width": 14
              },
              "ELT": {
                "bit": 31,
                "description": "Enable Local Time"
              }
            },
            "FDCAN_TTOCN": {
              "SGT": {
                "bit": 0,
                "description": "Set Global time"
              },
              "ECS": {
                "bit": 1,
                "description": "External Clock\n              Synchronization"
              },
              "SWP": {
                "bit": 2,
                "description": "Stop Watch Polarity"
              },
              "SWS": {
                "bit": 3,
                "description": "Stop Watch Source.",
                "width": 2
              },
              "RTIE": {
                "bit": 5,
                "description": "Register Time Mark Interrupt Pulse\n              Enable"
              },
              "TMC": {
                "bit": 6,
                "description": "Register Time Mark Compare",
                "width": 2
              },
              "TTIE": {
                "bit": 8,
                "description": "Trigger Time Mark Interrupt Pulse\n              Enable"
              },
              "GCS": {
                "bit": 9,
                "description": "Gap Control Select"
              },
              "FGP": {
                "bit": 10,
                "description": "Finish Gap."
              },
              "TMG": {
                "bit": 11,
                "description": "Time Mark Gap"
              },
              "NIG": {
                "bit": 12,
                "description": "Next is Gap"
              },
              "ESCN": {
                "bit": 13,
                "description": "External Synchronization\n              Control"
              },
              "LCKC": {
                "bit": 15,
                "description": "TT Operation Control Register\n              Locked"
              }
            },
            "CAN_TTGTP": {
              "NCL": {
                "bit": 0,
                "description": "Time Preset",
                "width": 16
              },
              "CTP": {
                "bit": 16,
                "description": "Cycle Time Target Phase",
                "width": 16
              }
            },
            "FDCAN_TTTMK": {
              "TM": {
                "bit": 0,
                "description": "Time Mark",
                "width": 16
              },
              "TICC": {
                "bit": 16,
                "description": "Time Mark Cycle Code",
                "width": 7
              },
              "LCKM": {
                "bit": 31,
                "description": "TT Time Mark Register\n              Locked"
              }
            },
            "FDCAN_TTIR": {
              "SBC": {
                "bit": 0,
                "description": "Start of Basic Cycle"
              },
              "SMC": {
                "bit": 1,
                "description": "Start of Matrix Cycle"
              },
              "CSM": {
                "bit": 2,
                "description": "Change of Synchronization\n              Mode"
              },
              "SOG": {
                "bit": 3,
                "description": "Start of Gap"
              },
              "RTMI": {
                "bit": 4,
                "description": "Register Time Mark\n              Interrupt."
              },
              "TTMI": {
                "bit": 5,
                "description": "Trigger Time Mark Event\n              Internal"
              },
              "SWE": {
                "bit": 6,
                "description": "Stop Watch Event"
              },
              "GTW": {
                "bit": 7,
                "description": "Global Time Wrap"
              },
              "GTD": {
                "bit": 8,
                "description": "Global Time Discontinuity"
              },
              "GTE": {
                "bit": 9,
                "description": "Global Time Error"
              },
              "TXU": {
                "bit": 10,
                "description": "Tx Count Underflow"
              },
              "TXO": {
                "bit": 11,
                "description": "Tx Count Overflow"
              },
              "SE1": {
                "bit": 12,
                "description": "Scheduling Error 1"
              },
              "SE2": {
                "bit": 13,
                "description": "Scheduling Error 2"
              },
              "ELC": {
                "bit": 14,
                "description": "Error Level Changed."
              },
              "IWTG": {
                "bit": 15,
                "description": "Initialization Watch\n              Trigger"
              },
              "WT": {
                "bit": 16,
                "description": "Watch Trigger"
              },
              "AW": {
                "bit": 17,
                "description": "Application Watchdog"
              },
              "CER": {
                "bit": 18,
                "description": "Configuration Error"
              }
            },
            "FDCAN_TTIE": {
              "SBCE": {
                "bit": 0,
                "description": "Start of Basic Cycle Interrupt\n              Enable"
              },
              "SMCE": {
                "bit": 1,
                "description": "Start of Matrix Cycle Interrupt\n              Enable"
              },
              "CSME": {
                "bit": 2,
                "description": "Change of Synchronization Mode Interrupt\n              Enable"
              },
              "SOGE": {
                "bit": 3,
                "description": "Start of Gap Interrupt\n              Enable"
              },
              "RTMIE": {
                "bit": 4,
                "description": "Register Time Mark Interrupt\n              Enable"
              },
              "TTMIE": {
                "bit": 5,
                "description": "Trigger Time Mark Event Internal\n              Interrupt Enable"
              },
              "SWEE": {
                "bit": 6,
                "description": "Stop Watch Event Interrupt\n              Enable"
              },
              "GTWE": {
                "bit": 7,
                "description": "Global Time Wrap Interrupt\n              Enable"
              },
              "GTDE": {
                "bit": 8,
                "description": "Global Time Discontinuity Interrupt\n              Enable"
              },
              "GTEE": {
                "bit": 9,
                "description": "Global Time Error Interrupt\n              Enable"
              },
              "TXUE": {
                "bit": 10,
                "description": "Tx Count Underflow Interrupt\n              Enable"
              },
              "TXOE": {
                "bit": 11,
                "description": "Tx Count Overflow Interrupt\n              Enable"
              },
              "SE1E": {
                "bit": 12,
                "description": "Scheduling Error 1 Interrupt\n              Enable"
              },
              "SE2E": {
                "bit": 13,
                "description": "Scheduling Error 2 Interrupt\n              Enable"
              },
              "ELCE": {
                "bit": 14,
                "description": "Change Error Level Interrupt\n              Enable"
              },
              "IWTGE": {
                "bit": 15,
                "description": "Initialization Watch Trigger Interrupt\n              Enable"
              },
              "WTE": {
                "bit": 16,
                "description": "Watch Trigger Interrupt\n              Enable"
              },
              "AWE": {
                "bit": 17,
                "description": "Application Watchdog Interrupt\n              Enable"
              },
              "CERE": {
                "bit": 18,
                "description": "Configuration Error Interrupt\n              Enable"
              }
            },
            "FDCAN_TTILS": {
              "SBCL": {
                "bit": 0,
                "description": "Start of Basic Cycle Interrupt\n              Line"
              },
              "SMCL": {
                "bit": 1,
                "description": "Start of Matrix Cycle Interrupt\n              Line"
              },
              "CSML": {
                "bit": 2,
                "description": "Change of Synchronization Mode Interrupt\n              Line"
              },
              "SOGL": {
                "bit": 3,
                "description": "Start of Gap Interrupt\n              Line"
              },
              "RTMIL": {
                "bit": 4,
                "description": "Register Time Mark Interrupt\n              Line"
              },
              "TTMIL": {
                "bit": 5,
                "description": "Trigger Time Mark Event Internal\n              Interrupt Line"
              },
              "SWEL": {
                "bit": 6,
                "description": "Stop Watch Event Interrupt\n              Line"
              },
              "GTWL": {
                "bit": 7,
                "description": "Global Time Wrap Interrupt\n              Line"
              },
              "GTDL": {
                "bit": 8,
                "description": "Global Time Discontinuity Interrupt\n              Line"
              },
              "GTEL": {
                "bit": 9,
                "description": "Global Time Error Interrupt\n              Line"
              },
              "TXUL": {
                "bit": 10,
                "description": "Tx Count Underflow Interrupt\n              Line"
              },
              "TXOL": {
                "bit": 11,
                "description": "Tx Count Overflow Interrupt\n              Line"
              },
              "SE1L": {
                "bit": 12,
                "description": "Scheduling Error 1 Interrupt\n              Line"
              },
              "SE2L": {
                "bit": 13,
                "description": "Scheduling Error 2 Interrupt\n              Line"
              },
              "ELCL": {
                "bit": 14,
                "description": "Change Error Level Interrupt\n              Line"
              },
              "IWTGL": {
                "bit": 15,
                "description": "Initialization Watch Trigger Interrupt\n              Line"
              },
              "WTL": {
                "bit": 16,
                "description": "Watch Trigger Interrupt\n              Line"
              },
              "AWL": {
                "bit": 17,
                "description": "Application Watchdog Interrupt\n              Line"
              },
              "CERL": {
                "bit": 18,
                "description": "Configuration Error Interrupt\n              Line"
              }
            },
            "FDCAN_TTOST": {
              "EL": {
                "bit": 0,
                "description": "Error Level",
                "width": 2
              },
              "MS": {
                "bit": 2,
                "description": "Master State.",
                "width": 2
              },
              "SYS": {
                "bit": 4,
                "description": "Synchronization State",
                "width": 2
              },
              "GTP": {
                "bit": 6,
                "description": "Quality of Global Time\n              Phase"
              },
              "QCS": {
                "bit": 7,
                "description": "Quality of Clock Speed"
              },
              "RTO": {
                "bit": 8,
                "description": "Reference Trigger Offset",
                "width": 8
              },
              "WGTD": {
                "bit": 22,
                "description": "Wait for Global Time\n              Discontinuity"
              },
              "GFI": {
                "bit": 23,
                "description": "Gap Finished Indicator."
              },
              "TMP": {
                "bit": 24,
                "description": "Time Master Priority",
                "width": 3
              },
              "GSI": {
                "bit": 27,
                "description": "Gap Started Indicator."
              },
              "WFE": {
                "bit": 28,
                "description": "Wait for Event"
              },
              "AWE": {
                "bit": 29,
                "description": "Application Watchdog Event"
              },
              "WECS": {
                "bit": 30,
                "description": "Wait for External Clock\n              Synchronization"
              },
              "SPL": {
                "bit": 31,
                "description": "Schedule Phase Lock"
              }
            },
            "FDCAN_TURNA": {
              "NAV": {
                "bit": 0,
                "description": "Numerator Actual Value",
                "width": 18
              }
            },
            "FDCAN_TTLGT": {
              "LT": {
                "bit": 0,
                "description": "Local Time",
                "width": 16
              },
              "GT": {
                "bit": 16,
                "description": "Global Time",
                "width": 16
              }
            },
            "FDCAN_TTCTC": {
              "CT": {
                "bit": 0,
                "description": "Cycle Time",
                "width": 16
              },
              "CC": {
                "bit": 16,
                "description": "Cycle Count",
                "width": 6
              }
            },
            "FDCAN_TTCPT": {
              "CT": {
                "bit": 0,
                "description": "Cycle Count Value",
                "width": 6
              },
              "SWV": {
                "bit": 16,
                "description": "Stop Watch Value",
                "width": 16
              }
            },
            "FDCAN_TTCSM": {
              "CSM": {
                "bit": 0,
                "description": "Cycle Sync Mark",
                "width": 16
              }
            },
            "FDCAN_TTTS": {
              "SWTDEL": {
                "bit": 0,
                "description": "Stop watch trigger input\n              selection",
                "width": 2
              },
              "EVTSEL": {
                "bit": 4,
                "description": "Event trigger input\n              selection",
                "width": 2
              }
            }
          }
        },
        "MDIOS": {
          "instances": [
            {
              "name": "MDIOS",
              "base": "0x40009400",
              "irq": 119
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "MDIOS configuration register"
            },
            "WRFR": {
              "offset": "0x04",
              "size": 32,
              "description": "MDIOS write flag register"
            },
            "CWRFR": {
              "offset": "0x08",
              "size": 32,
              "description": "MDIOS clear write flag\n          register"
            },
            "RDFR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MDIOS read flag register"
            },
            "CRDFR": {
              "offset": "0x10",
              "size": 32,
              "description": "MDIOS clear read flag register"
            },
            "SR": {
              "offset": "0x14",
              "size": 32,
              "description": "MDIOS status register"
            },
            "CLRFR": {
              "offset": "0x18",
              "size": 32,
              "description": "MDIOS clear flag register"
            },
            "DINR0": {
              "offset": "0x1C",
              "size": 32,
              "description": "MDIOS input data register 0"
            },
            "DINR1": {
              "offset": "0x20",
              "size": 32,
              "description": "MDIOS input data register 1"
            },
            "DINR2": {
              "offset": "0x24",
              "size": 32,
              "description": "MDIOS input data register 2"
            },
            "DINR3": {
              "offset": "0x28",
              "size": 32,
              "description": "MDIOS input data register 3"
            },
            "DINR4": {
              "offset": "0x2C",
              "size": 32,
              "description": "MDIOS input data register 4"
            },
            "DINR5": {
              "offset": "0x30",
              "size": 32,
              "description": "MDIOS input data register 5"
            },
            "DINR6": {
              "offset": "0x34",
              "size": 32,
              "description": "MDIOS input data register 6"
            },
            "DINR7": {
              "offset": "0x38",
              "size": 32,
              "description": "MDIOS input data register 7"
            },
            "DINR8": {
              "offset": "0x3C",
              "size": 32,
              "description": "MDIOS input data register 8"
            },
            "DINR9": {
              "offset": "0x40",
              "size": 32,
              "description": "MDIOS input data register 9"
            },
            "DINR10": {
              "offset": "0x44",
              "size": 32,
              "description": "MDIOS input data register 10"
            },
            "DINR11": {
              "offset": "0x48",
              "size": 32,
              "description": "MDIOS input data register 11"
            },
            "DINR12": {
              "offset": "0x4C",
              "size": 32,
              "description": "MDIOS input data register 12"
            },
            "DINR13": {
              "offset": "0x50",
              "size": 32,
              "description": "MDIOS input data register 13"
            },
            "DINR14": {
              "offset": "0x54",
              "size": 32,
              "description": "MDIOS input data register 14"
            },
            "DINR15": {
              "offset": "0x58",
              "size": 32,
              "description": "MDIOS input data register 15"
            },
            "DINR16": {
              "offset": "0x5C",
              "size": 32,
              "description": "MDIOS input data register 16"
            },
            "DINR17": {
              "offset": "0x60",
              "size": 32,
              "description": "MDIOS input data register 17"
            },
            "DINR18": {
              "offset": "0x64",
              "size": 32,
              "description": "MDIOS input data register 18"
            },
            "DINR19": {
              "offset": "0x68",
              "size": 32,
              "description": "MDIOS input data register 19"
            },
            "DINR20": {
              "offset": "0x6C",
              "size": 32,
              "description": "MDIOS input data register 20"
            },
            "DINR21": {
              "offset": "0x70",
              "size": 32,
              "description": "MDIOS input data register 21"
            },
            "DINR22": {
              "offset": "0x74",
              "size": 32,
              "description": "MDIOS input data register 22"
            },
            "DINR23": {
              "offset": "0x78",
              "size": 32,
              "description": "MDIOS input data register 23"
            },
            "DINR24": {
              "offset": "0x7C",
              "size": 32,
              "description": "MDIOS input data register 24"
            },
            "DINR25": {
              "offset": "0x80",
              "size": 32,
              "description": "MDIOS input data register 25"
            },
            "DINR26": {
              "offset": "0x84",
              "size": 32,
              "description": "MDIOS input data register 26"
            },
            "DINR27": {
              "offset": "0x88",
              "size": 32,
              "description": "MDIOS input data register 27"
            },
            "DINR28": {
              "offset": "0x8C",
              "size": 32,
              "description": "MDIOS input data register 28"
            },
            "DINR29": {
              "offset": "0x90",
              "size": 32,
              "description": "MDIOS input data register 29"
            },
            "DINR30": {
              "offset": "0x94",
              "size": 32,
              "description": "MDIOS input data register 30"
            },
            "DINR31": {
              "offset": "0x98",
              "size": 32,
              "description": "MDIOS input data register 31"
            },
            "DOUTR0": {
              "offset": "0x9C",
              "size": 32,
              "description": "MDIOS output data register 0"
            },
            "DOUTR1": {
              "offset": "0xA0",
              "size": 32,
              "description": "MDIOS output data register 1"
            },
            "DOUTR2": {
              "offset": "0xA4",
              "size": 32,
              "description": "MDIOS output data register 2"
            },
            "DOUTR3": {
              "offset": "0xA8",
              "size": 32,
              "description": "MDIOS output data register 3"
            },
            "DOUTR4": {
              "offset": "0xAC",
              "size": 32,
              "description": "MDIOS output data register 4"
            },
            "DOUTR5": {
              "offset": "0xB0",
              "size": 32,
              "description": "MDIOS output data register 5"
            },
            "DOUTR6": {
              "offset": "0xB4",
              "size": 32,
              "description": "MDIOS output data register 6"
            },
            "DOUTR7": {
              "offset": "0xB8",
              "size": 32,
              "description": "MDIOS output data register 7"
            },
            "DOUTR8": {
              "offset": "0xBC",
              "size": 32,
              "description": "MDIOS output data register 8"
            },
            "DOUTR9": {
              "offset": "0xC0",
              "size": 32,
              "description": "MDIOS output data register 9"
            },
            "DOUTR10": {
              "offset": "0xC4",
              "size": 32,
              "description": "MDIOS output data register 10"
            },
            "DOUTR11": {
              "offset": "0xC8",
              "size": 32,
              "description": "MDIOS output data register 11"
            },
            "DOUTR12": {
              "offset": "0xCC",
              "size": 32,
              "description": "MDIOS output data register 12"
            },
            "DOUTR13": {
              "offset": "0xD0",
              "size": 32,
              "description": "MDIOS output data register 13"
            },
            "DOUTR14": {
              "offset": "0xD4",
              "size": 32,
              "description": "MDIOS output data register 14"
            },
            "DOUTR15": {
              "offset": "0xD8",
              "size": 32,
              "description": "MDIOS output data register 15"
            },
            "DOUTR16": {
              "offset": "0xDC",
              "size": 32,
              "description": "MDIOS output data register 16"
            },
            "DOUTR17": {
              "offset": "0xE0",
              "size": 32,
              "description": "MDIOS output data register 17"
            },
            "DOUTR18": {
              "offset": "0xE4",
              "size": 32,
              "description": "MDIOS output data register 18"
            },
            "DOUTR19": {
              "offset": "0xE8",
              "size": 32,
              "description": "MDIOS output data register 19"
            },
            "DOUTR20": {
              "offset": "0xEC",
              "size": 32,
              "description": "MDIOS output data register 20"
            },
            "DOUTR21": {
              "offset": "0xF0",
              "size": 32,
              "description": "MDIOS output data register 21"
            },
            "DOUTR22": {
              "offset": "0xF4",
              "size": 32,
              "description": "MDIOS output data register 22"
            },
            "DOUTR23": {
              "offset": "0xF8",
              "size": 32,
              "description": "MDIOS output data register 23"
            },
            "DOUTR24": {
              "offset": "0xFC",
              "size": 32,
              "description": "MDIOS output data register 24"
            },
            "DOUTR25": {
              "offset": "0x100",
              "size": 32,
              "description": "MDIOS output data register 25"
            },
            "DOUTR26": {
              "offset": "0x104",
              "size": 32,
              "description": "MDIOS output data register 26"
            },
            "DOUTR27": {
              "offset": "0x108",
              "size": 32,
              "description": "MDIOS output data register 27"
            },
            "DOUTR28": {
              "offset": "0x10C",
              "size": 32,
              "description": "MDIOS output data register 28"
            },
            "DOUTR29": {
              "offset": "0x110",
              "size": 32,
              "description": "MDIOS output data register 29"
            },
            "DOUTR30": {
              "offset": "0x114",
              "size": 32,
              "description": "MDIOS output data register 30"
            },
            "DOUTR31": {
              "offset": "0x118",
              "size": 32,
              "description": "MDIOS output data register 31"
            }
          },
          "bits": {
            "CR": {
              "EN": {
                "bit": 0,
                "description": "Peripheral enable"
              },
              "WRIE": {
                "bit": 1,
                "description": "Register write interrupt\n              enable"
              },
              "RDIE": {
                "bit": 2,
                "description": "Register Read Interrupt\n              Enable"
              },
              "EIE": {
                "bit": 3,
                "description": "Error interrupt enable"
              },
              "DPC": {
                "bit": 7,
                "description": "Disable Preamble Check"
              },
              "PORT_ADDRESS": {
                "bit": 8,
                "description": "Slaves's address",
                "width": 5
              }
            },
            "WRFR": {
              "WRF": {
                "bit": 0,
                "description": "Write flags for MDIO registers 0 to\n              31",
                "width": 32
              }
            },
            "CWRFR": {
              "CWRF": {
                "bit": 0,
                "description": "Clear the write flag",
                "width": 32
              }
            },
            "RDFR": {
              "RDF": {
                "bit": 0,
                "description": "Read flags for MDIO registers 0 to\n              31",
                "width": 32
              }
            },
            "CRDFR": {
              "CRDF": {
                "bit": 0,
                "description": "Clear the read flag",
                "width": 32
              }
            },
            "SR": {
              "PERF": {
                "bit": 0,
                "description": "Preamble error flag"
              },
              "SERF": {
                "bit": 1,
                "description": "Start error flag"
              },
              "TERF": {
                "bit": 2,
                "description": "Turnaround error flag"
              }
            },
            "CLRFR": {
              "CPERF": {
                "bit": 0,
                "description": "Clear the preamble error\n              flag"
              },
              "CSERF": {
                "bit": 1,
                "description": "Clear the start error flag"
              },
              "CTERF": {
                "bit": 2,
                "description": "Clear the turnaround error\n              flag"
              }
            },
            "DINR0": {
              "DIN0": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR1": {
              "DIN1": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR2": {
              "DIN2": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR3": {
              "DIN3": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR4": {
              "DIN4": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR5": {
              "DIN5": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR6": {
              "DIN6": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR7": {
              "DIN7": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR8": {
              "DIN8": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR9": {
              "DIN9": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR10": {
              "DIN10": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR11": {
              "DIN11": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR12": {
              "DIN12": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR13": {
              "DIN13": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR14": {
              "DIN14": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR15": {
              "DIN15": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR16": {
              "DIN16": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR17": {
              "DIN17": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR18": {
              "DIN18": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR19": {
              "DIN19": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR20": {
              "DIN20": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR21": {
              "DIN21": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR22": {
              "DIN22": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR23": {
              "DIN23": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR24": {
              "DIN24": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR25": {
              "DIN25": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR26": {
              "DIN26": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR27": {
              "DIN27": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR28": {
              "DIN28": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR29": {
              "DIN29": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR30": {
              "DIN30": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DINR31": {
              "DIN31": {
                "bit": 0,
                "description": "Input data received from MDIO Master\n              during write frames",
                "width": 16
              }
            },
            "DOUTR0": {
              "DOUT0": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR1": {
              "DOUT1": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR2": {
              "DOUT2": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR3": {
              "DOUT3": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR4": {
              "DOUT4": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR5": {
              "DOUT5": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR6": {
              "DOUT6": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR7": {
              "DOUT7": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR8": {
              "DOUT8": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR9": {
              "DOUT9": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR10": {
              "DOUT10": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR11": {
              "DOUT11": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR12": {
              "DOUT12": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR13": {
              "DOUT13": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR14": {
              "DOUT14": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR15": {
              "DOUT15": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR16": {
              "DOUT16": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR17": {
              "DOUT17": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR18": {
              "DOUT18": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR19": {
              "DOUT19": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR20": {
              "DOUT20": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR21": {
              "DOUT21": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR22": {
              "DOUT22": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR23": {
              "DOUT23": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR24": {
              "DOUT24": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR25": {
              "DOUT25": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR26": {
              "DOUT26": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR27": {
              "DOUT27": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR28": {
              "DOUT28": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR29": {
              "DOUT29": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR30": {
              "DOUT30": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            },
            "DOUTR31": {
              "DOUT31": {
                "bit": 0,
                "description": "Output data sent to MDIO Master during\n              read frames",
                "width": 16
              }
            }
          }
        },
        "OPAMP": {
          "instances": [
            {
              "name": "OPAMP",
              "base": "0x40009000"
            }
          ],
          "registers": {
            "OPAMP1_CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "OPAMP1 control/status register"
            },
            "OPAMP1_OTR": {
              "offset": "0x04",
              "size": 32,
              "description": "OPAMP1 offset trimming register in normal\n          mode"
            },
            "OPAMP1_HSOTR": {
              "offset": "0x08",
              "size": 32,
              "description": "OPAMP1 offset trimming register in low-power\n          mode"
            },
            "OPAMP2_CSR": {
              "offset": "0x10",
              "size": 32,
              "description": "OPAMP2 control/status register"
            },
            "OPAMP2_OTR": {
              "offset": "0x14",
              "size": 32,
              "description": "OPAMP2 offset trimming register in normal\n          mode"
            },
            "OPAMP2_HSOTR": {
              "offset": "0x18",
              "size": 32,
              "description": "OPAMP2 offset trimming register in low-power\n          mode"
            }
          },
          "bits": {
            "OPAMP1_CSR": {
              "OPAEN": {
                "bit": 0,
                "description": "Operational amplifier\n              Enable"
              },
              "FORCE_VP": {
                "bit": 1,
                "description": "Force internal reference on VP (reserved\n              for test"
              },
              "VP_SEL": {
                "bit": 2,
                "description": "Operational amplifier PGA\n              mode",
                "width": 2
              },
              "VM_SEL": {
                "bit": 5,
                "description": "Inverting input selection",
                "width": 2
              },
              "OPAHSM": {
                "bit": 8,
                "description": "Operational amplifier high-speed\n              mode"
              },
              "CALON": {
                "bit": 11,
                "description": "Calibration mode enabled"
              },
              "CALSEL": {
                "bit": 12,
                "description": "Calibration selection",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 14,
                "description": "allows to switch from AOP offset trimmed\n              values to AOP offset",
                "width": 4
              },
              "USERTRIM": {
                "bit": 18,
                "description": "User trimming enable"
              },
              "TSTREF": {
                "bit": 29,
                "description": "OPAMP calibration reference voltage\n              output control (reserved for test)"
              },
              "CALOUT": {
                "bit": 30,
                "description": "Operational amplifier calibration\n              output"
              }
            },
            "OPAMP1_OTR": {
              "TRIMOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential\n              pairs",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential\n              pairs",
                "width": 5
              }
            },
            "OPAMP1_HSOTR": {
              "TRIMLPOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential\n              pairs",
                "width": 5
              },
              "TRIMLPOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential\n              pairs",
                "width": 5
              }
            },
            "OPAMP2_CSR": {
              "OPAEN": {
                "bit": 0,
                "description": "Operational amplifier\n              Enable"
              },
              "FORCE_VP": {
                "bit": 1,
                "description": "Force internal reference on VP (reserved\n              for test)"
              },
              "VM_SEL": {
                "bit": 5,
                "description": "Inverting input selection",
                "width": 2
              },
              "OPAHSM": {
                "bit": 8,
                "description": "Operational amplifier high-speed\n              mode"
              },
              "CALON": {
                "bit": 11,
                "description": "Calibration mode enabled"
              },
              "CALSEL": {
                "bit": 12,
                "description": "Calibration selection",
                "width": 2
              },
              "PGA_GAIN": {
                "bit": 14,
                "description": "Operational amplifier Programmable\n              amplifier gain value",
                "width": 4
              },
              "USERTRIM": {
                "bit": 18,
                "description": "User trimming enable"
              },
              "TSTREF": {
                "bit": 29,
                "description": "OPAMP calibration reference voltage\n              output control (reserved for test)"
              },
              "CALOUT": {
                "bit": 30,
                "description": "Operational amplifier calibration\n              output"
              }
            },
            "OPAMP2_OTR": {
              "TRIMOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential\n              pairs",
                "width": 5
              },
              "TRIMOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential\n              pairs",
                "width": 5
              }
            },
            "OPAMP2_HSOTR": {
              "TRIMLPOFFSETN": {
                "bit": 0,
                "description": "Trim for NMOS differential\n              pairs",
                "width": 5
              },
              "TRIMLPOFFSETP": {
                "bit": 8,
                "description": "Trim for PMOS differential\n              pairs",
                "width": 5
              }
            }
          }
        },
        "SWPMI": {
          "instances": [
            {
              "name": "SWPMI",
              "base": "0x40008800"
            }
          ],
          "registers": {
            "CR": {
              "offset": "0x00",
              "size": 32,
              "description": "SWPMI Configuration/Control\n          register"
            },
            "BRR": {
              "offset": "0x04",
              "size": 32,
              "description": "SWPMI Bitrate register"
            },
            "ISR": {
              "offset": "0x0C",
              "size": 32,
              "description": "SWPMI Interrupt and Status\n          register"
            },
            "ICR": {
              "offset": "0x10",
              "size": 32,
              "description": "SWPMI Interrupt Flag Clear\n          register"
            },
            "IER": {
              "offset": "0x14",
              "size": 32,
              "description": "SWPMI Interrupt Enable\n          register"
            },
            "RFL": {
              "offset": "0x18",
              "size": 32,
              "description": "SWPMI Receive Frame Length\n          register"
            },
            "TDR": {
              "offset": "0x1C",
              "size": 32,
              "description": "SWPMI Transmit data register"
            },
            "RDR": {
              "offset": "0x20",
              "size": 32,
              "description": "SWPMI Receive data register"
            },
            "OR": {
              "offset": "0x24",
              "size": 32,
              "description": "SWPMI Option register"
            }
          },
          "bits": {
            "CR": {
              "RXDMA": {
                "bit": 0,
                "description": "Reception DMA enable"
              },
              "TXDMA": {
                "bit": 1,
                "description": "Transmission DMA enable"
              },
              "RXMODE": {
                "bit": 2,
                "description": "Reception buffering mode"
              },
              "TXMODE": {
                "bit": 3,
                "description": "Transmission buffering\n              mode"
              },
              "LPBK": {
                "bit": 4,
                "description": "Loopback mode enable"
              },
              "SWPACT": {
                "bit": 5,
                "description": "Single wire protocol master interface\n              activate"
              },
              "DEACT": {
                "bit": 10,
                "description": "Single wire protocol master interface\n              deactivate"
              },
              "SWPTEN": {
                "bit": 11,
                "description": "Single wire protocol master transceiver\n              enable"
              }
            },
            "BRR": {
              "BR": {
                "bit": 0,
                "description": "Bitrate prescaler",
                "width": 8
              }
            },
            "ISR": {
              "RXBFF": {
                "bit": 0,
                "description": "Receive buffer full flag"
              },
              "TXBEF": {
                "bit": 1,
                "description": "Transmit buffer empty flag"
              },
              "RXBERF": {
                "bit": 2,
                "description": "Receive CRC error flag"
              },
              "RXOVRF": {
                "bit": 3,
                "description": "Receive overrun error flag"
              },
              "TXUNRF": {
                "bit": 4,
                "description": "Transmit underrun error\n              flag"
              },
              "RXNE": {
                "bit": 5,
                "description": "Receive data register not\n              empty"
              },
              "TXE": {
                "bit": 6,
                "description": "Transmit data register\n              empty"
              },
              "TCF": {
                "bit": 7,
                "description": "Transfer complete flag"
              },
              "SRF": {
                "bit": 8,
                "description": "Slave resume flag"
              },
              "SUSP": {
                "bit": 9,
                "description": "SUSPEND flag"
              },
              "DEACTF": {
                "bit": 10,
                "description": "DEACTIVATED flag"
              },
              "RDYF": {
                "bit": 11,
                "description": "transceiver ready flag"
              }
            },
            "ICR": {
              "CRXBFF": {
                "bit": 0,
                "description": "Clear receive buffer full\n              flag"
              },
              "CTXBEF": {
                "bit": 1,
                "description": "Clear transmit buffer empty\n              flag"
              },
              "CRXBERF": {
                "bit": 2,
                "description": "Clear receive CRC error\n              flag"
              },
              "CRXOVRF": {
                "bit": 3,
                "description": "Clear receive overrun error\n              flag"
              },
              "CTXUNRF": {
                "bit": 4,
                "description": "Clear transmit underrun error\n              flag"
              },
              "CTCF": {
                "bit": 7,
                "description": "Clear transfer complete\n              flag"
              },
              "CSRF": {
                "bit": 8,
                "description": "Clear slave resume flag"
              },
              "CRDYF": {
                "bit": 11,
                "description": "Clear transceiver ready\n              flag"
              }
            },
            "IER": {
              "RXBFIE": {
                "bit": 0,
                "description": "Receive buffer full interrupt\n              enable"
              },
              "TXBEIE": {
                "bit": 1,
                "description": "Transmit buffer empty interrupt\n              enable"
              },
              "RXBERIE": {
                "bit": 2,
                "description": "Receive CRC error interrupt\n              enable"
              },
              "RXOVRIE": {
                "bit": 3,
                "description": "Receive overrun error interrupt\n              enable"
              },
              "TXUNRIE": {
                "bit": 4,
                "description": "Transmit underrun error interrupt\n              enable"
              },
              "RIE": {
                "bit": 5,
                "description": "Receive interrupt enable"
              },
              "TIE": {
                "bit": 6,
                "description": "Transmit interrupt enable"
              },
              "TCIE": {
                "bit": 7,
                "description": "Transmit complete interrupt\n              enable"
              },
              "SRIE": {
                "bit": 8,
                "description": "Slave resume interrupt\n              enable"
              },
              "RDYIE": {
                "bit": 11,
                "description": "Transceiver ready interrupt\n              enable"
              }
            },
            "RFL": {
              "RFL": {
                "bit": 0,
                "description": "Receive frame length",
                "width": 5
              }
            },
            "TDR": {
              "TD": {
                "bit": 0,
                "description": "Transmit data",
                "width": 32
              }
            },
            "RDR": {
              "RD": {
                "bit": 0,
                "description": "received data",
                "width": 32
              }
            },
            "OR": {
              "SWP_TBYP": {
                "bit": 0,
                "description": "SWP transceiver bypass"
              },
              "SWP_CLASS": {
                "bit": 1,
                "description": "SWP class selection"
              }
            }
          }
        },
        "NVIC": {
          "instances": [
            {
              "name": "NVIC",
              "base": "0xE000E100"
            },
            {
              "name": "NVIC_STIR",
              "base": "0xE000EF00"
            }
          ],
          "registers": {
            "ISER0": {
              "offset": "0x00",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER1": {
              "offset": "0x04",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER2": {
              "offset": "0x08",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER0": {
              "offset": "0x80",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER1": {
              "offset": "0x84",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER2": {
              "offset": "0x88",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR0": {
              "offset": "0x100",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR1": {
              "offset": "0x104",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR2": {
              "offset": "0x108",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR0": {
              "offset": "0x180",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR1": {
              "offset": "0x184",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR2": {
              "offset": "0x188",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR0": {
              "offset": "0x200",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR1": {
              "offset": "0x204",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR2": {
              "offset": "0x208",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IPR0": {
              "offset": "0x300",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR1": {
              "offset": "0x304",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR2": {
              "offset": "0x308",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR3": {
              "offset": "0x30C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR4": {
              "offset": "0x310",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR5": {
              "offset": "0x314",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR6": {
              "offset": "0x318",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR7": {
              "offset": "0x31C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR8": {
              "offset": "0x320",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR9": {
              "offset": "0x324",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR10": {
              "offset": "0x328",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR11": {
              "offset": "0x32C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR12": {
              "offset": "0x330",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR13": {
              "offset": "0x334",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR14": {
              "offset": "0x338",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR15": {
              "offset": "0x33C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR16": {
              "offset": "0x340",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR17": {
              "offset": "0x344",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR18": {
              "offset": "0x348",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR19": {
              "offset": "0x34C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR20": {
              "offset": "0x350",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR21": {
              "offset": "0x354",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR22": {
              "offset": "0x358",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR23": {
              "offset": "0x35C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR24": {
              "offset": "0x360",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR25": {
              "offset": "0x364",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR26": {
              "offset": "0x368",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR27": {
              "offset": "0x36C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR28": {
              "offset": "0x370",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR29": {
              "offset": "0x374",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR30": {
              "offset": "0x378",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR31": {
              "offset": "0x37C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR32": {
              "offset": "0x380",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR33": {
              "offset": "0x384",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR34": {
              "offset": "0x388",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR35": {
              "offset": "0x38C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR36": {
              "offset": "0x390",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR37": {
              "offset": "0x394",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR38": {
              "offset": "0x398",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "IPR39": {
              "offset": "0x39C",
              "size": 32,
              "description": "Interrupt Priority Register"
            },
            "ISER3": {
              "offset": "0x0C",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ISER4": {
              "offset": "0x10",
              "size": 32,
              "description": "Interrupt Set-Enable Register"
            },
            "ICER3": {
              "offset": "0x8C",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ICER4": {
              "offset": "0x90",
              "size": 32,
              "description": "Interrupt Clear-Enable\n          Register"
            },
            "ISPR3": {
              "offset": "0x10C",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ISPR4": {
              "offset": "0x110",
              "size": 32,
              "description": "Interrupt Set-Pending Register"
            },
            "ICPR3": {
              "offset": "0x1C0",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "ICPR4": {
              "offset": "0x1C4",
              "size": 32,
              "description": "Interrupt Clear-Pending\n          Register"
            },
            "IABR3": {
              "offset": "0x20C",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            },
            "IABR4": {
              "offset": "0x210",
              "size": 32,
              "description": "Interrupt Active Bit Register"
            }
          },
          "bits": {
            "ISER0": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER1": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ISER2": {
              "SETENA": {
                "bit": 0,
                "description": "SETENA",
                "width": 32
              }
            },
            "ICER0": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER1": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ICER2": {
              "CLRENA": {
                "bit": 0,
                "description": "CLRENA",
                "width": 32
              }
            },
            "ISPR0": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR1": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ISPR2": {
              "SETPEND": {
                "bit": 0,
                "description": "SETPEND",
                "width": 32
              }
            },
            "ICPR0": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR1": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "ICPR2": {
              "CLRPEND": {
                "bit": 0,
                "description": "CLRPEND",
                "width": 32
              }
            },
            "IABR0": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR1": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IABR2": {
              "ACTIVE": {
                "bit": 0,
                "description": "ACTIVE",
                "width": 32
              }
            },
            "IPR0": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR1": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR2": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR3": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR4": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR5": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR6": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR7": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR8": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR9": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR10": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR11": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR12": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR13": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR14": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR15": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR16": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR17": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR18": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR19": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR20": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR21": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR22": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR23": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR24": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR25": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR26": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR27": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR28": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR29": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR30": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR31": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR32": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR33": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR34": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR35": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR36": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR37": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR38": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            },
            "IPR39": {
              "IPR_N0": {
                "bit": 0,
                "description": "IPR_N0",
                "width": 8
              },
              "IPR_N1": {
                "bit": 8,
                "description": "IPR_N1",
                "width": 8
              },
              "IPR_N2": {
                "bit": 16,
                "description": "IPR_N2",
                "width": 8
              },
              "IPR_N3": {
                "bit": 24,
                "description": "IPR_N3",
                "width": 8
              }
            }
          }
        },
        "MPU": {
          "instances": [
            {
              "name": "MPU",
              "base": "0xE000ED90"
            }
          ],
          "registers": {
            "MPU_TYPER": {
              "offset": "0x00",
              "size": 32,
              "description": "MPU type register"
            },
            "MPU_CTRL": {
              "offset": "0x04",
              "size": 32,
              "description": "MPU control register"
            },
            "MPU_RNR": {
              "offset": "0x08",
              "size": 32,
              "description": "MPU region number register"
            },
            "MPU_RBAR": {
              "offset": "0x0C",
              "size": 32,
              "description": "MPU region base address\n          register"
            },
            "MPU_RASR": {
              "offset": "0x10",
              "size": 32,
              "description": "MPU region attribute and size\n          register"
            }
          },
          "bits": {
            "MPU_TYPER": {
              "SEPARATE": {
                "bit": 0,
                "description": "Separate flag"
              },
              "DREGION": {
                "bit": 8,
                "description": "Number of MPU data regions",
                "width": 8
              },
              "IREGION": {
                "bit": 16,
                "description": "Number of MPU instruction\n              regions",
                "width": 8
              }
            },
            "MPU_CTRL": {
              "ENABLE": {
                "bit": 0,
                "description": "Enables the MPU"
              },
              "HFNMIENA": {
                "bit": 1,
                "description": "Enables the operation of MPU during hard\n              fault"
              },
              "PRIVDEFENA": {
                "bit": 2,
                "description": "Enable priviliged software access to\n              default memory map"
              }
            },
            "MPU_RNR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region",
                "width": 8
              }
            },
            "MPU_RBAR": {
              "REGION": {
                "bit": 0,
                "description": "MPU region field",
                "width": 4
              },
              "VALID": {
                "bit": 4,
                "description": "MPU region number valid"
              },
              "ADDR": {
                "bit": 5,
                "description": "Region base address field",
                "width": 27
              }
            },
            "MPU_RASR": {
              "ENABLE": {
                "bit": 0,
                "description": "Region enable bit."
              },
              "SIZE": {
                "bit": 1,
                "description": "Size of the MPU protection\n              region",
                "width": 5
              },
              "SRD": {
                "bit": 8,
                "description": "Subregion disable bits",
                "width": 8
              },
              "B": {
                "bit": 16,
                "description": "memory attribute"
              },
              "C": {
                "bit": 17,
                "description": "memory attribute"
              },
              "S": {
                "bit": 18,
                "description": "Shareable memory attribute"
              },
              "TEX": {
                "bit": 19,
                "description": "memory attribute",
                "width": 3
              },
              "AP": {
                "bit": 24,
                "description": "Access permission",
                "width": 3
              },
              "XN": {
                "bit": 28,
                "description": "Instruction access disable\n              bit"
              }
            }
          }
        },
        "STK": {
          "instances": [
            {
              "name": "STK",
              "base": "0xE000E010"
            }
          ],
          "registers": {
            "CSR": {
              "offset": "0x00",
              "size": 32,
              "description": "SysTick control and status\n          register"
            },
            "RVR": {
              "offset": "0x04",
              "size": 32,
              "description": "SysTick reload value register"
            },
            "CVR": {
              "offset": "0x08",
              "size": 32,
              "description": "SysTick current value register"
            },
            "CALIB": {
              "offset": "0x0C",
              "size": 32,
              "description": "SysTick calibration value\n          register"
            }
          },
          "bits": {
            "CSR": {
              "ENABLE": {
                "bit": 0,
                "description": "Counter enable"
              },
              "TICKINT": {
                "bit": 1,
                "description": "SysTick exception request\n              enable"
              },
              "CLKSOURCE": {
                "bit": 2,
                "description": "Clock source selection"
              },
              "COUNTFLAG": {
                "bit": 16,
                "description": "COUNTFLAG"
              }
            },
            "RVR": {
              "RELOAD": {
                "bit": 0,
                "description": "RELOAD value",
                "width": 24
              }
            },
            "CVR": {
              "CURRENT": {
                "bit": 0,
                "description": "Current counter value",
                "width": 24
              }
            },
            "CALIB": {
              "TENMS": {
                "bit": 0,
                "description": "Calibration value",
                "width": 24
              },
              "SKEW": {
                "bit": 30,
                "description": "SKEW flag: Indicates whether the TENMS\n              value is exact"
              },
              "NOREF": {
                "bit": 31,
                "description": "NOREF flag. Reads as zero"
              }
            }
          }
        },
        "FPU": {
          "instances": [
            {
              "name": "FPU_CPACR",
              "base": "0xE000ED88"
            },
            {
              "name": "FPU",
              "base": "0xE000EF34",
              "irq": 81
            }
          ],
          "registers": {
            "CPACR": {
              "offset": "0x00",
              "size": 32,
              "description": "Coprocessor access control\n          register"
            }
          },
          "bits": {
            "CPACR": {
              "CP": {
                "bit": 20,
                "description": "CP",
                "width": 4
              }
            }
          }
        },
        "SCB": {
          "instances": [
            {
              "name": "SCB_ACTRL",
              "base": "0xE000E008"
            },
            {
              "name": "SCB",
              "base": "0xE000ED00"
            }
          ],
          "registers": {
            "ACTRL": {
              "offset": "0x00",
              "size": 32,
              "description": "Auxiliary control register"
            }
          },
          "bits": {
            "ACTRL": {
              "DISFOLD": {
                "bit": 2,
                "description": "DISFOLD"
              },
              "FPEXCODIS": {
                "bit": 10,
                "description": "FPEXCODIS"
              },
              "DISRAMODE": {
                "bit": 11,
                "description": "DISRAMODE"
              },
              "DISITMATBFLUSH": {
                "bit": 12,
                "description": "DISITMATBFLUSH"
              }
            }
          }
        },
        "PF": {
          "instances": [
            {
              "name": "PF",
              "base": "0xE000ED78"
            }
          ],
          "registers": {
            "CLIDR": {
              "offset": "0x00",
              "size": 32,
              "description": "Cache Level ID register"
            },
            "CTR": {
              "offset": "0x04",
              "size": 32,
              "description": "Cache Type register"
            },
            "CCSIDR": {
              "offset": "0x08",
              "size": 32,
              "description": "Cache Size ID register"
            }
          },
          "bits": {
            "CLIDR": {
              "CL1": {
                "bit": 0,
                "description": "CL1",
                "width": 3
              },
              "CL2": {
                "bit": 3,
                "description": "CL2",
                "width": 3
              },
              "CL3": {
                "bit": 6,
                "description": "CL3",
                "width": 3
              },
              "CL4": {
                "bit": 9,
                "description": "CL4",
                "width": 3
              },
              "CL5": {
                "bit": 12,
                "description": "CL5",
                "width": 3
              },
              "CL6": {
                "bit": 15,
                "description": "CL6",
                "width": 3
              },
              "CL7": {
                "bit": 18,
                "description": "CL7",
                "width": 3
              },
              "LoUIS": {
                "bit": 21,
                "description": "LoUIS",
                "width": 3
              },
              "LoC": {
                "bit": 24,
                "description": "LoC",
                "width": 3
              },
              "LoU": {
                "bit": 27,
                "description": "LoU",
                "width": 3
              }
            },
            "CTR": {
              "_IminLine": {
                "bit": 0,
                "description": "IminLine",
                "width": 4
              },
              "DMinLine": {
                "bit": 16,
                "description": "DMinLine",
                "width": 4
              },
              "ERG": {
                "bit": 20,
                "description": "ERG",
                "width": 4
              },
              "CWG": {
                "bit": 24,
                "description": "CWG",
                "width": 4
              },
              "Format": {
                "bit": 29,
                "description": "Format",
                "width": 3
              }
            },
            "CCSIDR": {
              "LineSize": {
                "bit": 0,
                "description": "LineSize",
                "width": 3
              },
              "Associativity": {
                "bit": 3,
                "description": "Associativity",
                "width": 10
              },
              "NumSets": {
                "bit": 13,
                "description": "NumSets",
                "width": 15
              },
              "WA": {
                "bit": 28,
                "description": "WA"
              },
              "RA": {
                "bit": 29,
                "description": "RA"
              },
              "WB": {
                "bit": 30,
                "description": "WB"
              },
              "WT": {
                "bit": 31,
                "description": "WT"
              }
            }
          }
        },
        "AC": {
          "instances": [
            {
              "name": "AC",
              "base": "0xE000EF90"
            }
          ],
          "registers": {
            "ITCMCR": {
              "offset": "0x00",
              "size": 32,
              "description": "Instruction and Data Tightly-Coupled Memory\n          Control Registers"
            },
            "DTCMCR": {
              "offset": "0x04",
              "size": 32,
              "description": "Instruction and Data Tightly-Coupled Memory\n          Control Registers"
            },
            "AHBPCR": {
              "offset": "0x08",
              "size": 32,
              "description": "AHBP Control register"
            },
            "CACR": {
              "offset": "0x0C",
              "size": 32,
              "description": "Auxiliary Cache Control\n          register"
            },
            "AHBSCR": {
              "offset": "0x10",
              "size": 32,
              "description": "AHB Slave Control register"
            },
            "ABFSR": {
              "offset": "0x18",
              "size": 32,
              "description": "Auxiliary Bus Fault Status\n          register"
            }
          },
          "bits": {
            "ITCMCR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "RMW": {
                "bit": 1,
                "description": "RMW"
              },
              "RETEN": {
                "bit": 2,
                "description": "RETEN"
              },
              "SZ": {
                "bit": 3,
                "description": "SZ",
                "width": 4
              }
            },
            "DTCMCR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "RMW": {
                "bit": 1,
                "description": "RMW"
              },
              "RETEN": {
                "bit": 2,
                "description": "RETEN"
              },
              "SZ": {
                "bit": 3,
                "description": "SZ",
                "width": 4
              }
            },
            "AHBPCR": {
              "EN": {
                "bit": 0,
                "description": "EN"
              },
              "SZ": {
                "bit": 1,
                "description": "SZ",
                "width": 3
              }
            },
            "CACR": {
              "SIWT": {
                "bit": 0,
                "description": "SIWT"
              },
              "ECCEN": {
                "bit": 1,
                "description": "ECCEN"
              },
              "FORCEWT": {
                "bit": 2,
                "description": "FORCEWT"
              }
            },
            "AHBSCR": {
              "CTL": {
                "bit": 0,
                "description": "CTL",
                "width": 2
              },
              "TPRI": {
                "bit": 2,
                "description": "TPRI",
                "width": 9
              },
              "INITCOUNT": {
                "bit": 11,
                "description": "INITCOUNT",
                "width": 5
              }
            },
            "ABFSR": {
              "ITCM": {
                "bit": 0,
                "description": "ITCM"
              },
              "DTCM": {
                "bit": 1,
                "description": "DTCM"
              },
              "AHBP": {
                "bit": 2,
                "description": "AHBP"
              },
              "AXIM": {
                "bit": 3,
                "description": "AXIM"
              },
              "EPPB": {
                "bit": 4,
                "description": "EPPB"
              },
              "AXIMTYPE": {
                "bit": 8,
                "description": "AXIMTYPE",
                "width": 2
              }
            }
          }
        }
      },
      "interrupts": {
        "count": 166,
        "vectors": [
          {
            "number": 0,
            "name": "Initial_SP"
          },
          {
            "number": 1,
            "name": "Reset_Handler"
          },
          {
            "number": 2,
            "name": "NMI_Handler"
          },
          {
            "number": 3,
            "name": "HardFault_Handler"
          },
          {
            "number": 4,
            "name": "MemManage_Handler"
          },
          {
            "number": 5,
            "name": "BusFault_Handler"
          },
          {
            "number": 6,
            "name": "UsageFault_Handler"
          },
          {
            "number": 11,
            "name": "SVC_Handler"
          },
          {
            "number": 12,
            "name": "DebugMon_Handler"
          },
          {
            "number": 14,
            "name": "PendSV_Handler"
          },
          {
            "number": 15,
            "name": "SysTick_Handler"
          },
          {
            "number": 16,
            "name": "WWDG1_IRQHandler"
          },
          {
            "number": 17,
            "name": "PVD_PVM_IRQHandler"
          },
          {
            "number": 18,
            "name": "RTC_TAMP_STAMP_CSS_LSE_IRQHandler"
          },
          {
            "number": 19,
            "name": "RTC_WKUP_IRQHandler"
          },
          {
            "number": 20,
            "name": "FLASH_IRQHandler"
          },
          {
            "number": 21,
            "name": "RCC_IRQHandler"
          },
          {
            "number": 22,
            "name": "EXTI0_IRQHandler"
          },
          {
            "number": 23,
            "name": "EXTI1_IRQHandler"
          },
          {
            "number": 24,
            "name": "EXTI2_IRQHandler"
          },
          {
            "number": 25,
            "name": "EXTI3_IRQHandler"
          },
          {
            "number": 26,
            "name": "EXTI4_IRQHandler"
          },
          {
            "number": 27,
            "name": "DMA_STR0_IRQHandler"
          },
          {
            "number": 28,
            "name": "DMA_STR1_IRQHandler"
          },
          {
            "number": 29,
            "name": "DMA_STR2_IRQHandler"
          },
          {
            "number": 30,
            "name": "DMA_STR3_IRQHandler"
          },
          {
            "number": 31,
            "name": "DMA_STR4_IRQHandler"
          },
          {
            "number": 32,
            "name": "DMA_STR5_IRQHandler"
          },
          {
            "number": 33,
            "name": "DMA_STR6_IRQHandler"
          },
          {
            "number": 34,
            "name": "ADC1_2_IRQHandler"
          },
          {
            "number": 35,
            "name": "FDCAN1_IT0_IRQHandler"
          },
          {
            "number": 36,
            "name": "FDCAN2_IT0_IRQHandler"
          },
          {
            "number": 37,
            "name": "FDCAN1_IT1_IRQHandler"
          },
          {
            "number": 38,
            "name": "FDCAN2_IT1_IRQHandler"
          },
          {
            "number": 39,
            "name": "EXTI9_5_IRQHandler"
          },
          {
            "number": 40,
            "name": "TIM1_BRK_IRQHandler"
          },
          {
            "number": 41,
            "name": "TIM1_UP_IRQHandler"
          },
          {
            "number": 42,
            "name": "TIM1_TRG_COM_IRQHandler"
          },
          {
            "number": 43,
            "name": "TIM_CC_IRQHandler"
          },
          {
            "number": 44,
            "name": "TIM2_IRQHandler"
          },
          {
            "number": 45,
            "name": "TIM3_IRQHandler"
          },
          {
            "number": 46,
            "name": "TIM4_IRQHandler"
          },
          {
            "number": 47,
            "name": "I2C1_EV_IRQHandler"
          },
          {
            "number": 48,
            "name": "I2C1_ER_IRQHandler"
          },
          {
            "number": 49,
            "name": "I2C2_EV_IRQHandler"
          },
          {
            "number": 50,
            "name": "I2C2_ER_IRQHandler"
          },
          {
            "number": 51,
            "name": "SPI1_IRQHandler"
          },
          {
            "number": 52,
            "name": "SPI2_IRQHandler"
          },
          {
            "number": 53,
            "name": "USART1_IRQHandler"
          },
          {
            "number": 54,
            "name": "USART2_IRQHandler"
          },
          {
            "number": 55,
            "name": "USART3_IRQHandler"
          },
          {
            "number": 56,
            "name": "EXTI15_10_IRQHandler"
          },
          {
            "number": 57,
            "name": "RTC_ALARM_IRQHandler"
          },
          {
            "number": 59,
            "name": "TIM8_BRK_TIM12_IRQHandler"
          },
          {
            "number": 60,
            "name": "TIM8_UP_TIM13_IRQHandler"
          },
          {
            "number": 61,
            "name": "TIM8_TRG_COM_TIM14_IRQHandler"
          },
          {
            "number": 62,
            "name": "TIM8_CC_IRQHandler"
          },
          {
            "number": 63,
            "name": "DMA1_STR7_IRQHandler"
          },
          {
            "number": 64,
            "name": "FMC_IRQHandler"
          },
          {
            "number": 65,
            "name": "SDMMC1_IRQHandler"
          },
          {
            "number": 66,
            "name": "TIM5_IRQHandler"
          },
          {
            "number": 67,
            "name": "SPI3_IRQHandler"
          },
          {
            "number": 68,
            "name": "UART4_IRQHandler"
          },
          {
            "number": 69,
            "name": "UART5_IRQHandler"
          },
          {
            "number": 70,
            "name": "TIM6_DAC_IRQHandler"
          },
          {
            "number": 71,
            "name": "TIM7_IRQHandler"
          },
          {
            "number": 72,
            "name": "DMA2_STR0_IRQHandler"
          },
          {
            "number": 73,
            "name": "DMA2_STR1_IRQHandler"
          },
          {
            "number": 74,
            "name": "DMA2_STR2_IRQHandler"
          },
          {
            "number": 75,
            "name": "DMA2_STR3_IRQHandler"
          },
          {
            "number": 76,
            "name": "DMA2_STR4_IRQHandler"
          },
          {
            "number": 77,
            "name": "ETH_IRQHandler"
          },
          {
            "number": 78,
            "name": "ETH_WKUP_IRQHandler"
          },
          {
            "number": 79,
            "name": "FDCAN_CAL_IRQHandler"
          },
          {
            "number": 84,
            "name": "DMA2_STR5_IRQHandler"
          },
          {
            "number": 85,
            "name": "DMA2_STR6_IRQHandler"
          },
          {
            "number": 86,
            "name": "DMA2_STR7_IRQHandler"
          },
          {
            "number": 87,
            "name": "USART6_IRQHandler"
          },
          {
            "number": 88,
            "name": "I2C3_EV_IRQHandler"
          },
          {
            "number": 89,
            "name": "I2C3_ER_IRQHandler"
          },
          {
            "number": 90,
            "name": "OTG_HS_EP1_OUT_IRQHandler"
          },
          {
            "number": 91,
            "name": "OTG_HS_EP1_IN_IRQHandler"
          },
          {
            "number": 92,
            "name": "OTG_HS_WKUP_IRQHandler"
          },
          {
            "number": 93,
            "name": "OTG_HS_IRQHandler"
          },
          {
            "number": 94,
            "name": "DCMI_IRQHandler"
          },
          {
            "number": 95,
            "name": "CRYP_IRQHandler"
          },
          {
            "number": 96,
            "name": "HASH_RNG_IRQHandler"
          },
          {
            "number": 97,
            "name": "FPU_IRQHandler"
          },
          {
            "number": 98,
            "name": "UART7_IRQHandler"
          },
          {
            "number": 99,
            "name": "UART8_IRQHandler"
          },
          {
            "number": 100,
            "name": "SPI4_IRQHandler"
          },
          {
            "number": 101,
            "name": "SPI5_IRQHandler"
          },
          {
            "number": 102,
            "name": "SPI6_IRQHandler"
          },
          {
            "number": 103,
            "name": "SAI1_IRQHandler"
          },
          {
            "number": 104,
            "name": "LTDC_IRQHandler"
          },
          {
            "number": 105,
            "name": "LTDC_ER_IRQHandler"
          },
          {
            "number": 106,
            "name": "DMA2D_IRQHandler"
          },
          {
            "number": 107,
            "name": "SAI2_IRQHandler"
          },
          {
            "number": 108,
            "name": "QUADSPI_IRQHandler"
          },
          {
            "number": 109,
            "name": "LPTIM1_IRQHandler"
          },
          {
            "number": 110,
            "name": "CEC_IRQHandler"
          },
          {
            "number": 111,
            "name": "I2C4_EV_IRQHandler"
          },
          {
            "number": 112,
            "name": "I2C4_ER_IRQHandler"
          },
          {
            "number": 113,
            "name": "SPDIF_IRQHandler"
          },
          {
            "number": 114,
            "name": "OTG_FS_EP1_OUT_IRQHandler"
          },
          {
            "number": 115,
            "name": "OTG_FS_EP1_IN_IRQHandler"
          },
          {
            "number": 116,
            "name": "OTG_FS_WKUP_IRQHandler"
          },
          {
            "number": 117,
            "name": "OTG_FS_IRQHandler"
          },
          {
            "number": 118,
            "name": "DMAMUX1_OV_IRQHandler"
          },
          {
            "number": 119,
            "name": "HRTIM1_MST_IRQHandler"
          },
          {
            "number": 120,
            "name": "HRTIM1_TIMA_IRQHandler"
          },
          {
            "number": 121,
            "name": "HRTIM_TIMB_IRQHandler"
          },
          {
            "number": 122,
            "name": "HRTIM1_TIMC_IRQHandler"
          },
          {
            "number": 123,
            "name": "HRTIM1_TIMD_IRQHandler"
          },
          {
            "number": 124,
            "name": "HRTIM_TIME_IRQHandler"
          },
          {
            "number": 125,
            "name": "HRTIM1_FLT_IRQHandler"
          },
          {
            "number": 126,
            "name": "DFSDM1_FLT0_IRQHandler"
          },
          {
            "number": 127,
            "name": "DFSDM1_FLT1_IRQHandler"
          },
          {
            "number": 128,
            "name": "DFSDM1_FLT2_IRQHandler"
          },
          {
            "number": 129,
            "name": "DFSDM1_FLT3_IRQHandler"
          },
          {
            "number": 130,
            "name": "SAI3_IRQHandler"
          },
          {
            "number": 131,
            "name": "SWPMI1_IRQHandler"
          },
          {
            "number": 132,
            "name": "TIM15_IRQHandler"
          },
          {
            "number": 133,
            "name": "TIM16_IRQHandler"
          },
          {
            "number": 134,
            "name": "TIM17_IRQHandler"
          },
          {
            "number": 135,
            "name": "MDIOS_WKUP_IRQHandler"
          },
          {
            "number": 136,
            "name": "MDIOS_IRQHandler"
          },
          {
            "number": 137,
            "name": "JPEG_IRQHandler"
          },
          {
            "number": 138,
            "name": "MDMA_IRQHandler"
          },
          {
            "number": 140,
            "name": "SDMMC_IRQHandler"
          },
          {
            "number": 141,
            "name": "HSEM0_IRQHandler"
          },
          {
            "number": 143,
            "name": "ADC3_IRQHandler"
          },
          {
            "number": 144,
            "name": "DMAMUX2_OVR_IRQHandler"
          },
          {
            "number": 145,
            "name": "BDMA_CH1_IRQHandler"
          },
          {
            "number": 146,
            "name": "BDMA_CH2_IRQHandler"
          },
          {
            "number": 147,
            "name": "BDMA_CH3_IRQHandler"
          },
          {
            "number": 148,
            "name": "BDMA_CH4_IRQHandler"
          },
          {
            "number": 149,
            "name": "BDMA_CH5_IRQHandler"
          },
          {
            "number": 150,
            "name": "BDMA_CH6_IRQHandler"
          },
          {
            "number": 151,
            "name": "BDMA_CH7_IRQHandler"
          },
          {
            "number": 152,
            "name": "BDMA_CH8_IRQHandler"
          },
          {
            "number": 153,
            "name": "COMP_IRQHandler"
          },
          {
            "number": 154,
            "name": "LPTIM2_IRQHandler"
          },
          {
            "number": 155,
            "name": "LPTIM3_IRQHandler"
          },
          {
            "number": 156,
            "name": "LPTIM4_IRQHandler"
          },
          {
            "number": 157,
            "name": "LPTIM5_IRQHandler"
          },
          {
            "number": 158,
            "name": "LPUART_IRQHandler"
          },
          {
            "number": 159,
            "name": "WWDG1_RST_IRQHandler"
          },
          {
            "number": 160,
            "name": "CRS_IRQHandler"
          },
          {
            "number": 162,
            "name": "SAI4_IRQHandler"
          },
          {
            "number": 165,
            "name": "WKUP_IRQHandler"
          }
        ]
      }
    }
  }
}