
# Messages from "go new"


# Messages from "go analyze"

# Info: Completed transformation 'analyze' on solution 'Hough_Algorithm_HW<1296,864>.v7': elapsed time 3.16 seconds, memory usage 2038888kB, peak memory usage 2038888kB (SOL-9)
# Warning:             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::run(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &) [with imageWidth=1296, imageHeight=864]" at line 79 of "/home/user2/Desktop/Hough/hough/Hough_tb.cpp" (CRD-1290)
# Warning:             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::houghTransform(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<ac_intN::uint16> &) [with imageWidth=1296, imageHeight=864]" at line 48 (CRD-1290)
Source file analysis completed (CIN-68)
Hough_Algorithm_HW<1296,864>.v7
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v7' at state 'new' (PRJ-2)
Front End called with arguments: -- /home/user2/Desktop/Hough/hough/Hough_tb.cpp (CIN-69)
# Info: Starting transformation 'analyze' on solution 'Hough_Algorithm_HW<1296,864>.v7' (SOL-8)
# Warning:           detected during: (CRD-1290)
# Warning: a class type that is not trivially copyable passed through ellipsis (CRD-1290)
go libraries
# Info: Completed transformation 'analyze' on solution 'Hough_Algorithm_HW<1296,864>.v6': elapsed time 3.14 seconds, memory usage 1774416kB, peak memory usage 1774416kB (SOL-9)
# Info: Starting transformation 'analyze' on solution 'Hough_Algorithm_HW<1296,864>.v6' (SOL-8)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
go libraries
Front End called with arguments: -- /home/user2/Desktop/Hough/hough/Hough_tb.cpp (CIN-69)
# Warning:           detected during: (CRD-1290)
# Warning: a class type that is not trivially copyable passed through ellipsis (CRD-1290)
# Warning:             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::run(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &) [with imageWidth=1296, imageHeight=864]" at line 79 of "/home/user2/Desktop/Hough/hough/Hough_tb.cpp" (CRD-1290)
# Warning:             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::houghTransform(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<ac_intN::uint16> &) [with imageWidth=1296, imageHeight=864]" at line 48 (CRD-1290)
Hough_Algorithm_HW<1296,864>.v6
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v6' at state 'new' (PRJ-2)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'Hough_Algorithm_HW<1296,864>.v5': elapsed time 2.93 seconds, memory usage 1905340kB, peak memory usage 1905340kB (SOL-9)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Front End called with arguments: -- /home/user2/Desktop/Hough/hough/Hough_tb.cpp (CIN-69)
# Warning:           detected during: (CRD-1290)
# Warning: a class type that is not trivially copyable passed through ellipsis (CRD-1290)
Hough_Algorithm_HW<1296,864>.v5
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v5' at state 'new' (PRJ-2)
# Info: Starting transformation 'analyze' on solution 'Hough_Algorithm_HW<1296,864>.v5' (SOL-8)
go libraries
# Warning:             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::run(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &) [with imageWidth=1296, imageHeight=864]" at line 79 of "/home/user2/Desktop/Hough/hough/Hough_tb.cpp" (CRD-1290)
# Warning:             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::houghTransform(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<ac_intN::uint16> &) [with imageWidth=1296, imageHeight=864]" at line 48 (CRD-1290)
Source file analysis completed (CIN-68)
# Info: Completed transformation 'analyze' on solution 'solution.v1': elapsed time 2.73 seconds, memory usage 1578440kB, peak memory usage 1578440kB (SOL-9)
go analyze
/INPUTFILES/1
Front End called with arguments: -- /home/user2/Desktop/Hough/hough/Hough_tb.cpp (CIN-69)
# Warning: a class type that is not trivially copyable passed through ellipsis (CRD-1290)
Edison Design Group C++/C Front End - Version 5.1 (CIN-1)
Source file analysis completed (CIN-68)
solution design set {Hough_Algorithm_HW<1296, 864>::getMaxLine} -block (HC-8)
# Warning:             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::houghTransform(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<ac_intN::uint16> &) [with imageWidth=1296, imageHeight=864]" at line 48 (CRD-1290)
# Warning:           detected during: (CRD-1290)
solution design set {Hough_Algorithm_HW<1296, 864>::houghTransform} -block (HC-8)
# Warning:             instantiation of "void Hough_Algorithm_HW<imageWidth, imageHeight>::run(ac_channel<ac_intN::uint8> &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxW &, Hough_Algorithm_HW<imageWidth, imageHeight>::maxH &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxW> &, ac_channel<Hough_Algorithm_HW<imageWidth, imageHeight>::maxH> &) [with imageWidth=1296, imageHeight=864]" at line 79 of "/home/user2/Desktop/Hough/hough/Hough_tb.cpp" (CRD-1290)
# Info: Starting transformation 'analyze' on solution 'solution.v1' (SOL-8)
Moving session transcript to file "/home/user2/Desktop/Hough/catapult.log"
solution file add ./hough/Hough_tb.cpp

# Messages from "go compile"

# Info: Completed transformation 'compile' on solution 'Hough_Algorithm_HW<1296,864>.v7': elapsed time 13.66 seconds, memory usage 2038888kB, peak memory usage 2077952kB (SOL-9)
# Info: Design complexity at end of 'compile': Total ops = 1596, Real ops = 307, Vars = 514 (SOL-21)
Inlining routine 'ac_math::ac_shift_left<27, 3, AC_TRN, AC_WRAP, 27, 27, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<25, 20, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<28, true>' (CIN-14)
Inlining routine 'operator<<<51, 27, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_shift_left<20, 15, AC_TRN, AC_WRAP, 20, 20, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator|<44, false>' (CIN-14)
Inlining routine 'operator>=<28, true>' (CIN-14)
Inlining routine 'operator<<28, true>' (CIN-14)
Inlining routine 'operator<<=<20, false>' (CIN-14)
Inlining routine 'operator&<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator<<<44, false>' (CIN-14)
Inlining routine 'operator<<28, true>' (CIN-14)
Inlining routine 'operator==<27, 3, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><49, 44, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator+<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator!=<28, true>' (CIN-14)
Inlining routine 'ac_math::ac_shift_right<45, 44, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator!=<20, false>' (CIN-14)
Inlining routine 'operator<<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_shift_left<20, 15, AC_TRN, AC_WRAP, 20, 20, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator-<28, 13, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator-<26, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_shift_left<20, 15, AC_TRN, AC_WRAP, 20, 20, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator-<28, 13, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator-<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator&<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator<<<44, false>' (CIN-14)
Inlining routine 'operator<<28, true>' (CIN-14)
Inlining routine 'ac_math::ac_shift_left<27, 3, AC_TRN, AC_WRAP, 27, 27, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<25, 20, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<28, true>' (CIN-14)
Inlining routine 'operator<<<51, 27, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator!=<28, true>' (CIN-14)
Inlining routine 'ac_math::ac_shift_right<45, 44, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator!=<20, false>' (CIN-14)
Inlining routine 'operator|<44, false>' (CIN-14)
Inlining routine 'operator>=<28, true>' (CIN-14)
Inlining routine 'operator<<28, true>' (CIN-14)
Inlining routine 'operator<<=<20, false>' (CIN-14)
Inlining routine 'operator-<28, 13, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator-<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<27, 3, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><49, 44, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator+<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator|<44, false>' (CIN-14)
Inlining routine 'operator>=<28, true>' (CIN-14)
Inlining routine 'operator<<28, true>' (CIN-14)
Inlining routine 'operator<<=<20, false>' (CIN-14)
Inlining routine 'operator&<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator<<<44, false>' (CIN-14)
Inlining routine 'operator<<28, true>' (CIN-14)
Inlining routine 'operator==<27, 3, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><49, 44, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator+<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator!=<28, true>' (CIN-14)
Inlining routine 'ac_math::ac_shift_right<45, 44, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator!=<20, false>' (CIN-14)
# Warning: Channel 'data_in#1' is never driven. (OPT-3)
INOUT port 'y2' is only used as an output. (OPT-11)
# Warning: channel 'x1#1' is never used. (OPT-4)
# Warning: channel 'acc#1' is never used. (OPT-4)
INOUT port 'x1' is only used as an output. (OPT-11)
Optimizing block '/Hough_Algorithm_HW<1296,864>' ... (CIN-4)
INOUT port 'x2' is only used as an output. (OPT-11)
INOUT port 'y1' is only used as an output. (OPT-11)
# Info: Partition '/Hough_Algorithm_HW<1296,864>/constructor' is found empty and is optimized away. (OPT-12)
# Warning: channel 'x2#1' is never used. (OPT-4)
# Warning: channel 'y1#1' is never used. (OPT-4)
# Warning: Channel 'acc#2' is never driven. (OPT-3)
# Warning: channel 'y2#1' is never used. (OPT-4)
Inlining routine 'operator&<20, false>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator<<<44, false>' (CIN-14)
Inlining routine 'operator<<28, true>' (CIN-14)
Inlining routine 'ac_math::ac_shift_left<27, 3, AC_TRN, AC_WRAP, 27, 27, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<25, 20, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<28, true>' (CIN-14)
Inlining routine 'operator<<<51, 27, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><20, false>' (CIN-14)
Inlining routine 'operator!=<28, true>' (CIN-14)
Inlining routine 'ac_math::ac_shift_right<45, 44, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator!=<20, false>' (CIN-14)
Inlining routine 'operator|<44, false>' (CIN-14)
Inlining routine 'operator>=<28, true>' (CIN-14)
Inlining routine 'operator<<28, true>' (CIN-14)
Inlining routine 'operator<<=<20, false>' (CIN-14)
Inlining routine 'operator-<28, 13, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator/<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator-<26, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<27, 3, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><49, 44, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator+<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator==<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_shift_left<27, 3, AC_TRN, AC_WRAP, 27, 27, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<25, 20, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<<28, true>' (CIN-14)
Inlining routine 'operator<<<51, 27, false, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<27, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<20, 15, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_shift_left<20, 15, AC_TRN, AC_WRAP, 20, 20, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::ac_div<20, 15, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP, 20, 15, AC_TRN, AC_WRAP>' (CIN-14)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' iterated at most 400000 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' iterated at most 180 times. (LOOP-2)
Detected constant initialization of array 'acc_tmp', optimizing loop 'for' (LOOP-12)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for' iterated at most 400000 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' iterated at most 180 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' iterated at most 28 times. (LOOP-2)
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v7/CDesignChecker/design_checker.sh'
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' iterated at most 28 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' iterated at most 180 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' iterated at most 44 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' iterated at most 1832 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' iterated at most 44 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' iterated at most 180 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' iterated at most 44 times. (LOOP-2)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' iterated at most 44 times. (LOOP-2)
INOUT port 'heightIn' is only used as an input. (OPT-10)
INOUT port 'widthIn' is only used as an input. (OPT-10)
Design 'Hough_Algorithm_HW<1296,864>' was read (SOL-1)
INOUT port 'data_in' is only used as an input. (OPT-10)
# Info: Floating-point value of type 'double' represented as a 'signed' fixed-point 'variable' with parameters W = '27', I = '13' (CIN-226)
# Warning: Instantiating global variable 'K_table' which may be accessed outside this scope (CIN-18)
Found top design routine 'Hough_Algorithm_HW<1296, 864>' specified by directive (CIN-52)
Inlining member function 'Hough_Algorithm_HW<1296, 864>::Hough_Algorithm_HW' on object '' (CIN-64)
# Warning: Instantiating global variable 'atan_pi_pow2_table' which may be accessed outside this scope (CIN-18)
Generating synthesis internal form... (CIN-3)
# Info: Starting transformation 'compile' on solution 'Hough_Algorithm_HW<1296,864>.v7' (SOL-8)
Inlining routine 'operator/<10, false>' (CIN-14)
Inlining routine 'operator/<11, false>' (CIN-14)
Inlining routine 'ac_math::ac_sincos_cordic<52, 10, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator*<11, 11, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining member function 'Hough_Algorithm_HW<1296, 864>::run' on object '' (CIN-64)
Synthesizing method 'Hough_Algorithm_HW<1296, 864>::run' (CIN-13)
Inlining member function 'Hough_Algorithm_HW<1296, 864>::houghTransform' on object '' (CIN-64)
# Warning: ignoring 'printf' statement and all side effects of parameters for synthesis, additional encounters also ignored (CIN-263)
Inlining routine 'operator-<11, false>' (CIN-14)
Inlining routine 'operator<<8, false>' (CIN-14)
Inlining member function 'Hough_Algorithm_HW<1296, 864>::getMaxLine' on object '' (CIN-64)
Inlining routine 'operator-<10, false>' (CIN-14)
Inlining routine 'ac_math::atan_pi_2mi' (CIN-14)
Inlining routine 'ac_math::K' (CIN-14)
Inlining routine 'operator>><33, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><33, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator<<27, 12, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><33, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>=<24, 16, false, AC_TRN, AC_WRAP, 16, false>' (CIN-14)
# Warning: ignoring 'std::cout<<' statement and all side effects of parameters for synthesis, additional encounters also ignored (CIN-263)
Inlining routine 'ac_math::K' (CIN-14)
Inlining routine 'ac_math::ac_sincos_cordic<52, 10, AC_TRN, AC_WRAP, 27, 3, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'operator>><33, 3, true, AC_TRN, AC_WRAP>' (CIN-14)
Inlining routine 'ac_math::atan_pi_2mi' (CIN-14)

# Messages from "go libraries"

# Info: Design complexity at end of 'libraries': Total ops = 1596, Real ops = 307, Vars = 514 (SOL-21)
# Info: Completed transformation 'libraries' on solution 'Hough_Algorithm_HW<1296,864>.v7': elapsed time 0.42 seconds, memory usage 2038888kB, peak memory usage 2077952kB (SOL-9)
# Info: Please set ComponentLibs/TechLibSearchPath to enable flows that use downstream synthesis tools (LIB-220)
# Info: Starting transformation 'libraries' on solution 'Hough_Algorithm_HW<1296,864>.v7' (SOL-8)

# Messages from "go assembly"

# Info: Design complexity at end of 'assembly': Total ops = 1604, Real ops = 313, Vars = 510 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v23': elapsed time 5.06 seconds, memory usage 1971444kB, peak memory usage 1971444kB (SOL-9)
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v23' at state 'libraries' (PRJ-2)
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v23/CDesignChecker/design_checker.sh'
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Warning: Channel 'x2#1' is never driven. (OPT-3)
# Warning: Channel 'y1#1' is never driven. (OPT-3)
# Info: Partition '/Hough_Algorithm_HW<1296,864>/run' is found empty and is optimized away. (OPT-12)
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Channel 'y2#1' is never driven. (OPT-3)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v23' (SOL-8)
# Warning: Channel 'x1#1' is never driven. (OPT-3)
CU_DESIGN sid24 ADD {} {VERSION v23 SID sid24 BRANCH_SID sid23 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Warning: Channel 'acc#1' is never driven. (OPT-3)
# Info: Design complexity at end of 'assembly': Total ops = 1604, Real ops = 313, Vars = 510 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v22': elapsed time 5.23 seconds, memory usage 1971656kB, peak memory usage 2037192kB (SOL-9)
# Warning: Channel 'y2#1' is never driven. (OPT-3)
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v22/CDesignChecker/design_checker.sh'
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Info: Starting transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v22' (SOL-8)
# Warning: Channel 'x1#1' is never driven. (OPT-3)
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Channel 'acc#1' is never driven. (OPT-3)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
directive set -CLOCKS {clk {-CLOCK_PERIOD 2 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 1 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
CU_DESIGN sid23 ADD {} {VERSION v22 SID sid23 BRANCH_SID sid22 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 2 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 1 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v22' at state 'libraries' (PRJ-2)
# Warning: Channel 'x2#1' is never driven. (OPT-3)
directive set -CLOCKS {clk {-CLOCK_PERIOD 1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Warning: Channel 'y1#1' is never driven. (OPT-3)
/CLOCKS {clk {-CLOCK_PERIOD 1 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.5 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Partition '/Hough_Algorithm_HW<1296,864>/run' is found empty and is optimized away. (OPT-12)
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Info: Design complexity at end of 'assembly': Total ops = 1604, Real ops = 313, Vars = 510 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v21': elapsed time 5.13 seconds, memory usage 1971656kB, peak memory usage 2010720kB (SOL-9)
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Warning: Channel 'x1#1' is never driven. (OPT-3)
# Warning: Channel 'acc#1' is never driven. (OPT-3)
# Warning: Channel 'x2#1' is never driven. (OPT-3)
# Warning: Channel 'y1#1' is never driven. (OPT-3)
go assembly
/CLOCKS {clk {-CLOCK_PERIOD 0.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Info: Starting transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v21' (SOL-8)
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
CU_DESIGN sid22 ADD {} {VERSION v21 SID sid22 BRANCH_SID sid21 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: Partition '/Hough_Algorithm_HW<1296,864>/run' is found empty and is optimized away. (OPT-12)
# Warning: Channel 'y2#1' is never driven. (OPT-3)
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v21' at state 'libraries' (PRJ-2)
directive set -CLOCKS {clk {-CLOCK_PERIOD 0.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
/CLOCKS {clk {-CLOCK_PERIOD 0.67 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.335 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v21/CDesignChecker/design_checker.sh'
# Info: Design complexity at end of 'assembly': Total ops = 1604, Real ops = 313, Vars = 510 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v20': elapsed time 4.95 seconds, memory usage 1971656kB, peak memory usage 1971656kB (SOL-9)
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v20/CDesignChecker/design_checker.sh'
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Warning: Channel 'x2#1' is never driven. (OPT-3)
# Warning: Channel 'y1#1' is never driven. (OPT-3)
# Info: Partition '/Hough_Algorithm_HW<1296,864>/run' is found empty and is optimized away. (OPT-12)
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Channel 'y2#1' is never driven. (OPT-3)
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
# Info: Starting transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v20' (SOL-8)
CU_DESIGN sid21 ADD {} {VERSION v20 SID sid21 BRANCH_SID sid20 BRANCH_STATE libraries INCREMENTAL 0 STATE libraries TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Warning: Channel 'x1#1' is never driven. (OPT-3)
# Warning: Channel 'acc#1' is never driven. (OPT-3)
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v20' at state 'libraries' (PRJ-2)
go extract
/CLOCKS {clk {-CLOCK_PERIOD 0.5 -CLOCK_EDGE rising -CLOCK_HIGH_TIME 0.25 -CLOCK_OFFSET 0.000000 -CLOCK_UNCERTAINTY 0.0 -RESET_KIND sync -RESET_SYNC_NAME rst -RESET_SYNC_ACTIVE high -RESET_ASYNC_NAME arst_n -RESET_ASYNC_ACTIVE low -ENABLE_NAME {} -ENABLE_ACTIVE high}}
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Info: Design complexity at end of 'assembly': Total ops = 1604, Real ops = 313, Vars = 510 (SOL-21)
# Info: Completed transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v7': elapsed time 4.90 seconds, memory usage 2038888kB, peak memory usage 2077952kB (SOL-9)
# Warning: Channel 'y1#1' is never driven. (OPT-3)
# Warning: Channel 'x1#1' is never driven. (OPT-3)
# Warning: Channel 'y2#1' is never driven. (OPT-3)
# Info: Partition '/Hough_Algorithm_HW<1296,864>/run' is found empty and is optimized away. (OPT-12)
# Warning: Channel 'x2#1' is never driven. (OPT-3)
# Info: Starting transformation 'assembly' on solution 'Hough_Algorithm_HW<1296,864>.v7' (SOL-8)
go extract
# Warning: Channel 'acc#1' is never driven. (OPT-3)
CU_DIRECTIVE sid25 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW {PIPELINE_INIT_INTERVAL 0}: Race condition
CU_DIRECTIVE sid25 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL {ITERATIONS 1296}: Race condition
CU_DIRECTIVE sid25 SET /Hough_Algorithm_HW<1296,864>/getMaxLine/core/for {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid25 SET /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE {PIPELINE_INIT_INTERVAL 3}: Race condition
# Warning:           Hierarchy Block 'getMaxLine' Instance 'getMaxLine:inst' $PROJECT_HOME/include/HoughHW.h:141
# Warning:           Hierarchy Block 'houghTransform' Instance 'houghTransform:inst' $PROJECT_HOME/include/HoughHW.h:61
# Info: Branching solution 'Hough_Algorithm_HW<1296,864>.v24' at state 'assembly' (PRJ-2)
CU_DESIGN sid25 ADD {} {VERSION v24 SID sid25 BRANCH_SID sid24 BRANCH_STATE assembly INCREMENTAL 0 STATE assembly TRANSFORMING 0 SOLUTION_DIR {} CAT_DIR /home/user2/Desktop/Hough/Catapult/ SYNTHESIS_FLOWPKG OasysRTL UNITS {} STATES {} INPUTFILES {} OUTPUTFILES {} TECHCONFIG {/CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/nangate-45nm_beh/93 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm_pipe_beh/101 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-dualport_beh/94 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-separate_beh/96 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-singleport_beh/97 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ram_nangate-45nm-register-file_beh/95 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm_beh/98 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regin_beh/99 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/rom_nangate-45nm-sync_regout_beh/100 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/Nangate/PARAMETERS/045nm/PARAMETERS/ccs_sample_mem/1 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/amba/211 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ML_amba/210 /CONFIG/PARAMETERS/OasysRTL/PARAMETERS/ccs_fpga_hic/3} HIERCONFIG {} TECHLIBS {} ESTIMATOR {} FLOWPKGS {} DATUM {} MESSAGES {} TOP {} SIF_DESIGN_HIER {} ALLOCS {} DIRAPPLIES {} SID_DATA {} SCOPED_C_INTERFACE {} FLOWS_API {} PROPERTIES {} OPT_INFOS {} name Hough_Algorithm_HW<1296,864>}: Race condition
# Info: CDesignChecker Shell script written to '/home/user2/Desktop/Hough/Catapult/Hough_Algorithm_HWless_1296comma_864greater_.v24/CDesignChecker/design_checker.sh'
Makefile for Original Design + Testbench written to file './scverify/Verify_orig_cxx_osci.mk'
CU_DIRECTIVE sid25 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL {PIPELINE_INIT_INTERVAL 0}: Race condition
# Warning: Toplevel found in header $PROJECT_HOME/include/HoughHW.h, using $PROJECT_HOME/hough/Hough_tb.cpp for header dependencies.
# Warning: Hierarchical design detected - SLEC-CPC does not support design with hierarchy
CU_DIRECTIVE sid25 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE {PIPELINE_INIT_INTERVAL 1}: Race condition
CU_DIRECTIVE sid25 SET /Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC {PIPELINE_INIT_INTERVAL 1}: Race condition
# Info: Design complexity at end of 'loops': Total ops = 1610, Real ops = 313, Vars = 514 (SOL-21)
# Info: Completed transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v23': elapsed time 0.22 seconds, memory usage 1971652kB, peak memory usage 1971652kB (SOL-9)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#7:for' is left rolled. (LOOP-4)
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE -PIPELINE_INIT_INTERVAL 0
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#5:for' is left rolled. (LOOP-4)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE' is left rolled. (LOOP-4)
/Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE/PIPELINE_INIT_INTERVAL 1
go extract
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE' is left rolled. (LOOP-4)
/Hough_Algorithm_HW<1296,864>/getMaxLine/core/T_LINE/PIPELINE_INIT_INTERVAL 0
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/for' is left rolled. (LOOP-4)
# Warning: Library component 'mgc_rom_sync_regin', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# Warning: Library component 'mgc_rom', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#3:for' is left rolled. (LOOP-4)
directive set /Hough_Algorithm_HW<1296,864>/getMaxLine/core/R_LINE -PIPELINE_INIT_INTERVAL 1
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/ac_math::ac_div<20,15,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP,20,15,AC_TRN,AC_WRAP>#1:for' is left rolled. (LOOP-4)
# Warning: Library component 'mgc_rom_sync_regout', parameter 'mux_delay_scaling_factor' is marked USER_SELECTABLE but has a value range (999) > max value (128). (LIB-207)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HROW' is left rolled. (LOOP-4)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HCOL' is left rolled. (LOOP-4)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/main' is left rolled. (LOOP-4)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/WRITE' is left rolled. (LOOP-4)
Loop '/Hough_Algorithm_HW<1296,864>/getMaxLine/core/main' is left rolled. (LOOP-4)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/ac_math::ac_sincos_cordic<52,10,AC_TRN,AC_WRAP,27,3,AC_TRN,AC_WRAP>:for' is left rolled. (LOOP-4)
# Info: Starting transformation 'loops' on solution 'Hough_Algorithm_HW<1296,864>.v23' (SOL-8)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/HACC' is left rolled. (LOOP-4)
Loop '/Hough_Algorithm_HW<1296,864>/houghTransform/core/for#1' is left rolled. (LOOP-4)
