// Seed: 549128084
module module_0 (
    input uwire id_0,
    input wand id_1,
    output supply1 id_2,
    input wire id_3,
    input wand id_4,
    output tri id_5,
    input uwire id_6,
    output uwire id_7,
    output uwire id_8
    , id_13,
    output supply1 id_9,
    input tri id_10,
    output uwire id_11
    , id_14
);
  wire id_15;
endmodule
module module_1 (
    input  wor   id_0,
    input  uwire id_1,
    output wor   id_2,
    output wor   id_3,
    input  uwire id_4
);
  module_0 modCall_1 (
      id_0,
      id_0,
      id_2,
      id_4,
      id_0,
      id_3,
      id_0,
      id_2,
      id_3,
      id_2,
      id_4,
      id_2
  );
  assign modCall_1.id_3 = 0;
  logic id_6;
  wire  id_7 = 1'b0;
endmodule
