
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.015959                       # Number of seconds simulated
sim_ticks                                 15958840000                       # Number of ticks simulated
final_tick                                15958840000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  56708                       # Simulator instruction rate (inst/s)
host_op_rate                                    98394                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               19672272                       # Simulator tick rate (ticks/s)
host_mem_usage                                2042184                       # Number of bytes of host memory used
host_seconds                                   811.24                       # Real time elapsed on the host
sim_insts                                    46003606                       # Number of instructions simulated
sim_ops                                      79820475                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls0.bytes_read::ruby.dir_cntrl0     10267008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_read::total          10267008                       # Number of bytes read from this memory
system.mem_ctrls0.bytes_written::ruby.dir_cntrl0      1103680                       # Number of bytes written to this memory
system.mem_ctrls0.bytes_written::total        1103680                       # Number of bytes written to this memory
system.mem_ctrls0.num_reads::ruby.dir_cntrl0       160422                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_reads::total             160422                       # Number of read requests responded to by this memory
system.mem_ctrls0.num_writes::ruby.dir_cntrl0        17245                       # Number of write requests responded to by this memory
system.mem_ctrls0.num_writes::total             17245                       # Number of write requests responded to by this memory
system.mem_ctrls0.bw_read::ruby.dir_cntrl0    643343000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_read::total            643343000                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::ruby.dir_cntrl0     69157909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_write::total            69157909                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls0.bw_total::ruby.dir_cntrl0    712500909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.bw_total::total           712500909                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls0.readReqs                     160422                       # Number of read requests accepted
system.mem_ctrls0.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls0.writeReqs                     17245                       # Number of write requests accepted
system.mem_ctrls0.readBursts                   160422                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls0.writeBursts                   17245                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls0.bytesReadDRAM              10266752                       # Total number of bytes read from DRAM
system.mem_ctrls0.bytesReadWrQ                    256                       # Total number of bytes read from write queue
system.mem_ctrls0.bytesWritten                1102272                       # Total number of bytes written to DRAM
system.mem_ctrls0.bytesReadSys               10267008                       # Total read bytes from the system interface side
system.mem_ctrls0.bytesWrittenSys             1103680                       # Total written bytes from the system interface side
system.mem_ctrls0.servicedByWrQ                     4                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls0.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls0.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls0.perBankRdBursts::0            10026                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::1             9594                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::2             9595                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::3             9795                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::4             9785                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::5             9454                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::6             9641                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::7             9820                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::8            10134                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::9            10203                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::10           10782                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::11           10418                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::12           10476                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::13           10587                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::14           10200                       # Per bank write bursts
system.mem_ctrls0.perBankRdBursts::15            9908                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::0             1165                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::1              963                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::2              978                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::3             1006                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::4             1073                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::5              887                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::6              917                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::7             1013                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::8             1068                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::9             1105                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::10            1287                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::11            1184                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::12            1171                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::13            1156                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::14            1165                       # Per bank write bursts
system.mem_ctrls0.perBankWrBursts::15            1085                       # Per bank write bursts
system.mem_ctrls0.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls0.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls0.totGap                  15957691000                       # Total gap between requests
system.mem_ctrls0.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls0.readPktSize::6               160422                       # Read request sizes (log2)
system.mem_ctrls0.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls0.writePktSize::6               17245                       # Write request sizes (log2)
system.mem_ctrls0.rdQLenPdf::0                  78226                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::1                  43435                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::2                  22343                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::3                  10255                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::4                   4110                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::5                   1395                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::6                    473                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::7                    132                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::8                     38                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::9                      8                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::10                     3                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::15                   272                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::16                   325                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::17                   699                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::18                   959                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::19                  1077                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::20                  1086                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::21                  1080                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::22                  1075                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::23                  1068                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::24                  1065                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::25                  1051                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::26                  1067                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::27                  1069                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::28                  1056                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::29                  1060                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::30                  1056                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::31                  1062                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::32                  1061                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::33                    37                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::34                     5                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls0.bytesPerActivate::samples       105224                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::mean   108.041055                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::gmean    85.458107                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::stdev   118.068402                       # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::0-127        76792     72.98%     72.98% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::128-255        19999     19.01%     91.99% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::256-383         3642      3.46%     95.45% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::384-511         1833      1.74%     97.19% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::512-639         1194      1.13%     98.32% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::640-767          990      0.94%     99.26% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::768-895          272      0.26%     99.52% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::896-1023          222      0.21%     99.73% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::1024-1151          280      0.27%    100.00% # Bytes accessed per row activation
system.mem_ctrls0.bytesPerActivate::total       105224                       # Bytes accessed per row activation
system.mem_ctrls0.rdPerTurnAround::samples         1037                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::mean    154.681774                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::gmean    54.401147                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::stdev  2124.679649                       # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::0-4095         1036     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls0.rdPerTurnAround::total         1037                       # Reads before turning the bus around for writes
system.mem_ctrls0.wrPerTurnAround::samples         1037                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::mean     16.608486                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::gmean    16.583614                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::stdev     0.925322                       # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::16             709     68.37%     68.37% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::17              40      3.86%     72.23% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::18             275     26.52%     98.75% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::19              11      1.06%     99.81% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::20               2      0.19%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls0.wrPerTurnAround::total         1037                       # Writes before turning the bus around for reads
system.mem_ctrls0.totQLat                  4756235750                       # Total ticks spent queuing
system.mem_ctrls0.totMemAccLat             7764073250                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls0.totBusLat                 802090000                       # Total ticks spent in databus transfers
system.mem_ctrls0.avgQLat                    29649.02                       # Average queueing delay per DRAM burst
system.mem_ctrls0.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls0.avgMemAccLat               48399.02                       # Average memory access latency per DRAM burst
system.mem_ctrls0.avgRdBW                      643.33                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBW                       69.07                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls0.avgRdBWSys                   643.34                       # Average system read bandwidth in MiByte/s
system.mem_ctrls0.avgWrBWSys                    69.16                       # Average system write bandwidth in MiByte/s
system.mem_ctrls0.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls0.busUtil                        5.57                       # Data bus utilization in percentage
system.mem_ctrls0.busUtilRead                    5.03                       # Data bus utilization in percentage for reads
system.mem_ctrls0.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls0.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls0.avgWrQLen                     12.92                       # Average write queue length when enqueuing
system.mem_ctrls0.readRowHits                   68784                       # Number of row buffer hits during reads
system.mem_ctrls0.writeRowHits                   3630                       # Number of row buffer hits during writes
system.mem_ctrls0.readRowHitRate                42.88                       # Row buffer hit rate for reads
system.mem_ctrls0.writeRowHitRate               21.05                       # Row buffer hit rate for writes
system.mem_ctrls0.avgGap                     89817.98                       # Average gap between requests
system.mem_ctrls0.pageHitRate                   40.76                       # Row buffer hit rate, read and write combined
system.mem_ctrls0_0.actEnergy               359691780                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_0.preEnergy               191169330                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_0.readEnergy              554849400                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_0.writeEnergy              41770440                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_0.refreshEnergy        1244646000.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_0.actBackEnergy          1496080710                       # Energy for active background per rank (pJ)
system.mem_ctrls0_0.preBackEnergy            32780160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_0.actPowerDownEnergy     5195955840                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_0.prePowerDownEnergy      309523680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_0.selfRefreshEnergy       109636740                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_0.totalEnergy            9536426730                       # Total energy per rank (pJ)
system.mem_ctrls0_0.averagePower           597.563904                       # Core power per rank (mW)
system.mem_ctrls0_0.totalIdleTime         12590598750                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_0.memoryStateTime::IDLE     18231250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::REF    526752000                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::SREF    391186250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::PRE_PDN    806132250                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT   2822228750                       # Time in different power states
system.mem_ctrls0_0.memoryStateTime::ACT_PDN  11394309500                       # Time in different power states
system.mem_ctrls0_1.actEnergy               391629000                       # Energy for activate commands per rank (pJ)
system.mem_ctrls0_1.preEnergy               208155750                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls0_1.readEnergy              590535120                       # Energy for read commands per rank (pJ)
system.mem_ctrls0_1.writeEnergy              48133620                       # Energy for write commands per rank (pJ)
system.mem_ctrls0_1.refreshEnergy        1270460880.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls0_1.actBackEnergy          1579561770                       # Energy for active background per rank (pJ)
system.mem_ctrls0_1.preBackEnergy            33884160                       # Energy for precharge background per rank (pJ)
system.mem_ctrls0_1.actPowerDownEnergy     5275177290                       # Energy for active power-down per rank (pJ)
system.mem_ctrls0_1.prePowerDownEnergy      276410400                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls0_1.selfRefreshEnergy        47992440                       # Energy for self refresh per rank (pJ)
system.mem_ctrls0_1.totalEnergy            9722499660                       # Total energy per rank (pJ)
system.mem_ctrls0_1.averagePower           609.223408                       # Core power per rank (mW)
system.mem_ctrls0_1.totalIdleTime         12404663250                       # Total Idle time Per DRAM Rank
system.mem_ctrls0_1.memoryStateTime::IDLE     20379000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::REF    537714000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::SREF    117216000                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::PRE_PDN    719627500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT   2995159500                       # Time in different power states
system.mem_ctrls0_1.memoryStateTime::ACT_PDN  11568744000                       # Time in different power states
system.mem_ctrls1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls1.bytes_read::ruby.dir_cntrl1     10239616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_read::total          10239616                       # Number of bytes read from this memory
system.mem_ctrls1.bytes_written::ruby.dir_cntrl1      1096192                       # Number of bytes written to this memory
system.mem_ctrls1.bytes_written::total        1096192                       # Number of bytes written to this memory
system.mem_ctrls1.num_reads::ruby.dir_cntrl1       159994                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_reads::total             159994                       # Number of read requests responded to by this memory
system.mem_ctrls1.num_writes::ruby.dir_cntrl1        17128                       # Number of write requests responded to by this memory
system.mem_ctrls1.num_writes::total             17128                       # Number of write requests responded to by this memory
system.mem_ctrls1.bw_read::ruby.dir_cntrl1    641626584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_read::total            641626584                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::ruby.dir_cntrl1     68688702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_write::total            68688702                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls1.bw_total::ruby.dir_cntrl1    710315286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.bw_total::total           710315286                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls1.readReqs                     159994                       # Number of read requests accepted
system.mem_ctrls1.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls1.writeReqs                     17128                       # Number of write requests accepted
system.mem_ctrls1.readBursts                   159994                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls1.writeBursts                   17128                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls1.bytesReadDRAM              10239232                       # Total number of bytes read from DRAM
system.mem_ctrls1.bytesReadWrQ                    384                       # Total number of bytes read from write queue
system.mem_ctrls1.bytesWritten                1094976                       # Total number of bytes written to DRAM
system.mem_ctrls1.bytesReadSys               10239616                       # Total read bytes from the system interface side
system.mem_ctrls1.bytesWrittenSys             1096192                       # Total written bytes from the system interface side
system.mem_ctrls1.servicedByWrQ                     6                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls1.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls1.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls1.perBankRdBursts::0             9989                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::1             9497                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::2             9580                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::3             9791                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::4             9744                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::5             9488                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::6             9632                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::7             9771                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::8            10130                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::9            10153                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::10           10781                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::11           10369                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::12           10438                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::13           10552                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::14           10195                       # Per bank write bursts
system.mem_ctrls1.perBankRdBursts::15            9878                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::0             1172                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::1              909                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::2             1001                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::3             1032                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::4             1030                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::5              926                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::6              908                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::7              983                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::8             1072                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::9             1102                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::10            1272                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::11            1156                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::12            1150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::13            1152                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::14            1150                       # Per bank write bursts
system.mem_ctrls1.perBankWrBursts::15            1094                       # Per bank write bursts
system.mem_ctrls1.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls1.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls1.totGap                  15958230500                       # Total gap between requests
system.mem_ctrls1.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls1.readPktSize::6               159994                       # Read request sizes (log2)
system.mem_ctrls1.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls1.writePktSize::6               17128                       # Write request sizes (log2)
system.mem_ctrls1.rdQLenPdf::0                  77731                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::1                  42875                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::2                  22346                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::3                  10548                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::4                   4179                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::5                   1557                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::6                    523                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::7                    176                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::8                     40                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::9                     11                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::11                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::15                   262                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::16                   319                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::17                   671                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::18                   996                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::19                  1054                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::20                  1069                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::21                  1064                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::22                  1060                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::23                  1058                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::24                  1061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::25                  1075                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::26                  1061                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::27                  1054                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::28                  1066                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::29                  1050                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::30                  1055                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::31                  1056                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::32                  1051                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::34                     4                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::35                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls1.bytesPerActivate::samples       104582                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::mean   108.371995                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::gmean    85.648292                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::stdev   118.245225                       # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::0-127        76114     72.78%     72.78% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::128-255        20030     19.15%     91.93% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::256-383         3585      3.43%     95.36% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::384-511         1911      1.83%     97.19% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::512-639         1180      1.13%     98.32% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::640-767         1019      0.97%     99.29% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::768-895          245      0.23%     99.52% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::896-1023          230      0.22%     99.74% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::1024-1151          268      0.26%    100.00% # Bytes accessed per row activation
system.mem_ctrls1.bytesPerActivate::total       104582                       # Bytes accessed per row activation
system.mem_ctrls1.rdPerTurnAround::samples         1032                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::mean    155.017442                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::gmean    54.056094                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::stdev  2144.890412                       # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::0-4095         1031     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls1.rdPerTurnAround::total         1032                       # Reads before turning the bus around for writes
system.mem_ctrls1.wrPerTurnAround::samples         1032                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::mean     16.578488                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::gmean    16.555082                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::stdev     0.895967                       # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::16             720     69.77%     69.77% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::17              30      2.91%     72.67% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::18             279     27.03%     99.71% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::19               3      0.29%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls1.wrPerTurnAround::total         1032                       # Writes before turning the bus around for reads
system.mem_ctrls1.totQLat                  4797403500                       # Total ticks spent queuing
system.mem_ctrls1.totMemAccLat             7797178500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls1.totBusLat                 799940000                       # Total ticks spent in databus transfers
system.mem_ctrls1.avgQLat                    29986.02                       # Average queueing delay per DRAM burst
system.mem_ctrls1.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls1.avgMemAccLat               48736.02                       # Average memory access latency per DRAM burst
system.mem_ctrls1.avgRdBW                      641.60                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBW                       68.61                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls1.avgRdBWSys                   641.63                       # Average system read bandwidth in MiByte/s
system.mem_ctrls1.avgWrBWSys                    68.69                       # Average system write bandwidth in MiByte/s
system.mem_ctrls1.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls1.busUtil                        5.55                       # Data bus utilization in percentage
system.mem_ctrls1.busUtilRead                    5.01                       # Data bus utilization in percentage for reads
system.mem_ctrls1.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls1.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls1.avgWrQLen                     12.85                       # Average write queue length when enqueuing
system.mem_ctrls1.readRowHits                   68860                       # Number of row buffer hits during reads
system.mem_ctrls1.writeRowHits                   3651                       # Number of row buffer hits during writes
system.mem_ctrls1.readRowHitRate                43.04                       # Row buffer hit rate for reads
system.mem_ctrls1.writeRowHitRate               21.32                       # Row buffer hit rate for writes
system.mem_ctrls1.avgGap                     90097.39                       # Average gap between requests
system.mem_ctrls1.pageHitRate                   40.94                       # Row buffer hit rate, read and write combined
system.mem_ctrls1_0.actEnergy               357128520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_0.preEnergy               189806925                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_0.readEnergy              553292880                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_0.writeEnergy              41556420                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_0.refreshEnergy        1256324160.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_0.actBackEnergy          1484973120                       # Energy for active background per rank (pJ)
system.mem_ctrls1_0.preBackEnergy            34371840                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_0.actPowerDownEnergy     5229369810                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_0.prePowerDownEnergy      326151360                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_0.selfRefreshEnergy        90345915                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_0.totalEnergy            9563621790                       # Total energy per rank (pJ)
system.mem_ctrls1_0.averagePower           599.267979                       # Core power per rank (mW)
system.mem_ctrls1_0.totalIdleTime         12612170000                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_0.memoryStateTime::IDLE     20314000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::REF    531716000                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::SREF    294874750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::PRE_PDN    849394250                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT   2794152750                       # Time in different power states
system.mem_ctrls1_0.memoryStateTime::ACT_PDN  11468388250                       # Time in different power states
system.mem_ctrls1_1.actEnergy               389615520                       # Energy for activate commands per rank (pJ)
system.mem_ctrls1_1.preEnergy               207081765                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls1_1.readEnergy              589021440                       # Energy for read commands per rank (pJ)
system.mem_ctrls1_1.writeEnergy              47752560                       # Energy for write commands per rank (pJ)
system.mem_ctrls1_1.refreshEnergy        1252636320.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls1_1.actBackEnergy          1574037330                       # Energy for active background per rank (pJ)
system.mem_ctrls1_1.preBackEnergy            32349120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls1_1.actPowerDownEnergy     5285394540                       # Energy for active power-down per rank (pJ)
system.mem_ctrls1_1.prePowerDownEnergy      234780960                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls1_1.selfRefreshEnergy        62995140                       # Energy for self refresh per rank (pJ)
system.mem_ctrls1_1.totalEnergy            9675970245                       # Total energy per rank (pJ)
system.mem_ctrls1_1.averagePower           606.307867                       # Core power per rank (mW)
system.mem_ctrls1_1.totalIdleTime         12422513750                       # Total Idle time Per DRAM Rank
system.mem_ctrls1_1.memoryStateTime::IDLE     16085000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::REF    530060000                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::SREF    219896250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::PRE_PDN    611269250                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT   2990011750                       # Time in different power states
system.mem_ctrls1_1.memoryStateTime::ACT_PDN  11591517750                       # Time in different power states
system.mem_ctrls2.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls2.bytes_read::ruby.dir_cntrl2     10249728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_read::total          10249728                       # Number of bytes read from this memory
system.mem_ctrls2.bytes_written::ruby.dir_cntrl2      1100288                       # Number of bytes written to this memory
system.mem_ctrls2.bytes_written::total        1100288                       # Number of bytes written to this memory
system.mem_ctrls2.num_reads::ruby.dir_cntrl2       160152                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_reads::total             160152                       # Number of read requests responded to by this memory
system.mem_ctrls2.num_writes::ruby.dir_cntrl2        17192                       # Number of write requests responded to by this memory
system.mem_ctrls2.num_writes::total             17192                       # Number of write requests responded to by this memory
system.mem_ctrls2.bw_read::ruby.dir_cntrl2    642260214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_read::total            642260214                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::ruby.dir_cntrl2     68945362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_write::total            68945362                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls2.bw_total::ruby.dir_cntrl2    711205576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.bw_total::total           711205576                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls2.readReqs                     160152                       # Number of read requests accepted
system.mem_ctrls2.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls2.writeReqs                     17192                       # Number of write requests accepted
system.mem_ctrls2.readBursts                   160152                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls2.writeBursts                   17192                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls2.bytesReadDRAM              10249408                       # Total number of bytes read from DRAM
system.mem_ctrls2.bytesReadWrQ                    320                       # Total number of bytes read from write queue
system.mem_ctrls2.bytesWritten                1098368                       # Total number of bytes written to DRAM
system.mem_ctrls2.bytesReadSys               10249728                       # Total read bytes from the system interface side
system.mem_ctrls2.bytesWrittenSys             1100288                       # Total written bytes from the system interface side
system.mem_ctrls2.servicedByWrQ                     5                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls2.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls2.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls2.perBankRdBursts::0             9993                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::1             9513                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::2             9552                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::3             9725                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::4             9785                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::5             9479                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::6             9631                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::7             9807                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::8            10098                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::9            10185                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::10           10786                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::11           10467                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::12           10412                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::13           10639                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::14           10170                       # Per bank write bursts
system.mem_ctrls2.perBankRdBursts::15            9905                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::0             1188                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::1              920                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::2              945                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::3             1017                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::4             1053                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::5              887                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::6              899                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::7              990                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::8             1075                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::9             1116                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::10            1274                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::11            1224                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::12            1146                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::13            1203                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::14            1141                       # Per bank write bursts
system.mem_ctrls2.perBankWrBursts::15            1084                       # Per bank write bursts
system.mem_ctrls2.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls2.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls2.totGap                  15957898000                       # Total gap between requests
system.mem_ctrls2.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls2.readPktSize::6               160152                       # Read request sizes (log2)
system.mem_ctrls2.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls2.writePktSize::6               17192                       # Write request sizes (log2)
system.mem_ctrls2.rdQLenPdf::0                  77868                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::1                  43041                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::2                  22248                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::3                  10569                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::4                   4207                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::5                   1477                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::6                    500                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::7                    166                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::8                     56                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::9                     12                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::10                     2                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::12                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::13                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::15                   289                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::16                   336                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::17                   701                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::18                   976                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::19                  1057                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::20                  1065                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::21                  1077                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::22                  1068                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::23                  1067                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::24                  1062                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::25                  1056                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::26                  1057                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::27                  1063                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::28                  1060                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::29                  1053                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::30                  1053                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::31                  1058                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::32                  1048                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::33                    27                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::34                     3                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls2.bytesPerActivate::samples       104635                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::mean   108.446772                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::gmean    85.670920                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::stdev   118.866468                       # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::0-127        76045     72.68%     72.68% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::128-255        20279     19.38%     92.06% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::256-383         3488      3.33%     95.39% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::384-511         1828      1.75%     97.14% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::512-639         1233      1.18%     98.32% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::640-767          977      0.93%     99.25% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::768-895          252      0.24%     99.49% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::896-1023          245      0.23%     99.72% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::1024-1151          288      0.28%    100.00% # Bytes accessed per row activation
system.mem_ctrls2.bytesPerActivate::total       104635                       # Bytes accessed per row activation
system.mem_ctrls2.rdPerTurnAround::samples         1032                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::mean    155.156008                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::gmean    54.938298                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::stdev  2107.106501                       # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::0-4095         1031     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls2.rdPerTurnAround::total         1032                       # Reads before turning the bus around for writes
system.mem_ctrls2.wrPerTurnAround::samples         1032                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::mean     16.629845                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::gmean    16.604857                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::stdev     0.926284                       # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::16             694     67.25%     67.25% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::17              35      3.39%     70.64% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::18             295     28.59%     99.22% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::19               7      0.68%     99.90% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::20               1      0.10%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls2.wrPerTurnAround::total         1032                       # Writes before turning the bus around for reads
system.mem_ctrls2.totQLat                  4743605500                       # Total ticks spent queuing
system.mem_ctrls2.totMemAccLat             7746361750                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls2.totBusLat                 800735000                       # Total ticks spent in databus transfers
system.mem_ctrls2.avgQLat                    29620.32                       # Average queueing delay per DRAM burst
system.mem_ctrls2.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls2.avgMemAccLat               48370.32                       # Average memory access latency per DRAM burst
system.mem_ctrls2.avgRdBW                      642.24                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBW                       68.83                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls2.avgRdBWSys                   642.26                       # Average system read bandwidth in MiByte/s
system.mem_ctrls2.avgWrBWSys                    68.95                       # Average system write bandwidth in MiByte/s
system.mem_ctrls2.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls2.busUtil                        5.56                       # Data bus utilization in percentage
system.mem_ctrls2.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls2.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls2.avgRdQLen                      1.56                       # Average read queue length when enqueuing
system.mem_ctrls2.avgWrQLen                     12.77                       # Average write queue length when enqueuing
system.mem_ctrls2.readRowHits                   68868                       # Number of row buffer hits during reads
system.mem_ctrls2.writeRowHits                   3802                       # Number of row buffer hits during writes
system.mem_ctrls2.readRowHitRate                43.00                       # Row buffer hit rate for reads
system.mem_ctrls2.writeRowHitRate               22.11                       # Row buffer hit rate for writes
system.mem_ctrls2.avgGap                     89982.73                       # Average gap between requests
system.mem_ctrls2.pageHitRate                   40.98                       # Row buffer hit rate, read and write combined
system.mem_ctrls2_0.actEnergy               355900440                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_0.preEnergy               189154185                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_0.readEnergy              553242900                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_0.writeEnergy              41232780                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_0.refreshEnergy        1251407040.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_0.actBackEnergy          1485454770                       # Energy for active background per rank (pJ)
system.mem_ctrls2_0.preBackEnergy            34125600                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_0.actPowerDownEnergy     5194240710                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_0.prePowerDownEnergy      332671200                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_0.selfRefreshEnergy       104660415                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_0.totalEnergy            9542288280                       # Total energy per rank (pJ)
system.mem_ctrls2_0.averagePower           597.931196                       # Core power per rank (mW)
system.mem_ctrls2_0.totalIdleTime         12611500000                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_0.memoryStateTime::IDLE     20756000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::REF    529606000                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::SREF    354742250                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::PRE_PDN    866237500                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT   2796583750                       # Time in different power states
system.mem_ctrls2_0.memoryStateTime::ACT_PDN  11390914500                       # Time in different power states
system.mem_ctrls2_1.actEnergy               391222020                       # Energy for activate commands per rank (pJ)
system.mem_ctrls2_1.preEnergy               207935640                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls2_1.readEnergy              590206680                       # Energy for read commands per rank (pJ)
system.mem_ctrls2_1.writeEnergy              48352860                       # Energy for write commands per rank (pJ)
system.mem_ctrls2_1.refreshEnergy        1262470560.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls2_1.actBackEnergy          1575749610                       # Energy for active background per rank (pJ)
system.mem_ctrls2_1.preBackEnergy            34067040                       # Energy for precharge background per rank (pJ)
system.mem_ctrls2_1.actPowerDownEnergy     5284277910                       # Energy for active power-down per rank (pJ)
system.mem_ctrls2_1.prePowerDownEnergy      252255840                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls2_1.selfRefreshEnergy        56208540                       # Energy for self refresh per rank (pJ)
system.mem_ctrls2_1.totalEnergy            9703087020                       # Total energy per rank (pJ)
system.mem_ctrls2_1.averagePower           608.007037                       # Core power per rank (mW)
system.mem_ctrls2_1.totalIdleTime         12414375500                       # Total Idle time Per DRAM Rank
system.mem_ctrls2_1.memoryStateTime::IDLE     19466000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::REF    534298000                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::SREF    168533750                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::PRE_PDN    656740500                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT   2990664250                       # Time in different power states
system.mem_ctrls2_1.memoryStateTime::ACT_PDN  11589137500                       # Time in different power states
system.mem_ctrls3.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls3.bytes_read::ruby.dir_cntrl3     10257920                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_read::total          10257920                       # Number of bytes read from this memory
system.mem_ctrls3.bytes_written::ruby.dir_cntrl3      1103104                       # Number of bytes written to this memory
system.mem_ctrls3.bytes_written::total        1103104                       # Number of bytes written to this memory
system.mem_ctrls3.num_reads::ruby.dir_cntrl3       160280                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_reads::total             160280                       # Number of read requests responded to by this memory
system.mem_ctrls3.num_writes::ruby.dir_cntrl3        17236                       # Number of write requests responded to by this memory
system.mem_ctrls3.num_writes::total             17236                       # Number of write requests responded to by this memory
system.mem_ctrls3.bw_read::ruby.dir_cntrl3    642773535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_read::total            642773535                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::ruby.dir_cntrl3     69121816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_write::total            69121816                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls3.bw_total::ruby.dir_cntrl3    711895351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.bw_total::total           711895351                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls3.readReqs                     160280                       # Number of read requests accepted
system.mem_ctrls3.avgNetLat                      0.00                       # Average network latency to DRAM controller
system.mem_ctrls3.writeReqs                     17236                       # Number of write requests accepted
system.mem_ctrls3.readBursts                   160280                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls3.writeBursts                   17236                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls3.bytesReadDRAM              10257408                       # Total number of bytes read from DRAM
system.mem_ctrls3.bytesReadWrQ                    512                       # Total number of bytes read from write queue
system.mem_ctrls3.bytesWritten                1101312                       # Total number of bytes written to DRAM
system.mem_ctrls3.bytesReadSys               10257920                       # Total read bytes from the system interface side
system.mem_ctrls3.bytesWrittenSys             1103104                       # Total written bytes from the system interface side
system.mem_ctrls3.servicedByWrQ                     8                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls3.mergedWrBursts                    0                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls3.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls3.perBankRdBursts::0            10028                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::1             9543                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::2             9560                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::3             9720                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::4             9734                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::5             9511                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::6             9638                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::7             9835                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::8            10110                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::9            10205                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::10           10769                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::11           10465                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::12           10493                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::13           10556                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::14           10260                       # Per bank write bursts
system.mem_ctrls3.perBankRdBursts::15            9845                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::0             1193                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::1              952                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::2              960                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::3             1020                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::4             1023                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::5              914                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::6              913                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::7             1009                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::8             1089                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::9             1128                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::10            1264                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::11            1210                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::12            1168                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::13            1178                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::14            1149                       # Per bank write bursts
system.mem_ctrls3.perBankWrBursts::15            1038                       # Per bank write bursts
system.mem_ctrls3.numRdRetry                        0                       # Number of times read queue was full causing retry
system.mem_ctrls3.numWrRetry                        0                       # Number of times write queue was full causing retry
system.mem_ctrls3.totGap                  15958504500                       # Total gap between requests
system.mem_ctrls3.readPktSize::0                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::1                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::2                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::3                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::4                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::5                    0                       # Read request sizes (log2)
system.mem_ctrls3.readPktSize::6               160280                       # Read request sizes (log2)
system.mem_ctrls3.writePktSize::0                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::1                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::2                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::3                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::4                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::5                   0                       # Write request sizes (log2)
system.mem_ctrls3.writePktSize::6               17236                       # Write request sizes (log2)
system.mem_ctrls3.rdQLenPdf::0                  79005                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::1                  42871                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::2                  21853                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::3                  10228                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::4                   4149                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::5                   1499                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::6                    460                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::7                    138                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::8                     46                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::9                     15                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::10                     5                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::11                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::12                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::13                     1                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::14                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::15                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::16                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::17                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::18                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::19                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::20                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::21                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::22                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::23                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::24                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::25                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::26                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::27                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::28                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::29                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::30                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.rdQLenPdf::31                     0                       # What read queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::0                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::1                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::2                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::3                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::4                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::5                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::6                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::7                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::8                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::9                      1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::10                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::11                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::12                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::13                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::14                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::15                   284                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::16                   324                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::17                   729                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::18                   996                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::19                  1067                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::20                  1063                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::21                  1080                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::22                  1071                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::23                  1069                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::24                  1061                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::25                  1070                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::26                  1061                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::27                  1059                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::28                  1053                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::29                  1058                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::30                  1055                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::31                  1049                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::32                  1050                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::33                    19                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::34                     2                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::35                     1                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::36                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::37                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::38                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::39                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::40                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::41                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::42                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::43                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::44                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::45                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::46                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::47                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::48                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::49                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::50                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::51                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::52                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::53                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::54                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::55                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::56                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::57                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::58                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::59                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::60                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::61                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::62                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.wrQLenPdf::63                     0                       # What write queue length does an incoming req see
system.mem_ctrls3.bytesPerActivate::samples       104905                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::mean   108.271979                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::gmean    85.583622                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::stdev   118.270851                       # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::0-127        76372     72.80%     72.80% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::128-255        20145     19.20%     92.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::256-383         3532      3.37%     95.37% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::384-511         1891      1.80%     97.17% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::512-639         1203      1.15%     98.32% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::640-767         1007      0.96%     99.28% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::768-895          255      0.24%     99.52% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::896-1023          236      0.22%     99.75% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::1024-1151          264      0.25%    100.00% # Bytes accessed per row activation
system.mem_ctrls3.bytesPerActivate::total       104905                       # Bytes accessed per row activation
system.mem_ctrls3.rdPerTurnAround::samples         1036                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::mean    154.677606                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::gmean    54.818562                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::stdev  2098.479954                       # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::0-4095         1035     99.90%     99.90% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::65536-69631            1      0.10%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls3.rdPerTurnAround::total         1036                       # Reads before turning the bus around for writes
system.mem_ctrls3.wrPerTurnAround::samples         1036                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::mean     16.610039                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::gmean    16.585914                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::stdev     0.909667                       # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::16             703     67.86%     67.86% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::17              40      3.86%     71.72% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::18             287     27.70%     99.42% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::19               6      0.58%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls3.wrPerTurnAround::total         1036                       # Writes before turning the bus around for reads
system.mem_ctrls3.totQLat                  4711839500                       # Total ticks spent queuing
system.mem_ctrls3.totMemAccLat             7716939500                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls3.totBusLat                 801360000                       # Total ticks spent in databus transfers
system.mem_ctrls3.avgQLat                    29399.02                       # Average queueing delay per DRAM burst
system.mem_ctrls3.avgBusLat                   5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls3.avgMemAccLat               48149.02                       # Average memory access latency per DRAM burst
system.mem_ctrls3.avgRdBW                      642.74                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBW                       69.01                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls3.avgRdBWSys                   642.77                       # Average system read bandwidth in MiByte/s
system.mem_ctrls3.avgWrBWSys                    69.12                       # Average system write bandwidth in MiByte/s
system.mem_ctrls3.peakBW                     12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls3.busUtil                        5.56                       # Data bus utilization in percentage
system.mem_ctrls3.busUtilRead                    5.02                       # Data bus utilization in percentage for reads
system.mem_ctrls3.busUtilWrite                   0.54                       # Data bus utilization in percentage for writes
system.mem_ctrls3.avgRdQLen                      1.55                       # Average read queue length when enqueuing
system.mem_ctrls3.avgWrQLen                     12.81                       # Average write queue length when enqueuing
system.mem_ctrls3.readRowHits                   68899                       # Number of row buffer hits during reads
system.mem_ctrls3.writeRowHits                   3671                       # Number of row buffer hits during writes
system.mem_ctrls3.readRowHitRate                42.99                       # Row buffer hit rate for reads
system.mem_ctrls3.writeRowHitRate               21.30                       # Row buffer hit rate for writes
system.mem_ctrls3.avgGap                     89898.96                       # Average gap between requests
system.mem_ctrls3.pageHitRate                   40.88                       # Row buffer hit rate, read and write combined
system.mem_ctrls3_0.actEnergy               357021420                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_0.preEnergy               189742410                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_0.readEnergy              553842660                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_0.writeEnergy              41676480                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_0.refreshEnergy        1256938800.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_0.actBackEnergy          1484606040                       # Energy for active background per rank (pJ)
system.mem_ctrls3_0.preBackEnergy            37122240                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_0.actPowerDownEnergy     5209600500                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_0.prePowerDownEnergy      327739680                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_0.selfRefreshEnergy       101604165                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_0.totalEnergy            9560228025                       # Total energy per rank (pJ)
system.mem_ctrls3_0.averagePower           599.055321                       # Core power per rank (mW)
system.mem_ctrls3_0.totalIdleTime         12605839250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_0.memoryStateTime::IDLE     28861500                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::REF    532054000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::SREF    327655750                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::PRE_PDN    853439000                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT   2791795250                       # Time in different power states
system.mem_ctrls3_0.memoryStateTime::ACT_PDN  11425034500                       # Time in different power states
system.mem_ctrls3_1.actEnergy               392035980                       # Energy for activate commands per rank (pJ)
system.mem_ctrls3_1.preEnergy               208372065                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls3_1.readEnergy              590499420                       # Energy for read commands per rank (pJ)
system.mem_ctrls3_1.writeEnergy              48149280                       # Energy for write commands per rank (pJ)
system.mem_ctrls3_1.refreshEnergy        1264314480.000000                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls3_1.actBackEnergy          1586242740                       # Energy for active background per rank (pJ)
system.mem_ctrls3_1.preBackEnergy            33746400                       # Energy for precharge background per rank (pJ)
system.mem_ctrls3_1.actPowerDownEnergy     5273539680                       # Energy for active power-down per rank (pJ)
system.mem_ctrls3_1.prePowerDownEnergy      261913920                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls3_1.selfRefreshEnergy        50501130                       # Energy for self refresh per rank (pJ)
system.mem_ctrls3_1.totalEnergy            9709423695                       # Total energy per rank (pJ)
system.mem_ctrls3_1.averagePower           608.394903                       # Core power per rank (mW)
system.mem_ctrls3_1.totalIdleTime         12392819250                       # Total Idle time Per DRAM Rank
system.mem_ctrls3_1.memoryStateTime::IDLE     18451250                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::REF    534781000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::SREF    145506000                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::PRE_PDN    681834500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT   3012788500                       # Time in different power states
system.mem_ctrls3_1.memoryStateTime::ACT_PDN  11565478750                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu00.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu00.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu00.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu00.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu00.workload.num_syscalls                115                       # Number of system calls
system.cpu00.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu00.numCycles                       31705733                       # number of cpu cycles simulated
system.cpu00.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu00.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu00.committedInsts                   3619869                       # Number of instructions committed
system.cpu00.committedOps                     6250217                       # Number of ops (including micro ops) committed
system.cpu00.num_int_alu_accesses             6178203                       # Number of integer alu accesses
system.cpu00.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu00.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu00.num_conditional_control_insts       498345                       # number of instructions that are conditional controls
system.cpu00.num_int_insts                    6178203                       # number of integer instructions
system.cpu00.num_fp_insts                       72572                       # number of float instructions
system.cpu00.num_int_register_reads          12315813                       # number of times the integer registers were read
system.cpu00.num_int_register_writes          5301434                       # number of times the integer registers were written
system.cpu00.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu00.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu00.num_cc_register_reads            3386248                       # number of times the CC registers were read
system.cpu00.num_cc_register_writes           2700888                       # number of times the CC registers were written
system.cpu00.num_mem_refs                     1461861                       # number of memory refs
system.cpu00.num_load_insts                   1068100                       # Number of load instructions
system.cpu00.num_store_insts                   393761                       # Number of store instructions
system.cpu00.num_idle_cycles             210539.583552                       # Number of idle cycles
system.cpu00.num_busy_cycles             31495193.416448                       # Number of busy cycles
system.cpu00.not_idle_fraction               0.993360                       # Percentage of non-idle cycles
system.cpu00.idle_fraction                   0.006640                       # Percentage of idle cycles
system.cpu00.Branches                          569249                       # Number of branches fetched
system.cpu00.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu00.op_class::IntAlu                 4660193     74.56%     74.92% # Class of executed instruction
system.cpu00.op_class::IntMult                  16826      0.27%     75.19% # Class of executed instruction
system.cpu00.op_class::IntDiv                   36985      0.59%     75.78% # Class of executed instruction
system.cpu00.op_class::FloatAdd                 51892      0.83%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatCmp                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatCvt                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatMult                    0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatMultAcc                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatDiv                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatMisc                    0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::FloatSqrt                    0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdAdd                      0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdAddAcc                   0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdAlu                      0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdCmp                      0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdCvt                      0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdMisc                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdMult                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdMultAcc                  0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdShift                    0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdShiftAcc                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdSqrt                     0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatAdd                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatAlu                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatCmp                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatCvt                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatDiv                 0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatMisc                0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatMult                0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatMultAcc             0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::SimdFloatSqrt                0      0.00%     76.61% # Class of executed instruction
system.cpu00.op_class::MemRead                1053061     16.85%     93.46% # Class of executed instruction
system.cpu00.op_class::MemWrite                391932      6.27%     99.73% # Class of executed instruction
system.cpu00.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu00.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu00.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu00.op_class::total                  6250217                       # Class of executed instruction
system.cpu01.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu01.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu01.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu01.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu01.workload.num_syscalls                103                       # Number of system calls
system.cpu01.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu01.numCycles                       29399490                       # number of cpu cycles simulated
system.cpu01.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu01.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu01.committedInsts                   3488503                       # Number of instructions committed
system.cpu01.committedOps                     6023437                       # Number of ops (including micro ops) committed
system.cpu01.num_int_alu_accesses             5951509                       # Number of integer alu accesses
system.cpu01.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu01.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu01.num_conditional_control_insts       479312                       # number of instructions that are conditional controls
system.cpu01.num_int_insts                    5951509                       # number of integer instructions
system.cpu01.num_fp_insts                       72480                       # number of float instructions
system.cpu01.num_int_register_reads          11881723                       # number of times the integer registers were read
system.cpu01.num_int_register_writes          5112868                       # number of times the integer registers were written
system.cpu01.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu01.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu01.num_cc_register_reads            3281071                       # number of times the CC registers were read
system.cpu01.num_cc_register_writes           2606212                       # number of times the CC registers were written
system.cpu01.num_mem_refs                     1387262                       # number of memory refs
system.cpu01.num_load_insts                   1012514                       # Number of load instructions
system.cpu01.num_store_insts                   374748                       # Number of store instructions
system.cpu01.num_idle_cycles             2319513.879996                       # Number of idle cycles
system.cpu01.num_busy_cycles             27079976.120004                       # Number of busy cycles
system.cpu01.not_idle_fraction               0.921104                       # Percentage of non-idle cycles
system.cpu01.idle_fraction                   0.078896                       # Percentage of idle cycles
system.cpu01.Branches                          550112                       # Number of branches fetched
system.cpu01.op_class::No_OpClass               22446      0.37%      0.37% # Class of executed instruction
system.cpu01.op_class::IntAlu                 4508124     74.84%     75.22% # Class of executed instruction
system.cpu01.op_class::IntMult                  16814      0.28%     75.49% # Class of executed instruction
system.cpu01.op_class::IntDiv                   36971      0.61%     76.11% # Class of executed instruction
system.cpu01.op_class::FloatAdd                 51820      0.86%     76.97% # Class of executed instruction
system.cpu01.op_class::FloatCmp                     0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::FloatCvt                     0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::FloatMult                    0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::FloatMultAcc                 0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::FloatDiv                     0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::FloatMisc                    0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::FloatSqrt                    0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdAdd                      0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdAddAcc                   0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdAlu                      0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdCmp                      0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdCvt                      0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdMisc                     0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdMult                     0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdMultAcc                  0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdShift                    0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdShiftAcc                 0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdSqrt                     0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatAdd                 0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatAlu                 0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatCmp                 0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatCvt                 0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatDiv                 0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatMisc                0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatMult                0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatMultAcc             0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::SimdFloatSqrt                0      0.00%     76.97% # Class of executed instruction
system.cpu01.op_class::MemRead                 997483     16.56%     93.53% # Class of executed instruction
system.cpu01.op_class::MemWrite                372919      6.19%     99.72% # Class of executed instruction
system.cpu01.op_class::FloatMemRead             15031      0.25%     99.97% # Class of executed instruction
system.cpu01.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu01.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu01.op_class::total                  6023437                       # Class of executed instruction
system.cpu02.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu02.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu02.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu02.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu02.workload.num_syscalls                103                       # Number of system calls
system.cpu02.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu02.numCycles                       27007934                       # number of cpu cycles simulated
system.cpu02.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu02.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu02.committedInsts                   3327363                       # Number of instructions committed
system.cpu02.committedOps                     5767734                       # Number of ops (including micro ops) committed
system.cpu02.num_int_alu_accesses             5695806                       # Number of integer alu accesses
system.cpu02.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu02.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu02.num_conditional_control_insts       460400                       # number of instructions that are conditional controls
system.cpu02.num_int_insts                    5695806                       # number of integer instructions
system.cpu02.num_fp_insts                       72480                       # number of float instructions
system.cpu02.num_int_register_reads          11379705                       # number of times the integer registers were read
system.cpu02.num_int_register_writes          4894991                       # number of times the integer registers were written
system.cpu02.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu02.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu02.num_cc_register_reads            3177044                       # number of times the CC registers were read
system.cpu02.num_cc_register_writes           2511674                       # number of times the CC registers were written
system.cpu02.num_mem_refs                     1292473                       # number of memory refs
system.cpu02.num_load_insts                    936616                       # Number of load instructions
system.cpu02.num_store_insts                   355857                       # Number of store instructions
system.cpu02.num_idle_cycles             4154502.957937                       # Number of idle cycles
system.cpu02.num_busy_cycles             22853431.042063                       # Number of busy cycles
system.cpu02.not_idle_fraction               0.846175                       # Percentage of non-idle cycles
system.cpu02.idle_fraction                   0.153825                       # Percentage of idle cycles
system.cpu02.Branches                          531177                       # Number of branches fetched
system.cpu02.op_class::No_OpClass               22446      0.39%      0.39% # Class of executed instruction
system.cpu02.op_class::IntAlu                 4347210     75.37%     75.76% # Class of executed instruction
system.cpu02.op_class::IntMult                  16814      0.29%     76.05% # Class of executed instruction
system.cpu02.op_class::IntDiv                   36971      0.64%     76.69% # Class of executed instruction
system.cpu02.op_class::FloatAdd                 51820      0.90%     77.59% # Class of executed instruction
system.cpu02.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu02.op_class::MemRead                 921585     15.98%     93.57% # Class of executed instruction
system.cpu02.op_class::MemWrite                354028      6.14%     99.71% # Class of executed instruction
system.cpu02.op_class::FloatMemRead             15031      0.26%     99.97% # Class of executed instruction
system.cpu02.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu02.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu02.op_class::total                  5767734                       # Class of executed instruction
system.cpu03.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu03.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu03.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu03.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu03.workload.num_syscalls                103                       # Number of system calls
system.cpu03.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu03.numCycles                       24623186                       # number of cpu cycles simulated
system.cpu03.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu03.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu03.committedInsts                   3152780                       # Number of instructions committed
system.cpu03.committedOps                     5490191                       # Number of ops (including micro ops) committed
system.cpu03.num_int_alu_accesses             5418263                       # Number of integer alu accesses
system.cpu03.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu03.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu03.num_conditional_control_insts       439808                       # number of instructions that are conditional controls
system.cpu03.num_int_insts                    5418263                       # number of integer instructions
system.cpu03.num_fp_insts                       72480                       # number of float instructions
system.cpu03.num_int_register_reads          10835022                       # number of times the integer registers were read
system.cpu03.num_int_register_writes          4658632                       # number of times the integer registers were written
system.cpu03.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu03.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu03.num_cc_register_reads            3063796                       # number of times the CC registers were read
system.cpu03.num_cc_register_writes           2408698                       # number of times the CC registers were written
system.cpu03.num_mem_refs                     1189791                       # number of memory refs
system.cpu03.num_load_insts                    854542                       # Number of load instructions
system.cpu03.num_store_insts                   335249                       # Number of store instructions
system.cpu03.num_idle_cycles             5627404.077485                       # Number of idle cycles
system.cpu03.num_busy_cycles             18995781.922515                       # Number of busy cycles
system.cpu03.not_idle_fraction               0.771459                       # Percentage of non-idle cycles
system.cpu03.idle_fraction                   0.228541                       # Percentage of idle cycles
system.cpu03.Branches                          510601                       # Number of branches fetched
system.cpu03.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu03.op_class::IntAlu                 4172349     76.00%     76.41% # Class of executed instruction
system.cpu03.op_class::IntMult                  16814      0.31%     76.71% # Class of executed instruction
system.cpu03.op_class::IntDiv                   36971      0.67%     77.38% # Class of executed instruction
system.cpu03.op_class::FloatAdd                 51820      0.94%     78.33% # Class of executed instruction
system.cpu03.op_class::FloatCmp                     0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::FloatCvt                     0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::FloatMult                    0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::FloatMultAcc                 0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::FloatDiv                     0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::FloatMisc                    0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::FloatSqrt                    0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdAdd                      0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdAddAcc                   0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdAlu                      0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdCmp                      0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdCvt                      0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdMisc                     0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdMult                     0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdMultAcc                  0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdShift                    0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdShiftAcc                 0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdSqrt                     0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatAdd                 0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatAlu                 0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatCmp                 0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatCvt                 0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatDiv                 0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMisc                0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMult                0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatMultAcc             0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::SimdFloatSqrt                0      0.00%     78.33% # Class of executed instruction
system.cpu03.op_class::MemRead                 839511     15.29%     93.62% # Class of executed instruction
system.cpu03.op_class::MemWrite                333420      6.07%     99.69% # Class of executed instruction
system.cpu03.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu03.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu03.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu03.op_class::total                  5490191                       # Class of executed instruction
system.cpu04.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu04.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu04.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu04.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu04.workload.num_syscalls                 97                       # Number of system calls
system.cpu04.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu04.numCycles                       22111274                       # number of cpu cycles simulated
system.cpu04.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu04.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu04.committedInsts                   2965669                       # Number of instructions committed
system.cpu04.committedOps                     5213377                       # Number of ops (including micro ops) committed
system.cpu04.num_int_alu_accesses             5141492                       # Number of integer alu accesses
system.cpu04.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu04.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu04.num_conditional_control_insts       421892                       # number of instructions that are conditional controls
system.cpu04.num_int_insts                    5141492                       # number of integer instructions
system.cpu04.num_fp_insts                       72434                       # number of float instructions
system.cpu04.num_int_register_reads          10278837                       # number of times the integer registers were read
system.cpu04.num_int_register_writes          4417711                       # number of times the integer registers were written
system.cpu04.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu04.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu04.num_cc_register_reads            2964962                       # number of times the CC registers were read
system.cpu04.num_cc_register_writes           2319417                       # number of times the CC registers were written
system.cpu04.num_mem_refs                     1077273                       # number of memory refs
system.cpu04.num_load_insts                    759850                       # Number of load instructions
system.cpu04.num_store_insts                   317423                       # Number of store instructions
system.cpu04.num_idle_cycles             6793480.292173                       # Number of idle cycles
system.cpu04.num_busy_cycles             15317793.707827                       # Number of busy cycles
system.cpu04.not_idle_fraction               0.692759                       # Percentage of non-idle cycles
system.cpu04.idle_fraction                   0.307241                       # Percentage of idle cycles
system.cpu04.Branches                          492560                       # Number of branches fetched
system.cpu04.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu04.op_class::IntAlu                 4008115     76.88%     77.31% # Class of executed instruction
system.cpu04.op_class::IntMult                  16802      0.32%     77.63% # Class of executed instruction
system.cpu04.op_class::IntDiv                   36964      0.71%     78.34% # Class of executed instruction
system.cpu04.op_class::FloatAdd                 51784      0.99%     79.34% # Class of executed instruction
system.cpu04.op_class::FloatCmp                     0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::FloatCvt                     0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::FloatMult                    0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::FloatMultAcc                 0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::FloatDiv                     0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::FloatMisc                    0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::FloatSqrt                    0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdAdd                      0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdAddAcc                   0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdAlu                      0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdCmp                      0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdCvt                      0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdMisc                     0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdMult                     0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdMultAcc                  0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdShift                    0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdShiftAcc                 0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdSqrt                     0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatAdd                 0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatAlu                 0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatCmp                 0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatCvt                 0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatDiv                 0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatMisc                0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatMult                0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatMultAcc             0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::SimdFloatSqrt                0      0.00%     79.34% # Class of executed instruction
system.cpu04.op_class::MemRead                 744823     14.29%     93.62% # Class of executed instruction
system.cpu04.op_class::MemWrite                315594      6.05%     99.68% # Class of executed instruction
system.cpu04.op_class::FloatMemRead             15027      0.29%     99.96% # Class of executed instruction
system.cpu04.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu04.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu04.op_class::total                  5213377                       # Class of executed instruction
system.cpu05.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu05.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu05.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu05.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu05.workload.num_syscalls                109                       # Number of system calls
system.cpu05.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu05.numCycles                       27027128                       # number of cpu cycles simulated
system.cpu05.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu05.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu05.committedInsts                   3328112                       # Number of instructions committed
system.cpu05.committedOps                     5769539                       # Number of ops (including micro ops) committed
system.cpu05.num_int_alu_accesses             5697568                       # Number of integer alu accesses
system.cpu05.num_fp_alu_accesses                72526                       # Number of float alu accesses
system.cpu05.num_func_calls                     34476                       # number of times a function call or return occured
system.cpu05.num_conditional_control_insts       460586                       # number of instructions that are conditional controls
system.cpu05.num_int_insts                    5697568                       # number of integer instructions
system.cpu05.num_fp_insts                       72526                       # number of float instructions
system.cpu05.num_int_register_reads          11383029                       # number of times the integer registers were read
system.cpu05.num_int_register_writes          4896349                       # number of times the integer registers were written
system.cpu05.num_fp_register_reads             122697                       # number of times the floating registers were read
system.cpu05.num_fp_register_writes             62439                       # number of times the floating registers were written
system.cpu05.num_cc_register_reads            3178316                       # number of times the CC registers were read
system.cpu05.num_cc_register_writes           2512357                       # number of times the CC registers were written
system.cpu05.num_mem_refs                     1292700                       # number of memory refs
system.cpu05.num_load_insts                    936669                       # Number of load instructions
system.cpu05.num_store_insts                   356031                       # Number of store instructions
system.cpu05.num_idle_cycles             4141202.460217                       # Number of idle cycles
system.cpu05.num_busy_cycles             22885925.539783                       # Number of busy cycles
system.cpu05.not_idle_fraction               0.846776                       # Percentage of non-idle cycles
system.cpu05.idle_fraction                   0.153224                       # Percentage of idle cycles
system.cpu05.Branches                          531418                       # Number of branches fetched
system.cpu05.op_class::No_OpClass               22453      0.39%      0.39% # Class of executed instruction
system.cpu05.op_class::IntAlu                 4348732     75.37%     75.76% # Class of executed instruction
system.cpu05.op_class::IntMult                  16820      0.29%     76.05% # Class of executed instruction
system.cpu05.op_class::IntDiv                   36978      0.64%     76.70% # Class of executed instruction
system.cpu05.op_class::FloatAdd                 51856      0.90%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatCmp                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatCvt                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatMult                    0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatMultAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatDiv                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatMisc                    0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::FloatSqrt                    0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdAdd                      0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdAddAcc                   0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdAlu                      0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdCmp                      0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdCvt                      0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdMisc                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdMult                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdMultAcc                  0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdShift                    0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdShiftAcc                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdSqrt                     0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatAdd                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatAlu                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatCmp                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatCvt                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatDiv                 0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatMisc                0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatMult                0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatMultAcc             0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::SimdFloatSqrt                0      0.00%     77.59% # Class of executed instruction
system.cpu05.op_class::MemRead                 921634     15.97%     93.57% # Class of executed instruction
system.cpu05.op_class::MemWrite                354202      6.14%     99.71% # Class of executed instruction
system.cpu05.op_class::FloatMemRead             15035      0.26%     99.97% # Class of executed instruction
system.cpu05.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu05.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu05.op_class::total                  5769539                       # Class of executed instruction
system.cpu06.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu06.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu06.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu06.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu06.workload.num_syscalls                127                       # Number of system calls
system.cpu06.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu06.numCycles                       31917680                       # number of cpu cycles simulated
system.cpu06.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu06.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu06.committedInsts                   3993399                       # Number of instructions committed
system.cpu06.committedOps                     6809805                       # Number of ops (including micro ops) committed
system.cpu06.num_int_alu_accesses             6737705                       # Number of integer alu accesses
system.cpu06.num_fp_alu_accesses                72664                       # Number of float alu accesses
system.cpu06.num_func_calls                     34590                       # number of times a function call or return occured
system.cpu06.num_conditional_control_insts       535505                       # number of instructions that are conditional controls
system.cpu06.num_int_insts                    6737705                       # number of integer instructions
system.cpu06.num_fp_insts                       72664                       # number of float instructions
system.cpu06.num_int_register_reads          13435639                       # number of times the integer registers were read
system.cpu06.num_int_register_writes          5786548                       # number of times the integer registers were written
system.cpu06.num_fp_register_reads             122943                       # number of times the floating registers were read
system.cpu06.num_fp_register_writes             62565                       # number of times the floating registers were written
system.cpu06.num_cc_register_reads            3591156                       # number of times the CC registers were read
system.cpu06.num_cc_register_writes           2886138                       # number of times the CC registers were written
system.cpu06.num_mem_refs                     1685731                       # number of memory refs
system.cpu06.num_load_insts                   1254891                       # Number of load instructions
system.cpu06.num_store_insts                   430840                       # Number of store instructions
system.cpu06.num_idle_cycles                 0.002000                       # Number of idle cycles
system.cpu06.num_busy_cycles             31917679.998000                       # Number of busy cycles
system.cpu06.not_idle_fraction               1.000000                       # Percentage of non-idle cycles
system.cpu06.idle_fraction                   0.000000                       # Percentage of idle cycles
system.cpu06.Branches                          606580                       # Number of branches fetched
system.cpu06.op_class::No_OpClass               22474      0.33%      0.33% # Class of executed instruction
system.cpu06.op_class::IntAlu                 4995799     73.36%     73.69% # Class of executed instruction
system.cpu06.op_class::IntMult                  16838      0.25%     73.94% # Class of executed instruction
system.cpu06.op_class::IntDiv                   36999      0.54%     74.48% # Class of executed instruction
system.cpu06.op_class::FloatAdd                 51964      0.76%     75.25% # Class of executed instruction
system.cpu06.op_class::FloatCmp                     0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::FloatCvt                     0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::FloatMult                    0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::FloatMultAcc                 0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::FloatDiv                     0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::FloatMisc                    0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::FloatSqrt                    0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdAdd                      0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdAddAcc                   0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdAlu                      0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdCmp                      0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdCvt                      0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdMisc                     0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdMult                     0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdMultAcc                  0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdShift                    0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdShiftAcc                 0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdSqrt                     0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatAdd                 0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatAlu                 0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatCmp                 0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatCvt                 0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatDiv                 0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatMisc                0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatMult                0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatMultAcc             0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::SimdFloatSqrt                0      0.00%     75.25% # Class of executed instruction
system.cpu06.op_class::MemRead                1239844     18.21%     93.45% # Class of executed instruction
system.cpu06.op_class::MemWrite                429011      6.30%     99.75% # Class of executed instruction
system.cpu06.op_class::FloatMemRead             15047      0.22%     99.97% # Class of executed instruction
system.cpu06.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu06.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu06.op_class::total                  6809805                       # Class of executed instruction
system.cpu07.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu07.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu07.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu07.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu07.workload.num_syscalls                 97                       # Number of system calls
system.cpu07.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu07.numCycles                       12108925                       # number of cpu cycles simulated
system.cpu07.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu07.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu07.committedInsts                   2664803                       # Number of instructions committed
system.cpu07.committedOps                     4697662                       # Number of ops (including micro ops) committed
system.cpu07.num_int_alu_accesses             4625777                       # Number of integer alu accesses
system.cpu07.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu07.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu07.num_conditional_control_insts       378921                       # number of instructions that are conditional controls
system.cpu07.num_int_insts                    4625777                       # number of integer instructions
system.cpu07.num_fp_insts                       72434                       # number of float instructions
system.cpu07.num_int_register_reads           9290135                       # number of times the integer registers were read
system.cpu07.num_int_register_writes          3987934                       # number of times the integer registers were written
system.cpu07.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu07.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu07.num_cc_register_reads            2728663                       # number of times the CC registers were read
system.cpu07.num_cc_register_writes           2104487                       # number of times the CC registers were written
system.cpu07.num_mem_refs                      905233                       # number of memory refs
system.cpu07.num_load_insts                    630860                       # Number of load instructions
system.cpu07.num_store_insts                   274373                       # Number of store instructions
system.cpu07.num_idle_cycles             7515042.717627                       # Number of idle cycles
system.cpu07.num_busy_cycles             4593882.282373                       # Number of busy cycles
system.cpu07.not_idle_fraction               0.379380                       # Percentage of non-idle cycles
system.cpu07.idle_fraction                   0.620620                       # Percentage of idle cycles
system.cpu07.Branches                          449672                       # Number of branches fetched
system.cpu07.op_class::No_OpClass               22439      0.48%      0.48% # Class of executed instruction
system.cpu07.op_class::IntAlu                 3664440     78.01%     78.48% # Class of executed instruction
system.cpu07.op_class::IntMult                  16802      0.36%     78.84% # Class of executed instruction
system.cpu07.op_class::IntDiv                   36964      0.79%     79.63% # Class of executed instruction
system.cpu07.op_class::FloatAdd                 51784      1.10%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCmp                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatCvt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMult                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMultAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatDiv                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatMisc                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::FloatSqrt                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAdd                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAddAcc                   0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdAlu                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCmp                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdCvt                      0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMisc                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMult                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdMultAcc                  0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShift                    0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdShiftAcc                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdSqrt                     0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAdd                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatAlu                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCmp                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatCvt                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatDiv                 0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMisc                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMult                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatMultAcc             0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::SimdFloatSqrt                0      0.00%     80.73% # Class of executed instruction
system.cpu07.op_class::MemRead                 615833     13.11%     93.84% # Class of executed instruction
system.cpu07.op_class::MemWrite                272544      5.80%     99.64% # Class of executed instruction
system.cpu07.op_class::FloatMemRead             15027      0.32%     99.96% # Class of executed instruction
system.cpu07.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu07.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu07.op_class::total                  4697662                       # Class of executed instruction
system.cpu08.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu08.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu08.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu08.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu08.workload.num_syscalls                121                       # Number of system calls
system.cpu08.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu08.numCycles                       31707841                       # number of cpu cycles simulated
system.cpu08.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu08.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu08.committedInsts                   3820188                       # Number of instructions committed
system.cpu08.committedOps                     6551800                       # Number of ops (including micro ops) committed
system.cpu08.num_int_alu_accesses             6479743                       # Number of integer alu accesses
system.cpu08.num_fp_alu_accesses                72618                       # Number of float alu accesses
system.cpu08.num_func_calls                     34552                       # number of times a function call or return occured
system.cpu08.num_conditional_control_insts       518572                       # number of instructions that are conditional controls
system.cpu08.num_int_insts                    6479743                       # number of integer instructions
system.cpu08.num_fp_insts                       72618                       # number of float instructions
system.cpu08.num_int_register_reads          12918413                       # number of times the integer registers were read
system.cpu08.num_int_register_writes          5562486                       # number of times the integer registers were written
system.cpu08.num_fp_register_reads             122861                       # number of times the floating registers were read
system.cpu08.num_fp_register_writes             62523                       # number of times the floating registers were written
system.cpu08.num_cc_register_reads            3497745                       # number of times the CC registers were read
system.cpu08.num_cc_register_writes           2801777                       # number of times the CC registers were written
system.cpu08.num_mem_refs                     1581775                       # number of memory refs
system.cpu08.num_load_insts                   1167797                       # Number of load instructions
system.cpu08.num_store_insts                   413978                       # Number of store instructions
system.cpu08.num_idle_cycles             208459.440367                       # Number of idle cycles
system.cpu08.num_busy_cycles             31499381.559633                       # Number of busy cycles
system.cpu08.not_idle_fraction               0.993426                       # Percentage of non-idle cycles
system.cpu08.idle_fraction                   0.006574                       # Percentage of idle cycles
system.cpu08.Branches                          589531                       # Number of branches fetched
system.cpu08.op_class::No_OpClass               22467      0.34%      0.34% # Class of executed instruction
system.cpu08.op_class::IntAlu                 4841806     73.90%     74.24% # Class of executed instruction
system.cpu08.op_class::IntMult                  16832      0.26%     74.50% # Class of executed instruction
system.cpu08.op_class::IntDiv                   36992      0.56%     75.06% # Class of executed instruction
system.cpu08.op_class::FloatAdd                 51928      0.79%     75.86% # Class of executed instruction
system.cpu08.op_class::FloatCmp                     0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::FloatCvt                     0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::FloatMult                    0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::FloatMultAcc                 0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::FloatDiv                     0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::FloatMisc                    0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::FloatSqrt                    0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdAdd                      0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdAddAcc                   0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdAlu                      0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdCmp                      0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdCvt                      0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdMisc                     0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdMult                     0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdMultAcc                  0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdShift                    0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdShiftAcc                 0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdSqrt                     0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatAdd                 0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatAlu                 0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatCmp                 0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatCvt                 0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatDiv                 0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMisc                0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMult                0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatMultAcc             0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::SimdFloatSqrt                0      0.00%     75.86% # Class of executed instruction
system.cpu08.op_class::MemRead                1152754     17.59%     93.45% # Class of executed instruction
system.cpu08.op_class::MemWrite                412149      6.29%     99.74% # Class of executed instruction
system.cpu08.op_class::FloatMemRead             15043      0.23%     99.97% # Class of executed instruction
system.cpu08.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu08.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu08.op_class::total                  6551800                       # Class of executed instruction
system.cpu09.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu09.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu09.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu09.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu09.workload.num_syscalls                 97                       # Number of system calls
system.cpu09.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu09.numCycles                       22109761                       # number of cpu cycles simulated
system.cpu09.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu09.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu09.committedInsts                   3000807                       # Number of instructions committed
system.cpu09.committedOps                     5250393                       # Number of ops (including micro ops) committed
system.cpu09.num_int_alu_accesses             5178508                       # Number of integer alu accesses
system.cpu09.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu09.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu09.num_conditional_control_insts       422267                       # number of instructions that are conditional controls
system.cpu09.num_int_insts                    5178508                       # number of integer instructions
system.cpu09.num_fp_insts                       72434                       # number of float instructions
system.cpu09.num_int_register_reads          10363255                       # number of times the integer registers were read
system.cpu09.num_int_register_writes          4453975                       # number of times the integer registers were written
system.cpu09.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu09.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu09.num_cc_register_reads            2967039                       # number of times the CC registers were read
system.cpu09.num_cc_register_writes           2321267                       # number of times the CC registers were written
system.cpu09.num_mem_refs                     1100410                       # number of memory refs
system.cpu09.num_load_insts                    782639                       # Number of load instructions
system.cpu09.num_store_insts                   317771                       # Number of store instructions
system.cpu09.num_idle_cycles             6794063.510505                       # Number of idle cycles
system.cpu09.num_busy_cycles             15315697.489495                       # Number of busy cycles
system.cpu09.not_idle_fraction               0.692712                       # Percentage of non-idle cycles
system.cpu09.idle_fraction                   0.307288                       # Percentage of idle cycles
system.cpu09.Branches                          492964                       # Number of branches fetched
system.cpu09.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu09.op_class::IntAlu                 4021994     76.60%     77.03% # Class of executed instruction
system.cpu09.op_class::IntMult                  16802      0.32%     77.35% # Class of executed instruction
system.cpu09.op_class::IntDiv                   36964      0.70%     78.06% # Class of executed instruction
system.cpu09.op_class::FloatAdd                 51784      0.99%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatCmp                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatCvt                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMult                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMultAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatDiv                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatMisc                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::FloatSqrt                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAdd                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAddAcc                   0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdAlu                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdCmp                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdCvt                      0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMisc                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMult                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdMultAcc                  0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdShift                    0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdShiftAcc                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdSqrt                     0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatAdd                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatAlu                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatCmp                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatCvt                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatDiv                 0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMisc                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMult                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatMultAcc             0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::SimdFloatSqrt                0      0.00%     79.04% # Class of executed instruction
system.cpu09.op_class::MemRead                 767612     14.62%     93.66% # Class of executed instruction
system.cpu09.op_class::MemWrite                315942      6.02%     99.68% # Class of executed instruction
system.cpu09.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu09.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu09.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu09.op_class::total                  5250393                       # Class of executed instruction
system.cpu10.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu10.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu10.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu10.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu10.workload.num_syscalls                103                       # Number of system calls
system.cpu10.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu10.numCycles                       24627249                       # number of cpu cycles simulated
system.cpu10.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu10.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu10.committedInsts                   3163366                       # Number of instructions committed
system.cpu10.committedOps                     5507302                       # Number of ops (including micro ops) committed
system.cpu10.num_int_alu_accesses             5435374                       # Number of integer alu accesses
system.cpu10.num_fp_alu_accesses                72480                       # Number of float alu accesses
system.cpu10.num_func_calls                     34438                       # number of times a function call or return occured
system.cpu10.num_conditional_control_insts       441113                       # number of instructions that are conditional controls
system.cpu10.num_int_insts                    5435374                       # number of integer instructions
system.cpu10.num_fp_insts                       72480                       # number of float instructions
system.cpu10.num_int_register_reads          10868596                       # number of times the integer registers were read
system.cpu10.num_int_register_writes          4673133                       # number of times the integer registers were written
system.cpu10.num_fp_register_reads             122615                       # number of times the floating registers were read
system.cpu10.num_fp_register_writes             62397                       # number of times the floating registers were written
system.cpu10.num_cc_register_reads            3070941                       # number of times the CC registers were read
system.cpu10.num_cc_register_writes           2415288                       # number of times the CC registers were written
system.cpu10.num_mem_refs                     1196065                       # number of memory refs
system.cpu10.num_load_insts                    859446                       # Number of load instructions
system.cpu10.num_store_insts                   336619                       # Number of store instructions
system.cpu10.num_idle_cycles             5625197.683300                       # Number of idle cycles
system.cpu10.num_busy_cycles             19002051.316700                       # Number of busy cycles
system.cpu10.not_idle_fraction               0.771586                       # Percentage of non-idle cycles
system.cpu10.idle_fraction                   0.228414                       # Percentage of idle cycles
system.cpu10.Branches                          511841                       # Number of branches fetched
system.cpu10.op_class::No_OpClass               22446      0.41%      0.41% # Class of executed instruction
system.cpu10.op_class::IntAlu                 4183186     75.96%     76.36% # Class of executed instruction
system.cpu10.op_class::IntMult                  16814      0.31%     76.67% # Class of executed instruction
system.cpu10.op_class::IntDiv                   36971      0.67%     77.34% # Class of executed instruction
system.cpu10.op_class::FloatAdd                 51820      0.94%     78.28% # Class of executed instruction
system.cpu10.op_class::FloatCmp                     0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::FloatCvt                     0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::FloatMult                    0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::FloatMultAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::FloatDiv                     0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::FloatMisc                    0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::FloatSqrt                    0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdAdd                      0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdAddAcc                   0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdAlu                      0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdCmp                      0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdCvt                      0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdMisc                     0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdMult                     0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdMultAcc                  0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdShift                    0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdShiftAcc                 0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdSqrt                     0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatAdd                 0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatAlu                 0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatCmp                 0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatCvt                 0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatDiv                 0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatMisc                0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatMult                0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatMultAcc             0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::SimdFloatSqrt                0      0.00%     78.28% # Class of executed instruction
system.cpu10.op_class::MemRead                 844415     15.33%     93.61% # Class of executed instruction
system.cpu10.op_class::MemWrite                334790      6.08%     99.69% # Class of executed instruction
system.cpu10.op_class::FloatMemRead             15031      0.27%     99.97% # Class of executed instruction
system.cpu10.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu10.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu10.op_class::total                  5507302                       # Class of executed instruction
system.cpu11.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu11.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu11.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu11.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu11.workload.num_syscalls                115                       # Number of system calls
system.cpu11.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu11.numCycles                       29604941                       # number of cpu cycles simulated
system.cpu11.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu11.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu11.committedInsts                   3673917                       # Number of instructions committed
system.cpu11.committedOps                     6301596                       # Number of ops (including micro ops) committed
system.cpu11.num_int_alu_accesses             6229582                       # Number of integer alu accesses
system.cpu11.num_fp_alu_accesses                72572                       # Number of float alu accesses
system.cpu11.num_func_calls                     34514                       # number of times a function call or return occured
system.cpu11.num_conditional_control_insts       497810                       # number of instructions that are conditional controls
system.cpu11.num_int_insts                    6229582                       # number of integer instructions
system.cpu11.num_fp_insts                       72572                       # number of float instructions
system.cpu11.num_int_register_reads          12438259                       # number of times the integer registers were read
system.cpu11.num_int_register_writes          5353879                       # number of times the integer registers were written
system.cpu11.num_fp_register_reads             122779                       # number of times the floating registers were read
system.cpu11.num_fp_register_writes             62481                       # number of times the floating registers were written
system.cpu11.num_cc_register_reads            3383326                       # number of times the CC registers were read
system.cpu11.num_cc_register_writes           2698176                       # number of times the CC registers were written
system.cpu11.num_mem_refs                     1498195                       # number of memory refs
system.cpu11.num_load_insts                   1105007                       # Number of load instructions
system.cpu11.num_store_insts                   393188                       # Number of store instructions
system.cpu11.num_idle_cycles             2145159.099857                       # Number of idle cycles
system.cpu11.num_busy_cycles             27459781.900143                       # Number of busy cycles
system.cpu11.not_idle_fraction               0.927541                       # Percentage of non-idle cycles
system.cpu11.idle_fraction                   0.072459                       # Percentage of idle cycles
system.cpu11.Branches                          568756                       # Number of branches fetched
system.cpu11.op_class::No_OpClass               22460      0.36%      0.36% # Class of executed instruction
system.cpu11.op_class::IntAlu                 4675238     74.19%     74.55% # Class of executed instruction
system.cpu11.op_class::IntMult                  16826      0.27%     74.81% # Class of executed instruction
system.cpu11.op_class::IntDiv                   36985      0.59%     75.40% # Class of executed instruction
system.cpu11.op_class::FloatAdd                 51892      0.82%     76.23% # Class of executed instruction
system.cpu11.op_class::FloatCmp                     0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::FloatCvt                     0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::FloatMult                    0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::FloatMultAcc                 0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::FloatDiv                     0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::FloatMisc                    0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::FloatSqrt                    0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdAdd                      0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdAddAcc                   0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdAlu                      0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdCmp                      0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdCvt                      0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdMisc                     0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdMult                     0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdMultAcc                  0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdShift                    0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdShiftAcc                 0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdSqrt                     0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatAdd                 0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatAlu                 0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatCmp                 0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatCvt                 0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatDiv                 0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatMisc                0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatMult                0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatMultAcc             0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::SimdFloatSqrt                0      0.00%     76.23% # Class of executed instruction
system.cpu11.op_class::MemRead                1089968     17.30%     93.52% # Class of executed instruction
system.cpu11.op_class::MemWrite                391359      6.21%     99.73% # Class of executed instruction
system.cpu11.op_class::FloatMemRead             15039      0.24%     99.97% # Class of executed instruction
system.cpu11.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu11.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu11.op_class::total                  6301596                       # Class of executed instruction
system.cpu12.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu12.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu12.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu12.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu12.workload.num_syscalls                 97                       # Number of system calls
system.cpu12.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu12.numCycles                       22108306                       # number of cpu cycles simulated
system.cpu12.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu12.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu12.committedInsts                   2988368                       # Number of instructions committed
system.cpu12.committedOps                     5229804                       # Number of ops (including micro ops) committed
system.cpu12.num_int_alu_accesses             5157919                       # Number of integer alu accesses
system.cpu12.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu12.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu12.num_conditional_control_insts       420637                       # number of instructions that are conditional controls
system.cpu12.num_int_insts                    5157919                       # number of integer instructions
system.cpu12.num_fp_insts                       72434                       # number of float instructions
system.cpu12.num_int_register_reads          10323364                       # number of times the integer registers were read
system.cpu12.num_int_register_writes          4436646                       # number of times the integer registers were written
system.cpu12.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu12.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu12.num_cc_register_reads            2958074                       # number of times the CC registers were read
system.cpu12.num_cc_register_writes           2313117                       # number of times the CC registers were written
system.cpu12.num_mem_refs                     1093204                       # number of memory refs
system.cpu12.num_load_insts                    777063                       # Number of load instructions
system.cpu12.num_store_insts                   316141                       # Number of store instructions
system.cpu12.num_idle_cycles             6794624.236194                       # Number of idle cycles
system.cpu12.num_busy_cycles             15313681.763806                       # Number of busy cycles
system.cpu12.not_idle_fraction               0.692666                       # Percentage of non-idle cycles
system.cpu12.idle_fraction                   0.307334                       # Percentage of idle cycles
system.cpu12.Branches                          491334                       # Number of branches fetched
system.cpu12.op_class::No_OpClass               22439      0.43%      0.43% # Class of executed instruction
system.cpu12.op_class::IntAlu                 4008611     76.65%     77.08% # Class of executed instruction
system.cpu12.op_class::IntMult                  16802      0.32%     77.40% # Class of executed instruction
system.cpu12.op_class::IntDiv                   36964      0.71%     78.11% # Class of executed instruction
system.cpu12.op_class::FloatAdd                 51784      0.99%     79.10% # Class of executed instruction
system.cpu12.op_class::FloatCmp                     0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::FloatCvt                     0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::FloatMult                    0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::FloatMultAcc                 0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::FloatDiv                     0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::FloatMisc                    0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::FloatSqrt                    0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdAdd                      0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdAddAcc                   0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdAlu                      0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdCmp                      0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdCvt                      0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdMisc                     0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdMult                     0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdMultAcc                  0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdShift                    0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdShiftAcc                 0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdSqrt                     0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatAdd                 0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatAlu                 0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatCmp                 0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatCvt                 0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatDiv                 0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatMisc                0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatMult                0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatMultAcc             0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::SimdFloatSqrt                0      0.00%     79.10% # Class of executed instruction
system.cpu12.op_class::MemRead                 762036     14.57%     93.67% # Class of executed instruction
system.cpu12.op_class::MemWrite                314312      6.01%     99.68% # Class of executed instruction
system.cpu12.op_class::FloatMemRead             15027      0.29%     99.97% # Class of executed instruction
system.cpu12.op_class::FloatMemWrite             1829      0.03%    100.00% # Class of executed instruction
system.cpu12.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu12.op_class::total                  5229804                       # Class of executed instruction
system.cpu13.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu13.apic_clk_domain.clock               8000                       # Clock period in ticks
system.cpu13.interrupts.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu13.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.cpu13.workload.num_syscalls                 97                       # Number of system calls
system.cpu13.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.cpu13.numCycles                       19398186                       # number of cpu cycles simulated
system.cpu13.numWorkItemsStarted                    0                       # number of work items this cpu started
system.cpu13.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.cpu13.committedInsts                   2816462                       # Number of instructions committed
system.cpu13.committedOps                     4957618                       # Number of ops (including micro ops) committed
system.cpu13.num_int_alu_accesses             4885733                       # Number of integer alu accesses
system.cpu13.num_fp_alu_accesses                72434                       # Number of float alu accesses
system.cpu13.num_func_calls                     34400                       # number of times a function call or return occured
system.cpu13.num_conditional_control_insts       400581                       # number of instructions that are conditional controls
system.cpu13.num_int_insts                    4885733                       # number of integer instructions
system.cpu13.num_fp_insts                       72434                       # number of float instructions
system.cpu13.num_int_register_reads           9788522                       # number of times the integer registers were read
system.cpu13.num_int_register_writes          4204572                       # number of times the integer registers were written
system.cpu13.num_fp_register_reads             122533                       # number of times the floating registers were read
system.cpu13.num_fp_register_writes             62355                       # number of times the floating registers were written
system.cpu13.num_cc_register_reads            2847770                       # number of times the CC registers were read
system.cpu13.num_cc_register_writes           2212829                       # number of times the CC registers were written
system.cpu13.num_mem_refs                      991960                       # number of memory refs
system.cpu13.num_load_insts                    695883                       # Number of load instructions
system.cpu13.num_store_insts                   296077                       # Number of store instructions
system.cpu13.num_idle_cycles             7608807.195932                       # Number of idle cycles
system.cpu13.num_busy_cycles             11789378.804068                       # Number of busy cycles
system.cpu13.not_idle_fraction               0.607757                       # Percentage of non-idle cycles
system.cpu13.idle_fraction                   0.392243                       # Percentage of idle cycles
system.cpu13.Branches                          471286                       # Number of branches fetched
system.cpu13.op_class::No_OpClass               22439      0.45%      0.45% # Class of executed instruction
system.cpu13.op_class::IntAlu                 3837669     77.41%     77.86% # Class of executed instruction
system.cpu13.op_class::IntMult                  16802      0.34%     78.20% # Class of executed instruction
system.cpu13.op_class::IntDiv                   36964      0.75%     78.95% # Class of executed instruction
system.cpu13.op_class::FloatAdd                 51784      1.04%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatCmp                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatCvt                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMult                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMultAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatDiv                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatMisc                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::FloatSqrt                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAdd                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAddAcc                   0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdAlu                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdCmp                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdCvt                      0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMisc                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMult                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdMultAcc                  0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdShift                    0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdShiftAcc                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdSqrt                     0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatAdd                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatAlu                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatCmp                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatCvt                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatDiv                 0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMisc                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMult                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatMultAcc             0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::SimdFloatSqrt                0      0.00%     79.99% # Class of executed instruction
system.cpu13.op_class::MemRead                 680856     13.73%     93.72% # Class of executed instruction
system.cpu13.op_class::MemWrite                294248      5.94%     99.66% # Class of executed instruction
system.cpu13.op_class::FloatMemRead             15027      0.30%     99.96% # Class of executed instruction
system.cpu13.op_class::FloatMemWrite             1829      0.04%    100.00% # Class of executed instruction
system.cpu13.op_class::IprAccess                    0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::InstPrefetch                 0      0.00%    100.00% # Class of executed instruction
system.cpu13.op_class::total                  4957618                       # Class of executed instruction
system.fpga0.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga0.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga0.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.fpga0.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.fpga0.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.fpga0.numCycles                        4661960                       # number of cpu cycles simulated
system.fpga0.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga0.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.fpga1.clk_domain.voltage_domain.voltage            1                       # Voltage in Volts
system.fpga1.clk_domain.clock                    3333                       # Clock period in ticks
system.fpga1.dtb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.fpga1.itb.walker.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.fpga1.pwrStateResidencyTicks::ON   15958840000                       # Cumulative time (in ticks) in various power states
system.fpga1.numCycles                        4313740                       # number of cpu cycles simulated
system.fpga1.numWorkItemsStarted                    0                       # number of work items this cpu started
system.fpga1.numWorkItemsCompleted                  0                       # number of work items this cpu completed
system.piobus.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.piobus.trans_dist::ReadReq              559147                       # Transaction distribution
system.piobus.trans_dist::ReadResp             559147                       # Transaction distribution
system.piobus.trans_dist::WriteReq                462                       # Transaction distribution
system.piobus.trans_dist::WriteResp               462                       # Transaction distribution
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       122640                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       122640                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       103936                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       103936                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port        85002                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl2.sequencer.mem-master-port::total        85002                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port        64426                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl3.sequencer.mem-master-port::total        64426                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port        46624                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl4.sequencer.mem-master-port::total        46624                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port        85026                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl5.sequencer.mem-master-port::total        85026                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       159536                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       159536                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port         3736                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl7.sequencer.mem-master-port::total         3736                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       142704                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       142704                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port        47028                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl9.sequencer.mem-master-port::total        47028                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port        65666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl10.sequencer.mem-master-port::total        65666                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       122146                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       122146                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port        45398                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl12.sequencer.mem-master-port::total        45398                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port        25350                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count_system.ruby.l1_cntrl13.sequencer.mem-master-port::total        25350                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_count::total                1119218                       # Packet count per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::system.fpga0.control_port       490560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl0.sequencer.mem-master-port::total       490560                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::system.fpga1.control_port       415744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl1.sequencer.mem-master-port::total       415744                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::system.fpga0.control_port       340008                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl2.sequencer.mem-master-port::total       340008                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::system.fpga1.control_port       257704                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl3.sequencer.mem-master-port::total       257704                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::system.fpga0.control_port       186496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl4.sequencer.mem-master-port::total       186496                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::system.fpga1.control_port       340104                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl5.sequencer.mem-master-port::total       340104                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::system.fpga0.control_port       638144                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl6.sequencer.mem-master-port::total       638144                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::system.fpga1.control_port        14944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl7.sequencer.mem-master-port::total        14944                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::system.fpga0.control_port       570816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl8.sequencer.mem-master-port::total       570816                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::system.fpga1.control_port       188112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl9.sequencer.mem-master-port::total       188112                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::system.fpga0.control_port       262664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl10.sequencer.mem-master-port::total       262664                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::system.fpga1.control_port       488584                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl11.sequencer.mem-master-port::total       488584                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::system.fpga0.control_port       181592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl12.sequencer.mem-master-port::total       181592                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::system.fpga1.control_port       101400                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size_system.ruby.l1_cntrl13.sequencer.mem-master-port::total       101400                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.pkt_size::total                 4476872                       # Cumulative packet size per connected master and slave (bytes)
system.piobus.reqLayer0.occupancy           468343500                       # Layer occupancy (ticks)
system.piobus.reqLayer0.utilization               2.9                       # Layer utilization (%)
system.piobus.reqLayer1.occupancy           308106000                       # Layer occupancy (ticks)
system.piobus.reqLayer1.utilization               1.9                       # Layer utilization (%)
system.piobus.respLayer2.occupancy          137767500                       # Layer occupancy (ticks)
system.piobus.respLayer2.utilization              0.9                       # Layer utilization (%)
system.piobus.respLayer4.occupancy          116215500                       # Layer occupancy (ticks)
system.piobus.respLayer4.utilization              0.7                       # Layer utilization (%)
system.piobus.respLayer6.occupancy           94479500                       # Layer occupancy (ticks)
system.piobus.respLayer6.utilization              0.6                       # Layer utilization (%)
system.piobus.respLayer8.occupancy           71191000                       # Layer occupancy (ticks)
system.piobus.respLayer8.utilization              0.4                       # Layer utilization (%)
system.piobus.respLayer10.occupancy          52134500                       # Layer occupancy (ticks)
system.piobus.respLayer10.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer12.occupancy          94742000                       # Layer occupancy (ticks)
system.piobus.respLayer12.utilization             0.6                       # Layer utilization (%)
system.piobus.respLayer14.occupancy         170293000                       # Layer occupancy (ticks)
system.piobus.respLayer14.utilization             1.1                       # Layer utilization (%)
system.piobus.respLayer16.occupancy           3713000                       # Layer occupancy (ticks)
system.piobus.respLayer16.utilization             0.0                       # Layer utilization (%)
system.piobus.respLayer18.occupancy         156329000                       # Layer occupancy (ticks)
system.piobus.respLayer18.utilization             1.0                       # Layer utilization (%)
system.piobus.respLayer20.occupancy          52061000                       # Layer occupancy (ticks)
system.piobus.respLayer20.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer22.occupancy          72811500                       # Layer occupancy (ticks)
system.piobus.respLayer22.utilization             0.5                       # Layer utilization (%)
system.piobus.respLayer24.occupancy         133043000                       # Layer occupancy (ticks)
system.piobus.respLayer24.utilization             0.8                       # Layer utilization (%)
system.piobus.respLayer26.occupancy          49830500                       # Layer occupancy (ticks)
system.piobus.respLayer26.utilization             0.3                       # Layer utilization (%)
system.piobus.respLayer28.occupancy          28057000                       # Layer occupancy (ticks)
system.piobus.respLayer28.utilization             0.2                       # Layer utilization (%)
system.ruby.clk_domain.clock                      500                       # Clock period in ticks
system.ruby.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.delayHist::bucket_size                  8                       # delay histogram for all message
system.ruby.delayHist::max_bucket                  79                       # delay histogram for all message
system.ruby.delayHist::samples                4838056                       # delay histogram for all message
system.ruby.delayHist::mean                 13.218463                       # delay histogram for all message
system.ruby.delayHist::gmean                11.731928                       # delay histogram for all message
system.ruby.delayHist::stdev                 7.064462                       # delay histogram for all message
system.ruby.delayHist                    |      672028     13.89%     13.89% |     3225808     66.68%     80.57% |      313612      6.48%     87.05% |      450648      9.31%     96.36% |      175873      3.64%    100.00% |          87      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for all message
system.ruby.delayHist::total                  4838056                       # delay histogram for all message
system.ruby.outstanding_req_hist_seqr::bucket_size            1                      
system.ruby.outstanding_req_hist_seqr::max_bucket            9                      
system.ruby.outstanding_req_hist_seqr::samples     78355478                      
system.ruby.outstanding_req_hist_seqr::mean     1.000127                      
system.ruby.outstanding_req_hist_seqr::gmean     1.000088                      
system.ruby.outstanding_req_hist_seqr::stdev     0.011286                      
system.ruby.outstanding_req_hist_seqr    |           0      0.00%      0.00% |    78345496     99.99%     99.99% |        9982      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.outstanding_req_hist_seqr::total     78355478                      
system.ruby.latency_hist_seqr::bucket_size          256                      
system.ruby.latency_hist_seqr::max_bucket         2559                      
system.ruby.latency_hist_seqr::samples       78355478                      
system.ruby.latency_hist_seqr::mean          3.415167                      
system.ruby.latency_hist_seqr::gmean         1.494624                      
system.ruby.latency_hist_seqr::stdev        18.783278                      
system.ruby.latency_hist_seqr            |    78322480     99.96%     99.96% |       20685      0.03%     99.98% |       11520      0.01%    100.00% |         632      0.00%    100.00% |         154      0.00%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.latency_hist_seqr::total         78355478                      
system.ruby.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.hit_latency_hist_seqr::samples     77524507                      
system.ruby.hit_latency_hist_seqr::mean      1.767174                      
system.ruby.hit_latency_hist_seqr::gmean     1.425481                      
system.ruby.hit_latency_hist_seqr::stdev     1.308803                      
system.ruby.hit_latency_hist_seqr        |           0      0.00%      0.00% |    57699588     74.43%     74.43% |           0      0.00%     74.43% |           0      0.00%     74.43% |    19824919     25.57%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.hit_latency_hist_seqr::total     77524507                      
system.ruby.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.miss_latency_hist_seqr::samples       830971                      
system.ruby.miss_latency_hist_seqr::mean   157.162850                      
system.ruby.miss_latency_hist_seqr::gmean   124.058913                      
system.ruby.miss_latency_hist_seqr::stdev    96.002312                      
system.ruby.miss_latency_hist_seqr       |      797973     96.03%     96.03% |       20685      2.49%     98.52% |       11520      1.39%     99.90% |         632      0.08%     99.98% |         154      0.02%    100.00% |           7      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.miss_latency_hist_seqr::total       830971                      
system.ruby.dir_cntrl0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl0.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.dir_cntrl2.fully_busy_cycles            2                       # cycles for which number of transistions == max transitions
system.ruby.dir_cntrl3.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.L1Dcache.demand_hits      1322858                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Dcache.demand_misses        78396                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Dcache.demand_accesses      1401254                       # Number of cache demand accesses
system.ruby.l1_cntrl0.L1Icache.demand_hits      4794911                       # Number of cache demand hits
system.ruby.l1_cntrl0.L1Icache.demand_misses         1707                       # Number of cache demand misses
system.ruby.l1_cntrl0.L1Icache.demand_accesses      4796618                       # Number of cache demand accesses
system.ruby.l1_cntrl0.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl0.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl0.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl0.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl0.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl0.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl0.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl0.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl0.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl0.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.L1Dcache.demand_hits      1266963                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Dcache.demand_misses        69044                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Dcache.demand_accesses      1336007                       # Number of cache demand accesses
system.ruby.l1_cntrl1.L1Icache.demand_hits      4614762                       # Number of cache demand hits
system.ruby.l1_cntrl1.L1Icache.demand_misses         2524                       # Number of cache demand misses
system.ruby.l1_cntrl1.L1Icache.demand_accesses      4617286                       # Number of cache demand accesses
system.ruby.l1_cntrl1.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl1.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl1.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl1.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl1.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl1.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl1.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl1.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl1.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl1.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.L1Dcache.demand_hits      1113132                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Dcache.demand_misses        50813                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Dcache.demand_accesses      1163945                       # Number of cache demand accesses
system.ruby.l1_cntrl10.L1Icache.demand_hits      4214406                       # Number of cache demand hits
system.ruby.l1_cntrl10.L1Icache.demand_misses         1686                       # Number of cache demand misses
system.ruby.l1_cntrl10.L1Icache.demand_accesses      4216092                       # Number of cache demand accesses
system.ruby.l1_cntrl10.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl10.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl10.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl10.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl10.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl10.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl10.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl10.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl10.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl10.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl10.fully_busy_cycles            1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl11.L1Dcache.demand_hits      1357700                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Dcache.demand_misses        80135                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Dcache.demand_accesses      1437835                       # Number of cache demand accesses
system.ruby.l1_cntrl11.L1Icache.demand_hits      4828211                       # Number of cache demand hits
system.ruby.l1_cntrl11.L1Icache.demand_misses         1760                       # Number of cache demand misses
system.ruby.l1_cntrl11.L1Icache.demand_accesses      4829971                       # Number of cache demand accesses
system.ruby.l1_cntrl11.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl11.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl11.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl11.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl11.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl11.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl11.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl11.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl11.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl11.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl11.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.L1Dcache.demand_hits      1031462                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Dcache.demand_misses        39756                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Dcache.demand_accesses      1071218                       # Number of cache demand accesses
system.ruby.l1_cntrl12.L1Icache.demand_hits      3998861                       # Number of cache demand hits
system.ruby.l1_cntrl12.L1Icache.demand_misses         1683                       # Number of cache demand misses
system.ruby.l1_cntrl12.L1Icache.demand_accesses      4000544                       # Number of cache demand accesses
system.ruby.l1_cntrl12.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl12.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl12.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl12.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl12.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl12.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl12.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl12.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl12.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl12.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl12.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.L1Dcache.demand_hits       950451                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Dcache.demand_misses        29547                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Dcache.demand_accesses       979998                       # Number of cache demand accesses
system.ruby.l1_cntrl13.L1Icache.demand_hits      3787312                       # Number of cache demand hits
system.ruby.l1_cntrl13.L1Icache.demand_misses         1678                       # Number of cache demand misses
system.ruby.l1_cntrl13.L1Icache.demand_accesses      3788990                       # Number of cache demand accesses
system.ruby.l1_cntrl13.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl13.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl13.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl13.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl13.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl13.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl13.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl13.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl13.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl13.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl13.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl14.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl14.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl14.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl14.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl14.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl14.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl14.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl14.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl14.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl14.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl14.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl14.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl14.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl14.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.L1Dcache.demand_hits         7511                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Dcache.demand_misses          889                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Dcache.demand_accesses         8400                       # Number of cache demand accesses
system.ruby.l1_cntrl15.L1Icache.demand_hits            0                       # Number of cache demand hits
system.ruby.l1_cntrl15.L1Icache.demand_misses            0                       # Number of cache demand misses
system.ruby.l1_cntrl15.L1Icache.demand_accesses            0                       # Number of cache demand accesses
system.ruby.l1_cntrl15.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl15.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl15.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl15.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl15.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl15.prefetcher.hits              0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl15.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl15.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl15.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl15.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl15.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.L1Dcache.demand_hits      1191049                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Dcache.demand_misses        59636                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Dcache.demand_accesses      1250685                       # Number of cache demand accesses
system.ruby.l1_cntrl2.L1Icache.demand_hits      4416819                       # Number of cache demand hits
system.ruby.l1_cntrl2.L1Icache.demand_misses         1694                       # Number of cache demand misses
system.ruby.l1_cntrl2.L1Icache.demand_accesses      4418513                       # Number of cache demand accesses
system.ruby.l1_cntrl2.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl2.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl2.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl2.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl2.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl2.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl2.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl2.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl2.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl2.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl2.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.L1Dcache.demand_hits      1108860                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Dcache.demand_misses        49431                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Dcache.demand_accesses      1158291                       # Number of cache demand accesses
system.ruby.l1_cntrl3.L1Icache.demand_hits      4200034                       # Number of cache demand hits
system.ruby.l1_cntrl3.L1Icache.demand_misses         2517                       # Number of cache demand misses
system.ruby.l1_cntrl3.L1Icache.demand_accesses      4202551                       # Number of cache demand accesses
system.ruby.l1_cntrl3.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl3.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl3.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl3.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl3.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl3.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl3.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl3.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl3.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl3.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl3.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.L1Dcache.demand_hits      1014336                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Dcache.demand_misses        40338                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Dcache.demand_accesses      1054674                       # Number of cache demand accesses
system.ruby.l1_cntrl4.L1Icache.demand_hits      3989053                       # Number of cache demand hits
system.ruby.l1_cntrl4.L1Icache.demand_misses         2501                       # Number of cache demand misses
system.ruby.l1_cntrl4.L1Icache.demand_accesses      3991554                       # Number of cache demand accesses
system.ruby.l1_cntrl4.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl4.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl4.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl4.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl4.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl4.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl4.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl4.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl4.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl4.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl4.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl5.L1Dcache.demand_hits      1191069                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Dcache.demand_misses        59831                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Dcache.demand_accesses      1250900                       # Number of cache demand accesses
system.ruby.l1_cntrl5.L1Icache.demand_hits      4418084                       # Number of cache demand hits
system.ruby.l1_cntrl5.L1Icache.demand_misses         1707                       # Number of cache demand misses
system.ruby.l1_cntrl5.L1Icache.demand_accesses      4419791                       # Number of cache demand accesses
system.ruby.l1_cntrl5.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl5.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl5.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl5.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl5.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl5.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl5.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl5.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl5.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl5.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl5.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl6.L1Dcache.demand_hits      1509363                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Dcache.demand_misses        97313                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Dcache.demand_accesses      1606676                       # Number of cache demand accesses
system.ruby.l1_cntrl6.L1Icache.demand_hits      5223089                       # Number of cache demand hits
system.ruby.l1_cntrl6.L1Icache.demand_misses         1759                       # Number of cache demand misses
system.ruby.l1_cntrl6.L1Icache.demand_accesses      5224848                       # Number of cache demand accesses
system.ruby.l1_cntrl6.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl6.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl6.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl6.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl6.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl6.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl6.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl6.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl6.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl6.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl6.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.L1Dcache.demand_hits       884702                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Dcache.demand_misses        19376                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Dcache.demand_accesses       904078                       # Number of cache demand accesses
system.ruby.l1_cntrl7.L1Icache.demand_hits      3581414                       # Number of cache demand hits
system.ruby.l1_cntrl7.L1Icache.demand_misses         1665                       # Number of cache demand misses
system.ruby.l1_cntrl7.L1Icache.demand_accesses      3583079                       # Number of cache demand accesses
system.ruby.l1_cntrl7.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl7.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl7.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl7.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl7.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl7.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl7.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl7.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl7.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl7.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl7.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l1_cntrl8.L1Dcache.demand_hits      1422421                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Dcache.demand_misses        88715                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Dcache.demand_accesses      1511136                       # Number of cache demand accesses
system.ruby.l1_cntrl8.L1Icache.demand_hits      5026058                       # Number of cache demand hits
system.ruby.l1_cntrl8.L1Icache.demand_misses         1758                       # Number of cache demand misses
system.ruby.l1_cntrl8.L1Icache.demand_accesses      5027816                       # Number of cache demand accesses
system.ruby.l1_cntrl8.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl8.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl8.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl8.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl8.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl8.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl8.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl8.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl8.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl8.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl8.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.L1Dcache.demand_hits      1037107                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Dcache.demand_misses        40502                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Dcache.demand_accesses      1077609                       # Number of cache demand accesses
system.ruby.l1_cntrl9.L1Icache.demand_hits      4014998                       # Number of cache demand hits
system.ruby.l1_cntrl9.L1Icache.demand_misses         1721                       # Number of cache demand misses
system.ruby.l1_cntrl9.L1Icache.demand_accesses      4016719                       # Number of cache demand accesses
system.ruby.l1_cntrl9.prefetcher.miss_observed            0                       # number of misses observed
system.ruby.l1_cntrl9.prefetcher.allocated_streams            0                       # number of streams allocated for prefetching
system.ruby.l1_cntrl9.prefetcher.prefetches_requested            0                       # number of prefetch requests made
system.ruby.l1_cntrl9.prefetcher.prefetches_accepted            0                       # number of prefetch requests accepted
system.ruby.l1_cntrl9.prefetcher.dropped_prefetches            0                       # number of prefetch requests dropped
system.ruby.l1_cntrl9.prefetcher.hits               0                       # number of prefetched blocks accessed
system.ruby.l1_cntrl9.prefetcher.partial_hits            0                       # number of misses observed for a block being prefetched
system.ruby.l1_cntrl9.prefetcher.pages_crossed            0                       # number of prefetches across pages
system.ruby.l1_cntrl9.prefetcher.misses_on_prefetched_blocks            0                       # number of misses for blocks that were prefetched, yet missed
system.ruby.l1_cntrl9.sequencer.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l1_cntrl9.fully_busy_cycles             1                       # cycles for which number of transistions == max transitions
system.ruby.l2_cntrl0.L2cache.demand_hits        11444                       # Number of cache demand hits
system.ruby.l2_cntrl0.L2cache.demand_misses        40221                       # Number of cache demand misses
system.ruby.l2_cntrl0.L2cache.demand_accesses        51665                       # Number of cache demand accesses
system.ruby.l2_cntrl0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl1.L2cache.demand_hits        11607                       # Number of cache demand hits
system.ruby.l2_cntrl1.L2cache.demand_misses        40019                       # Number of cache demand misses
system.ruby.l2_cntrl1.L2cache.demand_accesses        51626                       # Number of cache demand accesses
system.ruby.l2_cntrl1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl10.L2cache.demand_hits        11547                       # Number of cache demand hits
system.ruby.l2_cntrl10.L2cache.demand_misses        40111                       # Number of cache demand misses
system.ruby.l2_cntrl10.L2cache.demand_accesses        51658                       # Number of cache demand accesses
system.ruby.l2_cntrl10.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl11.L2cache.demand_hits        12224                       # Number of cache demand hits
system.ruby.l2_cntrl11.L2cache.demand_misses        40190                       # Number of cache demand misses
system.ruby.l2_cntrl11.L2cache.demand_accesses        52414                       # Number of cache demand accesses
system.ruby.l2_cntrl11.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl12.L2cache.demand_hits        11790                       # Number of cache demand hits
system.ruby.l2_cntrl12.L2cache.demand_misses        40294                       # Number of cache demand misses
system.ruby.l2_cntrl12.L2cache.demand_accesses        52084                       # Number of cache demand accesses
system.ruby.l2_cntrl12.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl13.L2cache.demand_hits        11788                       # Number of cache demand hits
system.ruby.l2_cntrl13.L2cache.demand_misses        40343                       # Number of cache demand misses
system.ruby.l2_cntrl13.L2cache.demand_accesses        52131                       # Number of cache demand accesses
system.ruby.l2_cntrl13.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl14.L2cache.demand_hits        15493                       # Number of cache demand hits
system.ruby.l2_cntrl14.L2cache.demand_misses        40355                       # Number of cache demand misses
system.ruby.l2_cntrl14.L2cache.demand_accesses        55848                       # Number of cache demand accesses
system.ruby.l2_cntrl14.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl15.L2cache.demand_hits        10952                       # Number of cache demand hits
system.ruby.l2_cntrl15.L2cache.demand_misses        40151                       # Number of cache demand misses
system.ruby.l2_cntrl15.L2cache.demand_accesses        51103                       # Number of cache demand accesses
system.ruby.l2_cntrl15.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl2.L2cache.demand_hits        11826                       # Number of cache demand hits
system.ruby.l2_cntrl2.L2cache.demand_misses        39954                       # Number of cache demand misses
system.ruby.l2_cntrl2.L2cache.demand_accesses        51780                       # Number of cache demand accesses
system.ruby.l2_cntrl2.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl3.L2cache.demand_hits        11707                       # Number of cache demand hits
system.ruby.l2_cntrl3.L2cache.demand_misses        40146                       # Number of cache demand misses
system.ruby.l2_cntrl3.L2cache.demand_accesses        51853                       # Number of cache demand accesses
system.ruby.l2_cntrl3.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl4.L2cache.demand_hits        11507                       # Number of cache demand hits
system.ruby.l2_cntrl4.L2cache.demand_misses        39939                       # Number of cache demand misses
system.ruby.l2_cntrl4.L2cache.demand_accesses        51446                       # Number of cache demand accesses
system.ruby.l2_cntrl4.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl5.L2cache.demand_hits        11072                       # Number of cache demand hits
system.ruby.l2_cntrl5.L2cache.demand_misses        40161                       # Number of cache demand misses
system.ruby.l2_cntrl5.L2cache.demand_accesses        51233                       # Number of cache demand accesses
system.ruby.l2_cntrl5.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl6.L2cache.demand_hits        11237                       # Number of cache demand hits
system.ruby.l2_cntrl6.L2cache.demand_misses        40176                       # Number of cache demand misses
system.ruby.l2_cntrl6.L2cache.demand_accesses        51413                       # Number of cache demand accesses
system.ruby.l2_cntrl6.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl7.L2cache.demand_hits        11480                       # Number of cache demand hits
system.ruby.l2_cntrl7.L2cache.demand_misses        40239                       # Number of cache demand misses
system.ruby.l2_cntrl7.L2cache.demand_accesses        51719                       # Number of cache demand accesses
system.ruby.l2_cntrl7.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl8.L2cache.demand_hits        11417                       # Number of cache demand hits
system.ruby.l2_cntrl8.L2cache.demand_misses        40386                       # Number of cache demand misses
system.ruby.l2_cntrl8.L2cache.demand_accesses        51803                       # Number of cache demand accesses
system.ruby.l2_cntrl8.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.l2_cntrl9.L2cache.demand_hits        11264                       # Number of cache demand hits
system.ruby.l2_cntrl9.L2cache.demand_misses        39931                       # Number of cache demand misses
system.ruby.l2_cntrl9.L2cache.demand_accesses        51195                       # Number of cache demand accesses
system.ruby.l2_cntrl9.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.memctrl_clk_domain.clock             1500                       # Clock period in ticks
system.ruby.network.ext_links00.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers00.buffer_reads      2209291                      
system.ruby.network.routers00.buffer_writes      2209291                      
system.ruby.network.routers00.sw_input_arbiter_activity      2221953                      
system.ruby.network.routers00.sw_output_arbiter_activity      2209291                      
system.ruby.network.routers00.crossbar_activity      2209291                      
system.ruby.network.ext_links00.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links00.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers01.buffer_reads      2829660                      
system.ruby.network.routers01.buffer_writes      2829660                      
system.ruby.network.routers01.sw_input_arbiter_activity      2856242                      
system.ruby.network.routers01.sw_output_arbiter_activity      2829660                      
system.ruby.network.routers01.crossbar_activity      2829660                      
system.ruby.network.ext_links01.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links01.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers02.buffer_reads      2722361                      
system.ruby.network.routers02.buffer_writes      2722361                      
system.ruby.network.routers02.sw_input_arbiter_activity      2747098                      
system.ruby.network.routers02.sw_output_arbiter_activity      2722361                      
system.ruby.network.routers02.crossbar_activity      2722361                      
system.ruby.network.ext_links02.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links02.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers03.buffer_reads      1930364                      
system.ruby.network.routers03.buffer_writes      1930364                      
system.ruby.network.routers03.sw_input_arbiter_activity      1941199                      
system.ruby.network.routers03.sw_output_arbiter_activity      1930364                      
system.ruby.network.routers03.crossbar_activity      1930364                      
system.ruby.network.ext_links03.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links03.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers04.buffer_reads      2633559                      
system.ruby.network.routers04.buffer_writes      2633559                      
system.ruby.network.routers04.sw_input_arbiter_activity      2648927                      
system.ruby.network.routers04.sw_output_arbiter_activity      2633559                      
system.ruby.network.routers04.crossbar_activity      2633559                      
system.ruby.network.ext_links04.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links04.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers05.buffer_reads      3270065                      
system.ruby.network.routers05.buffer_writes      3270065                      
system.ruby.network.routers05.sw_input_arbiter_activity      3323873                      
system.ruby.network.routers05.sw_output_arbiter_activity      3270065                      
system.ruby.network.routers05.crossbar_activity      3270065                      
system.ruby.network.ext_links05.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links05.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers06.buffer_reads      3705620                      
system.ruby.network.routers06.buffer_writes      3705620                      
system.ruby.network.routers06.sw_input_arbiter_activity      3744211                      
system.ruby.network.routers06.sw_output_arbiter_activity      3705620                      
system.ruby.network.routers06.crossbar_activity      3705620                      
system.ruby.network.ext_links06.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links06.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers07.buffer_reads      2833946                      
system.ruby.network.routers07.buffer_writes      2833946                      
system.ruby.network.routers07.sw_input_arbiter_activity      2878663                      
system.ruby.network.routers07.sw_output_arbiter_activity      2833946                      
system.ruby.network.routers07.crossbar_activity      2833946                      
system.ruby.network.ext_links07.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links07.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers08.buffer_reads      3544206                      
system.ruby.network.routers08.buffer_writes      3544206                      
system.ruby.network.routers08.sw_input_arbiter_activity      3591742                      
system.ruby.network.routers08.sw_output_arbiter_activity      3544206                      
system.ruby.network.routers08.crossbar_activity      3544206                      
system.ruby.network.ext_links08.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links08.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers09.buffer_reads      4421727                      
system.ruby.network.routers09.buffer_writes      4421727                      
system.ruby.network.routers09.sw_input_arbiter_activity      4489161                      
system.ruby.network.routers09.sw_output_arbiter_activity      4421727                      
system.ruby.network.routers09.crossbar_activity      4421727                      
system.ruby.network.ext_links09.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links09.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers10.buffer_reads      4174394                      
system.ruby.network.routers10.buffer_writes      4174394                      
system.ruby.network.routers10.sw_input_arbiter_activity      4245484                      
system.ruby.network.routers10.sw_output_arbiter_activity      4174394                      
system.ruby.network.routers10.crossbar_activity      4174394                      
system.ruby.network.ext_links10.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links10.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers11.buffer_reads      3143792                      
system.ruby.network.routers11.buffer_writes      3143792                      
system.ruby.network.routers11.sw_input_arbiter_activity      3169417                      
system.ruby.network.routers11.sw_output_arbiter_activity      3143792                      
system.ruby.network.routers11.crossbar_activity      3143792                      
system.ruby.network.ext_links11.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links11.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers12.buffer_reads      1800778                      
system.ruby.network.routers12.buffer_writes      1800778                      
system.ruby.network.routers12.sw_input_arbiter_activity      1809767                      
system.ruby.network.routers12.sw_output_arbiter_activity      1800778                      
system.ruby.network.routers12.crossbar_activity      1800778                      
system.ruby.network.ext_links12.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links12.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers13.buffer_reads      2364948                      
system.ruby.network.routers13.buffer_writes      2364948                      
system.ruby.network.routers13.sw_input_arbiter_activity      2382008                      
system.ruby.network.routers13.sw_output_arbiter_activity      2364948                      
system.ruby.network.routers13.crossbar_activity      2364948                      
system.ruby.network.ext_links13.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links13.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers14.buffer_reads      2749476                      
system.ruby.network.routers14.buffer_writes      2749476                      
system.ruby.network.routers14.sw_input_arbiter_activity      2773893                      
system.ruby.network.routers14.sw_output_arbiter_activity      2749476                      
system.ruby.network.routers14.crossbar_activity      2749476                      
system.ruby.network.ext_links14.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links14.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.routers15.buffer_reads      2361460                      
system.ruby.network.routers15.buffer_writes      2361460                      
system.ruby.network.routers15.sw_input_arbiter_activity      2373662                      
system.ruby.network.routers15.sw_output_arbiter_activity      2361460                      
system.ruby.network.routers15.crossbar_activity      2361460                      
system.ruby.network.ext_links15.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links15.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links16.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links17.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links18.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links19.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links20.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links21.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links22.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links23.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links24.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links25.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links26.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links27.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links28.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links29.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links30.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links31.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links32.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links33.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links34.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.credit_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links0.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.ext_links35.network_links1.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links00.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links01.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links02.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links03.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links04.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links05.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links06.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links07.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links08.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links09.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links10.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links11.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links12.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links13.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links14.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links15.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links16.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links17.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links18.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links19.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links20.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links21.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links22.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links23.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links24.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links25.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links26.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links27.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links28.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links29.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links30.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links31.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links32.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links33.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links34.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links35.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links36.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links37.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links38.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links39.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links40.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links41.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links42.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links43.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links44.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links45.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links46.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.credit_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.int_links47.network_link.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs00.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs01.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs02.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs03.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs04.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs05.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs06.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs07.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs08.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs09.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs10.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs11.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs12.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs13.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs14.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs15.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs16.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs17.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs18.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs19.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs20.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs21.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs22.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs23.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs24.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs25.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs26.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs27.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs28.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs29.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs30.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs31.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs32.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs33.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs34.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.netifs35.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.network.packets_received     |     2258550     40.26%     40.26% |     2533087     45.16%     85.42% |      817885     14.58%    100.00%
system.ruby.network.packets_received::total      5609522                      
system.ruby.network.packets_injected     |     2258550     40.26%     40.26% |     2533087     45.16%     85.42% |      817885     14.58%    100.00%
system.ruby.network.packets_injected::total      5609522                      
system.ruby.network.packet_network_latency |    32176586                       |    29362069                       |     7566587                      
system.ruby.network.packet_queueing_latency |     5303866                       |     2875338                       |      817885                      
system.ruby.network.memory_received      |      640848     83.07%     83.07% |      130618     16.93%    100.00% |           0      0.00%    100.00%
system.ruby.network.memory_received::total       771466                      
system.ruby.network.memory_network_latency |     4593366                       |     1355884                       |           0                      
system.ruby.network.memory_queueing_latency |     1281711                       |      261236                       |           0                      
system.ruby.network.average_packet_vnet_latency |   14.246568                       |   11.591418                       |    9.251407                      
system.ruby.network.average_packet_vqueue_latency |    2.348350                       |    1.135112                       |           1                      
system.ruby.network.average_packet_network_latency    12.319275                      
system.ruby.network.average_packet_queueing_latency     1.603896                      
system.ruby.network.average_packet_latency    13.923170                      
system.ruby.network.average_memory_network_latency     7.711617                      
system.ruby.network.average_memory_queueing_latency     2.000019                      
system.ruby.network.average_memory_latency     9.711636                      
system.ruby.network.flits_received       |     4762118     33.35%     33.35% |     8701323     60.93%     94.27% |      817885      5.73%    100.00%
system.ruby.network.flits_received::total     14281326                      
system.ruby.network.flits_injected       |     4762118     33.35%     33.35% |     8701323     60.93%     94.27% |      817885      5.73%    100.00%
system.ruby.network.flits_injected::total     14281326                      
system.ruby.network.flit_network_latency |    74289562                       |    89957874                       |     7566587                      
system.ruby.network.flit_queueing_latency |    10311018                       |    10095798                       |      817885                      
system.ruby.network.average_flit_vnet_latency |   15.600109                       |   10.338413                       |    9.251407                      
system.ruby.network.average_flit_vqueue_latency |    2.165217                       |    1.160260                       |           1                      
system.ruby.network.average_flit_network_latency    12.030677                      
system.ruby.network.average_flit_queueing_latency     1.486186                      
system.ruby.network.average_flit_latency    13.516863                      
system.ruby.network.ext_in_link_utilization     14281326                      
system.ruby.network.ext_out_link_utilization     14281326                      
system.ruby.network.int_link_utilization     32414321                      
system.ruby.network.avg_link_utilization     1.910445                      
system.ruby.network.avg_vc_load          |    0.447468     23.42%     23.42% |    0.137251      7.18%     30.61% |    0.045766      2.40%     33.00% |    0.035638      1.87%     34.87% |    0.875930     45.85%     80.72% |    0.113704      5.95%     86.67% |    0.068032      3.56%     90.23% |    0.068700      3.60%     93.83% |    0.098155      5.14%     98.96% |    0.006987      0.37%     99.33% |    0.006407      0.34%     99.66% |    0.006406      0.34%    100.00%
system.ruby.network.avg_vc_load::total       1.910445                      
system.ruby.network.average_hops             2.269700                      
system.sys_port_proxy.pwrStateResidencyTicks::UNDEFINED  15958840000                       # Cumulative time (in ticks) in various power states
system.ruby.delayVCHist.vnet_0::bucket_size            8                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::max_bucket           79                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::samples       2422276                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::mean        14.786084                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::gmean       12.442497                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::stdev        9.082377                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0           |      418243     17.27%     17.27% |     1333921     55.07%     72.34% |       44183      1.82%     74.16% |      449974     18.58%     92.74% |      175868      7.26%    100.00% |          87      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_0::total         2422276                       # delay histogram for vnet_0
system.ruby.delayVCHist.vnet_1::bucket_size            4                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::max_bucket           39                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::samples       2402469                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::mean        11.660965                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::gmean       11.075492                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::stdev        3.505772                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1           |           0      0.00%      0.00% |      250466     10.43%     10.43% |      959705     39.95%     50.37% |      922362     38.39%     88.76% |      243840     10.15%     98.91% |       25417      1.06%     99.97% |         636      0.03%    100.00% |          38      0.00%    100.00% |           5      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_1::total         2402469                       # delay histogram for vnet_1
system.ruby.delayVCHist.vnet_2::bucket_size            4                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::max_bucket           39                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::samples         13311                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::mean         9.058824                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::gmean        8.617635                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::stdev        2.746201                       # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2           |           0      0.00%      0.00% |        3319     24.93%     24.93% |        6817     51.21%     76.15% |        3003     22.56%     98.71% |         171      1.28%     99.99% |           1      0.01%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% # delay histogram for vnet_2
system.ruby.delayVCHist.vnet_2::total           13311                       # delay histogram for vnet_2
system.ruby.LD.latency_hist_seqr::bucket_size          256                      
system.ruby.LD.latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.latency_hist_seqr::samples     11561447                      
system.ruby.LD.latency_hist_seqr::mean      10.107380                      
system.ruby.LD.latency_hist_seqr::gmean      1.800848                      
system.ruby.LD.latency_hist_seqr::stdev     41.606263                      
system.ruby.LD.latency_hist_seqr         |    11537497     99.79%     99.79% |       15131      0.13%     99.92% |        8302      0.07%    100.00% |         457      0.00%    100.00% |          59      0.00%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.latency_hist_seqr::total      11561447                      
system.ruby.LD.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.LD.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.LD.hit_latency_hist_seqr::samples     10933919                      
system.ruby.LD.hit_latency_hist_seqr::mean     1.751491                      
system.ruby.LD.hit_latency_hist_seqr::gmean     1.415188                      
system.ruby.LD.hit_latency_hist_seqr::stdev     1.299898                      
system.ruby.LD.hit_latency_hist_seqr     |           0      0.00%      0.00% |     8195005     74.95%     74.95% |           0      0.00%     74.95% |           0      0.00%     74.95% |     2738914     25.05%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.hit_latency_hist_seqr::total     10933919                      
system.ruby.LD.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.LD.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.LD.miss_latency_hist_seqr::samples       627528                      
system.ruby.LD.miss_latency_hist_seqr::mean   155.698672                      
system.ruby.LD.miss_latency_hist_seqr::gmean   119.977327                      
system.ruby.LD.miss_latency_hist_seqr::stdev    97.212577                      
system.ruby.LD.miss_latency_hist_seqr    |      603578     96.18%     96.18% |       15131      2.41%     98.59% |        8302      1.32%     99.92% |         457      0.07%     99.99% |          59      0.01%    100.00% |           1      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.LD.miss_latency_hist_seqr::total       627528                      
system.ruby.ST.latency_hist_seqr::bucket_size          256                      
system.ruby.ST.latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.latency_hist_seqr::samples      4921226                      
system.ruby.ST.latency_hist_seqr::mean       7.361462                      
system.ruby.ST.latency_hist_seqr::gmean      1.617238                      
system.ruby.ST.latency_hist_seqr::stdev     34.346551                      
system.ruby.ST.latency_hist_seqr         |     4913129     99.84%     99.84% |        4974      0.10%     99.94% |        2867      0.06%     99.99% |         158      0.00%    100.00% |          92      0.00%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.latency_hist_seqr::total       4921226                      
system.ruby.ST.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.ST.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.ST.hit_latency_hist_seqr::samples      4746643                      
system.ruby.ST.hit_latency_hist_seqr::mean     1.685985                      
system.ruby.ST.hit_latency_hist_seqr::gmean     1.372992                      
system.ruby.ST.hit_latency_hist_seqr::stdev     1.259913                      
system.ruby.ST.hit_latency_hist_seqr     |           0      0.00%      0.00% |     3661267     77.13%     77.13% |           0      0.00%     77.13% |           0      0.00%     77.13% |     1085376     22.87%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.hit_latency_hist_seqr::total      4746643                      
system.ruby.ST.miss_latency_hist_seqr::bucket_size          256                      
system.ruby.ST.miss_latency_hist_seqr::max_bucket         2559                      
system.ruby.ST.miss_latency_hist_seqr::samples       174583                      
system.ruby.ST.miss_latency_hist_seqr::mean   161.668925                      
system.ruby.ST.miss_latency_hist_seqr::gmean   138.686584                      
system.ruby.ST.miss_latency_hist_seqr::stdev    92.324652                      
system.ruby.ST.miss_latency_hist_seqr    |      166486     95.36%     95.36% |        4974      2.85%     98.21% |        2867      1.64%     99.85% |         158      0.09%     99.94% |          92      0.05%    100.00% |           6      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.ST.miss_latency_hist_seqr::total       174583                      
system.ruby.IFETCH.latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.latency_hist_seqr::samples     61134372                      
system.ruby.IFETCH.latency_hist_seqr::mean     1.854293                      
system.ruby.IFETCH.latency_hist_seqr::gmean     1.439583                      
system.ruby.IFETCH.latency_hist_seqr::stdev     4.065883                      
system.ruby.IFETCH.latency_hist_seqr     |    61113211     99.97%     99.97% |       20283      0.03%    100.00% |         422      0.00%    100.00% |         112      0.00%    100.00% |         168      0.00%    100.00% |         156      0.00%    100.00% |          17      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           3      0.00%    100.00%
system.ruby.IFETCH.latency_hist_seqr::total     61134372                      
system.ruby.IFETCH.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.IFETCH.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.IFETCH.hit_latency_hist_seqr::samples     61108012                      
system.ruby.IFETCH.hit_latency_hist_seqr::mean     1.784240                      
system.ruby.IFETCH.hit_latency_hist_seqr::gmean     1.436767                      
system.ruby.IFETCH.hit_latency_hist_seqr::stdev     1.318214                      
system.ruby.IFETCH.hit_latency_hist_seqr |           0      0.00%      0.00% |    45133571     73.86%     73.86% |           0      0.00%     73.86% |           0      0.00%     73.86% |    15974441     26.14%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.IFETCH.hit_latency_hist_seqr::total     61108012                      
system.ruby.IFETCH.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.IFETCH.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.IFETCH.miss_latency_hist_seqr::samples        26360                      
system.ruby.IFETCH.miss_latency_hist_seqr::mean   164.251707                      
system.ruby.IFETCH.miss_latency_hist_seqr::gmean   134.687459                      
system.ruby.IFETCH.miss_latency_hist_seqr::stdev    89.036424                      
system.ruby.IFETCH.miss_latency_hist_seqr |        5199     19.72%     19.72% |       20283     76.95%     96.67% |         422      1.60%     98.27% |         112      0.42%     98.69% |         168      0.64%     99.33% |         156      0.59%     99.92% |          17      0.06%     99.99% |           0      0.00%     99.99% |           0      0.00%     99.99% |           3      0.01%    100.00%
system.ruby.IFETCH.miss_latency_hist_seqr::total        26360                      
system.ruby.RMW_Read.latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.latency_hist_seqr::samples       738433                      
system.ruby.RMW_Read.latency_hist_seqr::mean     1.560969                      
system.ruby.RMW_Read.latency_hist_seqr::gmean     1.066762                      
system.ruby.RMW_Read.latency_hist_seqr::stdev     9.657430                      
system.ruby.RMW_Read.latency_hist_seqr   |      736849     99.79%     99.79% |        1511      0.20%     99.99% |          35      0.00%     99.99% |          11      0.00%    100.00% |           9      0.00%    100.00% |          18      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.latency_hist_seqr::total       738433                      
system.ruby.RMW_Read.hit_latency_hist_seqr::bucket_size            1                      
system.ruby.RMW_Read.hit_latency_hist_seqr::max_bucket            9                      
system.ruby.RMW_Read.hit_latency_hist_seqr::samples       735933                      
system.ruby.RMW_Read.hit_latency_hist_seqr::mean     1.106754                      
system.ruby.RMW_Read.hit_latency_hist_seqr::gmean     1.050568                      
system.ruby.RMW_Read.hit_latency_hist_seqr::stdev     0.555758                      
system.ruby.RMW_Read.hit_latency_hist_seqr |           0      0.00%      0.00% |      709745     96.44%     96.44% |           0      0.00%     96.44% |           0      0.00%     96.44% |       26188      3.56%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.hit_latency_hist_seqr::total       735933                      
system.ruby.RMW_Read.miss_latency_hist_seqr::bucket_size          128                      
system.ruby.RMW_Read.miss_latency_hist_seqr::max_bucket         1279                      
system.ruby.RMW_Read.miss_latency_hist_seqr::samples         2500                      
system.ruby.RMW_Read.miss_latency_hist_seqr::mean   135.269600                      
system.ruby.RMW_Read.miss_latency_hist_seqr::gmean    96.321964                      
system.ruby.RMW_Read.miss_latency_hist_seqr::stdev    97.582705                      
system.ruby.RMW_Read.miss_latency_hist_seqr |         916     36.64%     36.64% |        1511     60.44%     97.08% |          35      1.40%     98.48% |          11      0.44%     98.92% |           9      0.36%     99.28% |          18      0.72%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.RMW_Read.miss_latency_hist_seqr::total         2500                      
system.ruby.Directory_Controller.Fetch   |      160422     25.03%     25.03% |      159994     24.97%     50.00% |      160152     24.99%     74.99% |      160280     25.01%    100.00%
system.ruby.Directory_Controller.Fetch::total       640848                      
system.ruby.Directory_Controller.Data    |       17245     25.07%     25.07% |       17128     24.89%     49.96% |       17192     24.99%     74.95% |       17236     25.05%    100.00%
system.ruby.Directory_Controller.Data::total        68801                      
system.ruby.Directory_Controller.Memory_Data |      160422     25.03%     25.03% |      159994     24.97%     50.00% |      160152     24.99%     74.99% |      160280     25.01%    100.00%
system.ruby.Directory_Controller.Memory_Data::total       640848                      
system.ruby.Directory_Controller.Memory_Ack |       17245     25.07%     25.07% |       17128     24.89%     49.96% |       17192     24.99%     74.95% |       17236     25.05%    100.00%
system.ruby.Directory_Controller.Memory_Ack::total        68801                      
system.ruby.Directory_Controller.CleanReplacement |       15592     25.22%     25.22% |       15386     24.89%     50.11% |       15388     24.89%     75.01% |       15451     24.99%    100.00%
system.ruby.Directory_Controller.CleanReplacement::total        61817                      
system.ruby.Directory_Controller.I.Fetch |      160422     25.03%     25.03% |      159994     24.97%     50.00% |      160152     24.99%     74.99% |      160280     25.01%    100.00%
system.ruby.Directory_Controller.I.Fetch::total       640848                      
system.ruby.Directory_Controller.M.Data  |       17245     25.07%     25.07% |       17128     24.89%     49.96% |       17192     24.99%     74.95% |       17236     25.05%    100.00%
system.ruby.Directory_Controller.M.Data::total        68801                      
system.ruby.Directory_Controller.M.CleanReplacement |       15592     25.22%     25.22% |       15386     24.89%     50.11% |       15388     24.89%     75.01% |       15451     24.99%    100.00%
system.ruby.Directory_Controller.M.CleanReplacement::total        61817                      
system.ruby.Directory_Controller.IM.Memory_Data |      160422     25.03%     25.03% |      159994     24.97%     50.00% |      160152     24.99%     74.99% |      160280     25.01%    100.00%
system.ruby.Directory_Controller.IM.Memory_Data::total       640848                      
system.ruby.Directory_Controller.MI.Memory_Ack |       17245     25.07%     25.07% |       17128     24.89%     49.96% |       17192     24.99%     74.95% |       17236     25.05%    100.00%
system.ruby.Directory_Controller.MI.Memory_Ack::total        68801                      
system.ruby.L1Cache_Controller.Load      |      933351      8.07%      8.07% |      896482      7.75%     15.83% |      839496      7.26%     23.09% |      778014      6.73%     29.82% |      701060      6.06%     35.88% |        4200      0.04%     35.92% |        4200      0.04%     35.95% |      839521      7.26%     43.22% |     1083297      9.37%     52.59% |      615039      5.32%     57.91% |     1012979      8.76%     66.67% |      723473      6.26%     72.92% |      781613      6.76%     79.68% |      970792      8.40%     88.08% |      719527      6.22%     94.31% |      658403      5.69%    100.00%
system.ruby.L1Cache_Controller.Load::total     11561447                      
system.ruby.L1Cache_Controller.Ifetch    |     4796619      7.85%      7.85% |     4617287      7.55%     15.40% |     4418514      7.23%     22.63% |     4202552      6.87%     29.50% |     3991555      6.53%     36.03% |           0      0.00%     36.03% |           0      0.00%     36.03% |     4419792      7.23%     43.26% |     5224849      8.55%     51.81% |     3583080      5.86%     57.67% |     5027817      8.22%     65.89% |     4016720      6.57%     72.46% |     4216093      6.90%     79.36% |     4829972      7.90%     87.26% |     4000545      6.54%     93.80% |     3788991      6.20%    100.00%
system.ruby.L1Cache_Controller.Ifetch::total     61134386                      
system.ruby.L1Cache_Controller.Store     |      467903      8.27%      8.27% |      439525      7.77%     16.03% |      411189      7.27%     23.30% |      380277      6.72%     30.02% |      353614      6.25%     36.27% |        4200      0.07%     36.34% |        4200      0.07%     36.41% |      411379      7.27%     43.68% |      523379      9.25%     52.93% |      289039      5.11%     58.04% |      498157      8.80%     66.84% |      354136      6.26%     73.10% |      382332      6.76%     79.85% |      467043      8.25%     88.10% |      351691      6.21%     94.32% |      321595      5.68%    100.00%
system.ruby.L1Cache_Controller.Store::total      5659659                      
system.ruby.L1Cache_Controller.Inv       |         341      2.95%      2.95% |         649      5.62%      8.58% |         788      6.83%     15.40% |         592      5.13%     20.53% |         913      7.91%     28.44% |         205      1.78%     30.22% |         211      1.83%     32.05% |         778      6.74%     38.79% |         796      6.90%     45.68% |        1314     11.38%     57.06% |         952      8.25%     65.31% |         733      6.35%     71.66% |         672      5.82%     77.48% |         877      7.60%     85.08% |         722      6.25%     91.34% |        1000      8.66%    100.00%
system.ruby.L1Cache_Controller.Inv::total        11543                      
system.ruby.L1Cache_Controller.L1_Replacement |       78525      9.73%      9.73% |       70004      8.67%     18.40% |       59767      7.40%     25.80% |       50395      6.24%     32.04% |       41287      5.11%     37.16% |           0      0.00%     37.16% |           0      0.00%     37.16% |       59972      7.43%     44.59% |       97481     12.07%     56.66% |       19505      2.42%     59.08% |       88874     11.01%     70.09% |       40666      5.04%     75.12% |       50949      6.31%     81.43% |       80310      9.95%     91.38% |       39885      4.94%     96.32% |       29687      3.68%    100.00%
system.ruby.L1Cache_Controller.L1_Replacement::total       807307                      
system.ruby.L1Cache_Controller.Fwd_GETX  |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     40.00%     40.00% |           6     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETX::total           10                      
system.ruby.L1Cache_Controller.Fwd_GETS  |          52      2.96%      2.96% |          52      2.96%      5.92% |          52      2.96%      8.87% |          50      2.84%     11.72% |          44      2.50%     14.22% |         525     29.86%     44.08% |         525     29.86%     73.95% |          44      2.50%     76.45% |          52      2.96%     79.41% |          52      2.96%     82.37% |          52      2.96%     85.32% |          50      2.84%     88.17% |          52      2.96%     91.13% |          52      2.96%     94.08% |          52      2.96%     97.04% |          52      2.96%    100.00%
system.ruby.L1Cache_Controller.Fwd_GETS::total         1758                      
system.ruby.L1Cache_Controller.Data      |          26      7.47%      7.47% |          26      7.47%     14.94% |          26      7.47%     22.41% |          22      6.32%     28.74% |          22      6.32%     35.06% |           0      0.00%     35.06% |           0      0.00%     35.06% |          21      6.03%     41.09% |          26      7.47%     48.56% |          25      7.18%     55.75% |          26      7.47%     63.22% |          25      7.18%     70.40% |          26      7.47%     77.87% |          26      7.47%     85.34% |          26      7.47%     92.82% |          25      7.18%    100.00%
system.ruby.L1Cache_Controller.Data::total          348                      
system.ruby.L1Cache_Controller.Data_Exclusive |       55808      8.92%      8.92% |       56272      8.99%     17.91% |       46694      7.46%     25.37% |       36716      5.87%     31.24% |       15885      2.54%     33.78% |           8      0.00%     33.78% |          12      0.00%     33.78% |       46803      7.48%     41.26% |       93737     14.98%     56.24% |       15924      2.54%     58.79% |       75553     12.07%     70.86% |       26663      4.26%     75.12% |       37630      6.01%     81.14% |       75933     12.14%     93.27% |       26326      4.21%     97.48% |       15769      2.52%    100.00%
system.ruby.L1Cache_Controller.Data_Exclusive::total       625733                      
system.ruby.L1Cache_Controller.DataS_fromL1 |          75      4.27%      4.27% |          75      4.27%      8.53% |          75      4.27%     12.80% |          75      4.27%     17.06% |          75      4.27%     21.33% |         356     20.25%     41.58% |         352     20.02%     61.60% |          75      4.27%     65.87% |          75      4.27%     70.14% |          75      4.27%     74.40% |          75      4.27%     78.67% |          75      4.27%     82.94% |          75      4.27%     87.20% |          75      4.27%     91.47% |          75      4.27%     95.73% |          75      4.27%    100.00%
system.ruby.L1Cache_Controller.DataS_fromL1::total         1758                      
system.ruby.L1Cache_Controller.Data_all_Acks |       24193     11.95%     11.95% |       15194      7.51%     19.46% |       14534      7.18%     26.64% |       15134      7.48%     34.11% |       26857     13.27%     47.38% |         175      0.09%     47.47% |         175      0.09%     47.56% |       14638      7.23%     54.79% |        5233      2.59%     57.37% |        5016      2.48%     59.85% |       14818      7.32%     67.17% |       15459      7.64%     74.81% |       14767      7.30%     82.10% |        5860      2.89%     85.00% |       15011      7.42%     92.41% |       15355      7.59%    100.00%
system.ruby.L1Cache_Controller.Data_all_Acks::total       202419                      
system.ruby.L1Cache_Controller.Ack       |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           4      0.56%      0.97% |           0      0.00%      0.97% |         350     48.68%     49.65% |         350     48.68%     98.33% |           2      0.28%     98.61% |           1      0.14%     98.75% |           2      0.28%     99.03% |           1      0.14%     99.17% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           2      0.28%    100.00%
system.ruby.L1Cache_Controller.Ack::total          719                      
system.ruby.L1Cache_Controller.Ack_all   |          27      2.54%      2.54% |          27      2.54%      5.09% |          27      2.54%      7.63% |          23      2.17%      9.80% |          22      2.07%     11.88% |         350     32.99%     44.86% |         350     32.99%     77.85% |          22      2.07%     79.92% |          27      2.54%     82.47% |          26      2.45%     84.92% |          27      2.54%     87.46% |          26      2.45%     89.92% |          27      2.54%     92.46% |          27      2.54%     95.00% |          27      2.54%     97.55% |          26      2.45%    100.00%
system.ruby.L1Cache_Controller.Ack_all::total         1061                      
system.ruby.L1Cache_Controller.WB_Ack    |       77243      9.82%      9.82% |       67891      8.63%     18.45% |       58483      7.43%     25.88% |       48280      6.14%     32.02% |       39194      4.98%     37.00% |           0      0.00%     37.00% |           0      0.00%     37.00% |       58686      7.46%     44.46% |       96166     12.22%     56.68% |       18228      2.32%     59.00% |       87562     11.13%     70.13% |       39351      5.00%     75.13% |       49659      6.31%     81.44% |       78991     10.04%     91.48% |       38603      4.91%     96.39% |       28394      3.61%    100.00%
system.ruby.L1Cache_Controller.WB_Ack::total       786731                      
system.ruby.L1Cache_Controller.NP.Load   |       55885      8.91%      8.91% |       56350      8.98%     17.90% |       46771      7.46%     25.35% |       36794      5.87%     31.22% |       15962      2.55%     33.77% |         182      0.03%     33.79% |         182      0.03%     33.82% |       46880      7.47%     41.30% |       93814     14.96%     56.26% |       16002      2.55%     58.81% |       75631     12.06%     70.87% |       26741      4.26%     75.13% |       37708      6.01%     81.14% |       76011     12.12%     93.26% |       26404      4.21%     97.47% |       15847      2.53%    100.00%
system.ruby.L1Cache_Controller.NP.Load::total       627164                      
system.ruby.L1Cache_Controller.NP.Ifetch |        1663      6.40%      6.40% |        2496      9.61%     16.01% |        1665      6.41%     22.43% |        2500      9.63%     32.05% |        2484      9.56%     41.62% |           0      0.00%     41.62% |           0      0.00%     41.62% |        1677      6.46%     48.07% |        1702      6.55%     54.63% |        1665      6.41%     61.04% |        1694      6.52%     67.56% |        1701      6.55%     74.11% |        1670      6.43%     80.54% |        1711      6.59%     87.13% |        1666      6.41%     93.54% |        1677      6.46%    100.00%
system.ruby.L1Cache_Controller.NP.Ifetch::total        25971                      
system.ruby.L1Cache_Controller.NP.Store  |       22510     12.76%     12.76% |       12693      7.20%     19.96% |       12864      7.29%     27.25% |       12636      7.16%     34.42% |       24376     13.82%     48.24% |         175      0.10%     48.34% |         175      0.10%     48.44% |       12950      7.34%     55.78% |        3498      1.98%     57.76% |        3373      1.91%     59.68% |       13083      7.42%     67.09% |       13760      7.80%     74.90% |       13104      7.43%     82.33% |        4123      2.34%     84.66% |       13351      7.57%     92.23% |       13699      7.77%    100.00%
system.ruby.L1Cache_Controller.NP.Store::total       176370                      
system.ruby.L1Cache_Controller.NP.Inv    |         239      3.00%      3.00% |         443      5.56%      8.56% |         627      7.87%     16.42% |         429      5.38%     21.81% |         679      8.52%     30.33% |           0      0.00%     30.33% |           0      0.00%     30.33% |         617      7.74%     38.07% |         588      7.38%     45.45% |         716      8.98%     54.43% |         675      8.47%     62.90% |         547      6.86%     69.76% |         556      6.98%     76.74% |         634      7.95%     84.69% |         551      6.91%     91.61% |         669      8.39%    100.00%
system.ruby.L1Cache_Controller.NP.Inv::total         7970                      
system.ruby.L1Cache_Controller.I.Load    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |         182     50.00%     50.00% |         182     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.I.Load::total          364                      
system.ruby.L1Cache_Controller.I.Ifetch  |          44     11.31%     11.31% |          28      7.20%     18.51% |          29      7.46%     25.96% |          17      4.37%     30.33% |          17      4.37%     34.70% |           0      0.00%     34.70% |           0      0.00%     34.70% |          30      7.71%     42.42% |          57     14.65%     57.07% |           0      0.00%     57.07% |          64     16.45%     73.52% |          20      5.14%     78.66% |          16      4.11%     82.78% |          49     12.60%     95.37% |          17      4.37%     99.74% |           1      0.26%    100.00%
system.ruby.L1Cache_Controller.I.Ifetch::total          389                      
system.ruby.L1Cache_Controller.I.L1_Replacement |          19      4.55%      4.55% |          61     14.59%     19.14% |          35      8.37%     27.51% |          21      5.02%     32.54% |          18      4.31%     36.84% |           0      0.00%     36.84% |           0      0.00%     36.84% |          35      8.37%     45.22% |          58     13.88%     59.09% |           0      0.00%     59.09% |          70     16.75%     75.84% |          10      2.39%     78.23% |          13      3.11%     81.34% |          57     13.64%     94.98% |          16      3.83%     98.80% |           5      1.20%    100.00%
system.ruby.L1Cache_Controller.I.L1_Replacement::total          418                      
system.ruby.L1Cache_Controller.S.Load    |         521      3.53%      3.53% |         522      3.53%      7.06% |         521      3.53%     10.58% |         522      3.53%     14.11% |         522      3.53%     17.65% |        3760     25.44%     43.09% |        3716     25.14%     68.23% |         521      3.53%     71.75% |         521      3.53%     75.28% |         522      3.53%     78.81% |         522      3.53%     82.34% |         522      3.53%     85.87% |         522      3.53%     89.40% |         522      3.53%     92.94% |         522      3.53%     96.47% |         522      3.53%    100.00%
system.ruby.L1Cache_Controller.S.Load::total        14780                      
system.ruby.L1Cache_Controller.S.Ifetch  |     4794911      7.85%      7.85% |     4614762      7.55%     15.40% |     4416819      7.23%     22.63% |     4200034      6.87%     29.50% |     3989053      6.53%     36.03% |           0      0.00%     36.03% |           0      0.00%     36.03% |     4418084      7.23%     43.26% |     5223089      8.55%     51.80% |     3581414      5.86%     57.67% |     5026058      8.22%     65.89% |     4014998      6.57%     72.46% |     4214406      6.90%     79.36% |     4828211      7.90%     87.26% |     3998861      6.54%     93.80% |     3787312      6.20%    100.00%
system.ruby.L1Cache_Controller.S.Ifetch::total     61108012                      
system.ruby.L1Cache_Controller.S.Store   |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           0      0.00%      0.56% |         350     49.09%     49.65% |         350     49.09%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.S.Store::total          713                      
system.ruby.L1Cache_Controller.S.Inv     |         102      3.30%      3.30% |         206      6.66%      9.96% |         161      5.21%     15.16% |         162      5.24%     20.40% |         215      6.95%     27.35% |         203      6.56%     33.92% |         211      6.82%     40.74% |         160      5.17%     45.91% |         208      6.72%     52.63% |         262      8.47%     61.11% |         277      8.96%     70.06% |         173      5.59%     75.65% |         115      3.72%     79.37% |         243      7.86%     87.23% |         163      5.27%     92.50% |         232      7.50%    100.00%
system.ruby.L1Cache_Controller.S.Inv::total         3093                      
system.ruby.L1Cache_Controller.S.L1_Replacement |        1263      6.27%      6.27% |        2052     10.18%     16.45% |        1249      6.20%     22.64% |        2094     10.39%     33.03% |        2075     10.29%     43.32% |           0      0.00%     43.32% |           0      0.00%     43.32% |        1251      6.21%     49.53% |        1257      6.24%     55.76% |        1277      6.33%     62.10% |        1242      6.16%     68.26% |        1305      6.47%     74.73% |        1277      6.33%     81.07% |        1262      6.26%     87.33% |        1266      6.28%     93.61% |        1288      6.39%    100.00%
system.ruby.L1Cache_Controller.S.L1_Replacement::total        20158                      
system.ruby.L1Cache_Controller.E.Load    |      273001      7.05%      7.05% |      265844      6.87%     13.92% |      272968      7.05%     20.97% |      279988      7.23%     28.20% |      264044      6.82%     35.02% |          76      0.00%     35.02% |         120      0.00%     35.02% |      275186      7.11%     42.13% |      298067      7.70%     49.83% |      271889      7.02%     56.85% |      281379      7.27%     64.12% |      285360      7.37%     71.48% |      275577      7.12%     78.60% |      289308      7.47%     86.07% |      269527      6.96%     93.03% |      269705      6.97%    100.00%
system.ruby.L1Cache_Controller.E.Load::total      3872039                      
system.ruby.L1Cache_Controller.E.Store   |       44246      9.57%      9.57% |       44690      9.67%     19.24% |       35135      7.60%     26.84% |       25010      5.41%     32.25% |        4327      0.94%     33.19% |           0      0.00%     33.19% |           0      0.00%     33.19% |       35082      7.59%     40.77% |       82189     17.78%     58.55% |        4377      0.95%     59.50% |       63901     13.82%     73.32% |       15145      3.28%     76.60% |       25547      5.53%     82.13% |       63521     13.74%     95.87% |       14783      3.20%     99.07% |        4322      0.93%    100.00%
system.ruby.L1Cache_Controller.E.Store::total       462275                      
system.ruby.L1Cache_Controller.E.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      1.16%      1.16% |           2      2.33%      3.49% |           0      0.00%      3.49% |           0      0.00%      3.49% |           0      0.00%      3.49% |          72     83.72%     87.21% |           0      0.00%     87.21% |           2      2.33%     89.53% |           0      0.00%     89.53% |           0      0.00%     89.53% |           0      0.00%     89.53% |           9     10.47%    100.00%
system.ruby.L1Cache_Controller.E.Inv::total           86                      
system.ruby.L1Cache_Controller.E.L1_Replacement |       11373      7.07%      7.07% |       11399      7.09%     14.16% |       11372      7.07%     21.23% |       11523      7.16%     28.39% |       11373      7.07%     35.46% |           0      0.00%     35.46% |           0      0.00%     35.46% |       11536      7.17%     42.64% |       11357      7.06%     49.70% |       11359      7.06%     56.76% |       11463      7.13%     63.89% |       11330      7.04%     70.93% |       11905      7.40%     78.33% |       12230      7.60%     85.94% |       11359      7.06%     93.00% |       11260      7.00%    100.00%
system.ruby.L1Cache_Controller.E.L1_Replacement::total       160839                      
system.ruby.L1Cache_Controller.E.Fwd_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           4     40.00%     40.00% |           6     60.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L1Cache_Controller.E.Fwd_GETX::total           10                      
system.ruby.L1Cache_Controller.M.Load    |      603944      8.57%      8.57% |      573766      8.14%     16.71% |      519236      7.37%     24.08% |      460710      6.54%     30.62% |      420532      5.97%     36.59% |           0      0.00%     36.59% |           0      0.00%     36.59% |      516934      7.34%     43.92% |      690895      9.80%     53.72% |      326626      4.63%     58.36% |      655447      9.30%     67.66% |      410850      5.83%     73.49% |      467806      6.64%     80.13% |      604951      8.58%     88.71% |      423074      6.00%     94.72% |      372329      5.28%    100.00%
system.ruby.L1Cache_Controller.M.Load::total      7047100                      
system.ruby.L1Cache_Controller.M.Store   |      401146      7.99%      7.99% |      382141      7.61%     15.60% |      363189      7.23%     22.84% |      342630      6.82%     29.66% |      324911      6.47%     36.13% |        3675      0.07%     36.21% |        3675      0.07%     36.28% |      363346      7.24%     43.52% |      437691      8.72%     52.24% |      281288      5.60%     57.84% |      421172      8.39%     66.23% |      325230      6.48%     72.71% |      343680      6.85%     79.55% |      399398      7.96%     87.51% |      323556      6.44%     93.95% |      303573      6.05%    100.00%
system.ruby.L1Cache_Controller.M.Store::total      5020301                      
system.ruby.L1Cache_Controller.M.Inv     |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           1      0.25%      0.25% |          18      4.57%      4.82% |           0      0.00%      4.82% |           0      0.00%      4.82% |           1      0.25%      5.08% |           0      0.00%      5.08% |         264     67.01%     72.08% |           0      0.00%     72.08% |          11      2.79%     74.87% |           1      0.25%     75.13% |           0      0.00%     75.13% |           8      2.03%     77.16% |          90     22.84%    100.00%
system.ruby.L1Cache_Controller.M.Inv::total          394                      
system.ruby.L1Cache_Controller.M.L1_Replacement |       65870     10.52%     10.52% |       56492      9.03%     19.55% |       47111      7.53%     27.08% |       36757      5.87%     32.95% |       27821      4.45%     37.39% |           0      0.00%     37.39% |           0      0.00%     37.39% |       47150      7.53%     44.93% |       84809     13.55%     58.48% |        6869      1.10%     59.58% |       76099     12.16%     71.73% |       28021      4.48%     76.21% |       37754      6.03%     82.24% |       66761     10.67%     92.91% |       27244      4.35%     97.26% |       17134      2.74%    100.00%
system.ruby.L1Cache_Controller.M.L1_Replacement::total       625892                      
system.ruby.L1Cache_Controller.M.Fwd_GETS |          52      2.96%      2.96% |          52      2.96%      5.92% |          52      2.96%      8.87% |          50      2.84%     11.72% |          44      2.50%     14.22% |         525     29.86%     44.08% |         525     29.86%     73.95% |          44      2.50%     76.45% |          52      2.96%     79.41% |          52      2.96%     82.37% |          52      2.96%     85.32% |          50      2.84%     88.17% |          52      2.96%     91.13% |          52      2.96%     94.08% |          52      2.96%     97.04% |          52      2.96%    100.00%
system.ruby.L1Cache_Controller.M.Fwd_GETS::total         1758                      
system.ruby.L1Cache_Controller.IS.Data_Exclusive |       55808      8.92%      8.92% |       56272      8.99%     17.91% |       46694      7.46%     25.37% |       36716      5.87%     31.24% |       15885      2.54%     33.78% |           8      0.00%     33.78% |          12      0.00%     33.78% |       46803      7.48%     41.26% |       93737     14.98%     56.24% |       15924      2.54%     58.79% |       75553     12.07%     70.86% |       26663      4.26%     75.12% |       37630      6.01%     81.14% |       75933     12.14%     93.27% |       26326      4.21%     97.48% |       15769      2.52%    100.00%
system.ruby.L1Cache_Controller.IS.Data_Exclusive::total       625733                      
system.ruby.L1Cache_Controller.IS.DataS_fromL1 |          75      4.27%      4.27% |          75      4.27%      8.53% |          75      4.27%     12.80% |          75      4.27%     17.06% |          75      4.27%     21.33% |         356     20.25%     41.58% |         352     20.02%     61.60% |          75      4.27%     65.87% |          75      4.27%     70.14% |          75      4.27%     74.40% |          75      4.27%     78.67% |          75      4.27%     82.94% |          75      4.27%     87.20% |          75      4.27%     91.47% |          75      4.27%     95.73% |          75      4.27%    100.00%
system.ruby.L1Cache_Controller.IS.DataS_fromL1::total         1758                      
system.ruby.L1Cache_Controller.IS.Data_all_Acks |        1709      6.47%      6.47% |        2527      9.57%     16.05% |        1696      6.42%     22.47% |        2520      9.55%     32.02% |        2503      9.48%     41.50% |           0      0.00%     41.50% |           0      0.00%     41.50% |        1709      6.47%     47.98% |        1761      6.67%     54.65% |        1668      6.32%     60.97% |        1761      6.67%     67.64% |        1724      6.53%     74.17% |        1689      6.40%     80.57% |        1763      6.68%     87.24% |        1686      6.39%     93.63% |        1681      6.37%    100.00%
system.ruby.L1Cache_Controller.IS.Data_all_Acks::total        26397                      
system.ruby.L1Cache_Controller.IM.Data   |          26      7.47%      7.47% |          26      7.47%     14.94% |          26      7.47%     22.41% |          22      6.32%     28.74% |          22      6.32%     35.06% |           0      0.00%     35.06% |           0      0.00%     35.06% |          21      6.03%     41.09% |          26      7.47%     48.56% |          25      7.18%     55.75% |          26      7.47%     63.22% |          25      7.18%     70.40% |          26      7.47%     77.87% |          26      7.47%     85.34% |          26      7.47%     92.82% |          25      7.18%    100.00%
system.ruby.L1Cache_Controller.IM.Data::total          348                      
system.ruby.L1Cache_Controller.IM.Data_all_Acks |       22484     12.77%     12.77% |       12667      7.20%     19.97% |       12838      7.29%     27.26% |       12614      7.17%     34.43% |       24354     13.84%     48.26% |         175      0.10%     48.36% |         175      0.10%     48.46% |       12929      7.35%     55.81% |        3472      1.97%     57.78% |        3348      1.90%     59.68% |       13057      7.42%     67.10% |       13735      7.80%     74.90% |       13078      7.43%     82.33% |        4097      2.33%     84.66% |       13325      7.57%     92.23% |       13674      7.77%    100.00%
system.ruby.L1Cache_Controller.IM.Data_all_Acks::total       176022                      
system.ruby.L1Cache_Controller.IM.Ack    |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           3     50.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           0      0.00%     50.00% |           1     16.67%     66.67% |           0      0.00%     66.67% |           1     16.67%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           0      0.00%     83.33% |           1     16.67%    100.00%
system.ruby.L1Cache_Controller.IM.Ack::total            6                      
system.ruby.L1Cache_Controller.SM.Ack    |           1      0.14%      0.14% |           1      0.14%      0.28% |           1      0.14%      0.42% |           1      0.14%      0.56% |           0      0.00%      0.56% |         350     49.09%     49.65% |         350     49.09%     98.74% |           1      0.14%     98.88% |           1      0.14%     99.02% |           1      0.14%     99.16% |           1      0.14%     99.30% |           1      0.14%     99.44% |           1      0.14%     99.58% |           1      0.14%     99.72% |           1      0.14%     99.86% |           1      0.14%    100.00%
system.ruby.L1Cache_Controller.SM.Ack::total          713                      
system.ruby.L1Cache_Controller.SM.Ack_all |          27      2.54%      2.54% |          27      2.54%      5.09% |          27      2.54%      7.63% |          23      2.17%      9.80% |          22      2.07%     11.88% |         350     32.99%     44.86% |         350     32.99%     77.85% |          22      2.07%     79.92% |          27      2.54%     82.47% |          26      2.45%     84.92% |          27      2.54%     87.46% |          26      2.45%     89.92% |          27      2.54%     92.46% |          27      2.54%     95.00% |          27      2.54%     97.55% |          26      2.45%    100.00%
system.ruby.L1Cache_Controller.SM.Ack_all::total         1061                      
system.ruby.L1Cache_Controller.M_I.Ifetch |           1      7.14%      7.14% |           1      7.14%     14.29% |           1      7.14%     21.43% |           1      7.14%     28.57% |           1      7.14%     35.71% |           0      0.00%     35.71% |           0      0.00%     35.71% |           1      7.14%     42.86% |           1      7.14%     50.00% |           1      7.14%     57.14% |           1      7.14%     64.29% |           1      7.14%     71.43% |           1      7.14%     78.57% |           1      7.14%     85.71% |           1      7.14%     92.86% |           1      7.14%    100.00%
system.ruby.L1Cache_Controller.M_I.Ifetch::total           14                      
system.ruby.L1Cache_Controller.M_I.WB_Ack |       77243      9.82%      9.82% |       67891      8.63%     18.45% |       58483      7.43%     25.88% |       48280      6.14%     32.02% |       39194      4.98%     37.00% |           0      0.00%     37.00% |           0      0.00%     37.00% |       58686      7.46%     44.46% |       96166     12.22%     56.68% |       18228      2.32%     59.00% |       87562     11.13%     70.13% |       39351      5.00%     75.13% |       49659      6.31%     81.44% |       78991     10.04%     91.48% |       38603      4.91%     96.39% |       28394      3.61%    100.00%
system.ruby.L1Cache_Controller.M_I.WB_Ack::total       786731                      
system.ruby.L2Cache_Controller.L1_GET_INSTR |        1599      6.07%      6.07% |        1512      5.74%     11.80% |        1773      6.73%     18.53% |        1362      5.17%     23.69% |        1707      6.48%     30.17% |        1443      5.47%     35.64% |        1500      5.69%     41.33% |        1411      5.35%     46.68% |        1506      5.71%     52.40% |        1295      4.91%     57.31% |        1430      5.42%     62.73% |        1425      5.41%     68.14% |        1390      5.27%     73.41% |        1449      5.50%     78.91% |        4116     15.61%     94.52% |        1444      5.48%    100.00%
system.ruby.L2Cache_Controller.L1_GET_INSTR::total        26362                      
system.ruby.L2Cache_Controller.L1_GETS   |       39118      6.23%      6.23% |       38994      6.21%     12.45% |       38757      6.18%     18.62% |       39301      6.26%     24.89% |       38678      6.16%     31.05% |       38779      6.18%     37.23% |       38954      6.21%     43.44% |       39163      6.24%     49.68% |       39307      6.26%     55.94% |       38880      6.20%     62.14% |       39201      6.25%     68.38% |       40041      6.38%     74.77% |       39775      6.34%     81.10% |       39801      6.34%     87.45% |       40148      6.40%     93.84% |       38631      6.16%    100.00%
system.ruby.L2Cache_Controller.L1_GETS::total       627528                      
system.ruby.L2Cache_Controller.L1_GETX   |       10920      6.19%      6.19% |       11092      6.29%     12.48% |       11210      6.36%     18.84% |       11162      6.33%     25.17% |       11034      6.26%     31.42% |       10955      6.21%     37.63% |       10903      6.18%     43.81% |       11089      6.29%     50.10% |       10934      6.20%     56.30% |       10964      6.22%     62.52% |       10971      6.22%     68.74% |       10892      6.18%     74.91% |       10863      6.16%     81.07% |       10825      6.14%     87.21% |       11556      6.55%     93.76% |       11000      6.24%    100.00%
system.ruby.L2Cache_Controller.L1_GETX::total       176370                      
system.ruby.L2Cache_Controller.L1_UPGRADE |          28      3.93%      3.93% |          28      3.93%      7.85% |          41      5.75%     13.60% |          28      3.93%     17.53% |          28      3.93%     21.46% |          56      7.85%     29.31% |          56      7.85%     37.17% |          56      7.85%     45.02% |          56      7.85%     52.88% |          56      7.85%     60.73% |          56      7.85%     68.58% |          56      7.85%     76.44% |          56      7.85%     84.29% |          56      7.85%     92.15% |          28      3.93%     96.07% |          28      3.93%    100.00%
system.ruby.L2Cache_Controller.L1_UPGRADE::total          713                      
system.ruby.L2Cache_Controller.L1_PUTX   |       49030      6.23%      6.23% |       49078      6.24%     12.47% |       48905      6.22%     18.69% |       49399      6.28%     24.97% |       48651      6.18%     31.15% |       48614      6.18%     37.33% |       48737      6.19%     43.52% |       49135      6.25%     49.77% |       49125      6.24%     56.01% |       48717      6.19%     62.21% |       49062      6.24%     68.44% |       49817      6.33%     74.77% |       49575      6.30%     81.08% |       49564      6.30%     87.38% |       50696      6.44%     93.82% |       48626      6.18%    100.00%
system.ruby.L2Cache_Controller.L1_PUTX::total       786731                      
system.ruby.L2Cache_Controller.L2_Replacement |        4358      6.37%      6.37% |        4237      6.19%     12.56% |        4249      6.21%     18.76% |        4313      6.30%     25.07% |        4219      6.16%     31.23% |        4240      6.19%     37.42% |        4213      6.16%     43.58% |        4244      6.20%     49.78% |        4310      6.30%     56.08% |        4173      6.10%     62.17% |        4261      6.23%     68.40% |        4275      6.25%     74.64% |        4270      6.24%     80.88% |        4376      6.39%     87.28% |        4394      6.42%     93.69% |        4316      6.31%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement::total        68448                      
system.ruby.L2Cache_Controller.L2_Replacement_clean |        3901      6.27%      6.27% |        3849      6.19%     12.47% |        3732      6.00%     18.47% |        3842      6.18%     24.65% |        3763      6.05%     30.70% |        3929      6.32%     37.02% |        3955      6.36%     43.38% |        3931      6.32%     49.71% |        4027      6.48%     56.18% |        3759      6.05%     62.23% |        3810      6.13%     68.36% |        3877      6.24%     74.59% |        3989      6.42%     81.01% |        3951      6.36%     87.37% |        3966      6.38%     93.74% |        3889      6.26%    100.00%
system.ruby.L2Cache_Controller.L2_Replacement_clean::total        62170                      
system.ruby.L2Cache_Controller.Mem_Data  |       40151      6.27%      6.27% |       39949      6.23%     12.50% |       39856      6.22%     18.72% |       40048      6.25%     24.97% |       39841      6.22%     31.18% |       40021      6.25%     37.43% |       40036      6.25%     43.68% |       40099      6.26%     49.93% |       40248      6.28%     56.21% |       39793      6.21%     62.42% |       39975      6.24%     68.66% |       40052      6.25%     74.91% |       40182      6.27%     81.18% |       40231      6.28%     87.46% |       40285      6.29%     93.75% |       40081      6.25%    100.00%
system.ruby.L2Cache_Controller.Mem_Data::total       640848                      
system.ruby.L2Cache_Controller.Mem_Ack   |        8259      6.32%      6.32% |        8086      6.19%     12.51% |        7981      6.11%     18.62% |        8155      6.24%     24.87% |        7982      6.11%     30.98% |        8169      6.25%     37.23% |        8168      6.25%     43.49% |        8175      6.26%     49.74% |        8337      6.38%     56.13% |        7932      6.07%     62.20% |        8071      6.18%     68.38% |        8152      6.24%     74.62% |        8259      6.32%     80.94% |        8327      6.38%     87.32% |        8360      6.40%     93.72% |        8205      6.28%    100.00%
system.ruby.L2Cache_Controller.Mem_Ack::total       130618                      
system.ruby.L2Cache_Controller.WB_Data   |         100      4.65%      4.65% |          98      4.55%      9.20% |         118      5.48%     14.68% |         125      5.81%     20.49% |         122      5.67%     26.16% |         168      7.81%     33.97% |         156      7.25%     41.22% |         163      7.57%     48.79% |         157      7.30%     56.09% |         167      7.76%     63.85% |         159      7.39%     71.24% |         162      7.53%     78.76% |         136      6.32%     85.08% |         136      6.32%     91.40% |          91      4.23%     95.63% |          94      4.37%    100.00%
system.ruby.L2Cache_Controller.WB_Data::total         2152                      
system.ruby.L2Cache_Controller.Ack       |           2      4.26%      4.26% |           2      4.26%      8.51% |           2      4.26%     12.77% |           4      8.51%     21.28% |           1      2.13%     23.40% |           5     10.64%     34.04% |           5     10.64%     44.68% |           3      6.38%     51.06% |           3      6.38%     57.45% |           4      8.51%     65.96% |           5     10.64%     76.60% |           2      4.26%     80.85% |           5     10.64%     91.49% |           1      2.13%     93.62% |           1      2.13%     95.74% |           2      4.26%    100.00%
system.ruby.L2Cache_Controller.Ack::total           47                      
system.ruby.L2Cache_Controller.Ack_all   |         599      5.97%      5.97% |         665      6.63%     12.60% |         667      6.65%     19.24% |         590      5.88%     25.12% |         612      6.10%     31.22% |         680      6.78%     38.00% |         670      6.68%     44.67% |         636      6.34%     51.01% |         684      6.82%     57.83% |         520      5.18%     63.01% |         549      5.47%     68.48% |         641      6.39%     74.87% |         612      6.10%     80.97% |         606      6.04%     87.01% |         686      6.84%     93.84% |         618      6.16%    100.00%
system.ruby.L2Cache_Controller.Ack_all::total        10035                      
system.ruby.L2Cache_Controller.Unblock   |          70      3.98%      3.98% |          70      3.98%      7.96% |          98      5.57%     13.54% |          98      5.57%     19.11% |          98      5.57%     24.69% |         140      7.96%     32.65% |         140      7.96%     40.61% |         140      7.96%     48.58% |         136      7.74%     56.31% |         136      7.74%     64.05% |         132      7.51%     71.56% |         136      7.74%     79.29% |         112      6.37%     85.67% |         112      6.37%     92.04% |          70      3.98%     96.02% |          70      3.98%    100.00%
system.ruby.L2Cache_Controller.Unblock::total         1758                      
system.ruby.L2Cache_Controller.Exclusive_Unblock |       49996      6.23%      6.23% |       50044      6.23%     12.46% |       49897      6.22%     18.68% |       50393      6.28%     24.95% |       49642      6.18%     31.14% |       49650      6.18%     37.32% |       49773      6.20%     43.52% |       50168      6.25%     49.77% |       50151      6.25%     56.02% |       49750      6.20%     62.21% |       50096      6.24%     68.45% |       50853      6.33%     74.79% |       50582      6.30%     81.09% |       50570      6.30%     87.39% |       51662      6.44%     93.82% |       49589      6.18%    100.00%
system.ruby.L2Cache_Controller.Exclusive_Unblock::total       802816                      
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR |        1358      6.40%      6.40% |        1361      6.42%     12.82% |        1497      7.06%     19.87% |        1298      6.12%     25.99% |        1347      6.35%     32.34% |        1346      6.34%     38.68% |        1284      6.05%     44.74% |        1294      6.10%     50.84% |        1362      6.42%     57.26% |        1164      5.49%     62.74% |        1248      5.88%     68.63% |        1266      5.97%     74.59% |        1230      5.80%     80.39% |        1302      6.14%     86.53% |        1513      7.13%     93.66% |        1345      6.34%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GET_INSTR::total        21215                      
system.ruby.L2Cache_Controller.NP.L1_GETS |       29165      6.28%      6.28% |       28862      6.21%     12.49% |       28606      6.15%     18.64% |       29043      6.25%     24.89% |       28775      6.19%     31.08% |       28974      6.23%     37.31% |       29054      6.25%     43.57% |       29095      6.26%     49.83% |       29221      6.29%     56.11% |       28996      6.24%     62.35% |       29061      6.25%     68.61% |       29151      6.27%     74.88% |       29318      6.31%     81.19% |       29264      6.30%     87.48% |       29098      6.26%     93.74% |       29078      6.26%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETS::total       464761                      
system.ruby.L2Cache_Controller.NP.L1_GETX |        9628      6.22%      6.22% |        9726      6.28%     12.50% |        9753      6.30%     18.79% |        9707      6.27%     25.06% |        9719      6.28%     31.34% |        9701      6.26%     37.60% |        9698      6.26%     43.86% |        9710      6.27%     50.13% |        9665      6.24%     56.37% |        9633      6.22%     62.59% |        9666      6.24%     68.83% |        9635      6.22%     75.06% |        9634      6.22%     81.28% |        9665      6.24%     87.52% |        9674      6.25%     93.76% |        9658      6.24%    100.00%
system.ruby.L2Cache_Controller.NP.L1_GETX::total       154872                      
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR |         227      4.46%      4.46% |         151      2.97%      7.43% |         275      5.40%     12.83% |          64      1.26%     14.09% |         359      7.05%     21.14% |          97      1.91%     23.05% |         216      4.24%     27.29% |         117      2.30%     29.59% |         130      2.55%     32.15% |         117      2.30%     34.45% |         182      3.58%     38.02% |         159      3.12%     41.15% |         160      3.14%     44.29% |         147      2.89%     47.18% |        2589     50.87%     98.05% |          99      1.95%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GET_INSTR::total         5089                      
system.ruby.L2Cache_Controller.SS.L1_GETS |           0      0.00%      0.00% |           0      0.00%      0.00% |          13     35.14%     35.14% |           0      0.00%     35.14% |           0      0.00%     35.14% |           0      0.00%     35.14% |           0      0.00%     35.14% |           0      0.00%     35.14% |          10     27.03%     62.16% |          14     37.84%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETS::total           37                      
system.ruby.L2Cache_Controller.SS.L1_GETX |          14      3.95%      3.95% |          14      3.95%      7.91% |          28      7.91%     15.82% |          28      7.91%     23.73% |          28      7.91%     31.64% |          28      7.91%     39.55% |          28      7.91%     47.46% |          28      7.91%     55.37% |          26      7.34%     62.71% |          26      7.34%     70.06% |          24      6.78%     76.84% |          26      7.34%     84.18% |          14      3.95%     88.14% |          14      3.95%     92.09% |          14      3.95%     96.05% |          14      3.95%    100.00%
system.ruby.L2Cache_Controller.SS.L1_GETX::total          354                      
system.ruby.L2Cache_Controller.SS.L1_UPGRADE |          28      3.93%      3.93% |          28      3.93%      7.85% |          41      5.75%     13.60% |          28      3.93%     17.53% |          28      3.93%     21.46% |          56      7.85%     29.31% |          56      7.85%     37.17% |          56      7.85%     45.02% |          56      7.85%     52.88% |          56      7.85%     60.73% |          56      7.85%     68.58% |          56      7.85%     76.44% |          56      7.85%     84.29% |          56      7.85%     92.15% |          28      3.93%     96.07% |          28      3.93%    100.00%
system.ruby.L2Cache_Controller.SS.L1_UPGRADE::total          713                      
system.ruby.L2Cache_Controller.SS.L2_Replacement |           2      4.26%      4.26% |           2      4.26%      8.51% |           2      4.26%     12.77% |           4      8.51%     21.28% |           1      2.13%     23.40% |           5     10.64%     34.04% |           5     10.64%     44.68% |           3      6.38%     51.06% |           3      6.38%     57.45% |           4      8.51%     65.96% |           5     10.64%     76.60% |           2      4.26%     80.85% |           5     10.64%     91.49% |           1      2.13%     93.62% |           1      2.13%     95.74% |           2      4.26%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement::total           47                      
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean |         590      5.96%      5.96% |         659      6.66%     12.61% |         660      6.67%     19.28% |         579      5.85%     25.13% |         605      6.11%     31.24% |         672      6.79%     38.02% |         658      6.65%     44.67% |         629      6.35%     51.02% |         674      6.81%     57.83% |         511      5.16%     62.99% |         537      5.42%     68.41% |         632      6.38%     74.79% |         600      6.06%     80.85% |         601      6.07%     86.92% |         680      6.87%     93.79% |         615      6.21%    100.00%
system.ruby.L2Cache_Controller.SS.L2_Replacement_clean::total         9902                      
system.ruby.L2Cache_Controller.M.L1_GET_INSTR |          14     25.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |           0      0.00%     25.00% |          14     25.00%     50.00% |          14     25.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |           0      0.00%     75.00% |          14     25.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M.L1_GET_INSTR::total           56                      
system.ruby.L2Cache_Controller.M.L1_GETS |        9883      6.14%      6.14% |       10062      6.25%     12.39% |       10040      6.24%     18.63% |       10160      6.31%     24.94% |        9805      6.09%     31.03% |        9665      6.00%     37.03% |        9760      6.06%     43.10% |        9928      6.17%     49.27% |        9940      6.17%     55.44% |        9734      6.05%     61.49% |       10008      6.22%     67.70% |       10754      6.68%     74.38% |       10345      6.43%     80.81% |       10425      6.48%     87.29% |       10980      6.82%     94.11% |        9483      5.89%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETS::total       160972                      
system.ruby.L2Cache_Controller.M.L1_GETX |        1278      6.05%      6.05% |        1352      6.40%     12.44% |        1429      6.76%     19.21% |        1427      6.75%     25.96% |        1287      6.09%     32.05% |        1226      5.80%     37.85% |        1177      5.57%     43.42% |        1351      6.39%     49.81% |        1241      5.87%     55.68% |        1303      6.17%     61.85% |        1277      6.04%     67.89% |        1229      5.82%     73.71% |        1215      5.75%     79.45% |        1146      5.42%     84.88% |        1868      8.84%     93.72% |        1328      6.28%    100.00%
system.ruby.L2Cache_Controller.M.L1_GETX::total        21134                      
system.ruby.L2Cache_Controller.M.L2_Replacement |        4348      6.37%      6.37% |        4231      6.19%     12.56% |        4237      6.20%     18.76% |        4301      6.30%     25.06% |        4210      6.16%     31.22% |        4230      6.19%     37.41% |        4203      6.15%     43.57% |        4237      6.20%     49.77% |        4300      6.30%     56.07% |        4164      6.10%     62.16% |        4251      6.22%     68.38% |        4265      6.24%     74.63% |        4262      6.24%     80.87% |        4371      6.40%     87.27% |        4387      6.42%     93.69% |        4311      6.31%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement::total        68308                      
system.ruby.L2Cache_Controller.M.L2_Replacement_clean |        3282      6.33%      6.33% |        3162      6.09%     12.42% |        3057      5.89%     18.31% |        3237      6.24%     24.55% |        3136      6.04%     30.60% |        3231      6.23%     36.82% |        3279      6.32%     43.14% |        3279      6.32%     49.47% |        3332      6.42%     55.89% |        3217      6.20%     62.09% |        3244      6.25%     68.34% |        3220      6.21%     74.55% |        3361      6.48%     81.03% |        3326      6.41%     87.44% |        3266      6.30%     93.73% |        3252      6.27%    100.00%
system.ruby.L2Cache_Controller.M.L2_Replacement_clean::total        51881                      
system.ruby.L2Cache_Controller.MT.L1_GETS |          70      3.98%      3.98% |          70      3.98%      7.96% |          98      5.57%     13.54% |          98      5.57%     19.11% |          98      5.57%     24.69% |         140      7.96%     32.65% |         140      7.96%     40.61% |         140      7.96%     48.58% |         136      7.74%     56.31% |         136      7.74%     64.05% |         132      7.51%     71.56% |         136      7.74%     79.29% |         112      6.37%     85.67% |         112      6.37%     92.04% |          70      3.98%     96.02% |          70      3.98%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETS::total         1758                      
system.ruby.L2Cache_Controller.MT.L1_GETX |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           0      0.00%      0.00% |           2     20.00%     20.00% |           2     20.00%     40.00% |           4     40.00%     80.00% |           2     20.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT.L1_GETX::total           10                      
system.ruby.L2Cache_Controller.MT.L1_PUTX |       49030      6.23%      6.23% |       49078      6.24%     12.47% |       48905      6.22%     18.69% |       49399      6.28%     24.97% |       48651      6.18%     31.15% |       48614      6.18%     37.33% |       48737      6.19%     43.52% |       49135      6.25%     49.77% |       49125      6.24%     56.01% |       48717      6.19%     62.21% |       49062      6.24%     68.44% |       49817      6.33%     74.77% |       49575      6.30%     81.08% |       49564      6.30%     87.38% |       50696      6.44%     93.82% |       48626      6.18%    100.00%
system.ruby.L2Cache_Controller.MT.L1_PUTX::total       786731                      
system.ruby.L2Cache_Controller.MT.L2_Replacement |           8      8.60%      8.60% |           4      4.30%     12.90% |          10     10.75%     23.66% |           8      8.60%     32.26% |           8      8.60%     40.86% |           5      5.38%     46.24% |           5      5.38%     51.61% |           4      4.30%     55.91% |           7      7.53%     63.44% |           5      5.38%     68.82% |           5      5.38%     74.19% |           8      8.60%     82.80% |           3      3.23%     86.02% |           4      4.30%     90.32% |           6      6.45%     96.77% |           3      3.23%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement::total           93                      
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean |          29      7.49%      7.49% |          28      7.24%     14.73% |          15      3.88%     18.60% |          26      6.72%     25.32% |          22      5.68%     31.01% |          26      6.72%     37.73% |          18      4.65%     42.38% |          23      5.94%     48.32% |          21      5.43%     53.75% |          31      8.01%     61.76% |          29      7.49%     69.25% |          25      6.46%     75.71% |          28      7.24%     82.95% |          24      6.20%     89.15% |          20      5.17%     94.32% |          22      5.68%    100.00%
system.ruby.L2Cache_Controller.MT.L2_Replacement_clean::total          387                      
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR |           0      0.00%      0.00% |           0      0.00%      0.00% |           1     50.00%     50.00% |           0      0.00%     50.00% |           1     50.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.M_I.L1_GET_INSTR::total            2                      
system.ruby.L2Cache_Controller.M_I.Mem_Ack |        8259      6.32%      6.32% |        8086      6.19%     12.51% |        7981      6.11%     18.62% |        8155      6.24%     24.87% |        7982      6.11%     30.98% |        8169      6.25%     37.23% |        8168      6.25%     43.49% |        8175      6.26%     49.74% |        8337      6.38%     56.13% |        7932      6.07%     62.20% |        8071      6.18%     68.38% |        8152      6.24%     74.62% |        8259      6.32%     80.94% |        8327      6.38%     87.32% |        8360      6.40%     93.72% |        8205      6.28%    100.00%
system.ruby.L2Cache_Controller.M_I.Mem_Ack::total       130618                      
system.ruby.L2Cache_Controller.MT_I.WB_Data |           2      4.88%      4.88% |           2      4.88%      9.76% |           5     12.20%     21.95% |           4      9.76%     31.71% |           4      9.76%     41.46% |           3      7.32%     48.78% |           1      2.44%     51.22% |           1      2.44%     53.66% |           3      7.32%     60.98% |           3      7.32%     68.29% |           1      2.44%     70.73% |           4      9.76%     80.49% |           2      4.88%     85.37% |           1      2.44%     87.80% |           2      4.88%     92.68% |           3      7.32%    100.00%
system.ruby.L2Cache_Controller.MT_I.WB_Data::total           41                      
system.ruby.L2Cache_Controller.MT_I.Ack_all |           6     11.54%     11.54% |           2      3.85%     15.38% |           5      9.62%     25.00% |           4      7.69%     32.69% |           4      7.69%     40.38% |           2      3.85%     44.23% |           4      7.69%     51.92% |           3      5.77%     57.69% |           4      7.69%     65.38% |           2      3.85%     69.23% |           4      7.69%     76.92% |           4      7.69%     84.62% |           1      1.92%     86.54% |           3      5.77%     92.31% |           4      7.69%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_I.Ack_all::total           52                      
system.ruby.L2Cache_Controller.MCT_I.WB_Data |          28      7.93%      7.93% |          26      7.37%     15.30% |          15      4.25%     19.55% |          23      6.52%     26.06% |          20      5.67%     31.73% |          25      7.08%     38.81% |          15      4.25%     43.06% |          22      6.23%     49.29% |          18      5.10%     54.39% |          28      7.93%     62.32% |          26      7.37%     69.69% |          22      6.23%     75.92% |          22      6.23%     82.15% |          23      6.52%     88.67% |          19      5.38%     94.05% |          21      5.95%    100.00%
system.ruby.L2Cache_Controller.MCT_I.WB_Data::total          353                      
system.ruby.L2Cache_Controller.MCT_I.Ack_all |           1      2.94%      2.94% |           2      5.88%      8.82% |           0      0.00%      8.82% |           3      8.82%     17.65% |           2      5.88%     23.53% |           1      2.94%     26.47% |           3      8.82%     35.29% |           1      2.94%     38.24% |           3      8.82%     47.06% |           3      8.82%     55.88% |           3      8.82%     64.71% |           3      8.82%     73.53% |           6     17.65%     91.18% |           1      2.94%     94.12% |           1      2.94%     97.06% |           1      2.94%    100.00%
system.ruby.L2Cache_Controller.MCT_I.Ack_all::total           34                      
system.ruby.L2Cache_Controller.I_I.Ack_all |         590      5.96%      5.96% |         659      6.66%     12.61% |         660      6.67%     19.28% |         579      5.85%     25.13% |         605      6.11%     31.24% |         672      6.79%     38.02% |         658      6.65%     44.67% |         629      6.35%     51.02% |         674      6.81%     57.83% |         511      5.16%     62.99% |         537      5.42%     68.41% |         632      6.38%     74.79% |         600      6.06%     80.85% |         601      6.07%     86.92% |         680      6.87%     93.79% |         615      6.21%    100.00%
system.ruby.L2Cache_Controller.I_I.Ack_all::total         9902                      
system.ruby.L2Cache_Controller.S_I.Ack   |           2      4.26%      4.26% |           2      4.26%      8.51% |           2      4.26%     12.77% |           4      8.51%     21.28% |           1      2.13%     23.40% |           5     10.64%     34.04% |           5     10.64%     44.68% |           3      6.38%     51.06% |           3      6.38%     57.45% |           4      8.51%     65.96% |           5     10.64%     76.60% |           2      4.26%     80.85% |           5     10.64%     91.49% |           1      2.13%     93.62% |           1      2.13%     95.74% |           2      4.26%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack::total           47                      
system.ruby.L2Cache_Controller.S_I.Ack_all |           2      4.26%      4.26% |           2      4.26%      8.51% |           2      4.26%     12.77% |           4      8.51%     21.28% |           1      2.13%     23.40% |           5     10.64%     34.04% |           5     10.64%     44.68% |           3      6.38%     51.06% |           3      6.38%     57.45% |           4      8.51%     65.96% |           5     10.64%     76.60% |           2      4.26%     80.85% |           5     10.64%     91.49% |           1      2.13%     93.62% |           1      2.13%     95.74% |           2      4.26%    100.00%
system.ruby.L2Cache_Controller.S_I.Ack_all::total           47                      
system.ruby.L2Cache_Controller.ISS.Mem_Data |       29165      6.28%      6.28% |       28862      6.21%     12.49% |       28606      6.15%     18.64% |       29043      6.25%     24.89% |       28775      6.19%     31.08% |       28974      6.23%     37.31% |       29054      6.25%     43.57% |       29095      6.26%     49.83% |       29221      6.29%     56.11% |       28996      6.24%     62.35% |       29061      6.25%     68.61% |       29151      6.27%     74.88% |       29318      6.31%     81.19% |       29264      6.30%     87.48% |       29098      6.26%     93.74% |       29078      6.26%    100.00%
system.ruby.L2Cache_Controller.ISS.Mem_Data::total       464761                      
system.ruby.L2Cache_Controller.IS.Mem_Data |        1358      6.40%      6.40% |        1361      6.42%     12.82% |        1497      7.06%     19.87% |        1298      6.12%     25.99% |        1347      6.35%     32.34% |        1346      6.34%     38.68% |        1284      6.05%     44.74% |        1294      6.10%     50.84% |        1362      6.42%     57.26% |        1164      5.49%     62.74% |        1248      5.88%     68.63% |        1266      5.97%     74.59% |        1230      5.80%     80.39% |        1302      6.14%     86.53% |        1513      7.13%     93.66% |        1345      6.34%    100.00%
system.ruby.L2Cache_Controller.IS.Mem_Data::total        21215                      
system.ruby.L2Cache_Controller.IM.Mem_Data |        9628      6.22%      6.22% |        9726      6.28%     12.50% |        9753      6.30%     18.79% |        9707      6.27%     25.06% |        9719      6.28%     31.34% |        9701      6.26%     37.60% |        9698      6.26%     43.86% |        9710      6.27%     50.13% |        9665      6.24%     56.37% |        9633      6.22%     62.59% |        9666      6.24%     68.83% |        9635      6.22%     75.06% |        9634      6.22%     81.28% |        9665      6.24%     87.52% |        9674      6.25%     93.76% |        9658      6.24%    100.00%
system.ruby.L2Cache_Controller.IM.Mem_Data::total       154872                      
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock |          42      3.94%      3.94% |          42      3.94%      7.87% |          69      6.47%     14.34% |          56      5.25%     19.59% |          56      5.25%     24.84% |          84      7.87%     32.71% |          84      7.87%     40.58% |          84      7.87%     48.45% |          82      7.69%     56.14% |          82      7.69%     63.82% |          80      7.50%     71.32% |          82      7.69%     79.01% |          70      6.56%     85.57% |          70      6.56%     92.13% |          42      3.94%     96.06% |          42      3.94%    100.00%
system.ruby.L2Cache_Controller.SS_MB.Exclusive_Unblock::total         1067                      
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock |       49954      6.23%      6.23% |       50002      6.24%     12.47% |       49828      6.21%     18.68% |       50337      6.28%     24.96% |       49586      6.18%     31.15% |       49566      6.18%     37.33% |       49689      6.20%     43.53% |       50084      6.25%     49.77% |       50069      6.24%     56.02% |       49668      6.19%     62.21% |       50016      6.24%     68.45% |       50771      6.33%     74.78% |       50512      6.30%     81.08% |       50500      6.30%     87.38% |       51620      6.44%     93.82% |       49547      6.18%    100.00%
system.ruby.L2Cache_Controller.MT_MB.Exclusive_Unblock::total       801749                      
system.ruby.L2Cache_Controller.MT_IIB.WB_Data |          68      3.91%      3.91% |          68      3.91%      7.83% |          97      5.58%     13.41% |          95      5.47%     18.87% |          97      5.58%     24.45% |         137      7.88%     32.34% |         140      8.06%     40.39% |         138      7.94%     48.33% |         135      7.77%     56.10% |         134      7.71%     63.81% |         131      7.54%     71.35% |         136      7.83%     79.17% |         112      6.44%     85.62% |         111      6.39%     92.00% |          69      3.97%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.WB_Data::total         1738                      
system.ruby.L2Cache_Controller.MT_IIB.Unblock |           2     10.00%     10.00% |           2     10.00%     20.00% |           1      5.00%     25.00% |           3     15.00%     40.00% |           1      5.00%     45.00% |           3     15.00%     60.00% |           0      0.00%     60.00% |           2     10.00%     70.00% |           1      5.00%     75.00% |           2     10.00%     85.00% |           1      5.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IIB.Unblock::total           20                      
system.ruby.L2Cache_Controller.MT_IB.WB_Data |           2     10.00%     10.00% |           2     10.00%     20.00% |           1      5.00%     25.00% |           3     15.00%     40.00% |           1      5.00%     45.00% |           3     15.00%     60.00% |           0      0.00%     60.00% |           2     10.00%     70.00% |           1      5.00%     75.00% |           2     10.00%     85.00% |           1      5.00%     90.00% |           0      0.00%     90.00% |           0      0.00%     90.00% |           1      5.00%     95.00% |           1      5.00%    100.00% |           0      0.00%    100.00%
system.ruby.L2Cache_Controller.MT_IB.WB_Data::total           20                      
system.ruby.L2Cache_Controller.MT_SB.Unblock |          68      3.91%      3.91% |          68      3.91%      7.83% |          97      5.58%     13.41% |          95      5.47%     18.87% |          97      5.58%     24.45% |         137      7.88%     32.34% |         140      8.06%     40.39% |         138      7.94%     48.33% |         135      7.77%     56.10% |         134      7.71%     63.81% |         131      7.54%     71.35% |         136      7.83%     79.17% |         112      6.44%     85.62% |         111      6.39%     92.00% |          69      3.97%     95.97% |          70      4.03%    100.00%
system.ruby.L2Cache_Controller.MT_SB.Unblock::total         1738                      

---------- End Simulation Statistics   ----------
