

================================================================
== Vitis HLS Report for 'p_sum'
================================================================
* Date:           Fri Feb 11 17:22:40 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:47:39 MDT 2021)
* Project:        ban_s3
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx690t-ffg1761-2


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.771 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+---------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max    | min | max |   Type  |
    +---------+---------+-----------+-----------+-----+-----+---------+
    |        5|        5|  50.000 ns|  50.000 ns|    5|    5|       no|
    +---------+---------+-----------+-----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     636|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        -|     6|     681|     642|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|     121|    -|
|Register         |        -|     -|     489|       -|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        0|     6|    1170|    1399|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2940|  3600|  866400|  433200|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |        0|    ~0|      ~0|      ~0|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF | LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |fadd_32ns_32ns_32_4_full_dsp_1_U20  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U21  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fadd_32ns_32ns_32_4_full_dsp_1_U22  |fadd_32ns_32ns_32_4_full_dsp_1  |        0|   2|  227|  214|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U23     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U24     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    |fcmp_32ns_32ns_1_2_no_dsp_1_U25     |fcmp_32ns_32ns_1_2_no_dsp_1     |        0|   0|    0|    0|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+
    |Total                               |                                |        0|   6|  681|  642|    0|
    +------------------------------------+--------------------------------+---------+----+-----+-----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------+----------+----+---+----+------------+------------+
    |       Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------+----------+----+---+----+------------+------------+
    |add_ln53_fu_481_p2        |         +|   0|  0|  39|          32|          32|
    |and_ln27_4_fu_364_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln27_5_fu_464_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln27_fu_258_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln30_4_fu_369_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln30_fu_305_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln38_4_fu_381_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln38_5_fu_387_p2      |       and|   0|  0|   2|           1|           1|
    |and_ln38_fu_352_p2        |       and|   0|  0|   2|           1|           1|
    |and_ln53_fu_205_p2        |       and|   0|  0|   2|           1|           1|
    |icmp_ln27_8_fu_246_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln27_fu_240_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln30_8_fu_293_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln30_fu_287_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln38_8_fu_340_p2     |      icmp|   0|  0|  15|          23|           1|
    |icmp_ln38_fu_334_p2       |      icmp|   0|  0|  11|           8|           2|
    |icmp_ln53_1_fu_199_p2     |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln53_2_fu_211_p2     |      icmp|   0|  0|   8|           2|           3|
    |icmp_ln53_3_fu_217_p2     |      icmp|   0|  0|   8|           2|           1|
    |icmp_ln53_fu_193_p2       |      icmp|   0|  0|   8|           2|           1|
    |or_ln27_fu_252_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln30_fu_299_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln38_4_fu_438_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln38_fu_346_p2         |        or|   0|  0|   2|           1|           1|
    |or_ln53_1_fu_500_p2       |        or|   0|  0|   2|           1|           1|
    |or_ln53_fu_469_p2         |        or|   0|  0|   2|           1|           1|
    |c_p_8_fu_506_p3           |    select|   0|  0|  32|           1|          32|
    |select_ln30_3_fu_412_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln30_fu_375_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln38_12_fu_418_p3  |    select|   0|  0|  32|           1|          32|
    |select_ln38_13_fu_444_p3  |    select|   0|  0|  32|           1|           1|
    |select_ln38_fu_393_p3     |    select|   0|  0|  32|           1|          32|
    |select_ln53_1_fu_406_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_2_fu_425_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_3_fu_431_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_4_fu_451_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_5_fu_458_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_6_fu_473_p3   |    select|   0|  0|   3|           1|           3|
    |select_ln53_7_fu_486_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_8_fu_493_p3   |    select|   0|  0|  32|           1|          32|
    |select_ln53_fu_400_p3     |    select|   0|  0|  32|           1|          32|
    |xor_ln27_fu_264_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln30_fu_311_p2        |       xor|   0|  0|   2|           2|           1|
    |xor_ln38_fu_358_p2        |       xor|   0|  0|   2|           2|           1|
    +--------------------------+----------+----+---+----+------------+------------+
    |Total                     |          |   0|  0| 636|         169|         487|
    +--------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------+----+-----------+-----+-----------+
    |     Name     | LUT| Input Size| Bits| Total Bits|
    +--------------+----+-----------+-----+-----------+
    |ap_NS_fsm     |  29|          7|    1|          7|
    |ap_return_0   |   9|          2|   32|         64|
    |ap_return_1   |   9|          2|   32|         64|
    |ap_return_2   |   9|          2|   32|         64|
    |ap_return_3   |   9|          2|   32|         64|
    |grp_fu_68_p0  |  17|          4|   32|        128|
    |grp_fu_68_p1  |  13|          3|   32|         96|
    |grp_fu_72_p0  |  13|          3|   32|         96|
    |grp_fu_72_p1  |  13|          3|   32|         96|
    +--------------+----+-----------+-----+-----------+
    |Total         | 121|         28|  257|        679|
    +--------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------+----+----+-----+-----------+
    |          Name          | FF | LUT| Bits| Const Bits|
    +------------------------+----+----+-----+-----------+
    |add1_reg_603            |  32|   0|   32|          0|
    |add2_reg_610            |  32|   0|   32|          0|
    |add3_reg_619            |  32|   0|   32|          0|
    |add7_reg_628            |  32|   0|   32|          0|
    |and_ln53_reg_581        |   1|   0|    1|          0|
    |ap_CS_fsm               |   6|   0|    6|          0|
    |ap_return_0_preg        |  32|   0|   32|          0|
    |ap_return_1_preg        |  32|   0|   32|          0|
    |ap_return_2_preg        |  32|   0|   32|          0|
    |ap_return_3_preg        |  32|   0|   32|          0|
    |bitcast_ln51_2_reg_552  |  32|   0|   32|          0|
    |bitcast_ln51_3_reg_559  |  32|   0|   32|          0|
    |bitcast_ln51_reg_545    |  32|   0|   32|          0|
    |bitcast_ln55_reg_566    |  32|   0|   32|          0|
    |bitcast_ln65_reg_571    |  32|   0|   32|          0|
    |c_p_reg_538             |  32|   0|   32|          0|
    |icmp_ln53_2_reg_587     |   1|   0|    1|          0|
    |icmp_ln53_3_reg_595     |   1|   0|    1|          0|
    |reg_95                  |  32|   0|   32|          0|
    +------------------------+----+----+-----+-----------+
    |Total                   | 489|   0|  489|          0|
    +------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+------------+--------------+--------------+
|  RTL Ports  | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------+-----+-----+------------+--------------+--------------+
|ap_clk       |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_rst       |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_start     |   in|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_done      |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_idle      |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_ready     |  out|    1|  ap_ctrl_hs|          _sum|  return value|
|ap_return_0  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_1  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_2  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|ap_return_3  |  out|   32|  ap_ctrl_hs|          _sum|  return value|
|p_read14     |   in|  128|     ap_none|      p_read14|        scalar|
|p_read25     |   in|  128|     ap_none|      p_read25|        scalar|
|diff_p       |   in|    2|     ap_none|        diff_p|        scalar|
+-------------+-----+-----+------------+--------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 6.77>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%diff_p_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %diff_p"   --->   Operation 7 'read' 'diff_p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%p_read = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read25"   --->   Operation 8 'read' 'p_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%p_read_5 = read i128 @_ssdm_op_Read.ap_auto.i128, i128 %p_read14"   --->   Operation 9 'read' 'p_read_5' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%c_p = trunc i128 %p_read_5" [../src/ban_s3.cpp:51]   --->   Operation 10 'trunc' 'c_p' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%trunc_ln51_2 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 32, i32 63" [../src/ban_s3.cpp:51]   --->   Operation 11 'partselect' 'trunc_ln51_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%bitcast_ln51 = bitcast i32 %trunc_ln51_2" [../src/ban_s3.cpp:51]   --->   Operation 12 'bitcast' 'bitcast_ln51' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%trunc_ln51_3 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 64, i32 95" [../src/ban_s3.cpp:51]   --->   Operation 13 'partselect' 'trunc_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%bitcast_ln51_2 = bitcast i32 %trunc_ln51_3" [../src/ban_s3.cpp:51]   --->   Operation 14 'bitcast' 'bitcast_ln51_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%trunc_ln51_4 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read_5, i32 96, i32 127" [../src/ban_s3.cpp:51]   --->   Operation 15 'partselect' 'trunc_ln51_4' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%bitcast_ln51_3 = bitcast i32 %trunc_ln51_4" [../src/ban_s3.cpp:51]   --->   Operation 16 'bitcast' 'bitcast_ln51_3' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 32, i32 63" [../src/ban_s3.cpp:55]   --->   Operation 17 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%bitcast_ln55 = bitcast i32 %trunc_ln" [../src/ban_s3.cpp:55]   --->   Operation 18 'bitcast' 'bitcast_ln55' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [4/4] (6.77ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [../src/ban_s3.cpp:64]   --->   Operation 19 'fadd' 'add1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln18 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 64, i32 95" [../src/ban_s3.cpp:65]   --->   Operation 20 'partselect' 'trunc_ln18' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%bitcast_ln65 = bitcast i32 %trunc_ln18" [../src/ban_s3.cpp:65]   --->   Operation 21 'bitcast' 'bitcast_ln65' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [4/4] (6.77ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [../src/ban_s3.cpp:65]   --->   Operation 22 'fadd' 'add2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%trunc_ln19 = partselect i32 @_ssdm_op_PartSelect.i32.i128.i32.i32, i128 %p_read, i32 96, i32 127" [../src/ban_s3.cpp:66]   --->   Operation 23 'partselect' 'trunc_ln19' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%bitcast_ln66 = bitcast i32 %trunc_ln19" [../src/ban_s3.cpp:66]   --->   Operation 24 'bitcast' 'bitcast_ln66' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [4/4] (6.77ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [../src/ban_s3.cpp:66]   --->   Operation 25 'fadd' 'add3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 26 [1/1] (0.48ns)   --->   "%icmp_ln53 = icmp_ne  i2 %diff_p_read, i2 1" [../src/ban_s3.cpp:53]   --->   Operation 26 'icmp' 'icmp_ln53' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.48ns)   --->   "%icmp_ln53_1 = icmp_ne  i2 %diff_p_read, i2 2" [../src/ban_s3.cpp:53]   --->   Operation 27 'icmp' 'icmp_ln53_1' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 28 [1/1] (0.48ns)   --->   "%and_ln53 = and i1 %icmp_ln53, i1 %icmp_ln53_1" [../src/ban_s3.cpp:53]   --->   Operation 28 'and' 'and_ln53' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 29 [1/1] (0.48ns)   --->   "%icmp_ln53_2 = icmp_eq  i2 %diff_p_read, i2 2" [../src/ban_s3.cpp:53]   --->   Operation 29 'icmp' 'icmp_ln53_2' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 30 [1/1] (0.48ns)   --->   "%icmp_ln53_3 = icmp_eq  i2 %diff_p_read, i2 1" [../src/ban_s3.cpp:53]   --->   Operation 30 'icmp' 'icmp_ln53_3' <Predicate = true> <Delay = 0.48> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>

State 2 <SV = 1> <Delay = 6.77>
ST_2 : Operation 31 [3/4] (6.77ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [../src/ban_s3.cpp:64]   --->   Operation 31 'fadd' 'add1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 32 [3/4] (6.77ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [../src/ban_s3.cpp:65]   --->   Operation 32 'fadd' 'add2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [3/4] (6.77ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [../src/ban_s3.cpp:66]   --->   Operation 33 'fadd' 'add3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [4/4] (6.77ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [../src/ban_s3.cpp:55]   --->   Operation 34 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 35 [4/4] (6.77ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [../src/ban_s3.cpp:56]   --->   Operation 35 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 36 [4/4] (6.77ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [../src/ban_s3.cpp:60]   --->   Operation 36 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 3 <SV = 2> <Delay = 6.77>
ST_3 : Operation 37 [2/4] (6.77ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [../src/ban_s3.cpp:64]   --->   Operation 37 'fadd' 'add1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 38 [2/4] (6.77ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [../src/ban_s3.cpp:65]   --->   Operation 38 'fadd' 'add2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 39 [2/4] (6.77ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [../src/ban_s3.cpp:66]   --->   Operation 39 'fadd' 'add3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 40 [3/4] (6.77ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [../src/ban_s3.cpp:55]   --->   Operation 40 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 41 [3/4] (6.77ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [../src/ban_s3.cpp:56]   --->   Operation 41 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 42 [3/4] (6.77ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [../src/ban_s3.cpp:60]   --->   Operation 42 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.77>
ST_4 : Operation 43 [1/4] (6.77ns)   --->   "%add1 = fadd i32 %bitcast_ln51, i32 %bitcast_ln55" [../src/ban_s3.cpp:64]   --->   Operation 43 'fadd' 'add1' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 44 [1/4] (6.77ns)   --->   "%add2 = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln65" [../src/ban_s3.cpp:65]   --->   Operation 44 'fadd' 'add2' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 45 [1/4] (6.77ns)   --->   "%add3 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln66" [../src/ban_s3.cpp:66]   --->   Operation 45 'fadd' 'add3' <Predicate = true> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 46 [2/4] (6.77ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [../src/ban_s3.cpp:55]   --->   Operation 46 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 47 [2/4] (6.77ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [../src/ban_s3.cpp:56]   --->   Operation 47 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 48 [2/4] (6.77ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [../src/ban_s3.cpp:60]   --->   Operation 48 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.77>
ST_5 : Operation 49 [2/2] (2.82ns)   --->   "%tmp_178 = fcmp_oeq  i32 %add1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 49 'fcmp' 'tmp_178' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 50 [1/4] (6.77ns)   --->   "%add = fadd i32 %bitcast_ln51_2, i32 %bitcast_ln55" [../src/ban_s3.cpp:55]   --->   Operation 50 'fadd' 'add' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 51 [1/4] (6.77ns)   --->   "%add7 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln65" [../src/ban_s3.cpp:56]   --->   Operation 51 'fadd' 'add7' <Predicate = (icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 52 [1/4] (6.77ns)   --->   "%add4 = fadd i32 %bitcast_ln51_3, i32 %bitcast_ln55" [../src/ban_s3.cpp:60]   --->   Operation 52 'fadd' 'add4' <Predicate = (icmp_ln53_2 & !icmp_ln53_3)> <Delay = 6.77> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.77> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 53 [2/2] (2.82ns)   --->   "%tmp_180 = fcmp_oeq  i32 %add2, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 53 'fcmp' 'tmp_180' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_5 : Operation 54 [2/2] (2.82ns)   --->   "%tmp_182 = fcmp_oeq  i32 %add3, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 54 'fcmp' 'tmp_182' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.66>
ST_6 : Operation 55 [1/1] (0.00ns)   --->   "%bitcast_ln27 = bitcast i32 %add1" [../src/ban_s3.cpp:27]   --->   Operation 55 'bitcast' 'bitcast_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 56 [1/1] (0.00ns)   --->   "%tmp_s = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln27, i32 23, i32 30" [../src/ban_s3.cpp:27]   --->   Operation 56 'partselect' 'tmp_s' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 57 [1/1] (0.00ns)   --->   "%trunc_ln27 = trunc i32 %bitcast_ln27" [../src/ban_s3.cpp:27]   --->   Operation 57 'trunc' 'trunc_ln27' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 58 [1/1] (0.86ns)   --->   "%icmp_ln27 = icmp_ne  i8 %tmp_s, i8 255" [../src/ban_s3.cpp:27]   --->   Operation 58 'icmp' 'icmp_ln27' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 59 [1/1] (1.21ns)   --->   "%icmp_ln27_8 = icmp_eq  i23 %trunc_ln27, i23 0" [../src/ban_s3.cpp:27]   --->   Operation 59 'icmp' 'icmp_ln27_8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 60 [1/1] (0.00ns) (grouped into LUT with out node and_ln27)   --->   "%or_ln27 = or i1 %icmp_ln27_8, i1 %icmp_ln27" [../src/ban_s3.cpp:27]   --->   Operation 60 'or' 'or_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 61 [1/2] (2.82ns)   --->   "%tmp_178 = fcmp_oeq  i32 %add1, i32 0" [../src/ban_s3.cpp:27]   --->   Operation 61 'fcmp' 'tmp_178' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 62 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln27 = and i1 %or_ln27, i1 %tmp_178" [../src/ban_s3.cpp:27]   --->   Operation 62 'and' 'and_ln27' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 63 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_7)   --->   "%xor_ln27 = xor i1 %and_ln27, i1 1" [../src/ban_s3.cpp:27]   --->   Operation 63 'xor' 'xor_ln27' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 64 [1/1] (0.00ns)   --->   "%bitcast_ln30 = bitcast i32 %add2" [../src/ban_s3.cpp:30]   --->   Operation 64 'bitcast' 'bitcast_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 65 [1/1] (0.00ns)   --->   "%tmp_179 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln30, i32 23, i32 30" [../src/ban_s3.cpp:30]   --->   Operation 65 'partselect' 'tmp_179' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 66 [1/1] (0.00ns)   --->   "%trunc_ln30 = trunc i32 %bitcast_ln30" [../src/ban_s3.cpp:30]   --->   Operation 66 'trunc' 'trunc_ln30' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 67 [1/1] (0.86ns)   --->   "%icmp_ln30 = icmp_ne  i8 %tmp_179, i8 255" [../src/ban_s3.cpp:30]   --->   Operation 67 'icmp' 'icmp_ln30' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 68 [1/1] (1.21ns)   --->   "%icmp_ln30_8 = icmp_eq  i23 %trunc_ln30, i23 0" [../src/ban_s3.cpp:30]   --->   Operation 68 'icmp' 'icmp_ln30_8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 69 [1/1] (0.00ns) (grouped into LUT with out node and_ln30)   --->   "%or_ln30 = or i1 %icmp_ln30_8, i1 %icmp_ln30" [../src/ban_s3.cpp:30]   --->   Operation 69 'or' 'or_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 70 [1/2] (2.82ns)   --->   "%tmp_180 = fcmp_oeq  i32 %add2, i32 0" [../src/ban_s3.cpp:30]   --->   Operation 70 'fcmp' 'tmp_180' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 71 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30 = and i1 %or_ln30, i1 %tmp_180" [../src/ban_s3.cpp:30]   --->   Operation 71 'and' 'and_ln30' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 72 [1/1] (0.00ns) (grouped into LUT with out node and_ln30_4)   --->   "%xor_ln30 = xor i1 %and_ln30, i1 1" [../src/ban_s3.cpp:30]   --->   Operation 72 'xor' 'xor_ln30' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 73 [1/1] (0.00ns)   --->   "%bitcast_ln38 = bitcast i32 %add3" [../src/ban_s3.cpp:38]   --->   Operation 73 'bitcast' 'bitcast_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 74 [1/1] (0.00ns)   --->   "%tmp_181 = partselect i8 @_ssdm_op_PartSelect.i8.i32.i32.i32, i32 %bitcast_ln38, i32 23, i32 30" [../src/ban_s3.cpp:38]   --->   Operation 74 'partselect' 'tmp_181' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 75 [1/1] (0.00ns)   --->   "%trunc_ln38 = trunc i32 %bitcast_ln38" [../src/ban_s3.cpp:38]   --->   Operation 75 'trunc' 'trunc_ln38' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 76 [1/1] (0.86ns)   --->   "%icmp_ln38 = icmp_ne  i8 %tmp_181, i8 255" [../src/ban_s3.cpp:38]   --->   Operation 76 'icmp' 'icmp_ln38' <Predicate = true> <Delay = 0.86> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 77 [1/1] (1.21ns)   --->   "%icmp_ln38_8 = icmp_eq  i23 %trunc_ln38, i23 0" [../src/ban_s3.cpp:38]   --->   Operation 77 'icmp' 'icmp_ln38_8' <Predicate = true> <Delay = 1.21> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 78 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%or_ln38 = or i1 %icmp_ln38_8, i1 %icmp_ln38" [../src/ban_s3.cpp:38]   --->   Operation 78 'or' 'or_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 79 [1/2] (2.82ns)   --->   "%tmp_182 = fcmp_oeq  i32 %add3, i32 0" [../src/ban_s3.cpp:38]   --->   Operation 79 'fcmp' 'tmp_182' <Predicate = true> <Delay = 2.82> <CoreInst = "FCompare">   --->   Core 19 'FCompare' <Latency = 1> <II = 1> <Delay = 2.82> <FuncUnit> <Opcode : 'fcmp'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 80 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%and_ln38 = and i1 %or_ln38, i1 %tmp_182" [../src/ban_s3.cpp:38]   --->   Operation 80 'and' 'and_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 81 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%xor_ln38 = xor i1 %and_ln38, i1 1" [../src/ban_s3.cpp:38]   --->   Operation 81 'xor' 'xor_ln38' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 82 [1/1] (0.48ns)   --->   "%and_ln27_4 = and i1 %and_ln53, i1 %and_ln27" [../src/ban_s3.cpp:27]   --->   Operation 82 'and' 'and_ln27_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 83 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln30_4 = and i1 %and_ln27_4, i1 %xor_ln30" [../src/ban_s3.cpp:30]   --->   Operation 83 'and' 'and_ln30_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 84 [1/1] (0.00ns) (grouped into LUT with out node select_ln38)   --->   "%select_ln30 = select i1 %and_ln30_4, i32 %add2, i32 %add1" [../src/ban_s3.cpp:30]   --->   Operation 84 'select' 'select_ln30' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 85 [1/1] (0.00ns) (grouped into LUT with out node and_ln38_5)   --->   "%and_ln38_4 = and i1 %and_ln30, i1 %xor_ln38" [../src/ban_s3.cpp:38]   --->   Operation 85 'and' 'and_ln38_4' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 86 [1/1] (0.48ns) (out node of the LUT)   --->   "%and_ln38_5 = and i1 %and_ln38_4, i1 %and_ln27_4" [../src/ban_s3.cpp:38]   --->   Operation 86 'and' 'and_ln38_5' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 87 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38 = select i1 %and_ln38_5, i32 %add3, i32 %select_ln30" [../src/ban_s3.cpp:38]   --->   Operation 87 'select' 'select_ln38' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 88 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_1)   --->   "%select_ln53 = select i1 %icmp_ln53_2, i32 %bitcast_ln51, i32 %select_ln38" [../src/ban_s3.cpp:53]   --->   Operation 88 'select' 'select_ln53' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 89 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln53_1 = select i1 %icmp_ln53_3, i32 %bitcast_ln51, i32 %select_ln53" [../src/ban_s3.cpp:53]   --->   Operation 89 'select' 'select_ln53_1' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 90 [1/1] (0.00ns) (grouped into LUT with out node select_ln38_12)   --->   "%select_ln30_3 = select i1 %and_ln30_4, i32 %add3, i32 %add2" [../src/ban_s3.cpp:30]   --->   Operation 90 'select' 'select_ln30_3' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 91 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln38_12 = select i1 %and_ln38_5, i32 %add2, i32 %select_ln30_3" [../src/ban_s3.cpp:38]   --->   Operation 91 'select' 'select_ln38_12' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 92 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_3)   --->   "%select_ln53_2 = select i1 %icmp_ln53_2, i32 %bitcast_ln51_2, i32 %select_ln38_12" [../src/ban_s3.cpp:53]   --->   Operation 92 'select' 'select_ln53_2' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 93 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln53_3 = select i1 %icmp_ln53_3, i32 %add, i32 %select_ln53_2" [../src/ban_s3.cpp:53]   --->   Operation 93 'select' 'select_ln53_3' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 94 [1/1] (0.48ns)   --->   "%or_ln38_4 = or i1 %and_ln38_5, i1 %and_ln30_4" [../src/ban_s3.cpp:38]   --->   Operation 94 'or' 'or_ln38_4' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 95 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%select_ln38_13 = select i1 %or_ln38_4, i32 0, i32 %add3" [../src/ban_s3.cpp:38]   --->   Operation 95 'select' 'select_ln38_13' <Predicate = (!icmp_ln53_2 & !icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 96 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_5)   --->   "%select_ln53_4 = select i1 %icmp_ln53_2, i32 %add4, i32 %select_ln38_13" [../src/ban_s3.cpp:53]   --->   Operation 96 'select' 'select_ln53_4' <Predicate = (!icmp_ln53_3)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 97 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln53_5 = select i1 %icmp_ln53_3, i32 %add7, i32 %select_ln53_4" [../src/ban_s3.cpp:53]   --->   Operation 97 'select' 'select_ln53_5' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 98 [1/1] (0.00ns) (grouped into LUT with out node select_ln53_7)   --->   "%and_ln27_5 = and i1 %and_ln53, i1 %xor_ln27" [../src/ban_s3.cpp:27]   --->   Operation 98 'and' 'and_ln27_5' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 99 [1/1] (0.48ns)   --->   "%or_ln53 = or i1 %icmp_ln53_3, i1 %icmp_ln53_2" [../src/ban_s3.cpp:53]   --->   Operation 99 'or' 'or_ln53' <Predicate = true> <Delay = 0.48> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 100 [1/1] (0.00ns) (grouped into LUT with out node add_ln53)   --->   "%select_ln53_6 = select i1 %and_ln38_5, i32 4294967294, i32 4294967295" [../src/ban_s3.cpp:53]   --->   Operation 100 'select' 'select_ln53_6' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 101 [1/1] (1.51ns) (out node of the LUT)   --->   "%add_ln53 = add i32 %c_p, i32 %select_ln53_6" [../src/ban_s3.cpp:53]   --->   Operation 101 'add' 'add_ln53' <Predicate = true> <Delay = 1.51> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.51> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 102 [1/1] (0.87ns) (out node of the LUT)   --->   "%select_ln53_7 = select i1 %and_ln27_5, i32 %c_p, i32 0" [../src/ban_s3.cpp:53]   --->   Operation 102 'select' 'select_ln53_7' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 103 [1/1] (0.00ns) (grouped into LUT with out node c_p_8)   --->   "%select_ln53_8 = select i1 %or_ln53, i32 %c_p, i32 %add_ln53" [../src/ban_s3.cpp:53]   --->   Operation 103 'select' 'select_ln53_8' <Predicate = true> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 104 [1/1] (0.00ns) (grouped into LUT with out node c_p_8)   --->   "%or_ln53_1 = or i1 %or_ln53, i1 %or_ln38_4" [../src/ban_s3.cpp:53]   --->   Operation 104 'or' 'or_ln53_1' <Predicate = true> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.48> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_6 : Operation 105 [1/1] (0.87ns) (out node of the LUT)   --->   "%c_p_8 = select i1 %or_ln53_1, i32 %select_ln53_8, i32 %select_ln53_7" [../src/ban_s3.cpp:53]   --->   Operation 105 'select' 'c_p_8' <Predicate = true> <Delay = 0.87> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.87> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_6 : Operation 106 [1/1] (0.00ns)   --->   "%mrv = insertvalue i128 <undef>, i32 %c_p_8" [../src/ban_s3.cpp:71]   --->   Operation 106 'insertvalue' 'mrv' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 107 [1/1] (0.00ns)   --->   "%mrv_1 = insertvalue i128 %mrv, i32 %select_ln53_1" [../src/ban_s3.cpp:71]   --->   Operation 107 'insertvalue' 'mrv_1' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 108 [1/1] (0.00ns)   --->   "%mrv_2 = insertvalue i128 %mrv_1, i32 %select_ln53_3" [../src/ban_s3.cpp:71]   --->   Operation 108 'insertvalue' 'mrv_2' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 109 [1/1] (0.00ns)   --->   "%mrv_3 = insertvalue i128 %mrv_2, i32 %select_ln53_5" [../src/ban_s3.cpp:71]   --->   Operation 109 'insertvalue' 'mrv_3' <Predicate = true> <Delay = 0.00>
ST_6 : Operation 110 [1/1] (0.00ns)   --->   "%ret_ln71 = ret i128 %mrv_3" [../src/ban_s3.cpp:71]   --->   Operation 110 'ret' 'ret_ln71' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ p_read14]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_read25]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ diff_p]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
diff_p_read    (read       ) [ 0000000]
p_read         (read       ) [ 0000000]
p_read_5       (read       ) [ 0000000]
c_p            (trunc      ) [ 0011111]
trunc_ln51_2   (partselect ) [ 0000000]
bitcast_ln51   (bitcast    ) [ 0011111]
trunc_ln51_3   (partselect ) [ 0000000]
bitcast_ln51_2 (bitcast    ) [ 0011111]
trunc_ln51_4   (partselect ) [ 0000000]
bitcast_ln51_3 (bitcast    ) [ 0011110]
trunc_ln       (partselect ) [ 0000000]
bitcast_ln55   (bitcast    ) [ 0011110]
trunc_ln18     (partselect ) [ 0000000]
bitcast_ln65   (bitcast    ) [ 0011110]
trunc_ln19     (partselect ) [ 0000000]
bitcast_ln66   (bitcast    ) [ 0011100]
icmp_ln53      (icmp       ) [ 0000000]
icmp_ln53_1    (icmp       ) [ 0000000]
and_ln53       (and        ) [ 0011111]
icmp_ln53_2    (icmp       ) [ 0011111]
icmp_ln53_3    (icmp       ) [ 0011111]
add1           (fadd       ) [ 0000011]
add2           (fadd       ) [ 0000011]
add3           (fadd       ) [ 0000011]
add            (fadd       ) [ 0000001]
add7           (fadd       ) [ 0000001]
add4           (fadd       ) [ 0000001]
bitcast_ln27   (bitcast    ) [ 0000000]
tmp_s          (partselect ) [ 0000000]
trunc_ln27     (trunc      ) [ 0000000]
icmp_ln27      (icmp       ) [ 0000000]
icmp_ln27_8    (icmp       ) [ 0000000]
or_ln27        (or         ) [ 0000000]
tmp_178        (fcmp       ) [ 0000000]
and_ln27       (and        ) [ 0000000]
xor_ln27       (xor        ) [ 0000000]
bitcast_ln30   (bitcast    ) [ 0000000]
tmp_179        (partselect ) [ 0000000]
trunc_ln30     (trunc      ) [ 0000000]
icmp_ln30      (icmp       ) [ 0000000]
icmp_ln30_8    (icmp       ) [ 0000000]
or_ln30        (or         ) [ 0000000]
tmp_180        (fcmp       ) [ 0000000]
and_ln30       (and        ) [ 0000000]
xor_ln30       (xor        ) [ 0000000]
bitcast_ln38   (bitcast    ) [ 0000000]
tmp_181        (partselect ) [ 0000000]
trunc_ln38     (trunc      ) [ 0000000]
icmp_ln38      (icmp       ) [ 0000000]
icmp_ln38_8    (icmp       ) [ 0000000]
or_ln38        (or         ) [ 0000000]
tmp_182        (fcmp       ) [ 0000000]
and_ln38       (and        ) [ 0000000]
xor_ln38       (xor        ) [ 0000000]
and_ln27_4     (and        ) [ 0000000]
and_ln30_4     (and        ) [ 0000000]
select_ln30    (select     ) [ 0000000]
and_ln38_4     (and        ) [ 0000000]
and_ln38_5     (and        ) [ 0000000]
select_ln38    (select     ) [ 0000000]
select_ln53    (select     ) [ 0000000]
select_ln53_1  (select     ) [ 0000000]
select_ln30_3  (select     ) [ 0000000]
select_ln38_12 (select     ) [ 0000000]
select_ln53_2  (select     ) [ 0000000]
select_ln53_3  (select     ) [ 0000000]
or_ln38_4      (or         ) [ 0000000]
select_ln38_13 (select     ) [ 0000000]
select_ln53_4  (select     ) [ 0000000]
select_ln53_5  (select     ) [ 0000000]
and_ln27_5     (and        ) [ 0000000]
or_ln53        (or         ) [ 0000000]
select_ln53_6  (select     ) [ 0000000]
add_ln53       (add        ) [ 0000000]
select_ln53_7  (select     ) [ 0000000]
select_ln53_8  (select     ) [ 0000000]
or_ln53_1      (or         ) [ 0000000]
c_p_8          (select     ) [ 0000000]
mrv            (insertvalue) [ 0000000]
mrv_1          (insertvalue) [ 0000000]
mrv_2          (insertvalue) [ 0000000]
mrv_3          (insertvalue) [ 0000000]
ret_ln71       (ret        ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="p_read14">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read14"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_read25">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_read25"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="diff_p">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="diff_p"/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i128"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i32.i128.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i32.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1004" name="diff_p_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="2" slack="0"/>
<pin id="52" dir="0" index="1" bw="2" slack="0"/>
<pin id="53" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="diff_p_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="p_read_read_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="128" slack="0"/>
<pin id="58" dir="0" index="1" bw="128" slack="0"/>
<pin id="59" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read/1 "/>
</bind>
</comp>

<comp id="62" class="1004" name="p_read_5_read_fu_62">
<pin_list>
<pin id="63" dir="0" index="0" bw="128" slack="0"/>
<pin id="64" dir="0" index="1" bw="128" slack="0"/>
<pin id="65" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="p_read_5/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="grp_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="32" slack="0"/>
<pin id="70" dir="0" index="1" bw="32" slack="0"/>
<pin id="71" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add1/1 add/2 add4/2 "/>
</bind>
</comp>

<comp id="72" class="1004" name="grp_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="32" slack="0"/>
<pin id="74" dir="0" index="1" bw="32" slack="0"/>
<pin id="75" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add2/1 add7/2 "/>
</bind>
</comp>

<comp id="76" class="1004" name="grp_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="32" slack="0"/>
<pin id="78" dir="0" index="1" bw="32" slack="0"/>
<pin id="79" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="fadd(9) " fcode="fadd"/>
<opset="add3/1 "/>
</bind>
</comp>

<comp id="80" class="1004" name="grp_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="32" slack="1"/>
<pin id="82" dir="0" index="1" bw="32" slack="0"/>
<pin id="83" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_178/5 "/>
</bind>
</comp>

<comp id="85" class="1004" name="grp_fu_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="32" slack="1"/>
<pin id="87" dir="0" index="1" bw="32" slack="0"/>
<pin id="88" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_180/5 "/>
</bind>
</comp>

<comp id="90" class="1004" name="grp_fu_90">
<pin_list>
<pin id="91" dir="0" index="0" bw="32" slack="1"/>
<pin id="92" dir="0" index="1" bw="32" slack="0"/>
<pin id="93" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="fcmp(46) " fcode="fcmp"/>
<opset="tmp_182/5 "/>
</bind>
</comp>

<comp id="95" class="1005" name="reg_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="32" slack="1"/>
<pin id="97" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add add4 "/>
</bind>
</comp>

<comp id="99" class="1004" name="c_p_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="128" slack="0"/>
<pin id="101" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="c_p/1 "/>
</bind>
</comp>

<comp id="103" class="1004" name="trunc_ln51_2_fu_103">
<pin_list>
<pin id="104" dir="0" index="0" bw="32" slack="0"/>
<pin id="105" dir="0" index="1" bw="128" slack="0"/>
<pin id="106" dir="0" index="2" bw="7" slack="0"/>
<pin id="107" dir="0" index="3" bw="7" slack="0"/>
<pin id="108" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_2/1 "/>
</bind>
</comp>

<comp id="113" class="1004" name="bitcast_ln51_fu_113">
<pin_list>
<pin id="114" dir="0" index="0" bw="32" slack="0"/>
<pin id="115" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51/1 "/>
</bind>
</comp>

<comp id="118" class="1004" name="trunc_ln51_3_fu_118">
<pin_list>
<pin id="119" dir="0" index="0" bw="32" slack="0"/>
<pin id="120" dir="0" index="1" bw="128" slack="0"/>
<pin id="121" dir="0" index="2" bw="8" slack="0"/>
<pin id="122" dir="0" index="3" bw="8" slack="0"/>
<pin id="123" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_3/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="bitcast_ln51_2_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="32" slack="0"/>
<pin id="130" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_2/1 "/>
</bind>
</comp>

<comp id="133" class="1004" name="trunc_ln51_4_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="32" slack="0"/>
<pin id="135" dir="0" index="1" bw="128" slack="0"/>
<pin id="136" dir="0" index="2" bw="8" slack="0"/>
<pin id="137" dir="0" index="3" bw="8" slack="0"/>
<pin id="138" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln51_4/1 "/>
</bind>
</comp>

<comp id="143" class="1004" name="bitcast_ln51_3_fu_143">
<pin_list>
<pin id="144" dir="0" index="0" bw="32" slack="0"/>
<pin id="145" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln51_3/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="trunc_ln_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="32" slack="0"/>
<pin id="150" dir="0" index="1" bw="128" slack="0"/>
<pin id="151" dir="0" index="2" bw="7" slack="0"/>
<pin id="152" dir="0" index="3" bw="7" slack="0"/>
<pin id="153" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="158" class="1004" name="bitcast_ln55_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="32" slack="0"/>
<pin id="160" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln55/1 "/>
</bind>
</comp>

<comp id="163" class="1004" name="trunc_ln18_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="32" slack="0"/>
<pin id="165" dir="0" index="1" bw="128" slack="0"/>
<pin id="166" dir="0" index="2" bw="8" slack="0"/>
<pin id="167" dir="0" index="3" bw="8" slack="0"/>
<pin id="168" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln18/1 "/>
</bind>
</comp>

<comp id="173" class="1004" name="bitcast_ln65_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="32" slack="0"/>
<pin id="175" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln65/1 "/>
</bind>
</comp>

<comp id="178" class="1004" name="trunc_ln19_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="32" slack="0"/>
<pin id="180" dir="0" index="1" bw="128" slack="0"/>
<pin id="181" dir="0" index="2" bw="8" slack="0"/>
<pin id="182" dir="0" index="3" bw="8" slack="0"/>
<pin id="183" dir="1" index="4" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln19/1 "/>
</bind>
</comp>

<comp id="188" class="1004" name="bitcast_ln66_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="32" slack="0"/>
<pin id="190" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln66/1 "/>
</bind>
</comp>

<comp id="193" class="1004" name="icmp_ln53_fu_193">
<pin_list>
<pin id="194" dir="0" index="0" bw="2" slack="0"/>
<pin id="195" dir="0" index="1" bw="2" slack="0"/>
<pin id="196" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53/1 "/>
</bind>
</comp>

<comp id="199" class="1004" name="icmp_ln53_1_fu_199">
<pin_list>
<pin id="200" dir="0" index="0" bw="2" slack="0"/>
<pin id="201" dir="0" index="1" bw="2" slack="0"/>
<pin id="202" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_1/1 "/>
</bind>
</comp>

<comp id="205" class="1004" name="and_ln53_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="1" slack="0"/>
<pin id="207" dir="0" index="1" bw="1" slack="0"/>
<pin id="208" dir="1" index="2" bw="1" slack="5"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln53/1 "/>
</bind>
</comp>

<comp id="211" class="1004" name="icmp_ln53_2_fu_211">
<pin_list>
<pin id="212" dir="0" index="0" bw="2" slack="0"/>
<pin id="213" dir="0" index="1" bw="2" slack="0"/>
<pin id="214" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_2/1 "/>
</bind>
</comp>

<comp id="217" class="1004" name="icmp_ln53_3_fu_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="2" slack="0"/>
<pin id="219" dir="0" index="1" bw="2" slack="0"/>
<pin id="220" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln53_3/1 "/>
</bind>
</comp>

<comp id="223" class="1004" name="bitcast_ln27_fu_223">
<pin_list>
<pin id="224" dir="0" index="0" bw="32" slack="2"/>
<pin id="225" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln27/6 "/>
</bind>
</comp>

<comp id="226" class="1004" name="tmp_s_fu_226">
<pin_list>
<pin id="227" dir="0" index="0" bw="8" slack="0"/>
<pin id="228" dir="0" index="1" bw="32" slack="0"/>
<pin id="229" dir="0" index="2" bw="6" slack="0"/>
<pin id="230" dir="0" index="3" bw="6" slack="0"/>
<pin id="231" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_s/6 "/>
</bind>
</comp>

<comp id="236" class="1004" name="trunc_ln27_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="32" slack="0"/>
<pin id="238" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln27/6 "/>
</bind>
</comp>

<comp id="240" class="1004" name="icmp_ln27_fu_240">
<pin_list>
<pin id="241" dir="0" index="0" bw="8" slack="0"/>
<pin id="242" dir="0" index="1" bw="8" slack="0"/>
<pin id="243" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27/6 "/>
</bind>
</comp>

<comp id="246" class="1004" name="icmp_ln27_8_fu_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="23" slack="0"/>
<pin id="248" dir="0" index="1" bw="23" slack="0"/>
<pin id="249" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln27_8/6 "/>
</bind>
</comp>

<comp id="252" class="1004" name="or_ln27_fu_252">
<pin_list>
<pin id="253" dir="0" index="0" bw="1" slack="0"/>
<pin id="254" dir="0" index="1" bw="1" slack="0"/>
<pin id="255" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln27/6 "/>
</bind>
</comp>

<comp id="258" class="1004" name="and_ln27_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="1" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27/6 "/>
</bind>
</comp>

<comp id="264" class="1004" name="xor_ln27_fu_264">
<pin_list>
<pin id="265" dir="0" index="0" bw="1" slack="0"/>
<pin id="266" dir="0" index="1" bw="1" slack="0"/>
<pin id="267" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln27/6 "/>
</bind>
</comp>

<comp id="270" class="1004" name="bitcast_ln30_fu_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="32" slack="2"/>
<pin id="272" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln30/6 "/>
</bind>
</comp>

<comp id="273" class="1004" name="tmp_179_fu_273">
<pin_list>
<pin id="274" dir="0" index="0" bw="8" slack="0"/>
<pin id="275" dir="0" index="1" bw="32" slack="0"/>
<pin id="276" dir="0" index="2" bw="6" slack="0"/>
<pin id="277" dir="0" index="3" bw="6" slack="0"/>
<pin id="278" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_179/6 "/>
</bind>
</comp>

<comp id="283" class="1004" name="trunc_ln30_fu_283">
<pin_list>
<pin id="284" dir="0" index="0" bw="32" slack="0"/>
<pin id="285" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln30/6 "/>
</bind>
</comp>

<comp id="287" class="1004" name="icmp_ln30_fu_287">
<pin_list>
<pin id="288" dir="0" index="0" bw="8" slack="0"/>
<pin id="289" dir="0" index="1" bw="8" slack="0"/>
<pin id="290" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30/6 "/>
</bind>
</comp>

<comp id="293" class="1004" name="icmp_ln30_8_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="23" slack="0"/>
<pin id="295" dir="0" index="1" bw="23" slack="0"/>
<pin id="296" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln30_8/6 "/>
</bind>
</comp>

<comp id="299" class="1004" name="or_ln30_fu_299">
<pin_list>
<pin id="300" dir="0" index="0" bw="1" slack="0"/>
<pin id="301" dir="0" index="1" bw="1" slack="0"/>
<pin id="302" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln30/6 "/>
</bind>
</comp>

<comp id="305" class="1004" name="and_ln30_fu_305">
<pin_list>
<pin id="306" dir="0" index="0" bw="1" slack="0"/>
<pin id="307" dir="0" index="1" bw="1" slack="0"/>
<pin id="308" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30/6 "/>
</bind>
</comp>

<comp id="311" class="1004" name="xor_ln30_fu_311">
<pin_list>
<pin id="312" dir="0" index="0" bw="1" slack="0"/>
<pin id="313" dir="0" index="1" bw="1" slack="0"/>
<pin id="314" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln30/6 "/>
</bind>
</comp>

<comp id="317" class="1004" name="bitcast_ln38_fu_317">
<pin_list>
<pin id="318" dir="0" index="0" bw="32" slack="2"/>
<pin id="319" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="bitcast(44) " fcode="bitcast"/>
<opset="bitcast_ln38/6 "/>
</bind>
</comp>

<comp id="320" class="1004" name="tmp_181_fu_320">
<pin_list>
<pin id="321" dir="0" index="0" bw="8" slack="0"/>
<pin id="322" dir="0" index="1" bw="32" slack="0"/>
<pin id="323" dir="0" index="2" bw="6" slack="0"/>
<pin id="324" dir="0" index="3" bw="6" slack="0"/>
<pin id="325" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_181/6 "/>
</bind>
</comp>

<comp id="330" class="1004" name="trunc_ln38_fu_330">
<pin_list>
<pin id="331" dir="0" index="0" bw="32" slack="0"/>
<pin id="332" dir="1" index="1" bw="23" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln38/6 "/>
</bind>
</comp>

<comp id="334" class="1004" name="icmp_ln38_fu_334">
<pin_list>
<pin id="335" dir="0" index="0" bw="8" slack="0"/>
<pin id="336" dir="0" index="1" bw="8" slack="0"/>
<pin id="337" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38/6 "/>
</bind>
</comp>

<comp id="340" class="1004" name="icmp_ln38_8_fu_340">
<pin_list>
<pin id="341" dir="0" index="0" bw="23" slack="0"/>
<pin id="342" dir="0" index="1" bw="23" slack="0"/>
<pin id="343" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln38_8/6 "/>
</bind>
</comp>

<comp id="346" class="1004" name="or_ln38_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="1" slack="0"/>
<pin id="348" dir="0" index="1" bw="1" slack="0"/>
<pin id="349" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38/6 "/>
</bind>
</comp>

<comp id="352" class="1004" name="and_ln38_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="1" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38/6 "/>
</bind>
</comp>

<comp id="358" class="1004" name="xor_ln38_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln38/6 "/>
</bind>
</comp>

<comp id="364" class="1004" name="and_ln27_4_fu_364">
<pin_list>
<pin id="365" dir="0" index="0" bw="1" slack="5"/>
<pin id="366" dir="0" index="1" bw="1" slack="0"/>
<pin id="367" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_4/6 "/>
</bind>
</comp>

<comp id="369" class="1004" name="and_ln30_4_fu_369">
<pin_list>
<pin id="370" dir="0" index="0" bw="1" slack="0"/>
<pin id="371" dir="0" index="1" bw="1" slack="0"/>
<pin id="372" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln30_4/6 "/>
</bind>
</comp>

<comp id="375" class="1004" name="select_ln30_fu_375">
<pin_list>
<pin id="376" dir="0" index="0" bw="1" slack="0"/>
<pin id="377" dir="0" index="1" bw="32" slack="2"/>
<pin id="378" dir="0" index="2" bw="32" slack="2"/>
<pin id="379" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30/6 "/>
</bind>
</comp>

<comp id="381" class="1004" name="and_ln38_4_fu_381">
<pin_list>
<pin id="382" dir="0" index="0" bw="1" slack="0"/>
<pin id="383" dir="0" index="1" bw="1" slack="0"/>
<pin id="384" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_4/6 "/>
</bind>
</comp>

<comp id="387" class="1004" name="and_ln38_5_fu_387">
<pin_list>
<pin id="388" dir="0" index="0" bw="1" slack="0"/>
<pin id="389" dir="0" index="1" bw="1" slack="0"/>
<pin id="390" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln38_5/6 "/>
</bind>
</comp>

<comp id="393" class="1004" name="select_ln38_fu_393">
<pin_list>
<pin id="394" dir="0" index="0" bw="1" slack="0"/>
<pin id="395" dir="0" index="1" bw="32" slack="2"/>
<pin id="396" dir="0" index="2" bw="32" slack="0"/>
<pin id="397" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38/6 "/>
</bind>
</comp>

<comp id="400" class="1004" name="select_ln53_fu_400">
<pin_list>
<pin id="401" dir="0" index="0" bw="1" slack="5"/>
<pin id="402" dir="0" index="1" bw="32" slack="5"/>
<pin id="403" dir="0" index="2" bw="32" slack="0"/>
<pin id="404" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53/6 "/>
</bind>
</comp>

<comp id="406" class="1004" name="select_ln53_1_fu_406">
<pin_list>
<pin id="407" dir="0" index="0" bw="1" slack="5"/>
<pin id="408" dir="0" index="1" bw="32" slack="5"/>
<pin id="409" dir="0" index="2" bw="32" slack="0"/>
<pin id="410" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_1/6 "/>
</bind>
</comp>

<comp id="412" class="1004" name="select_ln30_3_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="1" slack="0"/>
<pin id="414" dir="0" index="1" bw="32" slack="2"/>
<pin id="415" dir="0" index="2" bw="32" slack="2"/>
<pin id="416" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln30_3/6 "/>
</bind>
</comp>

<comp id="418" class="1004" name="select_ln38_12_fu_418">
<pin_list>
<pin id="419" dir="0" index="0" bw="1" slack="0"/>
<pin id="420" dir="0" index="1" bw="32" slack="2"/>
<pin id="421" dir="0" index="2" bw="32" slack="0"/>
<pin id="422" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_12/6 "/>
</bind>
</comp>

<comp id="425" class="1004" name="select_ln53_2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="1" slack="5"/>
<pin id="427" dir="0" index="1" bw="32" slack="5"/>
<pin id="428" dir="0" index="2" bw="32" slack="0"/>
<pin id="429" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_2/6 "/>
</bind>
</comp>

<comp id="431" class="1004" name="select_ln53_3_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="1" slack="5"/>
<pin id="433" dir="0" index="1" bw="32" slack="1"/>
<pin id="434" dir="0" index="2" bw="32" slack="0"/>
<pin id="435" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_3/6 "/>
</bind>
</comp>

<comp id="438" class="1004" name="or_ln38_4_fu_438">
<pin_list>
<pin id="439" dir="0" index="0" bw="1" slack="0"/>
<pin id="440" dir="0" index="1" bw="1" slack="0"/>
<pin id="441" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln38_4/6 "/>
</bind>
</comp>

<comp id="444" class="1004" name="select_ln38_13_fu_444">
<pin_list>
<pin id="445" dir="0" index="0" bw="1" slack="0"/>
<pin id="446" dir="0" index="1" bw="32" slack="0"/>
<pin id="447" dir="0" index="2" bw="32" slack="2"/>
<pin id="448" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln38_13/6 "/>
</bind>
</comp>

<comp id="451" class="1004" name="select_ln53_4_fu_451">
<pin_list>
<pin id="452" dir="0" index="0" bw="1" slack="5"/>
<pin id="453" dir="0" index="1" bw="32" slack="1"/>
<pin id="454" dir="0" index="2" bw="32" slack="0"/>
<pin id="455" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_4/6 "/>
</bind>
</comp>

<comp id="458" class="1004" name="select_ln53_5_fu_458">
<pin_list>
<pin id="459" dir="0" index="0" bw="1" slack="5"/>
<pin id="460" dir="0" index="1" bw="32" slack="1"/>
<pin id="461" dir="0" index="2" bw="32" slack="0"/>
<pin id="462" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_5/6 "/>
</bind>
</comp>

<comp id="464" class="1004" name="and_ln27_5_fu_464">
<pin_list>
<pin id="465" dir="0" index="0" bw="1" slack="5"/>
<pin id="466" dir="0" index="1" bw="1" slack="0"/>
<pin id="467" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="and_ln27_5/6 "/>
</bind>
</comp>

<comp id="469" class="1004" name="or_ln53_fu_469">
<pin_list>
<pin id="470" dir="0" index="0" bw="1" slack="5"/>
<pin id="471" dir="0" index="1" bw="1" slack="5"/>
<pin id="472" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53/6 "/>
</bind>
</comp>

<comp id="473" class="1004" name="select_ln53_6_fu_473">
<pin_list>
<pin id="474" dir="0" index="0" bw="1" slack="0"/>
<pin id="475" dir="0" index="1" bw="32" slack="0"/>
<pin id="476" dir="0" index="2" bw="32" slack="0"/>
<pin id="477" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_6/6 "/>
</bind>
</comp>

<comp id="481" class="1004" name="add_ln53_fu_481">
<pin_list>
<pin id="482" dir="0" index="0" bw="32" slack="5"/>
<pin id="483" dir="0" index="1" bw="2" slack="0"/>
<pin id="484" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln53/6 "/>
</bind>
</comp>

<comp id="486" class="1004" name="select_ln53_7_fu_486">
<pin_list>
<pin id="487" dir="0" index="0" bw="1" slack="0"/>
<pin id="488" dir="0" index="1" bw="32" slack="5"/>
<pin id="489" dir="0" index="2" bw="32" slack="0"/>
<pin id="490" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_7/6 "/>
</bind>
</comp>

<comp id="493" class="1004" name="select_ln53_8_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="1" slack="0"/>
<pin id="495" dir="0" index="1" bw="32" slack="5"/>
<pin id="496" dir="0" index="2" bw="32" slack="0"/>
<pin id="497" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln53_8/6 "/>
</bind>
</comp>

<comp id="500" class="1004" name="or_ln53_1_fu_500">
<pin_list>
<pin id="501" dir="0" index="0" bw="1" slack="0"/>
<pin id="502" dir="0" index="1" bw="1" slack="0"/>
<pin id="503" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln53_1/6 "/>
</bind>
</comp>

<comp id="506" class="1004" name="c_p_8_fu_506">
<pin_list>
<pin id="507" dir="0" index="0" bw="1" slack="0"/>
<pin id="508" dir="0" index="1" bw="32" slack="0"/>
<pin id="509" dir="0" index="2" bw="32" slack="0"/>
<pin id="510" dir="1" index="3" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="c_p_8/6 "/>
</bind>
</comp>

<comp id="514" class="1004" name="mrv_fu_514">
<pin_list>
<pin id="515" dir="0" index="0" bw="128" slack="0"/>
<pin id="516" dir="0" index="1" bw="32" slack="0"/>
<pin id="517" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv/6 "/>
</bind>
</comp>

<comp id="520" class="1004" name="mrv_1_fu_520">
<pin_list>
<pin id="521" dir="0" index="0" bw="128" slack="0"/>
<pin id="522" dir="0" index="1" bw="32" slack="0"/>
<pin id="523" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_1/6 "/>
</bind>
</comp>

<comp id="526" class="1004" name="mrv_2_fu_526">
<pin_list>
<pin id="527" dir="0" index="0" bw="128" slack="0"/>
<pin id="528" dir="0" index="1" bw="32" slack="0"/>
<pin id="529" dir="1" index="2" bw="128" slack="0"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_2/6 "/>
</bind>
</comp>

<comp id="532" class="1004" name="mrv_3_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="128" slack="0"/>
<pin id="534" dir="0" index="1" bw="32" slack="0"/>
<pin id="535" dir="1" index="2" bw="128" slack="2147483647"/>
</pin_list>
<bind>
<opcode="insertvalue(57) " fcode="insertvalue"/>
<opset="mrv_3/6 "/>
</bind>
</comp>

<comp id="538" class="1005" name="c_p_reg_538">
<pin_list>
<pin id="539" dir="0" index="0" bw="32" slack="5"/>
<pin id="540" dir="1" index="1" bw="32" slack="5"/>
</pin_list>
<bind>
<opset="c_p "/>
</bind>
</comp>

<comp id="545" class="1005" name="bitcast_ln51_reg_545">
<pin_list>
<pin id="546" dir="0" index="0" bw="32" slack="1"/>
<pin id="547" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51 "/>
</bind>
</comp>

<comp id="552" class="1005" name="bitcast_ln51_2_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="32" slack="1"/>
<pin id="554" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51_2 "/>
</bind>
</comp>

<comp id="559" class="1005" name="bitcast_ln51_3_reg_559">
<pin_list>
<pin id="560" dir="0" index="0" bw="32" slack="1"/>
<pin id="561" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln51_3 "/>
</bind>
</comp>

<comp id="566" class="1005" name="bitcast_ln55_reg_566">
<pin_list>
<pin id="567" dir="0" index="0" bw="32" slack="1"/>
<pin id="568" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln55 "/>
</bind>
</comp>

<comp id="571" class="1005" name="bitcast_ln65_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="32" slack="1"/>
<pin id="573" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln65 "/>
</bind>
</comp>

<comp id="576" class="1005" name="bitcast_ln66_reg_576">
<pin_list>
<pin id="577" dir="0" index="0" bw="32" slack="1"/>
<pin id="578" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="bitcast_ln66 "/>
</bind>
</comp>

<comp id="581" class="1005" name="and_ln53_reg_581">
<pin_list>
<pin id="582" dir="0" index="0" bw="1" slack="5"/>
<pin id="583" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="and_ln53 "/>
</bind>
</comp>

<comp id="587" class="1005" name="icmp_ln53_2_reg_587">
<pin_list>
<pin id="588" dir="0" index="0" bw="1" slack="1"/>
<pin id="589" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln53_2 "/>
</bind>
</comp>

<comp id="595" class="1005" name="icmp_ln53_3_reg_595">
<pin_list>
<pin id="596" dir="0" index="0" bw="1" slack="1"/>
<pin id="597" dir="1" index="1" bw="1" slack="5"/>
</pin_list>
<bind>
<opset="icmp_ln53_3 "/>
</bind>
</comp>

<comp id="603" class="1005" name="add1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="32" slack="1"/>
<pin id="605" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add1 "/>
</bind>
</comp>

<comp id="610" class="1005" name="add2_reg_610">
<pin_list>
<pin id="611" dir="0" index="0" bw="32" slack="1"/>
<pin id="612" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add2 "/>
</bind>
</comp>

<comp id="619" class="1005" name="add3_reg_619">
<pin_list>
<pin id="620" dir="0" index="0" bw="32" slack="1"/>
<pin id="621" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add3 "/>
</bind>
</comp>

<comp id="628" class="1005" name="add7_reg_628">
<pin_list>
<pin id="629" dir="0" index="0" bw="32" slack="1"/>
<pin id="630" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="add7 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="54"><net_src comp="6" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="4" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="60"><net_src comp="8" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="61"><net_src comp="2" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="66"><net_src comp="8" pin="0"/><net_sink comp="62" pin=0"/></net>

<net id="67"><net_src comp="0" pin="0"/><net_sink comp="62" pin=1"/></net>

<net id="84"><net_src comp="28" pin="0"/><net_sink comp="80" pin=1"/></net>

<net id="89"><net_src comp="28" pin="0"/><net_sink comp="85" pin=1"/></net>

<net id="94"><net_src comp="28" pin="0"/><net_sink comp="90" pin=1"/></net>

<net id="98"><net_src comp="68" pin="2"/><net_sink comp="95" pin=0"/></net>

<net id="102"><net_src comp="62" pin="2"/><net_sink comp="99" pin=0"/></net>

<net id="109"><net_src comp="10" pin="0"/><net_sink comp="103" pin=0"/></net>

<net id="110"><net_src comp="62" pin="2"/><net_sink comp="103" pin=1"/></net>

<net id="111"><net_src comp="12" pin="0"/><net_sink comp="103" pin=2"/></net>

<net id="112"><net_src comp="14" pin="0"/><net_sink comp="103" pin=3"/></net>

<net id="116"><net_src comp="103" pin="4"/><net_sink comp="113" pin=0"/></net>

<net id="117"><net_src comp="113" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="124"><net_src comp="10" pin="0"/><net_sink comp="118" pin=0"/></net>

<net id="125"><net_src comp="62" pin="2"/><net_sink comp="118" pin=1"/></net>

<net id="126"><net_src comp="16" pin="0"/><net_sink comp="118" pin=2"/></net>

<net id="127"><net_src comp="18" pin="0"/><net_sink comp="118" pin=3"/></net>

<net id="131"><net_src comp="118" pin="4"/><net_sink comp="128" pin=0"/></net>

<net id="132"><net_src comp="128" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="139"><net_src comp="10" pin="0"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="62" pin="2"/><net_sink comp="133" pin=1"/></net>

<net id="141"><net_src comp="20" pin="0"/><net_sink comp="133" pin=2"/></net>

<net id="142"><net_src comp="22" pin="0"/><net_sink comp="133" pin=3"/></net>

<net id="146"><net_src comp="133" pin="4"/><net_sink comp="143" pin=0"/></net>

<net id="147"><net_src comp="143" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="154"><net_src comp="10" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="155"><net_src comp="56" pin="2"/><net_sink comp="148" pin=1"/></net>

<net id="156"><net_src comp="12" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="157"><net_src comp="14" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="161"><net_src comp="148" pin="4"/><net_sink comp="158" pin=0"/></net>

<net id="162"><net_src comp="158" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="169"><net_src comp="10" pin="0"/><net_sink comp="163" pin=0"/></net>

<net id="170"><net_src comp="56" pin="2"/><net_sink comp="163" pin=1"/></net>

<net id="171"><net_src comp="16" pin="0"/><net_sink comp="163" pin=2"/></net>

<net id="172"><net_src comp="18" pin="0"/><net_sink comp="163" pin=3"/></net>

<net id="176"><net_src comp="163" pin="4"/><net_sink comp="173" pin=0"/></net>

<net id="177"><net_src comp="173" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="184"><net_src comp="10" pin="0"/><net_sink comp="178" pin=0"/></net>

<net id="185"><net_src comp="56" pin="2"/><net_sink comp="178" pin=1"/></net>

<net id="186"><net_src comp="20" pin="0"/><net_sink comp="178" pin=2"/></net>

<net id="187"><net_src comp="22" pin="0"/><net_sink comp="178" pin=3"/></net>

<net id="191"><net_src comp="178" pin="4"/><net_sink comp="188" pin=0"/></net>

<net id="192"><net_src comp="188" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="197"><net_src comp="50" pin="2"/><net_sink comp="193" pin=0"/></net>

<net id="198"><net_src comp="24" pin="0"/><net_sink comp="193" pin=1"/></net>

<net id="203"><net_src comp="50" pin="2"/><net_sink comp="199" pin=0"/></net>

<net id="204"><net_src comp="26" pin="0"/><net_sink comp="199" pin=1"/></net>

<net id="209"><net_src comp="193" pin="2"/><net_sink comp="205" pin=0"/></net>

<net id="210"><net_src comp="199" pin="2"/><net_sink comp="205" pin=1"/></net>

<net id="215"><net_src comp="50" pin="2"/><net_sink comp="211" pin=0"/></net>

<net id="216"><net_src comp="26" pin="0"/><net_sink comp="211" pin=1"/></net>

<net id="221"><net_src comp="50" pin="2"/><net_sink comp="217" pin=0"/></net>

<net id="222"><net_src comp="24" pin="0"/><net_sink comp="217" pin=1"/></net>

<net id="232"><net_src comp="30" pin="0"/><net_sink comp="226" pin=0"/></net>

<net id="233"><net_src comp="223" pin="1"/><net_sink comp="226" pin=1"/></net>

<net id="234"><net_src comp="32" pin="0"/><net_sink comp="226" pin=2"/></net>

<net id="235"><net_src comp="34" pin="0"/><net_sink comp="226" pin=3"/></net>

<net id="239"><net_src comp="223" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="244"><net_src comp="226" pin="4"/><net_sink comp="240" pin=0"/></net>

<net id="245"><net_src comp="36" pin="0"/><net_sink comp="240" pin=1"/></net>

<net id="250"><net_src comp="236" pin="1"/><net_sink comp="246" pin=0"/></net>

<net id="251"><net_src comp="38" pin="0"/><net_sink comp="246" pin=1"/></net>

<net id="256"><net_src comp="246" pin="2"/><net_sink comp="252" pin=0"/></net>

<net id="257"><net_src comp="240" pin="2"/><net_sink comp="252" pin=1"/></net>

<net id="262"><net_src comp="252" pin="2"/><net_sink comp="258" pin=0"/></net>

<net id="263"><net_src comp="80" pin="2"/><net_sink comp="258" pin=1"/></net>

<net id="268"><net_src comp="258" pin="2"/><net_sink comp="264" pin=0"/></net>

<net id="269"><net_src comp="40" pin="0"/><net_sink comp="264" pin=1"/></net>

<net id="279"><net_src comp="30" pin="0"/><net_sink comp="273" pin=0"/></net>

<net id="280"><net_src comp="270" pin="1"/><net_sink comp="273" pin=1"/></net>

<net id="281"><net_src comp="32" pin="0"/><net_sink comp="273" pin=2"/></net>

<net id="282"><net_src comp="34" pin="0"/><net_sink comp="273" pin=3"/></net>

<net id="286"><net_src comp="270" pin="1"/><net_sink comp="283" pin=0"/></net>

<net id="291"><net_src comp="273" pin="4"/><net_sink comp="287" pin=0"/></net>

<net id="292"><net_src comp="36" pin="0"/><net_sink comp="287" pin=1"/></net>

<net id="297"><net_src comp="283" pin="1"/><net_sink comp="293" pin=0"/></net>

<net id="298"><net_src comp="38" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="303"><net_src comp="293" pin="2"/><net_sink comp="299" pin=0"/></net>

<net id="304"><net_src comp="287" pin="2"/><net_sink comp="299" pin=1"/></net>

<net id="309"><net_src comp="299" pin="2"/><net_sink comp="305" pin=0"/></net>

<net id="310"><net_src comp="85" pin="2"/><net_sink comp="305" pin=1"/></net>

<net id="315"><net_src comp="305" pin="2"/><net_sink comp="311" pin=0"/></net>

<net id="316"><net_src comp="40" pin="0"/><net_sink comp="311" pin=1"/></net>

<net id="326"><net_src comp="30" pin="0"/><net_sink comp="320" pin=0"/></net>

<net id="327"><net_src comp="317" pin="1"/><net_sink comp="320" pin=1"/></net>

<net id="328"><net_src comp="32" pin="0"/><net_sink comp="320" pin=2"/></net>

<net id="329"><net_src comp="34" pin="0"/><net_sink comp="320" pin=3"/></net>

<net id="333"><net_src comp="317" pin="1"/><net_sink comp="330" pin=0"/></net>

<net id="338"><net_src comp="320" pin="4"/><net_sink comp="334" pin=0"/></net>

<net id="339"><net_src comp="36" pin="0"/><net_sink comp="334" pin=1"/></net>

<net id="344"><net_src comp="330" pin="1"/><net_sink comp="340" pin=0"/></net>

<net id="345"><net_src comp="38" pin="0"/><net_sink comp="340" pin=1"/></net>

<net id="350"><net_src comp="340" pin="2"/><net_sink comp="346" pin=0"/></net>

<net id="351"><net_src comp="334" pin="2"/><net_sink comp="346" pin=1"/></net>

<net id="356"><net_src comp="346" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="90" pin="2"/><net_sink comp="352" pin=1"/></net>

<net id="362"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="363"><net_src comp="40" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="368"><net_src comp="258" pin="2"/><net_sink comp="364" pin=1"/></net>

<net id="373"><net_src comp="364" pin="2"/><net_sink comp="369" pin=0"/></net>

<net id="374"><net_src comp="311" pin="2"/><net_sink comp="369" pin=1"/></net>

<net id="380"><net_src comp="369" pin="2"/><net_sink comp="375" pin=0"/></net>

<net id="385"><net_src comp="305" pin="2"/><net_sink comp="381" pin=0"/></net>

<net id="386"><net_src comp="358" pin="2"/><net_sink comp="381" pin=1"/></net>

<net id="391"><net_src comp="381" pin="2"/><net_sink comp="387" pin=0"/></net>

<net id="392"><net_src comp="364" pin="2"/><net_sink comp="387" pin=1"/></net>

<net id="398"><net_src comp="387" pin="2"/><net_sink comp="393" pin=0"/></net>

<net id="399"><net_src comp="375" pin="3"/><net_sink comp="393" pin=2"/></net>

<net id="405"><net_src comp="393" pin="3"/><net_sink comp="400" pin=2"/></net>

<net id="411"><net_src comp="400" pin="3"/><net_sink comp="406" pin=2"/></net>

<net id="417"><net_src comp="369" pin="2"/><net_sink comp="412" pin=0"/></net>

<net id="423"><net_src comp="387" pin="2"/><net_sink comp="418" pin=0"/></net>

<net id="424"><net_src comp="412" pin="3"/><net_sink comp="418" pin=2"/></net>

<net id="430"><net_src comp="418" pin="3"/><net_sink comp="425" pin=2"/></net>

<net id="436"><net_src comp="95" pin="1"/><net_sink comp="431" pin=1"/></net>

<net id="437"><net_src comp="425" pin="3"/><net_sink comp="431" pin=2"/></net>

<net id="442"><net_src comp="387" pin="2"/><net_sink comp="438" pin=0"/></net>

<net id="443"><net_src comp="369" pin="2"/><net_sink comp="438" pin=1"/></net>

<net id="449"><net_src comp="438" pin="2"/><net_sink comp="444" pin=0"/></net>

<net id="450"><net_src comp="28" pin="0"/><net_sink comp="444" pin=1"/></net>

<net id="456"><net_src comp="95" pin="1"/><net_sink comp="451" pin=1"/></net>

<net id="457"><net_src comp="444" pin="3"/><net_sink comp="451" pin=2"/></net>

<net id="463"><net_src comp="451" pin="3"/><net_sink comp="458" pin=2"/></net>

<net id="468"><net_src comp="264" pin="2"/><net_sink comp="464" pin=1"/></net>

<net id="478"><net_src comp="387" pin="2"/><net_sink comp="473" pin=0"/></net>

<net id="479"><net_src comp="42" pin="0"/><net_sink comp="473" pin=1"/></net>

<net id="480"><net_src comp="44" pin="0"/><net_sink comp="473" pin=2"/></net>

<net id="485"><net_src comp="473" pin="3"/><net_sink comp="481" pin=1"/></net>

<net id="491"><net_src comp="464" pin="2"/><net_sink comp="486" pin=0"/></net>

<net id="492"><net_src comp="46" pin="0"/><net_sink comp="486" pin=2"/></net>

<net id="498"><net_src comp="469" pin="2"/><net_sink comp="493" pin=0"/></net>

<net id="499"><net_src comp="481" pin="2"/><net_sink comp="493" pin=2"/></net>

<net id="504"><net_src comp="469" pin="2"/><net_sink comp="500" pin=0"/></net>

<net id="505"><net_src comp="438" pin="2"/><net_sink comp="500" pin=1"/></net>

<net id="511"><net_src comp="500" pin="2"/><net_sink comp="506" pin=0"/></net>

<net id="512"><net_src comp="493" pin="3"/><net_sink comp="506" pin=1"/></net>

<net id="513"><net_src comp="486" pin="3"/><net_sink comp="506" pin=2"/></net>

<net id="518"><net_src comp="48" pin="0"/><net_sink comp="514" pin=0"/></net>

<net id="519"><net_src comp="506" pin="3"/><net_sink comp="514" pin=1"/></net>

<net id="524"><net_src comp="514" pin="2"/><net_sink comp="520" pin=0"/></net>

<net id="525"><net_src comp="406" pin="3"/><net_sink comp="520" pin=1"/></net>

<net id="530"><net_src comp="520" pin="2"/><net_sink comp="526" pin=0"/></net>

<net id="531"><net_src comp="431" pin="3"/><net_sink comp="526" pin=1"/></net>

<net id="536"><net_src comp="526" pin="2"/><net_sink comp="532" pin=0"/></net>

<net id="537"><net_src comp="458" pin="3"/><net_sink comp="532" pin=1"/></net>

<net id="541"><net_src comp="99" pin="1"/><net_sink comp="538" pin=0"/></net>

<net id="542"><net_src comp="538" pin="1"/><net_sink comp="481" pin=0"/></net>

<net id="543"><net_src comp="538" pin="1"/><net_sink comp="486" pin=1"/></net>

<net id="544"><net_src comp="538" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="548"><net_src comp="113" pin="1"/><net_sink comp="545" pin=0"/></net>

<net id="549"><net_src comp="545" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="550"><net_src comp="545" pin="1"/><net_sink comp="400" pin=1"/></net>

<net id="551"><net_src comp="545" pin="1"/><net_sink comp="406" pin=1"/></net>

<net id="555"><net_src comp="128" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="558"><net_src comp="552" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="562"><net_src comp="143" pin="1"/><net_sink comp="559" pin=0"/></net>

<net id="563"><net_src comp="559" pin="1"/><net_sink comp="76" pin=0"/></net>

<net id="564"><net_src comp="559" pin="1"/><net_sink comp="72" pin=0"/></net>

<net id="565"><net_src comp="559" pin="1"/><net_sink comp="68" pin=0"/></net>

<net id="569"><net_src comp="158" pin="1"/><net_sink comp="566" pin=0"/></net>

<net id="570"><net_src comp="566" pin="1"/><net_sink comp="68" pin=1"/></net>

<net id="574"><net_src comp="173" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="72" pin=1"/></net>

<net id="579"><net_src comp="188" pin="1"/><net_sink comp="576" pin=0"/></net>

<net id="580"><net_src comp="576" pin="1"/><net_sink comp="76" pin=1"/></net>

<net id="584"><net_src comp="205" pin="2"/><net_sink comp="581" pin=0"/></net>

<net id="585"><net_src comp="581" pin="1"/><net_sink comp="364" pin=0"/></net>

<net id="586"><net_src comp="581" pin="1"/><net_sink comp="464" pin=0"/></net>

<net id="590"><net_src comp="211" pin="2"/><net_sink comp="587" pin=0"/></net>

<net id="591"><net_src comp="587" pin="1"/><net_sink comp="400" pin=0"/></net>

<net id="592"><net_src comp="587" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="593"><net_src comp="587" pin="1"/><net_sink comp="451" pin=0"/></net>

<net id="594"><net_src comp="587" pin="1"/><net_sink comp="469" pin=1"/></net>

<net id="598"><net_src comp="217" pin="2"/><net_sink comp="595" pin=0"/></net>

<net id="599"><net_src comp="595" pin="1"/><net_sink comp="406" pin=0"/></net>

<net id="600"><net_src comp="595" pin="1"/><net_sink comp="431" pin=0"/></net>

<net id="601"><net_src comp="595" pin="1"/><net_sink comp="458" pin=0"/></net>

<net id="602"><net_src comp="595" pin="1"/><net_sink comp="469" pin=0"/></net>

<net id="606"><net_src comp="68" pin="2"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="80" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="223" pin=0"/></net>

<net id="609"><net_src comp="603" pin="1"/><net_sink comp="375" pin=2"/></net>

<net id="613"><net_src comp="72" pin="2"/><net_sink comp="610" pin=0"/></net>

<net id="614"><net_src comp="610" pin="1"/><net_sink comp="85" pin=0"/></net>

<net id="615"><net_src comp="610" pin="1"/><net_sink comp="270" pin=0"/></net>

<net id="616"><net_src comp="610" pin="1"/><net_sink comp="375" pin=1"/></net>

<net id="617"><net_src comp="610" pin="1"/><net_sink comp="412" pin=2"/></net>

<net id="618"><net_src comp="610" pin="1"/><net_sink comp="418" pin=1"/></net>

<net id="622"><net_src comp="76" pin="2"/><net_sink comp="619" pin=0"/></net>

<net id="623"><net_src comp="619" pin="1"/><net_sink comp="90" pin=0"/></net>

<net id="624"><net_src comp="619" pin="1"/><net_sink comp="317" pin=0"/></net>

<net id="625"><net_src comp="619" pin="1"/><net_sink comp="393" pin=1"/></net>

<net id="626"><net_src comp="619" pin="1"/><net_sink comp="412" pin=1"/></net>

<net id="627"><net_src comp="619" pin="1"/><net_sink comp="444" pin=2"/></net>

<net id="631"><net_src comp="72" pin="2"/><net_sink comp="628" pin=0"/></net>

<net id="632"><net_src comp="628" pin="1"/><net_sink comp="458" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
 - Input state : 
	Port: _sum : p_read14 | {1 }
	Port: _sum : p_read25 | {1 }
	Port: _sum : diff_p | {1 }
  - Chain level:
	State 1
		bitcast_ln51 : 1
		bitcast_ln51_2 : 1
		bitcast_ln51_3 : 1
		bitcast_ln55 : 1
		add1 : 2
		bitcast_ln65 : 1
		add2 : 2
		bitcast_ln66 : 1
		add3 : 2
		and_ln53 : 1
	State 2
	State 3
	State 4
	State 5
	State 6
		tmp_s : 1
		trunc_ln27 : 1
		icmp_ln27 : 2
		icmp_ln27_8 : 2
		or_ln27 : 3
		and_ln27 : 3
		xor_ln27 : 3
		tmp_179 : 1
		trunc_ln30 : 1
		icmp_ln30 : 2
		icmp_ln30_8 : 2
		or_ln30 : 3
		and_ln30 : 3
		xor_ln30 : 3
		tmp_181 : 1
		trunc_ln38 : 1
		icmp_ln38 : 2
		icmp_ln38_8 : 2
		or_ln38 : 3
		and_ln38 : 3
		xor_ln38 : 3
		and_ln27_4 : 3
		and_ln30_4 : 3
		select_ln30 : 3
		and_ln38_4 : 3
		and_ln38_5 : 3
		select_ln38 : 3
		select_ln53 : 4
		select_ln53_1 : 5
		select_ln30_3 : 3
		select_ln38_12 : 3
		select_ln53_2 : 4
		select_ln53_3 : 5
		or_ln38_4 : 3
		select_ln38_13 : 3
		select_ln53_4 : 4
		select_ln53_5 : 5
		and_ln27_5 : 3
		select_ln53_6 : 3
		add_ln53 : 4
		select_ln53_7 : 3
		select_ln53_8 : 5
		or_ln53_1 : 3
		c_p_8 : 6
		mrv : 7
		mrv_1 : 8
		mrv_2 : 9
		mrv_3 : 10
		ret_ln71 : 11


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|---------|
| Operation|     Functional Unit    |   DSP   |    FF   |   LUT   |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_68       |    2    |   227   |   214   |
|   fadd   |        grp_fu_72       |    2    |   227   |   214   |
|          |        grp_fu_76       |    2    |   227   |   214   |
|----------|------------------------|---------|---------|---------|
|          |   select_ln30_fu_375   |    0    |    0    |    32   |
|          |   select_ln38_fu_393   |    0    |    0    |    32   |
|          |   select_ln53_fu_400   |    0    |    0    |    32   |
|          |  select_ln53_1_fu_406  |    0    |    0    |    32   |
|          |  select_ln30_3_fu_412  |    0    |    0    |    32   |
|          |  select_ln38_12_fu_418 |    0    |    0    |    32   |
|          |  select_ln53_2_fu_425  |    0    |    0    |    32   |
|  select  |  select_ln53_3_fu_431  |    0    |    0    |    32   |
|          |  select_ln38_13_fu_444 |    0    |    0    |    32   |
|          |  select_ln53_4_fu_451  |    0    |    0    |    32   |
|          |  select_ln53_5_fu_458  |    0    |    0    |    32   |
|          |  select_ln53_6_fu_473  |    0    |    0    |    32   |
|          |  select_ln53_7_fu_486  |    0    |    0    |    32   |
|          |  select_ln53_8_fu_493  |    0    |    0    |    32   |
|          |      c_p_8_fu_506      |    0    |    0    |    32   |
|----------|------------------------|---------|---------|---------|
|          |    icmp_ln53_fu_193    |    0    |    0    |    8    |
|          |   icmp_ln53_1_fu_199   |    0    |    0    |    8    |
|          |   icmp_ln53_2_fu_211   |    0    |    0    |    8    |
|          |   icmp_ln53_3_fu_217   |    0    |    0    |    8    |
|   icmp   |    icmp_ln27_fu_240    |    0    |    0    |    11   |
|          |   icmp_ln27_8_fu_246   |    0    |    0    |    15   |
|          |    icmp_ln30_fu_287    |    0    |    0    |    11   |
|          |   icmp_ln30_8_fu_293   |    0    |    0    |    15   |
|          |    icmp_ln38_fu_334    |    0    |    0    |    11   |
|          |   icmp_ln38_8_fu_340   |    0    |    0    |    15   |
|----------|------------------------|---------|---------|---------|
|    add   |     add_ln53_fu_481    |    0    |    0    |    39   |
|----------|------------------------|---------|---------|---------|
|          |     and_ln53_fu_205    |    0    |    0    |    2    |
|          |     and_ln27_fu_258    |    0    |    0    |    2    |
|          |     and_ln30_fu_305    |    0    |    0    |    2    |
|          |     and_ln38_fu_352    |    0    |    0    |    2    |
|    and   |    and_ln27_4_fu_364   |    0    |    0    |    2    |
|          |    and_ln30_4_fu_369   |    0    |    0    |    2    |
|          |    and_ln38_4_fu_381   |    0    |    0    |    2    |
|          |    and_ln38_5_fu_387   |    0    |    0    |    2    |
|          |    and_ln27_5_fu_464   |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     or_ln27_fu_252     |    0    |    0    |    2    |
|          |     or_ln30_fu_299     |    0    |    0    |    2    |
|    or    |     or_ln38_fu_346     |    0    |    0    |    2    |
|          |    or_ln38_4_fu_438    |    0    |    0    |    2    |
|          |     or_ln53_fu_469     |    0    |    0    |    2    |
|          |    or_ln53_1_fu_500    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          |     xor_ln27_fu_264    |    0    |    0    |    2    |
|    xor   |     xor_ln30_fu_311    |    0    |    0    |    2    |
|          |     xor_ln38_fu_358    |    0    |    0    |    2    |
|----------|------------------------|---------|---------|---------|
|          | diff_p_read_read_fu_50 |    0    |    0    |    0    |
|   read   |    p_read_read_fu_56   |    0    |    0    |    0    |
|          |   p_read_5_read_fu_62  |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        grp_fu_80       |    0    |    0    |    0    |
|   fcmp   |        grp_fu_85       |    0    |    0    |    0    |
|          |        grp_fu_90       |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |        c_p_fu_99       |    0    |    0    |    0    |
|   trunc  |    trunc_ln27_fu_236   |    0    |    0    |    0    |
|          |    trunc_ln30_fu_283   |    0    |    0    |    0    |
|          |    trunc_ln38_fu_330   |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |   trunc_ln51_2_fu_103  |    0    |    0    |    0    |
|          |   trunc_ln51_3_fu_118  |    0    |    0    |    0    |
|          |   trunc_ln51_4_fu_133  |    0    |    0    |    0    |
|          |     trunc_ln_fu_148    |    0    |    0    |    0    |
|partselect|    trunc_ln18_fu_163   |    0    |    0    |    0    |
|          |    trunc_ln19_fu_178   |    0    |    0    |    0    |
|          |      tmp_s_fu_226      |    0    |    0    |    0    |
|          |     tmp_179_fu_273     |    0    |    0    |    0    |
|          |     tmp_181_fu_320     |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|          |       mrv_fu_514       |    0    |    0    |    0    |
|insertvalue|      mrv_1_fu_520      |    0    |    0    |    0    |
|          |      mrv_2_fu_526      |    0    |    0    |    0    |
|          |      mrv_3_fu_532      |    0    |    0    |    0    |
|----------|------------------------|---------|---------|---------|
|   Total  |                        |    6    |   681   |   1307  |
|----------|------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+----------------------+--------+
|                      |   FF   |
+----------------------+--------+
|     add1_reg_603     |   32   |
|     add2_reg_610     |   32   |
|     add3_reg_619     |   32   |
|     add7_reg_628     |   32   |
|   and_ln53_reg_581   |    1   |
|bitcast_ln51_2_reg_552|   32   |
|bitcast_ln51_3_reg_559|   32   |
| bitcast_ln51_reg_545 |   32   |
| bitcast_ln55_reg_566 |   32   |
| bitcast_ln65_reg_571 |   32   |
| bitcast_ln66_reg_576 |   32   |
|      c_p_reg_538     |   32   |
|  icmp_ln53_2_reg_587 |    1   |
|  icmp_ln53_3_reg_595 |    1   |
|        reg_95        |   32   |
+----------------------+--------+
|         Total        |   387  |
+----------------------+--------+

* Multiplexer (MUX) list: 
|-----------|------|------|------|--------||---------||---------|
|    Comp   |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------|------|------|------|--------||---------||---------|
| grp_fu_68 |  p0  |   4  |  32  |   128  ||    17   |
| grp_fu_68 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_72 |  p0  |   3  |  32  |   96   ||    13   |
| grp_fu_72 |  p1  |   2  |  32  |   64   ||    9    |
| grp_fu_76 |  p0  |   2  |  32  |   64   ||    9    |
| grp_fu_76 |  p1  |   2  |  32  |   64   ||    9    |
|-----------|------|------|------|--------||---------||---------|
|   Total   |      |      |      |   480  || 5.10643 ||    66   |
|-----------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    6   |    -   |   681  |  1307  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |    5   |    -   |   66   |
|  Register |    -   |    -   |   387  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    6   |    5   |  1068  |  1373  |
+-----------+--------+--------+--------+--------+
