Running: fuse.exe -relaunch -intstyle "ise" -incremental -lib "unisims_ver" -lib "unimacro_ver" -lib "xilinxcorelib_ver" -lib "secureip" -o "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/decode_test_isim_beh.exe" -prj "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/decode_test_beh.prj" "work.decode_test" "work.glbl" 
ISim P.28xd (signature 0xa0883be4)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/regbanknpc.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/decode.v" into library work
Analyzing Verilog file "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/decode_test.v" into library work
Analyzing Verilog file "C:/Xilinx/14.2/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/decode_test.v" Line 65: Port triggerInw is not connected to this instance
WARNING:HDLCompiler:189 - "C:/Users/pravinkumar/Documents/GitHub/AsyncARM/decode_test.v" Line 69: Size mismatch in connection of port <addrr>. Formal port size is 4-bit while actual signal size is 32-bit.
Completed static elaboration
Compiling module decode
Compiling module regbank
Compiling module decode_test
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 4 Verilog Units
Built simulation executable C:/Users/pravinkumar/Documents/GitHub/AsyncARM/decode_test_isim_beh.exe
Fuse Memory Usage: 27724 KB
Fuse CPU Usage: 561 ms
