/*Logic gates are basic digital building blocks that 
perform logical operations like AND, OR, NOT, and XOR, 
used to create circuits for processing binary data.*/

library IEEE;
use IEEE.STD_LOGIC_1164.ALL;

entity logic_gates is
    Port ( A : in  STD_LOGIC;
           B : in  STD_LOGIC;
           and_gate, or_gate, not_gate : out  STD_LOGIC;
           nor_gate, nand_gate, xor_gate, xnor_gate : out  STD_LOGIC);
end logic_gates;

architecture gates of logic_gates is

begin

and_gate <= A and B; //AND operation on A and B
or_gate <= A or B; //OR operation on A and B
not_gate <= not A; //NOT operation on A 
nor_gate <= A nor B; //NOR operation on A and B
nand_gate <= A nand B; //NAND operation on A and B
xor_gate <= A xor B; //XOR operation on A and B
xnor_gate <= A xnor B; //XNOR operation on A and B

end gates;

//Test Bench code is as follows:

module logic_gates_tb;

	// Inputs
	reg A;
	reg B;

	// Outputs
	wire and_gate;
	wire or_gate;
	wire not_gate;
	wire nor_gate;
	wire nand_gate;
	wire xor_gate;
	wire xnor_gate;

	// Instantiate the Unit Under Test (UUT)
	logic_gates uut (
		.A(A), 
		.B(B), 
		.and_gate(and_gate), 
		.or_gate(or_gate), 
		.not_gate(not_gate), 
		.nor_gate(nor_gate), 
		.nand_gate(nand_gate), 
		.xor_gate(xor_gate), 
		.xnor_gate(xnor_gate)
	);

	initial begin
		A = 0; B = 0;
		#10 A = 0; B = 1;
		#10 A = 1; B = 0;
		#10 A = 1; B = 1;
		#10;
		$finish();

	end
      
endmodule
