module DataMemory(
// Port
	input [31:0] Address, WriteData,
	input MemWrite, MemRead,
	output reg [31:0] ReadData
);
//logical
	reg [31:0] mem [0:255];
	integer i;

	initial begin
	read_data <= 0;
		for (i = 0; i < 256; i = i + 1) begin
			MEMO[i] = i;
		end
	end

	// Using @(addr) will lead to unexpected behavior as memories are synchronous elements like registers
	always @(posedge clk) begin
		if (memwrite == 1'b1) begin
			MEMO[addr] <= write_data;
		end
  // Use memread to indicate a valid address is on the line and read the memory into a register at that address when memread is asserted
		if (memread == 1'b1) begin
			read_data <= MEMO[addr];
		end
	end

endmodule
