{
  "processor": "IBM POWER2",
  "manufacturer": "IBM",
  "year": 1993,
  "schema_version": "1.0",
  "source": "POWER2 Architecture Note",
  "instruction_count": 28,
  "instructions": [
    {"mnemonic": "A", "opcode": "0x7C000214", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Add; superscalar dual-issue capable"},
    {"mnemonic": "AI", "opcode": "0x38000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "none", "notes": "Add immediate"},
    {"mnemonic": "SF", "opcode": "0x7C000010", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Subtract from"},
    {"mnemonic": "AND", "opcode": "0x7C000038", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "AND registers"},
    {"mnemonic": "OR", "opcode": "0x7C000378", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "OR registers"},
    {"mnemonic": "XOR", "opcode": "0x7C000278", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "XOR registers"},
    {"mnemonic": "SL", "opcode": "0x7C000030", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "none", "notes": "Shift left"},
    {"mnemonic": "L", "opcode": "0x80000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load word; enhanced cache system"},
    {"mnemonic": "LFD", "opcode": "0xC8000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Load FP double"},
    {"mnemonic": "ST", "opcode": "0x90000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store word"},
    {"mnemonic": "STFD", "opcode": "0xD8000000", "bytes": 4, "cycles": 1, "category": "data_transfer", "addressing_mode": "displacement", "flags_affected": "none", "notes": "Store FP double"},
    {"mnemonic": "B", "opcode": "0x48000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch; dedicated branch unit"},
    {"mnemonic": "BL", "opcode": "0x48000001", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "LR", "notes": "Branch and link"},
    {"mnemonic": "BC", "opcode": "0x40000000", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "relative", "flags_affected": "none", "notes": "Branch conditional"},
    {"mnemonic": "BCR", "opcode": "0x4C000020", "bytes": 4, "cycles": 1, "category": "control", "addressing_mode": "register", "flags_affected": "none", "notes": "Branch to link register"},
    {"mnemonic": "MUL", "opcode": "0x7C0000D6", "bytes": 4, "cycles": 2, "category": "multiply", "addressing_mode": "register", "flags_affected": "none", "notes": "Integer multiply; improved over POWER1"},
    {"mnemonic": "DIV", "opcode": "0x7C000396", "bytes": 4, "cycles": 10, "category": "divide", "addressing_mode": "register", "flags_affected": "none", "notes": "Integer divide; 10 cycles (improved)"},
    {"mnemonic": "FA", "opcode": "0xFC00002A", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP add; dual FPU capable"},
    {"mnemonic": "FS", "opcode": "0xFC000028", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP subtract"},
    {"mnemonic": "FM", "opcode": "0xFC000032", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP multiply; 1 cycle throughput with dual FPU"},
    {"mnemonic": "FD", "opcode": "0xFC000024", "bytes": 4, "cycles": 10, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP divide; 10 cycles"},
    {"mnemonic": "FMA", "opcode": "0xFC00003A", "bytes": 4, "cycles": 1, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP multiply-add; 1 cycle throughput dual FPU"},
    {"mnemonic": "FSQRT", "opcode": "0xFC00002C", "bytes": 4, "cycles": 14, "category": "float", "addressing_mode": "register", "flags_affected": "FPSCR", "notes": "FP square root; 14 cycles (new in POWER2)"},
    {"mnemonic": "CMP", "opcode": "0x7C000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "register", "flags_affected": "CR", "notes": "Compare"},
    {"mnemonic": "CMPI", "opcode": "0x2C000000", "bytes": 4, "cycles": 1, "category": "alu", "addressing_mode": "immediate", "flags_affected": "CR", "notes": "Compare immediate"},
    {"mnemonic": "NOP", "opcode": "0x60000000", "bytes": 4, "cycles": 1, "category": "nop", "addressing_mode": "implied", "flags_affected": "none", "notes": "No operation"},
    {"mnemonic": "MFSPR", "opcode": "0x7C0002A6", "bytes": 4, "cycles": 1, "category": "special", "addressing_mode": "register", "flags_affected": "none", "notes": "Move from SPR"},
    {"mnemonic": "SYNC", "opcode": "0x7C0004AC", "bytes": 4, "cycles": 3, "category": "special", "addressing_mode": "implied", "flags_affected": "none", "notes": "Synchronize memory"}
  ]
}
