Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2024 Advanced Micro Devices, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2024.1 (win64) Build 5076996 Wed May 22 18:37:14 MDT 2024
| Date         : Sat Dec  7 15:19:17 2024
| Host         : ECE-PHO115-23 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                    Violations  
---------  ----------------  -----------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell    15          
TIMING-18  Warning           Missing input or output delay  12          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (15)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (38)
5. checking no_input_delay (12)
6. checking no_output_delay (15)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (15)
-------------------------
 There are 15 register/latch pins with no clock driven by root clock pin: slowClock/divided_clk_reg/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (38)
-------------------------------------------------
 There are 38 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (12)
-------------------------------
 There are 12 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (15)
--------------------------------
 There are 15 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.939        0.000                      0                   34        0.350        0.000                      0                   34        4.500        0.000                       0                    43  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.939        0.000                      0                   34        0.350        0.000                      0                   34        4.500        0.000                       0                    43  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.939ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.350ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[29]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 0.828ns (20.536%)  route 3.204ns (79.464%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.033     6.815    slowClock/cnt_reg_n_0_[31]
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.124     6.939 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.154     7.093    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.217 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          2.017     9.234    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.358 r  slowClock/cnt[29]_i_1/O
                         net (fo=1, routed)           0.000     9.358    slowClock/cnt[29]
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[29]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[29]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.031    15.296    slowClock/cnt_reg[29]
  -------------------------------------------------------------------
                         required time                         15.296    
                         arrival time                          -9.358    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.939ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[28]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.030ns  (logic 0.828ns (20.546%)  route 3.202ns (79.454%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.033     6.815    slowClock/cnt_reg_n_0_[31]
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.124     6.939 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.154     7.093    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.217 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          2.015     9.232    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.356 r  slowClock/cnt[28]_i_1/O
                         net (fo=1, routed)           0.000     9.356    slowClock/cnt[28]
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[28]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y92          FDRE                                         r  slowClock/cnt_reg[28]/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X7Y92          FDRE (Setup_fdre_C_D)        0.029    15.294    slowClock/cnt_reg[28]
  -------------------------------------------------------------------
                         required time                         15.294    
                         arrival time                          -9.356    
  -------------------------------------------------------------------
                         slack                                  5.939    

Slack (MET) :             5.972ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/divided_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.045ns  (logic 0.828ns (20.470%)  route 3.217ns (79.530%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.033     6.815    slowClock/cnt_reg_n_0_[31]
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.124     6.939 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.154     7.093    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.217 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          2.030     9.247    slowClock/cnt[32]_i_4_n_0
    SLICE_X6Y92          LUT5 (Prop_lut5_I2_O)        0.124     9.371 r  slowClock/divided_clk_i_1/O
                         net (fo=1, routed)           0.000     9.371    slowClock/divided_clk_i_1_n_0
    SLICE_X6Y92          FDRE                                         r  slowClock/divided_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X6Y92          FDRE                                         r  slowClock/divided_clk_reg/C
                         clock pessimism              0.276    15.301    
                         clock uncertainty           -0.035    15.265    
    SLICE_X6Y92          FDRE (Setup_fdre_C_D)        0.077    15.342    slowClock/divided_clk_reg
  -------------------------------------------------------------------
                         required time                         15.342    
                         arrival time                          -9.371    
  -------------------------------------------------------------------
                         slack                                  5.972    

Slack (MET) :             6.030ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.939ns  (logic 0.828ns (21.021%)  route 3.111ns (78.979%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.722     5.325    slowClock/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  slowClock/cnt_reg[27]/Q
                         net (fo=2, routed)           1.137     6.918    slowClock/cnt_reg_n_0_[27]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.042 r  slowClock/cnt[32]_i_8/O
                         net (fo=1, routed)           0.404     7.446    slowClock/cnt[32]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  slowClock/cnt[32]_i_3/O
                         net (fo=33, routed)          1.569     9.140    slowClock/cnt[32]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     9.264 r  slowClock/cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     9.264    slowClock/cnt[8]
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.598    15.021    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[8]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.032    15.293    slowClock/cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.293    
                         arrival time                          -9.264    
  -------------------------------------------------------------------
                         slack                                  6.030    

Slack (MET) :             6.034ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.934ns  (logic 0.828ns (21.048%)  route 3.106ns (78.952%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.722     5.325    slowClock/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  slowClock/cnt_reg[27]/Q
                         net (fo=2, routed)           1.137     6.918    slowClock/cnt_reg_n_0_[27]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.042 r  slowClock/cnt[32]_i_8/O
                         net (fo=1, routed)           0.404     7.446    slowClock/cnt[32]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  slowClock/cnt[32]_i_3/O
                         net (fo=33, routed)          1.564     9.135    slowClock/cnt[32]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     9.259 r  slowClock/cnt[7]_i_1/O
                         net (fo=1, routed)           0.000     9.259    slowClock/cnt[7]
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.598    15.021    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[7]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.031    15.292    slowClock/cnt_reg[7]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.259    
  -------------------------------------------------------------------
                         slack                                  6.034    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.909ns  (logic 0.828ns (21.181%)  route 3.081ns (78.819%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.722     5.325    slowClock/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  slowClock/cnt_reg[27]/Q
                         net (fo=2, routed)           1.137     6.918    slowClock/cnt_reg_n_0_[27]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.042 r  slowClock/cnt[32]_i_8/O
                         net (fo=1, routed)           0.404     7.446    slowClock/cnt[32]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  slowClock/cnt[32]_i_3/O
                         net (fo=33, routed)          1.540     9.110    slowClock/cnt[32]_i_3_n_0
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.124     9.234 r  slowClock/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     9.234    slowClock/cnt[3]
    SLICE_X7Y84          FDRE                                         r  slowClock/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.597    15.020    slowClock/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slowClock/cnt_reg[3]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X7Y84          FDRE (Setup_fdre_C_D)        0.031    15.291    slowClock/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         15.291    
                         arrival time                          -9.234    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.118ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.847ns  (logic 0.828ns (21.523%)  route 3.019ns (78.477%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.029ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.020ns = ( 15.020 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.722     5.325    slowClock/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  slowClock/cnt_reg[27]/Q
                         net (fo=2, routed)           1.137     6.918    slowClock/cnt_reg_n_0_[27]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.042 r  slowClock/cnt[32]_i_8/O
                         net (fo=1, routed)           0.404     7.446    slowClock/cnt[32]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  slowClock/cnt[32]_i_3/O
                         net (fo=33, routed)          1.478     9.048    slowClock/cnt[32]_i_3_n_0
    SLICE_X5Y84          LUT5 (Prop_lut5_I1_O)        0.124     9.172 r  slowClock/cnt[1]_i_1/O
                         net (fo=1, routed)           0.000     9.172    slowClock/cnt[1]
    SLICE_X5Y84          FDRE                                         r  slowClock/cnt_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.597    15.020    slowClock/clk_IBUF_BUFG
    SLICE_X5Y84          FDRE                                         r  slowClock/cnt_reg[1]/C
                         clock pessimism              0.276    15.296    
                         clock uncertainty           -0.035    15.260    
    SLICE_X5Y84          FDRE (Setup_fdre_C_D)        0.029    15.289    slowClock/cnt_reg[1]
  -------------------------------------------------------------------
                         required time                         15.289    
                         arrival time                          -9.172    
  -------------------------------------------------------------------
                         slack                                  6.118    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.874ns  (logic 0.828ns (21.374%)  route 3.046ns (78.626%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.033     6.815    slowClock/cnt_reg_n_0_[31]
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.124     6.939 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.154     7.093    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.217 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          1.859     9.076    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I2_O)        0.124     9.200 r  slowClock/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     9.200    slowClock/cnt[31]
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.031    15.321    slowClock/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         15.321    
                         arrival time                          -9.200    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.122ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[30]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.872ns  (logic 0.828ns (21.385%)  route 3.044ns (78.615%))
  Logic Levels:           3  (LUT5=3)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns = ( 15.025 - 10.000 ) 
    Source Clock Delay      (SCD):    5.326ns
    Clock Pessimism Removal (CPR):    0.301ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.456     5.782 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           1.033     6.815    slowClock/cnt_reg_n_0_[31]
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.124     6.939 r  slowClock/cnt[32]_i_9/O
                         net (fo=1, routed)           0.154     7.093    slowClock/cnt[32]_i_9_n_0
    SLICE_X7Y84          LUT5 (Prop_lut5_I0_O)        0.124     7.217 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          1.857     9.074    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y91          LUT5 (Prop_lut5_I2_O)        0.124     9.198 r  slowClock/cnt[30]_i_1/O
                         net (fo=1, routed)           0.000     9.198    slowClock/cnt[30]
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[30]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602    15.025    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[30]/C
                         clock pessimism              0.301    15.326    
                         clock uncertainty           -0.035    15.290    
    SLICE_X7Y91          FDRE (Setup_fdre_C_D)        0.029    15.319    slowClock/cnt_reg[30]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.198    
  -------------------------------------------------------------------
                         slack                                  6.122    

Slack (MET) :             6.202ns  (required time - arrival time)
  Source:                 slowClock/cnt_reg[27]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.766ns  (logic 0.828ns (21.987%)  route 2.938ns (78.013%))
  Logic Levels:           3  (LUT4=1 LUT5=2)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.021ns = ( 15.021 - 10.000 ) 
    Source Clock Delay      (SCD):    5.325ns
    Clock Pessimism Removal (CPR):    0.276ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.722     5.325    slowClock/clk_IBUF_BUFG
    SLICE_X7Y90          FDRE                                         r  slowClock/cnt_reg[27]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y90          FDRE (Prop_fdre_C_Q)         0.456     5.781 r  slowClock/cnt_reg[27]/Q
                         net (fo=2, routed)           1.137     6.918    slowClock/cnt_reg_n_0_[27]
    SLICE_X7Y91          LUT4 (Prop_lut4_I1_O)        0.124     7.042 r  slowClock/cnt[32]_i_8/O
                         net (fo=1, routed)           0.404     7.446    slowClock/cnt[32]_i_8_n_0
    SLICE_X7Y89          LUT5 (Prop_lut5_I4_O)        0.124     7.570 r  slowClock/cnt[32]_i_3/O
                         net (fo=33, routed)          1.396     8.967    slowClock/cnt[32]_i_3_n_0
    SLICE_X7Y85          LUT5 (Prop_lut5_I1_O)        0.124     9.091 r  slowClock/cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.091    slowClock/cnt[6]
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.598    15.021    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[6]/C
                         clock pessimism              0.276    15.297    
                         clock uncertainty           -0.035    15.261    
    SLICE_X7Y85          FDRE (Setup_fdre_C_D)        0.031    15.292    slowClock/cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.292    
                         arrival time                          -9.091    
  -------------------------------------------------------------------
                         slack                                  6.202    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.350ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.457ns  (logic 0.231ns (50.505%)  route 0.226ns (49.495%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[7]/Q
                         net (fo=2, routed)           0.115     1.775    slowClock/cnt_reg_n_0_[7]
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  slowClock/cnt[32]_i_5/O
                         net (fo=33, routed)          0.111     1.931    slowClock/cnt[32]_i_5_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.976 r  slowClock/cnt[9]_i_1/O
                         net (fo=1, routed)           0.000     1.976    slowClock/cnt[9]
    SLICE_X7Y86          FDRE                                         r  slowClock/cnt_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    slowClock/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  slowClock/cnt_reg[9]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.092     1.625    slowClock/cnt_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           1.976    
  -------------------------------------------------------------------
                         slack                                  0.350    

Slack (MET) :             0.352ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.458ns  (logic 0.231ns (50.395%)  route 0.227ns (49.605%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[7]/Q
                         net (fo=2, routed)           0.115     1.775    slowClock/cnt_reg_n_0_[7]
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  slowClock/cnt[32]_i_5/O
                         net (fo=33, routed)          0.112     1.932    slowClock/cnt[32]_i_5_n_0
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.977 r  slowClock/cnt[11]_i_1/O
                         net (fo=1, routed)           0.000     1.977    slowClock/cnt[11]
    SLICE_X7Y86          FDRE                                         r  slowClock/cnt_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.869     2.034    slowClock/clk_IBUF_BUFG
    SLICE_X7Y86          FDRE                                         r  slowClock/cnt_reg[11]/C
                         clock pessimism             -0.500     1.533    
    SLICE_X7Y86          FDRE (Hold_fdre_C_D)         0.091     1.624    slowClock/cnt_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.977    
  -------------------------------------------------------------------
                         slack                                  0.352    

Slack (MET) :             0.370ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.231ns (48.325%)  route 0.247ns (51.675%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.601     1.520    slowClock/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  slowClock/cnt_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y88          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  slowClock/cnt_reg[18]/Q
                         net (fo=2, routed)           0.107     1.769    slowClock/cnt_reg_n_0_[18]
    SLICE_X7Y88          LUT5 (Prop_lut5_I1_O)        0.045     1.814 r  slowClock/cnt[32]_i_2/O
                         net (fo=33, routed)          0.140     1.953    slowClock/cnt[32]_i_2_n_0
    SLICE_X7Y88          LUT5 (Prop_lut5_I0_O)        0.045     1.998 r  slowClock/cnt[20]_i_1/O
                         net (fo=1, routed)           0.000     1.998    slowClock/cnt[20]
    SLICE_X7Y88          FDRE                                         r  slowClock/cnt_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    slowClock/clk_IBUF_BUFG
    SLICE_X7Y88          FDRE                                         r  slowClock/cnt_reg[20]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X7Y88          FDRE (Hold_fdre_C_D)         0.092     1.628    slowClock/cnt_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.998    
  -------------------------------------------------------------------
                         slack                                  0.370    

Slack (MET) :             0.372ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.478ns  (logic 0.231ns (48.307%)  route 0.247ns (51.693%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.033ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 r  slowClock/cnt_reg[5]/Q
                         net (fo=2, routed)           0.153     1.813    slowClock/cnt_reg_n_0_[5]
    SLICE_X7Y84          LUT5 (Prop_lut5_I1_O)        0.045     1.858 r  slowClock/cnt[32]_i_4/O
                         net (fo=33, routed)          0.094     1.952    slowClock/cnt[32]_i_4_n_0
    SLICE_X7Y84          LUT5 (Prop_lut5_I2_O)        0.045     1.997 r  slowClock/cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     1.997    slowClock/cnt[3]
    SLICE_X7Y84          FDRE                                         r  slowClock/cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.868     2.033    slowClock/clk_IBUF_BUFG
    SLICE_X7Y84          FDRE                                         r  slowClock/cnt_reg[3]/C
                         clock pessimism             -0.500     1.532    
    SLICE_X7Y84          FDRE (Hold_fdre_C_D)         0.092     1.624    slowClock/cnt_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.624    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.372    

Slack (MET) :             0.429ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.537ns  (logic 0.231ns (43.055%)  route 0.306ns (56.945%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[7]/Q
                         net (fo=2, routed)           0.115     1.775    slowClock/cnt_reg_n_0_[7]
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  slowClock/cnt[32]_i_5/O
                         net (fo=33, routed)          0.190     2.010    slowClock/cnt[32]_i_5_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I3_O)        0.045     2.055 r  slowClock/cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     2.055    slowClock/cnt[15]
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.870     2.035    slowClock/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[15]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092     1.626    slowClock/cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.055    
  -------------------------------------------------------------------
                         slack                                  0.429    

Slack (MET) :             0.432ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.540ns  (logic 0.231ns (42.815%)  route 0.309ns (57.185%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[7]/Q
                         net (fo=2, routed)           0.115     1.775    slowClock/cnt_reg_n_0_[7]
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  slowClock/cnt[32]_i_5/O
                         net (fo=33, routed)          0.193     2.013    slowClock/cnt[32]_i_5_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I3_O)        0.045     2.058 r  slowClock/cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     2.058    slowClock/cnt[16]
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.870     2.035    slowClock/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[16]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092     1.626    slowClock/cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.058    
  -------------------------------------------------------------------
                         slack                                  0.432    

Slack (MET) :             0.443ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[31]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[31]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.535ns  (logic 0.359ns (67.092%)  route 0.176ns (32.908%))
  Logic Levels:           2  (CARRY4=1 LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.521ns
    Clock Pessimism Removal (CPR):    0.516ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.602     1.521    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y91          FDRE (Prop_fdre_C_Q)         0.141     1.662 r  slowClock/cnt_reg[31]/Q
                         net (fo=2, routed)           0.068     1.731    slowClock/cnt_reg_n_0_[31]
    SLICE_X6Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.110     1.841 r  slowClock/cnt_reg[32]_i_6/O[2]
                         net (fo=1, routed)           0.108     1.948    slowClock/data0[31]
    SLICE_X7Y91          LUT5 (Prop_lut5_I4_O)        0.108     2.056 r  slowClock/cnt[31]_i_1/O
                         net (fo=1, routed)           0.000     2.056    slowClock/cnt[31]
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    slowClock/clk_IBUF_BUFG
    SLICE_X7Y91          FDRE                                         r  slowClock/cnt_reg[31]/C
                         clock pessimism             -0.516     1.521    
    SLICE_X7Y91          FDRE (Hold_fdre_C_D)         0.092     1.613    slowClock/cnt_reg[31]
  -------------------------------------------------------------------
                         required time                         -1.613    
                         arrival time                           2.056    
  -------------------------------------------------------------------
                         slack                                  0.443    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.571ns  (logic 0.231ns (40.489%)  route 0.340ns (59.511%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[7]/Q
                         net (fo=2, routed)           0.115     1.775    slowClock/cnt_reg_n_0_[7]
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  slowClock/cnt[32]_i_5/O
                         net (fo=33, routed)          0.224     2.044    slowClock/cnt[32]_i_5_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I3_O)        0.045     2.089 r  slowClock/cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     2.089    slowClock/cnt[14]
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.870     2.035    slowClock/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[14]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.092     1.626    slowClock/cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.626    
                         arrival time                           2.089    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.463ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.570ns  (logic 0.231ns (40.560%)  route 0.339ns (59.440%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.035ns
    Source Clock Delay      (SCD):    1.518ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.599     1.518    slowClock/clk_IBUF_BUFG
    SLICE_X7Y85          FDRE                                         r  slowClock/cnt_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y85          FDRE (Prop_fdre_C_Q)         0.141     1.659 f  slowClock/cnt_reg[7]/Q
                         net (fo=2, routed)           0.115     1.775    slowClock/cnt_reg_n_0_[7]
    SLICE_X7Y86          LUT5 (Prop_lut5_I3_O)        0.045     1.820 r  slowClock/cnt[32]_i_5/O
                         net (fo=33, routed)          0.223     2.043    slowClock/cnt[32]_i_5_n_0
    SLICE_X7Y87          LUT5 (Prop_lut5_I3_O)        0.045     2.088 r  slowClock/cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     2.088    slowClock/cnt[13]
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.870     2.035    slowClock/clk_IBUF_BUFG
    SLICE_X7Y87          FDRE                                         r  slowClock/cnt_reg[13]/C
                         clock pessimism             -0.500     1.534    
    SLICE_X7Y87          FDRE (Hold_fdre_C_D)         0.091     1.625    slowClock/cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         -1.625    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.463    

Slack (MET) :             0.465ns  (arrival time - required time)
  Source:                 slowClock/cnt_reg[24]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            slowClock/cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.572ns  (logic 0.231ns (40.395%)  route 0.341ns (59.605%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.037ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.500ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.601     1.520    slowClock/clk_IBUF_BUFG
    SLICE_X7Y89          FDRE                                         r  slowClock/cnt_reg[24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y89          FDRE (Prop_fdre_C_Q)         0.141     1.661 r  slowClock/cnt_reg[24]/Q
                         net (fo=2, routed)           0.199     1.860    slowClock/cnt_reg_n_0_[24]
    SLICE_X7Y89          LUT5 (Prop_lut5_I3_O)        0.045     1.905 r  slowClock/cnt[32]_i_3/O
                         net (fo=33, routed)          0.142     2.047    slowClock/cnt[32]_i_3_n_0
    SLICE_X5Y88          LUT5 (Prop_lut5_I1_O)        0.045     2.092 r  slowClock/cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     2.092    slowClock/cnt[18]
    SLICE_X5Y88          FDRE                                         r  slowClock/cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.872     2.037    slowClock/clk_IBUF_BUFG
    SLICE_X5Y88          FDRE                                         r  slowClock/cnt_reg[18]/C
                         clock pessimism             -0.500     1.536    
    SLICE_X5Y88          FDRE (Hold_fdre_C_D)         0.091     1.627    slowClock/cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.627    
                         arrival time                           2.092    
  -------------------------------------------------------------------
                         slack                                  0.465    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X0Y92     alu/result_reg[0]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     alu/result_reg[1]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y91     alu/result_reg[2]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y93     alu/result_reg[3]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     alu/result_reg[4]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     alu/result_reg[5]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X5Y92     alu/result_reg[6]/C
Min Period        n/a     FDCE/C   n/a            1.000         10.000      9.000      SLICE_X3Y92     alu/result_reg[7]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X7Y84     slowClock/cnt_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     alu/result_reg[0]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     alu/result_reg[0]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     alu/result_reg[1]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     alu/result_reg[1]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     alu/result_reg[2]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     alu/result_reg[2]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     alu/result_reg[3]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     alu/result_reg[3]/C
Low Pulse Width   Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     alu/result_reg[4]/C
Low Pulse Width   Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     alu/result_reg[4]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     alu/result_reg[0]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X0Y92     alu/result_reg[0]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     alu/result_reg[1]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     alu/result_reg[1]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     alu/result_reg[2]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y91     alu/result_reg[2]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     alu/result_reg[3]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X3Y93     alu/result_reg[3]/C
High Pulse Width  Slow    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     alu/result_reg[4]/C
High Pulse Width  Fast    FDCE/C   n/a            0.500         5.000       4.500      SLICE_X5Y92     alu/result_reg[4]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay            53 Endpoints
Min Delay            53 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 decodeVal_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.354ns  (logic 4.219ns (50.500%)  route 4.135ns (49.500%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  decodeVal_reg[3]/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decodeVal_reg[3]/Q
                         net (fo=7, routed)           0.850     1.368    seg_decoder/Q[3]
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.124     1.492 r  seg_decoder/cathode_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           3.285     4.777    cathode_OBUF[6]
    T10                  OBUF (Prop_obuf_I_O)         3.577     8.354 r  cathode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.354    cathode[6]
    T10                                                               r  cathode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[6]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.243ns  (logic 3.974ns (48.204%)  route 4.270ns (51.796%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y93          FDSE                         0.000     0.000 r  anode_reg[6]/C
    SLICE_X5Y93          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  anode_reg[6]/Q
                         net (fo=1, routed)           4.270     4.726    anode_OBUF[6]
    K2                   OBUF (Prop_obuf_I_O)         3.518     8.243 r  anode_OBUF[6]_inst/O
                         net (fo=0)                   0.000     8.243    anode[6]
    K2                                                                r  anode[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.200ns  (logic 4.429ns (54.019%)  route 3.770ns (45.981%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  decodeVal_reg[3]/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decodeVal_reg[3]/Q
                         net (fo=7, routed)           0.857     1.375    seg_decoder/Q[3]
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.153     1.528 r  seg_decoder/cathode_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.913     4.441    cathode_OBUF[5]
    R10                  OBUF (Prop_obuf_I_O)         3.758     8.200 r  cathode_OBUF[5]_inst/O
                         net (fo=0)                   0.000     8.200    cathode[5]
    R10                                                               r  cathode[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        8.100ns  (logic 4.371ns (53.959%)  route 3.729ns (46.041%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y92          FDRE                         0.000     0.000 r  decodeVal_reg[1]/C
    SLICE_X4Y92          FDRE (Prop_fdre_C_Q)         0.456     0.456 r  decodeVal_reg[1]/Q
                         net (fo=7, routed)           0.820     1.276    seg_decoder/Q[1]
    SLICE_X4Y93          LUT4 (Prop_lut4_I3_O)        0.152     1.428 r  seg_decoder/cathode_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.909     4.337    cathode_OBUF[1]
    T11                  OBUF (Prop_obuf_I_O)         3.763     8.100 r  cathode_OBUF[1]_inst/O
                         net (fo=0)                   0.000     8.100    cathode[1]
    T11                                                               r  cathode[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.876ns  (logic 4.428ns (56.228%)  route 3.447ns (43.772%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  decodeVal_reg[3]/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decodeVal_reg[3]/Q
                         net (fo=7, routed)           1.212     1.730    seg_decoder/Q[3]
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.152     1.882 r  seg_decoder/cathode_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.236     4.117    cathode_OBUF[3]
    K13                  OBUF (Prop_obuf_I_O)         3.758     7.876 r  cathode_OBUF[3]_inst/O
                         net (fo=0)                   0.000     7.876    cathode[3]
    K13                                                               r  cathode[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.739ns  (logic 4.176ns (53.953%)  route 3.564ns (46.047%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  decodeVal_reg[3]/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  decodeVal_reg[3]/Q
                         net (fo=7, routed)           1.212     1.730    seg_decoder/Q[3]
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.124     1.854 r  seg_decoder/cathode_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.352     4.206    cathode_OBUF[2]
    P15                  OBUF (Prop_obuf_I_O)         3.534     7.739 r  cathode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.739    cathode[2]
    P15                                                               r  cathode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[2]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.096ns  (logic 4.092ns (57.673%)  route 3.003ns (42.327%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y90          FDSE                         0.000     0.000 r  anode_reg[2]/C
    SLICE_X2Y90          FDSE (Prop_fdse_C_Q)         0.518     0.518 r  anode_reg[2]/Q
                         net (fo=1, routed)           3.003     3.521    anode_OBUF[2]
    T9                   OBUF (Prop_obuf_I_O)         3.574     7.096 r  anode_OBUF[2]_inst/O
                         net (fo=0)                   0.000     7.096    anode[2]
    T9                                                                r  anode[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 anode_reg[7]/C
                            (rising edge-triggered cell FDSE)
  Destination:            anode[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.075ns  (logic 4.009ns (56.674%)  route 3.065ns (43.326%))
  Logic Levels:           2  (FDSE=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y90          FDSE                         0.000     0.000 r  anode_reg[7]/C
    SLICE_X1Y90          FDSE (Prop_fdse_C_Q)         0.456     0.456 r  anode_reg[7]/Q
                         net (fo=1, routed)           3.065     3.521    anode_OBUF[7]
    U13                  OBUF (Prop_obuf_I_O)         3.553     7.075 r  anode_OBUF[7]_inst/O
                         net (fo=0)                   0.000     7.075    anode[7]
    U13                                                               r  anode[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 decodeVal_reg[3]/C
                            (rising edge-triggered cell FDRE)
  Destination:            cathode[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.910ns  (logic 4.135ns (59.842%)  route 2.775ns (40.158%))
  Logic Levels:           3  (FDRE=1 LUT4=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y93          FDRE                         0.000     0.000 r  decodeVal_reg[3]/C
    SLICE_X6Y93          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  decodeVal_reg[3]/Q
                         net (fo=7, routed)           0.857     1.375    seg_decoder/Q[3]
    SLICE_X4Y93          LUT4 (Prop_lut4_I0_O)        0.124     1.499 r  seg_decoder/cathode_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           1.918     3.417    cathode_OBUF[4]
    K16                  OBUF (Prop_obuf_I_O)         3.493     6.910 r  cathode_OBUF[4]_inst/O
                         net (fo=0)                   0.000     6.910    cathode[4]
    K16                                                               r  cathode[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            anode_reg[2]/CE
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.718ns  (logic 1.591ns (23.678%)  route 5.127ns (76.322%))
  Logic Levels:           2  (IBUF=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=15, routed)          4.149     5.616    rst_IBUF
    SLICE_X5Y91          LUT1 (Prop_lut1_I0_O)        0.124     5.740 r  anode[5]_i_2/O
                         net (fo=12, routed)          0.978     6.718    p_0_in
    SLICE_X2Y90          FDSE                                         r  anode_reg[2]/CE
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            decodeVal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.231ns (63.267%)  route 0.134ns (36.733%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.134     0.275    alu/Q[1]
    SLICE_X6Y93          MUXF7 (Prop_muxf7_S_O)       0.090     0.365 r  alu/decodeVal_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     0.365    decodeVal[3]
    SLICE_X6Y93          FDRE                                         r  decodeVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.368ns  (logic 0.183ns (49.756%)  route 0.185ns (50.244%))
  Logic Levels:           2  (FDCE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.185     0.326    state[1]
    SLICE_X4Y94          LUT3 (Prop_lut3_I1_O)        0.042     0.368 r  FSM_sequential_state[2]_i_1/O
                         net (fo=1, routed)           0.000     0.368    state__0[2]
    SLICE_X4Y94          FDCE                                         r  FSM_sequential_state_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.371ns  (logic 0.186ns (50.162%)  route 0.185ns (49.838%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.185     0.326    state[1]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.045     0.371 r  FSM_sequential_state[1]_i_1/O
                         net (fo=1, routed)           0.000     0.371    state__0[1]
    SLICE_X4Y94          FDCE                                         r  FSM_sequential_state_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            decodeVal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.417ns  (logic 0.226ns (54.188%)  route 0.191ns (45.812%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.191     0.332    alu/Q[1]
    SLICE_X4Y92          MUXF7 (Prop_muxf7_S_O)       0.085     0.417 r  alu/decodeVal_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.417    decodeVal[0]
    SLICE_X4Y92          FDRE                                         r  decodeVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            FSM_sequential_state_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.457ns  (logic 0.186ns (40.704%)  route 0.271ns (59.296%))
  Logic Levels:           2  (FDCE=1 LUT1=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.271     0.412    state[0]
    SLICE_X4Y94          LUT1 (Prop_lut1_I0_O)        0.045     0.457 r  FSM_sequential_state[0]_i_1/O
                         net (fo=1, routed)           0.000     0.457    state__0[0]
    SLICE_X4Y94          FDCE                                         r  FSM_sequential_state_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[1]/C
                            (rising edge-triggered cell FDCE)
  Destination:            decodeVal_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.465ns  (logic 0.226ns (48.570%)  route 0.239ns (51.430%))
  Logic Levels:           2  (FDCE=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[1]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[1]/Q
                         net (fo=8, routed)           0.239     0.380    alu/Q[1]
    SLICE_X5Y91          MUXF7 (Prop_muxf7_S_O)       0.085     0.465 r  alu/decodeVal_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     0.465    decodeVal[2]
    SLICE_X5Y91          FDRE                                         r  decodeVal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            decodeVal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.528ns  (logic 0.257ns (48.719%)  route 0.271ns (51.281%))
  Logic Levels:           3  (FDCE=1 LUT6=1 MUXF7=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 f  FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.271     0.412    alu/Q[0]
    SLICE_X4Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.457 r  alu/decodeVal[1]_i_2/O
                         net (fo=1, routed)           0.000     0.457    alu/decodeVal[1]_i_2_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I0_O)      0.071     0.528 r  alu/decodeVal_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     0.528    decodeVal[1]
    SLICE_X4Y92          FDRE                                         r  decodeVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.558ns  (logic 0.227ns (40.700%)  route 0.331ns (59.300%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.156     0.284    state[2]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.099     0.383 r  anode[1]_i_1/O
                         net (fo=2, routed)           0.175     0.558    anode[1]_i_1_n_0
    SLICE_X5Y93          FDSE                                         r  anode_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.564ns  (logic 0.227ns (40.277%)  route 0.337ns (59.723%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[2]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.128     0.128 r  FSM_sequential_state_reg[2]/Q
                         net (fo=13, routed)          0.156     0.284    state[2]
    SLICE_X4Y94          LUT2 (Prop_lut2_I0_O)        0.099     0.383 r  anode[1]_i_1/O
                         net (fo=2, routed)           0.180     0.564    anode[1]_i_1_n_0
    SLICE_X4Y93          FDSE                                         r  anode_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 FSM_sequential_state_reg[0]/C
                            (rising edge-triggered cell FDCE)
  Destination:            anode_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.622ns  (logic 0.187ns (30.074%)  route 0.435ns (69.926%))
  Logic Levels:           2  (FDCE=1 LUT2=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y94          FDCE                         0.000     0.000 r  FSM_sequential_state_reg[0]/C
    SLICE_X4Y94          FDCE (Prop_fdce_C_Q)         0.141     0.141 r  FSM_sequential_state_reg[0]/Q
                         net (fo=21, routed)          0.256     0.397    state[0]
    SLICE_X5Y93          LUT2 (Prop_lut2_I0_O)        0.046     0.443 r  anode[0]_i_1/O
                         net (fo=2, routed)           0.179     0.622    anode[0]_i_1_n_0
    SLICE_X1Y93          FDSE                                         r  anode_reg[0]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay             4 Endpoints
Min Delay             4 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[1]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.369ns  (logic 1.870ns (42.800%)  route 2.499ns (57.200%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.327    alu/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  alu/result_reg[7]/Q
                         net (fo=19, routed)          1.511     7.293    alu/alu_result[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.417 r  alu/dig31__0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.417    result_bcd/S[3]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.818 r  result_bcd/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.818    result_bcd/dig31__0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.089 f  result_bcd/dig31__0_carry__0/CO[0]
                         net (fo=2, routed)           0.989     9.078    alu/CO[0]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.373     9.451 r  alu/decodeVal[1]_i_3/O
                         net (fo=1, routed)           0.000     9.451    alu/decodeVal[1]_i_3_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.245     9.696 r  alu/decodeVal_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     9.696    decodeVal[1]
    SLICE_X4Y92          FDRE                                         r  decodeVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[3]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[3]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.109ns  (logic 1.037ns (25.240%)  route 3.072ns (74.760%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.725     5.328    alu/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  alu/result_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y93          FDCE (Prop_fdce_C_Q)         0.456     5.784 r  alu/result_reg[3]/Q
                         net (fo=11, routed)          1.091     6.874    alu/alu_result[3]
    SLICE_X7Y90          LUT6 (Prop_lut6_I3_O)        0.124     6.998 r  alu/decodeVal[3]_i_6/O
                         net (fo=1, routed)           1.019     8.017    alu/decodeVal[3]_i_6_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I2_O)        0.124     8.141 r  alu/decodeVal[3]_i_4/O
                         net (fo=1, routed)           0.962     9.103    alu/decodeVal[3]_i_4_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I4_O)        0.124     9.227 r  alu/decodeVal[3]_i_2/O
                         net (fo=1, routed)           0.000     9.227    alu/decodeVal[3]_i_2_n_0
    SLICE_X6Y93          MUXF7 (Prop_muxf7_I0_O)      0.209     9.436 r  alu/decodeVal_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     9.436    decodeVal[3]
    SLICE_X6Y93          FDRE                                         r  decodeVal_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[0]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        4.001ns  (logic 1.842ns (46.042%)  route 2.159ns (53.958%))
  Logic Levels:           5  (CARRY4=2 LUT3=1 LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.724     5.327    alu/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.456     5.783 r  alu/result_reg[7]/Q
                         net (fo=19, routed)          1.511     7.293    alu/alu_result[7]
    SLICE_X4Y88          LUT3 (Prop_lut3_I1_O)        0.124     7.417 r  alu/dig31__0_carry_i_3/O
                         net (fo=1, routed)           0.000     7.417    result_bcd/S[3]
    SLICE_X4Y88          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.401     7.818 r  result_bcd/dig31__0_carry/CO[3]
                         net (fo=1, routed)           0.000     7.818    result_bcd/dig31__0_carry_n_0
    SLICE_X4Y89          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     8.089 r  result_bcd/dig31__0_carry__0/CO[0]
                         net (fo=2, routed)           0.648     8.737    alu/CO[0]
    SLICE_X4Y92          LUT5 (Prop_lut5_I2_O)        0.373     9.110 r  alu/decodeVal[0]_i_3/O
                         net (fo=1, routed)           0.000     9.110    alu/decodeVal[0]_i_3_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     9.327 r  alu/decodeVal_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     9.327    decodeVal[0]
    SLICE_X4Y92          FDRE                                         r  decodeVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[6]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[2]/D
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        3.524ns  (logic 1.040ns (29.515%)  route 2.484ns (70.485%))
  Logic Levels:           4  (LUT5=1 LUT6=2 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.723     5.326    alu/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y92          FDCE (Prop_fdce_C_Q)         0.456     5.782 r  alu/result_reg[6]/Q
                         net (fo=12, routed)          1.256     7.038    alu/alu_result[6]
    SLICE_X4Y90          LUT6 (Prop_lut6_I1_O)        0.124     7.162 r  alu/decodeVal[2]_i_7/O
                         net (fo=1, routed)           0.656     7.818    alu/decodeVal[2]_i_7_n_0
    SLICE_X5Y90          LUT5 (Prop_lut5_I4_O)        0.124     7.942 r  alu/decodeVal[2]_i_4/O
                         net (fo=1, routed)           0.571     8.513    alu/decodeVal[2]_i_4_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.124     8.637 r  alu/decodeVal[2]_i_2/O
                         net (fo=1, routed)           0.000     8.637    alu/decodeVal[2]_i_2_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I0_O)      0.212     8.849 r  alu/decodeVal_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     8.849    decodeVal[2]
    SLICE_X5Y91          FDRE                                         r  decodeVal_reg[2]/D
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.527ns  (logic 0.251ns (47.667%)  route 0.276ns (52.333%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.522    alu/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  alu/result_reg[7]/Q
                         net (fo=19, routed)          0.276     1.939    alu/alu_result[7]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.045     1.984 r  alu/decodeVal[0]_i_3/O
                         net (fo=1, routed)           0.000     1.984    alu/decodeVal[0]_i_3_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.065     2.049 r  alu/decodeVal_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     2.049    decodeVal[0]
    SLICE_X4Y92          FDRE                                         r  decodeVal_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.592ns  (logic 0.260ns (43.893%)  route 0.332ns (56.107%))
  Logic Levels:           2  (LUT5=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.522    alu/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y92          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  alu/result_reg[7]/Q
                         net (fo=19, routed)          0.332     1.996    alu/alu_result[7]
    SLICE_X4Y92          LUT5 (Prop_lut5_I3_O)        0.045     2.041 r  alu/decodeVal[1]_i_3/O
                         net (fo=1, routed)           0.000     2.041    alu/decodeVal[1]_i_3_n_0
    SLICE_X4Y92          MUXF7 (Prop_muxf7_I1_O)      0.074     2.115 r  alu/decodeVal_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     2.115    decodeVal[1]
    SLICE_X4Y92          FDRE                                         r  decodeVal_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.728ns  (logic 0.293ns (40.245%)  route 0.435ns (59.755%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.522    alu/clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  alu/result_reg[1]/Q
                         net (fo=4, routed)           0.246     1.909    alu/alu_result[1]
    SLICE_X5Y90          LUT5 (Prop_lut5_I3_O)        0.045     1.954 r  alu/decodeVal[2]_i_4/O
                         net (fo=1, routed)           0.189     2.143    alu/decodeVal[2]_i_4_n_0
    SLICE_X5Y91          LUT6 (Prop_lut6_I5_O)        0.045     2.188 r  alu/decodeVal[2]_i_2/O
                         net (fo=1, routed)           0.000     2.188    alu/decodeVal[2]_i_2_n_0
    SLICE_X5Y91          MUXF7 (Prop_muxf7_I0_O)      0.062     2.250 r  alu/decodeVal_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     2.250    decodeVal[2]
    SLICE_X5Y91          FDRE                                         r  decodeVal_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 alu/result_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            decodeVal_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.845ns  (logic 0.293ns (34.674%)  route 0.552ns (65.326%))
  Logic Levels:           3  (LUT5=1 LUT6=1 MUXF7=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.603     1.522    alu/clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X3Y91          FDCE (Prop_fdce_C_Q)         0.141     1.663 r  alu/result_reg[1]/Q
                         net (fo=4, routed)           0.224     1.887    alu/alu_result[1]
    SLICE_X5Y90          LUT5 (Prop_lut5_I3_O)        0.045     1.932 r  alu/decodeVal[3]_i_4/O
                         net (fo=1, routed)           0.328     2.260    alu/decodeVal[3]_i_4_n_0
    SLICE_X6Y93          LUT6 (Prop_lut6_I4_O)        0.045     2.305 r  alu/decodeVal[3]_i_2/O
                         net (fo=1, routed)           0.000     2.305    alu/decodeVal[3]_i_2_n_0
    SLICE_X6Y93          MUXF7 (Prop_muxf7_I0_O)      0.062     2.367 r  alu/decodeVal_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     2.367    decodeVal[3]
    SLICE_X6Y93          FDRE                                         r  decodeVal_reg[3]/D
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            24 Endpoints
Min Delay            24 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.455ns  (logic 2.839ns (38.088%)  route 4.615ns (61.912%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  B_IBUF[1]_inst/O
                         net (fo=45, routed)          2.175     3.672    alu/B_IBUF[1]
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     3.824 r  alu/i___1_carry__0_i_7/O
                         net (fo=2, routed)           0.809     4.634    alu/i___1_carry__0_i_7_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I2_O)        0.356     4.990 r  alu/i___1_carry__0_i_2/O
                         net (fo=1, routed)           0.524     5.513    alu/i___1_carry__0_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.710     6.223 r  alu/result0_inferred__1/i___1_carry__0/CO[3]
                         net (fo=1, routed)           1.108     7.331    alu/data2[7]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.124     7.455 r  alu/result[7]_i_2/O
                         net (fo=1, routed)           0.000     7.455    alu/result[7]_i_2_n_0
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.604     5.027    alu/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[7]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            alu/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.206ns  (logic 2.412ns (33.476%)  route 4.793ns (66.524%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=3)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  B_IBUF[2]_inst/O
                         net (fo=34, routed)          2.379     3.873    alu/B_IBUF[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     3.997 r  alu/i___1_carry__0_i_9/O
                         net (fo=1, routed)           0.444     4.441    alu/i___1_carry__0_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     4.565 r  alu/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.978     5.543    alu/i___1_carry__0_i_3_n_0
    SLICE_X1Y92          LUT2 (Prop_lut2_I0_O)        0.124     5.667 r  alu/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.667    alu/i___1_carry__0_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.247     5.914 r  alu/result0_inferred__1/i___1_carry__0/O[0]
                         net (fo=1, routed)           0.992     6.907    alu/data2[4]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.299     7.206 r  alu/result[4]_i_1/O
                         net (fo=1, routed)           0.000     7.206    alu/result[4]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602     5.025    alu/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[4]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            alu/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        7.188ns  (logic 2.593ns (36.074%)  route 4.595ns (63.926%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT5=1 LUT6=2)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  B_IBUF[2]_inst/O
                         net (fo=34, routed)          2.379     3.873    alu/B_IBUF[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     3.997 r  alu/i___1_carry__0_i_9/O
                         net (fo=1, routed)           0.444     4.441    alu/i___1_carry__0_i_9_n_0
    SLICE_X0Y91          LUT6 (Prop_lut6_I5_O)        0.124     4.565 r  alu/i___1_carry__0_i_3/O
                         net (fo=2, routed)           0.978     5.543    alu/i___1_carry__0_i_3_n_0
    SLICE_X1Y92          LUT2 (Prop_lut2_I0_O)        0.124     5.667 r  alu/i___1_carry__0_i_6/O
                         net (fo=1, routed)           0.000     5.667    alu/i___1_carry__0_i_6_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[0]_O[1])
                                                      0.424     6.091 r  alu/result0_inferred__1/i___1_carry__0/O[1]
                         net (fo=1, routed)           0.794     6.885    alu/data2[5]
    SLICE_X3Y92          LUT5 (Prop_lut5_I1_O)        0.303     7.188 r  alu/result[5]_i_1/O
                         net (fo=1, routed)           0.000     7.188    alu/result[5]_i_1_n_0
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.604     5.027    alu/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[5]/C

Slack:                    inf
  Source:                 B[1]
                            (input port)
  Destination:            alu/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.969ns  (logic 3.047ns (43.728%)  route 3.922ns (56.272%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT4=1 LUT5=2)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  B[1] (IN)
                         net (fo=0)                   0.000     0.000    B[1]
    T18                  IBUF (Prop_ibuf_I_O)         1.497     1.497 r  B_IBUF[1]_inst/O
                         net (fo=45, routed)          2.175     3.672    alu/B_IBUF[1]
    SLICE_X3Y92          LUT4 (Prop_lut4_I3_O)        0.152     3.824 r  alu/i___1_carry__0_i_7/O
                         net (fo=2, routed)           0.809     4.634    alu/i___1_carry__0_i_7_n_0
    SLICE_X0Y92          LUT5 (Prop_lut5_I2_O)        0.356     4.990 r  alu/i___1_carry__0_i_2/O
                         net (fo=1, routed)           0.524     5.513    alu/i___1_carry__0_i_2_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_DI[1]_O[2])
                                                      0.740     6.253 r  alu/result0_inferred__1/i___1_carry__0/O[2]
                         net (fo=1, routed)           0.414     6.667    alu/data2[6]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.302     6.969 r  alu/result[6]_i_1/O
                         net (fo=1, routed)           0.000     6.969    alu/result[6]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602     5.025    alu/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[3]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.560ns  (logic 1.619ns (24.672%)  route 4.942ns (75.328%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=15, routed)          4.139     5.606    alu/rst_IBUF
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.152     5.758 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.802     6.560    alu/result[7]_i_1_n_0
    SLICE_X3Y93          FDCE                                         r  alu/result_reg[3]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.605     5.028    alu/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  alu/result_reg[3]/C

Slack:                    inf
  Source:                 B[2]
                            (input port)
  Destination:            alu/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.356ns  (logic 2.508ns (39.459%)  route 3.848ns (60.541%))
  Logic Levels:           6  (CARRY4=1 IBUF=1 LUT2=1 LUT6=2 MUXF7=1)
  Clock Path Skew:        5.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.028ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  B[2] (IN)
                         net (fo=0)                   0.000     0.000    B[2]
    U18                  IBUF (Prop_ibuf_I_O)         1.494     1.494 r  B_IBUF[2]_inst/O
                         net (fo=34, routed)          2.398     3.893    alu/B_IBUF[2]
    SLICE_X0Y91          LUT6 (Prop_lut6_I3_O)        0.124     4.017 r  alu/i___1_carry_i_1/O
                         net (fo=2, routed)           0.672     4.689    alu/i___1_carry_i_1_n_0
    SLICE_X1Y91          LUT2 (Prop_lut2_I0_O)        0.124     4.813 r  alu/i___1_carry_i_4/O
                         net (fo=1, routed)           0.000     4.813    alu/i___1_carry_i_4_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.248     5.061 r  alu/result0_inferred__1/i___1_carry/O[3]
                         net (fo=1, routed)           0.778     5.838    alu/data2[3]
    SLICE_X3Y93          LUT6 (Prop_lut6_I0_O)        0.306     6.144 r  alu/result[3]_i_2/O
                         net (fo=1, routed)           0.000     6.144    alu/result[3]_i_2_n_0
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I0_O)      0.212     6.356 r  alu/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     6.356    alu/result_reg[3]_i_1_n_0
    SLICE_X3Y93          FDCE                                         r  alu/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.605     5.028    alu/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  alu/result_reg[3]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[4]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.289ns  (logic 1.619ns (25.736%)  route 4.671ns (74.264%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=15, routed)          4.139     5.606    alu/rst_IBUF
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.152     5.758 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.531     6.289    alu/result[7]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[4]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602     5.025    alu/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[4]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.289ns  (logic 1.619ns (25.736%)  route 4.671ns (74.264%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.025ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=15, routed)          4.139     5.606    alu/rst_IBUF
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.152     5.758 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.531     6.289    alu/result[7]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.602     5.025    alu/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 rst
                            (input port)
  Destination:            alu/result_reg[0]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.286ns  (logic 1.619ns (25.751%)  route 4.667ns (74.249%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    H6                                                0.000     0.000 f  rst (IN)
                         net (fo=0)                   0.000     0.000    rst
    H6                   IBUF (Prop_ibuf_I_O)         1.467     1.467 f  rst_IBUF_inst/O
                         net (fo=15, routed)          4.139     5.606    alu/rst_IBUF
    SLICE_X4Y91          LUT4 (Prop_lut4_I0_O)        0.152     5.758 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.528     6.286    alu/result[7]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  alu/result_reg[0]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.604     5.027    alu/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  alu/result_reg[0]/C

Slack:                    inf
  Source:                 A[3]
                            (input port)
  Destination:            alu/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        6.151ns  (logic 2.439ns (39.655%)  route 3.712ns (60.345%))
  Logic Levels:           6  (IBUF=1 LUT6=2 MUXF7=2 MUXF8=1)
  Clock Path Skew:        5.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.027ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R15                                               0.000     0.000 r  A[3] (IN)
                         net (fo=0)                   0.000     0.000    A[3]
    R15                  IBUF (Prop_ibuf_I_O)         1.477     1.477 r  A_IBUF[3]_inst/O
                         net (fo=37, routed)          2.776     4.253    alu/A_IBUF[3]
    SLICE_X2Y92          LUT6 (Prop_lut6_I4_O)        0.124     4.377 r  alu/result[0]_i_13/O
                         net (fo=1, routed)           0.000     4.377    alu/result[0]_i_13_n_0
    SLICE_X2Y92          MUXF7 (Prop_muxf7_I1_O)      0.214     4.591 r  alu/result_reg[0]_i_7/O
                         net (fo=1, routed)           0.000     4.591    alu/result_reg[0]_i_7_n_0
    SLICE_X2Y92          MUXF8 (Prop_muxf8_I1_O)      0.088     4.679 r  alu/result_reg[0]_i_4/O
                         net (fo=1, routed)           0.936     5.615    alu/result_reg[0]_i_4_n_0
    SLICE_X0Y92          LUT6 (Prop_lut6_I3_O)        0.319     5.934 r  alu/result[0]_i_3/O
                         net (fo=1, routed)           0.000     5.934    alu/result[0]_i_3_n_0
    SLICE_X0Y92          MUXF7 (Prop_muxf7_I1_O)      0.217     6.151 r  alu/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     6.151    alu/result_reg[0]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  alu/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411     1.411 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.920     3.331    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091     3.422 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          1.604     5.027    alu/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  alu/result_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 A[0]
                            (input port)
  Destination:            alu/result_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        0.948ns  (logic 0.355ns (37.494%)  route 0.593ns (62.506%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    J15                                               0.000     0.000 r  A[0] (IN)
                         net (fo=0)                   0.000     0.000    A[0]
    J15                  IBUF (Prop_ibuf_I_O)         0.245     0.245 r  A_IBUF[0]_inst/O
                         net (fo=35, routed)          0.593     0.838    alu/A_IBUF[0]
    SLICE_X0Y92          LUT6 (Prop_lut6_I1_O)        0.045     0.883 r  alu/result[0]_i_3/O
                         net (fo=1, routed)           0.000     0.883    alu/result[0]_i_3_n_0
    SLICE_X0Y92          MUXF7 (Prop_muxf7_I1_O)      0.065     0.948 r  alu/result_reg[0]_i_1/O
                         net (fo=1, routed)           0.000     0.948    alu/result_reg[0]_i_1_n_0
    SLICE_X0Y92          FDCE                                         r  alu/result_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     2.041    alu/clk_IBUF_BUFG
    SLICE_X0Y92          FDCE                                         r  alu/result_reg[0]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[7]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.065ns  (logic 0.322ns (30.284%)  route 0.742ns (69.716%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.742     1.020    alu/opcode_IBUF[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.065 r  alu/result[7]_i_2/O
                         net (fo=1, routed)           0.000     1.065    alu/result[7]_i_2_n_0
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     2.041    alu/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[7]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            alu/result_reg[4]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.072ns  (logic 0.365ns (34.095%)  route 0.706ns (65.905%))
  Logic Levels:           3  (IBUF=1 LUT6=2)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=26, routed)          0.656     0.932    alu/B_IBUF[3]
    SLICE_X5Y92          LUT6 (Prop_lut6_I4_O)        0.045     0.977 r  alu/result[4]_i_2/O
                         net (fo=1, routed)           0.050     1.027    alu/result[4]_i_2_n_0
    SLICE_X5Y92          LUT6 (Prop_lut6_I0_O)        0.045     1.072 r  alu/result[4]_i_1/O
                         net (fo=1, routed)           0.000     1.072    alu/result[4]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[4]/C

Slack:                    inf
  Source:                 A[1]
                            (input port)
  Destination:            alu/result_reg[6]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.082ns  (logic 0.466ns (43.113%)  route 0.615ns (56.887%))
  Logic Levels:           4  (CARRY4=1 IBUF=1 LUT5=1 LUT6=1)
  Clock Path Skew:        2.038ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    L16                                               0.000     0.000 r  A[1] (IN)
                         net (fo=0)                   0.000     0.000    A[1]
    L16                  IBUF (Prop_ibuf_I_O)         0.247     0.247 r  A_IBUF[1]_inst/O
                         net (fo=40, routed)          0.470     0.717    alu/A_IBUF[1]
    SLICE_X1Y92          LUT6 (Prop_lut6_I3_O)        0.045     0.762 r  alu/i___1_carry__0_i_4/O
                         net (fo=1, routed)           0.000     0.762    alu/i___1_carry__0_i_4_n_0
    SLICE_X1Y92          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.828 r  alu/result0_inferred__1/i___1_carry__0/O[2]
                         net (fo=1, routed)           0.146     0.974    alu/data2[6]
    SLICE_X5Y92          LUT5 (Prop_lut5_I1_O)        0.108     1.082 r  alu/result[6]_i_1/O
                         net (fo=1, routed)           0.000     1.082    alu/result[6]_i_1_n_0
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.873     2.038    alu/clk_IBUF_BUFG
    SLICE_X5Y92          FDCE                                         r  alu/result_reg[6]/C

Slack:                    inf
  Source:                 B[3]
                            (input port)
  Destination:            alu/result_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.532ns (47.993%)  route 0.577ns (52.007%))
  Logic Levels:           4  (IBUF=1 LUT6=1 MUXF7=1 MUXF8=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    R13                                               0.000     0.000 r  B[3] (IN)
                         net (fo=0)                   0.000     0.000    B[3]
    R13                  IBUF (Prop_ibuf_I_O)         0.275     0.275 r  B_IBUF[3]_inst/O
                         net (fo=26, routed)          0.445     0.721    alu/B_IBUF[3]
    SLICE_X1Y90          MUXF8 (Prop_muxf8_S_O)       0.080     0.801 r  alu/result_reg[1]_i_7/O
                         net (fo=1, routed)           0.132     0.933    alu/result_reg[1]_i_7_n_0
    SLICE_X3Y91          LUT6 (Prop_lut6_I2_O)        0.112     1.045 r  alu/result[1]_i_3/O
                         net (fo=1, routed)           0.000     1.045    alu/result[1]_i_3_n_0
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I1_O)      0.065     1.110 r  alu/result_reg[1]_i_1/O
                         net (fo=1, routed)           0.000     1.110    alu/result_reg[1]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     2.041    alu/clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[1]/C

Slack:                    inf
  Source:                 A[2]
                            (input port)
  Destination:            alu/result_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.110ns  (logic 0.543ns (48.899%)  route 0.567ns (51.101%))
  Logic Levels:           5  (CARRY4=1 IBUF=1 LUT5=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    M13                                               0.000     0.000 r  A[2] (IN)
                         net (fo=0)                   0.000     0.000    A[2]
    M13                  IBUF (Prop_ibuf_I_O)         0.253     0.253 r  A_IBUF[2]_inst/O
                         net (fo=38, routed)          0.466     0.719    alu/A_IBUF[2]
    SLICE_X1Y91          LUT6 (Prop_lut6_I4_O)        0.045     0.764 r  alu/i___1_carry_i_5/O
                         net (fo=1, routed)           0.000     0.764    alu/i___1_carry_i_5_n_0
    SLICE_X1Y91          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.066     0.830 r  alu/result0_inferred__1/i___1_carry/O[2]
                         net (fo=1, routed)           0.102     0.931    alu/data2[2]
    SLICE_X3Y91          LUT5 (Prop_lut5_I0_O)        0.108     1.039 r  alu/result[2]_i_2/O
                         net (fo=1, routed)           0.000     1.039    alu/result[2]_i_2_n_0
    SLICE_X3Y91          MUXF7 (Prop_muxf7_I0_O)      0.071     1.110 r  alu/result_reg[2]_i_1/O
                         net (fo=1, routed)           0.000     1.110    alu/result_reg[2]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     2.041    alu/clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[2]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[5]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.151ns  (logic 0.322ns (28.021%)  route 0.828ns (71.979%))
  Logic Levels:           2  (IBUF=1 LUT5=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.828     1.106    alu/opcode_IBUF[1]
    SLICE_X3Y92          LUT5 (Prop_lut5_I0_O)        0.045     1.151 r  alu/result[5]_i_1/O
                         net (fo=1, routed)           0.000     1.151    alu/result[5]_i_1_n_0
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     2.041    alu/clk_IBUF_BUFG
    SLICE_X3Y92          FDCE                                         r  alu/result_reg[5]/C

Slack:                    inf
  Source:                 opcode[1]
                            (input port)
  Destination:            alu/result_reg[3]/D
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.195ns  (logic 0.387ns (32.432%)  route 0.807ns (67.568%))
  Logic Levels:           3  (IBUF=1 LUT6=1 MUXF7=1)
  Clock Path Skew:        2.042ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.042ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U11                                               0.000     0.000 r  opcode[1] (IN)
                         net (fo=0)                   0.000     0.000    opcode[1]
    U11                  IBUF (Prop_ibuf_I_O)         0.277     0.277 r  opcode_IBUF[1]_inst/O
                         net (fo=13, routed)          0.807     1.085    alu/opcode_IBUF[1]
    SLICE_X3Y93          LUT6 (Prop_lut6_I2_O)        0.045     1.130 r  alu/result[3]_i_3/O
                         net (fo=1, routed)           0.000     1.130    alu/result[3]_i_3_n_0
    SLICE_X3Y93          MUXF7 (Prop_muxf7_I1_O)      0.065     1.195 r  alu/result_reg[3]_i_1/O
                         net (fo=1, routed)           0.000     1.195    alu/result_reg[3]_i_1_n_0
    SLICE_X3Y93          FDCE                                         r  alu/result_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.877     2.042    alu/clk_IBUF_BUFG
    SLICE_X3Y93          FDCE                                         r  alu/result_reg[3]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu/result_reg[1]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.337ns (24.710%)  route 1.026ns (75.290%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  opcode_IBUF[0]_inst/O
                         net (fo=17, routed)          0.881     1.172    alu/opcode_IBUF[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I1_O)        0.046     1.218 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.145     1.363    alu/result[7]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[1]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     2.041    alu/clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[1]/C

Slack:                    inf
  Source:                 opcode[0]
                            (input port)
  Destination:            alu/result_reg[2]/CE
                            (rising edge-triggered cell FDCE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.363ns  (logic 0.337ns (24.710%)  route 1.026ns (75.290%))
  Logic Levels:           2  (IBUF=1 LUT4=1)
  Clock Path Skew:        2.041ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U12                                               0.000     0.000 f  opcode[0] (IN)
                         net (fo=0)                   0.000     0.000    opcode[0]
    U12                  IBUF (Prop_ibuf_I_O)         0.291     0.291 f  opcode_IBUF[0]_inst/O
                         net (fo=17, routed)          0.881     1.172    alu/opcode_IBUF[0]
    SLICE_X4Y91          LUT4 (Prop_lut4_I1_O)        0.046     1.218 r  alu/result[7]_i_1/O
                         net (fo=8, routed)           0.145     1.363    alu/result[7]_i_1_n_0
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[2]/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=42, routed)          0.876     2.041    alu/clk_IBUF_BUFG
    SLICE_X3Y91          FDCE                                         r  alu/result_reg[2]/C





