Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Tue Feb 15 11:18:34 2022
| Host         : ECE419-92QX0Q2 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file clk_temp_top_control_sets_placed.rpt
| Design       : clk_temp_top
| Device       : xc7a100t
-----------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    22 |
|    Minimum number of control sets                        |    22 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    75 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    22 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     8 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     4 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     2 |
| >= 14 to < 16      |     0 |
| >= 16              |     7 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              31 |           17 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             106 |           33 |
| Yes          | No                    | No                     |              33 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              75 |           22 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  Clock Signal  |                     Enable Signal                    |                Set/Reset Signal                | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------+------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+
|  clk_IBUF_BUFG | rst_IBUF                                             | U_TTOP/U_TSCTL/Inst_TWICtl/int_Rst0            |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG | U_TTOP/U_TSCTL/retryCnt[3]_i_2_n_0                   | U_TTOP/U_TSCTL/retryCnt[3]_i_1_n_0             |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/cy_m_o                | U_DIG_CLK/U_MIN/U_CNT_MIN_TENS/q[3]_i_1__2_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/cy_s_o                | U_DIG_CLK/U_SEC/U_CNT_SEC_TENS/q[3]_i_1__3_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_DIG_CLK/U_PULSE_HR/E[0]                            | U_DIG_CLK/U_CNT_AMPM/q[3]_i_1__1_n_0           |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_DIG_CLK/U_PULSE_MIN/E[0]                           | U_DIG_CLK/U_MIN/U_CNT_MIN_ONES/q[3]_i_1__0_n_0 |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_ENB/CLK                                            | U_DIG_CLK/U_SEC/U_CNT_SEC_ONES/q[3]_i_1_n_0    |                1 |              4 |         4.00 |
|  clk_IBUF_BUFG | U_TTOP/U_TSCTL/Inst_TWICtl/FSM_gray_state[3]_i_1_n_0 |                                                |                3 |              4 |         1.33 |
|  U_ENB/CLK     |                                                      | rst_IBUF                                       |                2 |              4 |         2.00 |
|  clk_IBUF_BUFG |                                                      | U_TTOP/U_TSCTL/Inst_TWICtl/busFreeCnt0_1       |                2 |              8 |         4.00 |
|  clk_IBUF_BUFG | U_TTOP/U_TSCTL/Inst_TWICtl/dataByte[7]_i_1_n_0       |                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt[7]_i_2_n_0         | U_TTOP/U_TSCTL/Inst_TWICtl/sclCnt0_0           |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG | U_TTOP/U_TSCTL/Inst_TWICtl/state_reg[2]              |                                                |                3 |              8 |         2.67 |
|  clk_IBUF_BUFG |                                                      | rst_IBUF                                       |                7 |             13 |         1.86 |
|  clk_IBUF_BUFG | U_TTOP/U_TSCTL/Inst_TWICtl/E[0]                      |                                                |                3 |             13 |         4.33 |
|  clk_IBUF_BUFG |                                                      | U_TTOP/U_TSCTL/clear                           |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                      | U_SEG/U_ENB/q[0]_i_1__0_n_0                    |                5 |             17 |         3.40 |
|  clk_IBUF_BUFG |                                                      | U_TTOP/U_TSCTL/Inst_TWICtl/timeOutCnt0         |                5 |             20 |         4.00 |
|  clk_IBUF_BUFG | U_DIG_CLK/U_DB_HR/sel__0                             | U_DIG_CLK/U_DB_HR/pb_edge                      |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG | U_DIG_CLK/U_DB_MIN/count[0]_i_2__0_n_0               | U_DIG_CLK/U_DB_MIN/pb_edge                     |                6 |             21 |         3.50 |
|  clk_IBUF_BUFG |                                                      | U_ENB/q[0]_i_1_n_0                             |                7 |             27 |         3.86 |
|  clk_IBUF_BUFG |                                                      |                                                |               17 |             31 |         1.82 |
+----------------+------------------------------------------------------+------------------------------------------------+------------------+----------------+--------------+


