// Seed: 1978010284
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  output wire id_2;
  inout wire id_1;
  always disable id_5;
  wire id_6;
  id_7(
      .id_0(id_3), .id_1(1), .id_2(id_5)
  );
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input wire id_4;
  inout wire id_3;
  inout wire id_2;
  inout wire id_1;
  wire id_5;
  module_0(
      id_5, id_3, id_5, id_5
  );
  assign id_1[1] = id_2;
endmodule
