;redcode
;assert 1
	SPL -9, @-72
	MOV -1, <-26
	SUB 421, 1
	ADD 421, 1
	CMP @0, @2
	SPL 0, <-54
	MOV -7, <-20
	SPL 0, <-742
	SPL 0, <-742
	MOV -9, <-20
	DJN -1, @-20
	JMN <910, 30
	SUB 12, @10
	SPL 10, 200
	JMP <129, 105
	MOV @121, 106
	SUB 30, 0
	ADD -207, <-120
	SUB @-127, 100
	DJN 0, #20
	SUB #-600, <0
	CMP 100, -109
	ADD -207, <-120
	CMP 100, -109
	SUB #-600, <0
	CMP 100, -109
	ADD -207, <-120
	ADD <0, @-8
	SUB 3, 0
	SUB <0, -2
	SUB <0, -2
	SUB @0, @2
	CMP @-12, 10
	ADD @0, @2
	ADD @1, 2
	SUB 3, 0
	JMZ 900, 30
	JMZ <-127, 100
	SUB 900, 30
	ADD #92, @720
	JMN 910, 30
	JMN 910, 30
	JMN 910, 30
	JMZ -207, @-120
	JMZ -207, @-120
	SUB 3, 0
	MOV -732, <-29
	ADD #92, @720
	ADD 210, 60
	CMP @127, 106
	ADD #92, @720
	ADD 431, 1
