git clone --depth 1 --no-tags https://github.com/tuna-f1sh/wt220-fpga.git f:/verilog_sva_gh_scraper/data/full_repos/224225652
git clone --depth 1 --no-tags https://github.com/citiral/fpga_workbench.git f:/verilog_sva_gh_scraper/data/full_repos/223939679
git clone --depth 1 --no-tags https://github.com/mahmoudabdelhadii/16-Bit-RISC-Machine-II.git f:/verilog_sva_gh_scraper/data/full_repos/219601898
git clone --depth 1 --no-tags https://github.com/jahaziel2903/MIPS-Single-cycle.git f:/verilog_sva_gh_scraper/data/full_repos/222144728
git clone --depth 1 --no-tags https://github.com/suhaa99/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218237611
git clone --depth 1 --no-tags https://github.com/wonrimjeong/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218250170
git clone --depth 1 --no-tags https://github.com/Crane-Mocker/verilog_FPGA_design.git f:/verilog_sva_gh_scraper/data/full_repos/223613453
git clone --depth 1 --no-tags https://github.com/SamWibatt/VerilogSkeleton.git f:/verilog_sva_gh_scraper/data/full_repos/223677319
git clone --depth 1 --no-tags https://github.com/viploverakheja/2-Stage-Convolutional-Neural-Network-RTL-Design-ECCE-564.git f:/verilog_sva_gh_scraper/data/full_repos/223829394
git clone --depth 1 --no-tags https://github.com/cobanior/ML-ploynomial-regression.git f:/verilog_sva_gh_scraper/data/full_repos/225072758
git clone --depth 1 --no-tags https://github.com/Bbom02/ComputerArchitecture.git f:/verilog_sva_gh_scraper/data/full_repos/223109615
git clone --depth 1 --no-tags https://github.com/jokerzww/cc3.0.git f:/verilog_sva_gh_scraper/data/full_repos/223110935
git clone --depth 1 --no-tags https://github.com/LeeAndrew96/Channel-Arbitration.git f:/verilog_sva_gh_scraper/data/full_repos/223985912
git clone --depth 1 --no-tags https://github.com/skycity11/TFT_SDRAM.git f:/verilog_sva_gh_scraper/data/full_repos/223541723
git clone --depth 1 --no-tags https://github.com/Chenyivi/IC74X163.git f:/verilog_sva_gh_scraper/data/full_repos/223726278
git clone --depth 1 --no-tags https://github.com/flaviomarix/EGO1.git f:/verilog_sva_gh_scraper/data/full_repos/223721079
git clone --depth 1 --no-tags https://github.com/tcy1999/VE370-Project3.git f:/verilog_sva_gh_scraper/data/full_repos/223354544
git clone --depth 1 --no-tags https://github.com/JosephTico/proyecto-taller.git f:/verilog_sva_gh_scraper/data/full_repos/223450100
git clone --depth 1 --no-tags https://github.com/rathitejas/multiplier.git f:/verilog_sva_gh_scraper/data/full_repos/223243016
git clone --depth 1 --no-tags https://github.com/PMPascual/CSE-401.git f:/verilog_sva_gh_scraper/data/full_repos/222848773
git clone --depth 1 --no-tags https://github.com/impakt73/hwtest.git f:/verilog_sva_gh_scraper/data/full_repos/224102672
git clone --depth 1 --no-tags https://github.com/iPogot/Ping-pong-game.git f:/verilog_sva_gh_scraper/data/full_repos/223577051
git clone --depth 1 --no-tags https://github.com/alexbahner1/CompArchFinal.git f:/verilog_sva_gh_scraper/data/full_repos/224303313
git clone --depth 1 --no-tags https://github.com/woolllff/VerilogProject.git f:/verilog_sva_gh_scraper/data/full_repos/224672913
git clone --depth 1 --no-tags https://github.com/Samyak2/shift-rotate-alu.git f:/verilog_sva_gh_scraper/data/full_repos/224776381
git clone --depth 1 --no-tags https://github.com/mickey1356/50.002-1D-Project.git f:/verilog_sva_gh_scraper/data/full_repos/219749656
git clone --depth 1 --no-tags https://github.com/nevzatsevim/32Bit_Verilog_Processor.git f:/verilog_sva_gh_scraper/data/full_repos/219873465
git clone --depth 1 --no-tags https://github.com/lochej/WS2812_Avalon_Driver.git f:/verilog_sva_gh_scraper/data/full_repos/220218886
git clone --depth 1 --no-tags https://github.com/nkrama-99/ECE241.git f:/verilog_sva_gh_scraper/data/full_repos/219652730
git clone --depth 1 --no-tags https://github.com/MyBug18/COSE222_Final_Project.git f:/verilog_sva_gh_scraper/data/full_repos/219656311
git clone --depth 1 --no-tags https://github.com/luoshutu/-FPGA-.git f:/verilog_sva_gh_scraper/data/full_repos/221399618
git clone --depth 1 --no-tags https://github.com/grantguglielmo/460MLab6.git f:/verilog_sva_gh_scraper/data/full_repos/220694025
git clone --depth 1 --no-tags https://github.com/aobocui/Music-Player-Combined-with-Mini-Piano.git f:/verilog_sva_gh_scraper/data/full_repos/221072701
git clone --depth 1 --no-tags https://github.com/wmvndrscht/ASIC_KTH.git f:/verilog_sva_gh_scraper/data/full_repos/221016490
git clone --depth 1 --no-tags https://github.com/kibarra89/verilogp1.git f:/verilog_sva_gh_scraper/data/full_repos/222590460
git clone --depth 1 --no-tags https://github.com/tanshinjie/ComputationStructure_16bit-ALU-Mojo.git f:/verilog_sva_gh_scraper/data/full_repos/219721714
git clone --depth 1 --no-tags https://github.com/wngrahams/long-divider.git f:/verilog_sva_gh_scraper/data/full_repos/220131523
git clone --depth 1 --no-tags https://github.com/furkan-kadioglu/Digital-Design.git f:/verilog_sva_gh_scraper/data/full_repos/220046486
git clone --depth 1 --no-tags https://github.com/RKJenamani/KGP-RISC.git f:/verilog_sva_gh_scraper/data/full_repos/220690913
git clone --depth 1 --no-tags https://github.com/leo-alvarenga/TP2-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/221582031
git clone --depth 1 --no-tags https://github.com/Valhalla-Florestal/TP2-ISL.git f:/verilog_sva_gh_scraper/data/full_repos/221748765
git clone --depth 1 --no-tags https://github.com/davendramaharaj1/ece-241-project.git f:/verilog_sva_gh_scraper/data/full_repos/221762090
git clone --depth 1 --no-tags https://github.com/udithhaputhanthri/UART_testbench.git f:/verilog_sva_gh_scraper/data/full_repos/223044832
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work01-ramdp-grupo-04.git f:/verilog_sva_gh_scraper/data/full_repos/218165513
git clone --depth 1 --no-tags https://github.com/maplenet2/f18mipscpu.git f:/verilog_sva_gh_scraper/data/full_repos/218170210
git clone --depth 1 --no-tags https://github.com/wnyoung/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218215576
git clone --depth 1 --no-tags https://github.com/Beakyewon/logic-design.git f:/verilog_sva_gh_scraper/data/full_repos/218235031
git clone --depth 1 --no-tags https://github.com/jsh5879/Logical_circuit.git f:/verilog_sva_gh_scraper/data/full_repos/219642688
git clone --depth 1 --no-tags https://github.com/jianshitansuantong233/Dance-Dance-Revolution.git f:/verilog_sva_gh_scraper/data/full_repos/224941930
git clone --depth 1 --no-tags https://github.com/TerriPeng/Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/218588404
git clone --depth 1 --no-tags https://github.com/ajosyula3/ece385.git f:/verilog_sva_gh_scraper/data/full_repos/218643995
git clone --depth 1 --no-tags https://github.com/icaroVerilog/Shift-Register.git f:/verilog_sva_gh_scraper/data/full_repos/218354488
git clone --depth 1 --no-tags https://github.com/koo9ithub/practice01.git f:/verilog_sva_gh_scraper/data/full_repos/218449553
git clone --depth 1 --no-tags https://github.com/kavyagupta1107/Computer_Architecture-Labs-BITS-PILANI-.git f:/verilog_sva_gh_scraper/data/full_repos/218935243
git clone --depth 1 --no-tags https://github.com/doeunhye/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/218318043
git clone --depth 1 --no-tags https://github.com/rafatespindola/NIOS_Dlp2.git f:/verilog_sva_gh_scraper/data/full_repos/218376553
git clone --depth 1 --no-tags https://github.com/unal-edigital1-2019-2/work02-captura-datos-0v7670-grupo-05.git f:/verilog_sva_gh_scraper/data/full_repos/219179203
git clone --depth 1 --no-tags https://github.com/pumpkinstay/FPGA-course-projects.git f:/verilog_sva_gh_scraper/data/full_repos/219683572
git clone --depth 1 --no-tags https://github.com/joeljhanster/16-bit-ALU-Mojo.git f:/verilog_sva_gh_scraper/data/full_repos/219663666
git clone --depth 1 --no-tags https://github.com/MayBMore/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/219474846
git clone --depth 1 --no-tags https://github.com/vexingcodes/icebreaker-build.git f:/verilog_sva_gh_scraper/data/full_repos/219322152
git clone --depth 1 --no-tags https://github.com/alnvnjr/VNN.git f:/verilog_sva_gh_scraper/data/full_repos/219831807
git clone --depth 1 --no-tags https://github.com/ChenkaiMao97/IsingSamplerAsicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/219938063
git clone --depth 1 --no-tags https://github.com/stellaw1/211-Lab8.git f:/verilog_sva_gh_scraper/data/full_repos/219366497
git clone --depth 1 --no-tags https://github.com/luvifer03/Digital-Clock-nexys-2.git f:/verilog_sva_gh_scraper/data/full_repos/219538231
git clone --depth 1 --no-tags https://github.com/SiwonHwang/LogicDesign.git f:/verilog_sva_gh_scraper/data/full_repos/217992921
git clone --depth 1 --no-tags https://github.com/MayBMore/Practice01.git f:/verilog_sva_gh_scraper/data/full_repos/217993699
git clone --depth 1 --no-tags https://github.com/YZ775/Ethernet-FPGA-Direct.git f:/verilog_sva_gh_scraper/data/full_repos/223593930
git clone --depth 1 --no-tags https://github.com/CnOliver-1999/FPGA-NoC-Q-lerrning.git f:/verilog_sva_gh_scraper/data/full_repos/223711082
git clone --depth 1 --no-tags https://github.com/ninjaco1/ECE271-Final-Project.git f:/verilog_sva_gh_scraper/data/full_repos/224120250
git clone --depth 1 --no-tags https://github.com/karatalee/UAS-DSD.git f:/verilog_sva_gh_scraper/data/full_repos/223096226
git clone --depth 1 --no-tags https://github.com/billma1998/Verilog_game.git f:/verilog_sva_gh_scraper/data/full_repos/224286270
git clone --depth 1 --no-tags https://github.com/h4midf/fpga-fifo.git f:/verilog_sva_gh_scraper/data/full_repos/220509886
git clone --depth 1 --no-tags https://github.com/karthik-shanthakumar/playground.git f:/verilog_sva_gh_scraper/data/full_repos/220529294
git clone --depth 1 --no-tags https://github.com/derrickkhuynh/ECE-M16.git f:/verilog_sva_gh_scraper/data/full_repos/223285006
git clone --depth 1 --no-tags https://github.com/oscarlock/5-Stage-CPU---Verilog.git f:/verilog_sva_gh_scraper/data/full_repos/223300543
git clone --depth 1 --no-tags https://github.com/bverwey/vLabs.git f:/verilog_sva_gh_scraper/data/full_repos/223066881
git clone --depth 1 --no-tags https://github.com/blohmeier/ece_7387-labs-lab7.git f:/verilog_sva_gh_scraper/data/full_repos/223365413
git clone --depth 1 --no-tags https://github.com/dchima/ping-pong.git f:/verilog_sva_gh_scraper/data/full_repos/223611544
git clone --depth 1 --no-tags https://github.com/iPogot/DES-cryptography.git f:/verilog_sva_gh_scraper/data/full_repos/223577647
git clone --depth 1 --no-tags https://github.com/itdreaman/zhenya.git f:/verilog_sva_gh_scraper/data/full_repos/223521122
git clone --depth 1 --no-tags https://github.com/StaringWhere/ThreeColorLight.git f:/verilog_sva_gh_scraper/data/full_repos/223616346
git clone --depth 1 --no-tags https://github.com/DrYerzinia/EDL_Final_FPGA_Project.git f:/verilog_sva_gh_scraper/data/full_repos/222056568
git clone --depth 1 --no-tags https://github.com/ZDHJ9EZW/BDIC3004J-Lab.git f:/verilog_sva_gh_scraper/data/full_repos/221214240
git clone --depth 1 --no-tags https://github.com/Ahmedyousry22/PPI-8255A-Programmable-Peripheral-Interface.git f:/verilog_sva_gh_scraper/data/full_repos/222501947
git clone --depth 1 --no-tags https://github.com/bernard717/Computer_Architecture.git f:/verilog_sva_gh_scraper/data/full_repos/222197789
git clone --depth 1 --no-tags https://github.com/Kriyszig/scompliment.git f:/verilog_sva_gh_scraper/data/full_repos/222518426
git clone --depth 1 --no-tags https://github.com/yulonglin/ecad.git f:/verilog_sva_gh_scraper/data/full_repos/224929580
git clone --depth 1 --no-tags https://github.com/alifele/VHDL-and-verilog-for-FPGA.git f:/verilog_sva_gh_scraper/data/full_repos/225043473
git clone --depth 1 --no-tags https://github.com/HexDefenders/FullSystem.git f:/verilog_sva_gh_scraper/data/full_repos/220874300
git clone --depth 1 --no-tags https://github.com/jasferriyo/Hack-cpu.git f:/verilog_sva_gh_scraper/data/full_repos/220785430
git clone --depth 1 --no-tags https://github.com/uldrensov/475--MIPS_pipeline.git f:/verilog_sva_gh_scraper/data/full_repos/220755395
git clone --depth 1 --no-tags https://github.com/shuyi-wang/ece241.git f:/verilog_sva_gh_scraper/data/full_repos/223486726
git clone --depth 1 --no-tags https://github.com/azamatsiddiqui/mri_fpga.git f:/verilog_sva_gh_scraper/data/full_repos/223506199
git clone --depth 1 --no-tags https://github.com/Kantouzin/wallace-tree.git f:/verilog_sva_gh_scraper/data/full_repos/223342597
git clone --depth 1 --no-tags https://github.com/nekomona/blockystudio-billboard.git f:/verilog_sva_gh_scraper/data/full_repos/223705487
git clone --depth 1 --no-tags https://github.com/Senrli/MojoVGA.git f:/verilog_sva_gh_scraper/data/full_repos/223613093
git clone --depth 1 --no-tags https://github.com/itdreaman/fpgachina2019.git f:/verilog_sva_gh_scraper/data/full_repos/223639662
git clone --depth 1 --no-tags https://github.com/Hyacinth2333/PIC16C57.git f:/verilog_sva_gh_scraper/data/full_repos/224768173
git clone --depth 1 --no-tags https://github.com/IAmRadium/Parallel_128_Bit_Adder.git f:/verilog_sva_gh_scraper/data/full_repos/218045123
