#-----------------------------------------------------------
# Vivado v2020.2 (64-bit)
# SW Build 3064766 on Wed Nov 18 09:12:47 MST 2020
# IP Build 3064653 on Wed Nov 18 14:17:31 MST 2020
# Start of session at: Fri May  6 19:15:30 2022
# Process ID: 3154886
# Current directory: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig10_IP/oblig10_IP.runs/synth_1
# Command line: vivado -log fpga_system.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source fpga_system.tcl
# Log file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig10_IP/oblig10_IP.runs/synth_1/fpga_system.vds
# Journal file: /uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig10_IP/oblig10_IP.runs/synth_1/vivado.jou
#-----------------------------------------------------------
source fpga_system.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig10_IP/oblig10_IP.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository '/opt/ifi/Xilinx/Vivado/2020.2/data/ip'.
Command: synth_design -top fpga_system -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 3154907
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 2523.227 ; gain = 0.000 ; free physical = 4228 ; free virtual = 32836
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'fpga_system' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd:21]
INFO: [Synth 8-638] synthesizing module 'pulse_width_modulator' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/pulse_width_modulator.vhd:15]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/pulse_width_modulator.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'pulse_width_modulator' (1#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/pulse_width_modulator.vhd:15]
INFO: [Synth 8-3491] module 'output_sync' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/output_sync.vhd:5' bound to instance 'UUT_OUT_SYNC' of component 'output_sync' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd:118]
INFO: [Synth 8-638] synthesizing module 'output_sync' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/output_sync.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'output_sync' (2#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/output_sync.vhd:15]
INFO: [Synth 8-3491] module 'input_sync' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/input_sync.vhd:5' bound to instance 'UUT_IN_SYNC' of component 'input_sync' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd:127]
INFO: [Synth 8-638] synthesizing module 'input_sync' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/input_sync.vhd:15]
INFO: [Synth 8-256] done synthesizing module 'input_sync' (3#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/input_sync.vhd:15]
INFO: [Synth 8-3491] module 'quadrature_decoder' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/quadrature_decoder.vhd:6' bound to instance 'UUT_QUAD_DEC' of component 'quadrature_decoder' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd:136]
INFO: [Synth 8-638] synthesizing module 'quadrature_decoder' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/quadrature_decoder.vhd:17]
INFO: [Synth 8-256] done synthesizing module 'quadrature_decoder' (4#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/quadrature_decoder.vhd:17]
	Parameter RCOUNT_WIDTH bound to: 20 - type: integer 
	Parameter TEN_MS_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-3491] module 'velocity_reader' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/velocity_reader.vhd:6' bound to instance 'UUT_VEL_READ' of component 'velocity_reader' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd:146]
INFO: [Synth 8-638] synthesizing module 'velocity_reader' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/velocity_reader.vhd:21]
	Parameter RCOUNT_WIDTH bound to: 20 - type: integer 
	Parameter TEN_MS_COUNT bound to: 1000000 - type: integer 
INFO: [Synth 8-256] done synthesizing module 'velocity_reader' (5#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/velocity_reader.vhd:21]
INFO: [Synth 8-3491] module 'seg7ctrl' declared at '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/seg7ctrl.vhd:6' bound to instance 'UUT_S7C' of component 'seg7ctrl' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd:155]
INFO: [Synth 8-638] synthesizing module 'seg7ctrl' [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/seg7ctrl.vhd:18]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/bin2ssd_pck.vhd:16]
INFO: [Synth 8-226] default block is never used [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/bin2ssd_pck.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'seg7ctrl' (6#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/seg7ctrl.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'fpga_system' (7#1) [/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/fpga_system.vhd:21]
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 2523.227 ; gain = 0.000 ; free physical = 4897 ; free virtual = 33505
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2523.227 ; gain = 0.000 ; free physical = 4955 ; free virtual = 33563
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4955 ; free virtual = 33563
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: [Synth 8-802] inferred FSM for state register 'moore_state_curr_reg' in module 'pulse_width_modulator'
INFO: [Synth 8-802] inferred FSM for state register 'mealy_state_curr_reg' in module 'quadrature_decoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
            forward_idle |                               00 |                               00
                 forward |                               01 |                               01
            reverse_idle |                               10 |                               10
                 reverse |                               11 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'moore_state_curr_reg' using encoding 'sequential' in module 'pulse_width_modulator'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 s_reset |                              000 |                              000
                  s_init |                              001 |                              001
                     s_3 |                              010 |                              101
                     s_2 |                              011 |                              100
                     s_1 |                              100 |                              011
                     s_0 |                              101 |                              010
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'mealy_state_curr_reg' using encoding 'sequential' in module 'quadrature_decoder'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4868 ; free virtual = 33477
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input   31 Bit       Adders := 1     
	   4 Input   12 Bit       Adders := 1     
	   2 Input   12 Bit       Adders := 2     
	   4 Input    8 Bit       Adders := 1     
	   2 Input    4 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	                8 Bit    Registers := 11    
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input   31 Bit        Muxes := 1     
	   2 Input   12 Bit        Muxes := 2     
	   2 Input    8 Bit        Muxes := 2     
	  33 Input    7 Bit        Muxes := 1     
	   5 Input    3 Bit        Muxes := 4     
	   2 Input    3 Bit        Muxes := 36    
	   4 Input    3 Bit        Muxes := 1     
	   3 Input    3 Bit        Muxes := 1     
	   6 Input    3 Bit        Muxes := 4     
	  27 Input    3 Bit        Muxes := 1     
	   4 Input    2 Bit        Muxes := 1     
	   2 Input    2 Bit        Muxes := 4     
	   4 Input    1 Bit        Muxes := 2     
	   2 Input    1 Bit        Muxes := 7     
	   6 Input    1 Bit        Muxes := 2     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:08 ; elapsed = 00:00:10 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name | RTL Name                         | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|fpga_system | UUT_VEL_READ/pos_shift_reg[9][7] | 10     | 8     | YES          | NO                 | YES               | 8      | 0       | 
+------------+----------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP, Shift Register and Retiming Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY4 |    23|
|3     |LUT1   |    26|
|4     |LUT2   |    25|
|5     |LUT3   |    25|
|6     |LUT4   |    32|
|7     |LUT5   |    28|
|8     |LUT6   |    38|
|9     |SRL16E |     8|
|10    |FDCE   |    86|
|11    |FDRE   |    15|
|12    |IBUF   |    12|
|13    |OBUF   |    18|
+------+-------+------+

Report Instance Areas: 
+------+---------------+----------------------+------+
|      |Instance       |Module                |Cells |
+------+---------------+----------------------+------+
|1     |top            |                      |   337|
|2     |  UUT_IN_SYNC  |input_sync            |     4|
|3     |  UUT_OUT_SYNC |output_sync           |     2|
|4     |  UUT_PWM      |pulse_width_modulator |    42|
|5     |  UUT_QUAD_DEC |quadrature_decoder    |     8|
|6     |  UUT_S7C      |seg7ctrl              |    10|
|7     |  UUT_VEL_READ |velocity_reader       |   240|
+------+---------------+----------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33273
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 0 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.145 ; gain = 7.918 ; free physical = 4660 ; free virtual = 33272
Synthesis Optimization Complete : Time (s): cpu = 00:00:11 ; elapsed = 00:00:12 . Memory (MB): peak = 2531.152 ; gain = 7.918 ; free physical = 4661 ; free virtual = 33272
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2535.348 ; gain = 0.000 ; free physical = 4749 ; free virtual = 33361
INFO: [Netlist 29-17] Analyzing 23 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2591.289 ; gain = 0.000 ; free physical = 4663 ; free virtual = 33274
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

INFO: [Common 17-83] Releasing license: Synthesis
41 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 2591.289 ; gain = 68.148 ; free physical = 4719 ; free virtual = 33331
INFO: [Common 17-1381] The checkpoint '/uio/hume/student-u81/rolfvh/IN3160-22/oblig10/oblig10_IP/oblig10_IP.runs/synth_1/fpga_system.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file fpga_system_utilization_synth.rpt -pb fpga_system_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri May  6 19:15:53 2022...
