// Seed: 2009797471
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  output wire id_2;
  input wire id_1;
  module_2 modCall_1 (
      id_1,
      id_3,
      id_5,
      id_5,
      id_1
  );
  supply1 id_6;
  assign id_6 = id_5 < id_3;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4
);
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  nor primCall (id_4, id_2, id_1);
  inout wire id_1;
  module_0 modCall_1 (
      id_3,
      id_1,
      id_4,
      id_4,
      id_4
  );
  assign id_4 = id_3;
endmodule
module module_2 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  input wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  initial if (-1 / -1) deassign id_3[1'b0 : 1];
endmodule
