Repository with SystemVerilog modules developed in the ACADEMIC course SV for design and verification course by SEECS NUST and Cadence Design Systems

## TOPICS
- Verilog/System-Verilog
- FPGA
- Digital Design
- RTL

