INFO: Applying HLS Y2K22 patch v1.2 for IP revision
INFO: [HLS 200-10] Running '/home/wenjie/Xilinx/Vitis_HLS/2021.1/bin/unwrapped/lnx64.o/vitis_hls'
INFO: [HLS 200-10] For user 'wenjie' on host 'wenjie-OptiPlex-7070' (Linux_x86_64 version 5.4.0-150-generic) on Mon Nov 13 13:24:46 AEDT 2023
INFO: [HLS 200-10] On os Ubuntu 18.04.6 LTS
INFO: [HLS 200-10] In directory '/home/wenjie/vivado_project/BM_Mac/GEMM202211/BMtrain1029'
Sourcing Tcl script '/home/wenjie/vivado_project/BM_Mac/GEMM202211/BMtrain1029/BMtrain1029/solution1/csynth.tcl'
INFO: [HLS 200-1510] Running: open_project BMtrain1029 
INFO: [HLS 200-10] Opening project '/home/wenjie/vivado_project/BM_Mac/GEMM202211/BMtrain1029/BMtrain1029'.
INFO: [HLS 200-1510] Running: set_top Train 
INFO: [HLS 200-1510] Running: add_files MAC.h 
INFO: [HLS 200-10] Adding design file 'MAC.h' to the project
INFO: [HLS 200-1510] Running: add_files MAPELoss.h 
INFO: [HLS 200-10] Adding design file 'MAPELoss.h' to the project
INFO: [HLS 200-1510] Running: add_files PE.h 
INFO: [HLS 200-10] Adding design file 'PE.h' to the project
INFO: [HLS 200-1510] Running: add_files PEarray.h 
INFO: [HLS 200-10] Adding design file 'PEarray.h' to the project
INFO: [HLS 200-1510] Running: add_files SGD.h 
INFO: [HLS 200-10] Adding design file 'SGD.h' to the project
INFO: [HLS 200-1510] Running: add_files Vadd.h 
INFO: [HLS 200-10] Adding design file 'Vadd.h' to the project
INFO: [HLS 200-1510] Running: add_files er_op.h 
INFO: [HLS 200-10] Adding design file 'er_op.h' to the project
INFO: [HLS 200-1510] Running: add_files fc.h 
INFO: [HLS 200-10] Adding design file 'fc.h' to the project
INFO: [HLS 200-1510] Running: add_files feeder.h 
INFO: [HLS 200-10] Adding design file 'feeder.h' to the project
INFO: [HLS 200-1510] Running: add_files layer.h 
INFO: [HLS 200-10] Adding design file 'layer.h' to the project
INFO: [HLS 200-1510] Running: add_files modeldef.h 
INFO: [HLS 200-10] Adding design file 'modeldef.h' to the project
INFO: [HLS 200-1510] Running: add_files newCLZ.h 
INFO: [HLS 200-10] Adding design file 'newCLZ.h' to the project
INFO: [HLS 200-1510] Running: add_files paraconfig.h 
INFO: [HLS 200-10] Adding design file 'paraconfig.h' to the project
INFO: [HLS 200-1510] Running: add_files train.h 
INFO: [HLS 200-10] Adding design file 'train.h' to the project
INFO: [HLS 200-1510] Running: add_files train_impl.cpp 
INFO: [HLS 200-10] Adding design file 'train_impl.cpp' to the project
INFO: [HLS 200-1510] Running: add_files typedef.h 
INFO: [HLS 200-10] Adding design file 'typedef.h' to the project
INFO: [HLS 200-1510] Running: add_files -tb testTrain.cpp -cflags -Wno-unknown-pragmas -csimflags -Wno-unknown-pragmas 
INFO: [HLS 200-10] Adding test bench file 'testTrain.cpp' to the project
INFO: [HLS 200-1510] Running: open_solution solution1 -flow_target vivado 
INFO: [HLS 200-10] Opening solution '/home/wenjie/vivado_project/BM_Mac/GEMM202211/BMtrain1029/BMtrain1029/solution1'.
INFO: [SYN 201-201] Setting up clock 'default' with a period of 5ns.
INFO: [HLS 200-1611] Setting target device to 'xczu28dr-ffvg1517-2-e'
INFO: [HLS 200-1505] Using flow_target 'vivado'
Resolution: For help on HLS 200-1505 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1505.html
INFO: [HLS 200-1510] Running: set_part xczu28dr-ffvg1517-2-e 
INFO: [HLS 200-1510] Running: create_clock -period 5 -name default 
INFO: [HLS 200-1510] Running: set_directive_top -name Train Train 
INFO: [HLS 200-1510] Running: csynth_design 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0.01 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 215.773 MB.
INFO: [HLS 200-10] Analyzing design file 'train_impl.cpp' ... 
WARNING: [HLS 207-5527] missing argument for 'op': ./MAC.h:107:9
WARNING: [HLS 207-4913] address of array 'relu' will always evaluate to 'true': ./fc.h:107:96
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:79:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:95:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:103:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:121:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:125:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:133:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:152:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:157:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:168:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:191:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region: ./layer.h:196:2
Resolution: For help on HLS 214-114 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=214-114.html
WARNING: [HLS 200-471] Dataflow form checks found 11 issue(s) in file train_impl.cpp
Resolution: For help on HLS 200-471 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-471.html
WARNING: [HLS 207-5301] unused parameter 'print': /home/wenjie/Xilinx/Vitis_HLS/2021.1/common/technology/autopilot/ap_int_base.h:792:16
WARNING: [HLS 207-5527] missing argument for 'op': ./MAC.h:107:9
WARNING: [HLS 207-5301] unused parameter 'idx': ./feeder.h:24:92
WARNING: [HLS 207-5301] unused parameter 'TILE_K': ./feeder.h:103:14
WARNING: [HLS 207-5301] unused parameter 'idx': ./feeder.h:135:12
WARNING: [HLS 207-5301] unused parameter 'block': ./feeder.h:198:31
WARNING: [HLS 207-5301] unused parameter 'block': ./feeder.h:232:30
WARNING: [HLS 207-5301] unused parameter 'size_k': ./feeder.h:258:88
WARNING: [HLS 207-4913] address of array 'relu' will always evaluate to 'true': ./fc.h:107:96
WARNING: [HLS 207-5301] unused parameter 'tile_idx': ./fc.h:130:32
WARNING: [HLS 207-5301] unused parameter 'modeIn': ./Vadd.h:44:73
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 12.61 seconds. CPU system time: 0.35 seconds. Elapsed time: 12.42 seconds; current allocated memory: 217.695 MB.
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
INFO: [HLS 214-279] Initial Interval estimation mode is set into default.
INFO: [HLS 214-284] Auto array partition mode is set into default.
INFO: [HLS 214-131] Inlining function 'betaTrans(ap_uint<16>*, ap_int<8> (*) [64], unsigned int, unsigned int, ap_uint<1>, ap_uint<1>)' into 'BetaFeeder(ap_uint<16>*, ap_uint<1>, ap_int<8> (*) [64], unsigned int, unsigned int, unsigned int)' (./feeder.h:119:5)
INFO: [HLS 214-131] Inlining function 'betaTrans(ap_uint<16>*, ap_int<8> (*) [64], unsigned int, unsigned int, ap_uint<1>, ap_uint<1>)' into 'BetaFeeder(ap_uint<16>*, ap_uint<1>, ap_int<8> (*) [64], unsigned int, unsigned int, unsigned int)' (./feeder.h:115:4)
INFO: [HLS 214-131] Inlining function 'ShiftArray1(ap_uint<8>*, ap_uint<256>, ap_uint<1>, ap_uint<1>, unsigned int)' into 'feederA(ap_uint<256>, ap_uint<256>, ap_uint<8>*, ap_uint<2>, ap_uint<1>, ap_uint<1>, unsigned int, ap_uint<1>*, int, int)' (./feeder.h:215:3)
INFO: [HLS 214-131] Inlining function 'ShiftArray2(ap_uint<8>*, ap_uint<256>, ap_uint<256>, ap_uint<1>*, unsigned int, ap_uint<1>, ap_uint<2>, int, ap_uint<1>)' into 'feederB(ap_uint<256>, ap_uint<256>, ap_uint<8>*, ap_uint<2>, ap_uint<1>, ap_uint<1>, unsigned int, ap_uint<1>*, int, int)' (./feeder.h:246:3)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<0, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<1, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<2, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<3, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<4, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<5, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<6, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<7, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<8, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<9, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<10, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<11, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<12, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<13, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<14, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<15, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<16, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<17, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<18, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<19, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<20, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<21, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<22, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<23, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<24, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<25, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<26, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<27, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<28, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<29, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<30, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'BMMAC(ap_uint<8>, ap_uint<8>, ap_int<25>, ap_uint<2>)' into 'ap_int<25> PE3<31, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:143:9)
INFO: [HLS 214-131] Inlining function 'enc(ap_uint<2>)' into 'ap_uint<64> clzEncode<64>(ap_uint<64>)' (./newCLZ.h:21:17)
INFO: [HLS 214-131] Inlining function 'ap_uint<(2) + (1)> clzi<2>(ap_uint<(2) * (2)>)' into 'ap_uint<(((0) + (3)) * (32)) / (2)> clzOneloop<0, 32>(ap_uint<((0) + (2)) * (32)>)' (./newCLZ.h:55:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<(3) + (1)> clzi<3>(ap_uint<(2) * (3)>)' into 'ap_uint<(((1) + (3)) * (16)) / (2)> clzOneloop<1, 16>(ap_uint<((1) + (2)) * (16)>)' (./newCLZ.h:55:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<(4) + (1)> clzi<4>(ap_uint<(2) * (4)>)' into 'ap_uint<(((2) + (3)) * (8)) / (2)> clzOneloop<2, 8>(ap_uint<((2) + (2)) * (8)>)' (./newCLZ.h:55:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<(5) + (1)> clzi<5>(ap_uint<(2) * (5)>)' into 'ap_uint<(((3) + (3)) * (4)) / (2)> clzOneloop<3, 4>(ap_uint<((3) + (2)) * (4)>)' (./newCLZ.h:55:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<(6) + (1)> clzi<6>(ap_uint<(2) * (6)>)' into 'ap_uint<(((4) + (3)) * (2)) / (2)> clzOneloop<4, 2>(ap_uint<((4) + (2)) * (2)>)' (./newCLZ.h:55:27)
INFO: [HLS 214-131] Inlining function 'ap_uint<64> clzEncode<64>(ap_uint<64>)' into 'CLZ64(ap_uint<64>)' (./newCLZ.h:141:5)
INFO: [HLS 214-131] Inlining function 'ap_uint<(((4) + (3)) * (2)) / (2)> clzOneloop<4, 2>(ap_uint<((4) + (2)) * (2)>)' into 'CLZ64(ap_uint<64>)' (./newCLZ.h:163:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<(((3) + (3)) * (4)) / (2)> clzOneloop<3, 4>(ap_uint<((3) + (2)) * (4)>)' into 'CLZ64(ap_uint<64>)' (./newCLZ.h:161:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<(((2) + (3)) * (8)) / (2)> clzOneloop<2, 8>(ap_uint<((2) + (2)) * (8)>)' into 'CLZ64(ap_uint<64>)' (./newCLZ.h:159:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<(((1) + (3)) * (16)) / (2)> clzOneloop<1, 16>(ap_uint<((1) + (2)) * (16)>)' into 'CLZ64(ap_uint<64>)' (./newCLZ.h:157:28)
INFO: [HLS 214-131] Inlining function 'ap_uint<(((0) + (3)) * (32)) / (2)> clzOneloop<0, 32>(ap_uint<((0) + (2)) * (32)>)' into 'CLZ64(ap_uint<64>)' (./newCLZ.h:155:28)
INFO: [HLS 214-131] Inlining function 'CLZ64(ap_uint<64>)' into 'ap_uint<8> CheckZmin<8>(ap_uint<24>)' (./MAC.h:325:22)
INFO: [HLS 214-131] Inlining function 'ap_uint<8> CheckZmin<8>(ap_uint<24>)' into 'CheckMax_Beta(int, int, ap_int<25>, ap_uint<24>&, ap_uint<24>*, ap_uint<24>&, ap_int<8>*, ap_int<8>*, ap_int<8>*, ap_uint<2>, ap_uint<2>)' (./fc.h:162:22)
INFO: [HLS 214-131] Inlining function 'CLZ64(ap_uint<64>)' into 'void Normalization<8, 8, 4>(ap_int<25>, ap_int<8>, ap_uint<2>, ap_uint<2>, ap_uint<8>&, ap_uint<1>, ap_uint<16>&, ap_uint<1>, ap_uint<1>&)' (./MAC.h:448:22)
INFO: [HLS 214-131] Inlining function 'WriteBuffer2(int, int, int, int, ap_uint<2>, ap_uint<2>, ap_int<25>, ap_int<25>*, ap_int<25>*, ap_int<8>*, ap_uint<8>&, ap_uint<16>&, ap_uint<1>, ap_uint<2>, ap_uint<1>)' into 'AccumNorm(int, int, int, int, ap_uint<2>, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [2], ap_uint<1>, ap_uint<256>*, ap_uint<512>*, ap_uint<2>, ap_uint<1>*)' (./fc.h:106:2)
INFO: [HLS 214-131] Inlining function 'AccumNorm(int, int, int, int, ap_uint<2>, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [2], ap_uint<1>, ap_uint<256>*, ap_uint<512>*, ap_uint<2>, ap_uint<1>*)' into 'gemm(ap_uint<256>*, ap_uint<256>*, ap_uint<256>*, ap_uint<512>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, unsigned int, unsigned int, ap_uint<2>, unsigned int, unsigned int, unsigned int)' (./fc.h:359:3)
INFO: [HLS 214-131] Inlining function 'CheckMax_Beta(int, int, ap_int<25>, ap_uint<24>&, ap_uint<24>*, ap_uint<24>&, ap_int<8>*, ap_int<8>*, ap_int<8>*, ap_uint<2>, ap_uint<2>)' into 'gemm(ap_uint<256>*, ap_uint<256>*, ap_uint<256>*, ap_uint<512>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, unsigned int, unsigned int, ap_uint<2>, unsigned int, unsigned int, unsigned int)' (./fc.h:350:5)
INFO: [HLS 214-131] Inlining function 'void VADDCore<8>(ap_int<16>&, ap_int<16>, ap_int<8>, ap_int<8>, ap_uint<1>, ap_uint<1>, ap_uint<1>)' into 'VecADD(ap_uint<512>*, ap_uint<512>*, ap_uint<16>*, ap_uint<16>*, ap_uint<2>*, unsigned int, unsigned int, int, ap_uint<1>, ap_uint<2>)' (./Vadd.h:78:6)
INFO: [HLS 214-131] Inlining function 'MAPECore(ap_int<16>&, ap_int<16>, ap_int<8>, ap_int<8>)' into 'MAPELoss(ap_uint<512>*, ap_uint<512>*, ap_uint<16>*, ap_uint<16>*, int, int, int)' (./MAPELoss.h:109:7)
INFO: [HLS 214-131] Inlining function 'void SGDNorm<4>(ap_fixed<9, 3, (ap_q_mode)0, (ap_o_mode)0, 0>, ap_uint<8>&, ap_int<5>&)' into 'SGD(ap_uint<256>*, ap_uint<256>*, ap_uint<16>*, ap_uint<16>*, unsigned int)' (./SGD.h:237:2)
INFO: [HLS 214-131] Inlining function 'CLZ64(ap_uint<64>)' into 'SGD(ap_uint<256>*, ap_uint<256>*, ap_uint<16>*, ap_uint<16>*, unsigned int)' (./SGD.h:219:17)
INFO: [HLS 214-131] Inlining function 'CLZ64(ap_uint<64>)' into 'ER_OP(ap_uint<256>*, ap_uint<16>*, ap_uint<16>*, unsigned int, unsigned int, int, int, ap_uint<1>)' (./er_op.h:258:9)
INFO: [HLS 214-131] Inlining function 'Load(ap_uint<512>*, ap_uint<512>*, ap_uint<16>*, ap_uint<16>*, int, int, int, int)' into 'Train(ap_uint<256>*, ap_uint<512>*, ap_uint<16>*)' (./train.h:64:3)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_222_2' (./er_op.h:222:22) in function 'ER_OP' completely with a factor of 32 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_226_3' (./er_op.h:226:22) in function 'ER_OP' completely with a factor of 2 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'loadloop' (./er_op.h:233:11) in function 'ER_OP' completely with a factor of 32 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_243_4' (./er_op.h:243:22) in function 'ER_OP' completely with a factor of 32 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_248_5' (./er_op.h:248:22) in function 'ER_OP' completely with a factor of 2 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_250_6' (./er_op.h:250:20) in function 'ER_OP' completely with a factor of 16 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_250_6' (./er_op.h:250:20) in function 'ER_OP' completely with a factor of 16 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_256_7' (./er_op.h:256:22) in function 'ER_OP' completely with a factor of 2 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 1 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 2 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 4 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 8 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 16 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'ER_OP' completely with a factor of 32 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 1 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 2 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 4 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 8 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'ER_OP' completely with a factor of 16 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'ER_OP' completely with a factor of 32 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'norm' (./er_op.h:271:7) in function 'ER_OP' completely with a factor of 32 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_287_8' (./er_op.h:287:22) in function 'ER_OP' completely with a factor of 32 (./er_op.h:188:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_178_2' (./SGD.h:178:22) in function 'SGD' completely with a factor of 2 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_188_4' (./SGD.h:188:24) in function 'SGD' completely with a factor of 32 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_194_5' (./SGD.h:194:23) in function 'SGD' completely with a factor of 32 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_206_6' (./SGD.h:206:22) in function 'SGD' completely with a factor of 32 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_211_7' (./SGD.h:211:22) in function 'SGD' completely with a factor of 2 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 1 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 2 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 4 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 8 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 16 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'SGD' completely with a factor of 32 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_8' (./SGD.h:213:20) in function 'SGD' completely with a factor of 16 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 1 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 2 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 4 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 8 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'SGD' completely with a factor of 16 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'SGD' completely with a factor of 32 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_213_8' (./SGD.h:213:20) in function 'SGD' completely with a factor of 16 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_234_10' (./SGD.h:234:21) in function 'SGD' completely with a factor of 32 (./SGD.h:128:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_103_4' (./MAPELoss.h:103:23) in function 'MAPELoss' completely with a factor of 32 (./MAPELoss.h:86:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_62_2' (./Vadd.h:62:21) in function 'VecADD' completely with a factor of 2 (./Vadd.h:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_73_3' (./Vadd.h:73:22) in function 'VecADD' completely with a factor of 32 (./Vadd.h:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_87_5' (./Vadd.h:87:22) in function 'VecADD' completely with a factor of 16 (./Vadd.h:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_93_6' (./Vadd.h:93:21) in function 'VecADD' completely with a factor of 2 (./Vadd.h:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_99_7' (./Vadd.h:99:21) in function 'VecADD' completely with a factor of 2 (./Vadd.h:44:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_341_1' (./fc.h:341:21) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 1 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 4 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 8 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'gemm' completely with a factor of 16 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_104_1' (./fc.h:104:20) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_119_2' (./fc.h:119:22) in function 'gemm' completely with a factor of 32 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_362_2' (./fc.h:362:21) in function 'gemm' completely with a factor of 2 (./fc.h:192:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'Normalization<8, 8, 4>' completely with a factor of 1 (./MAC.h:356:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'Normalization<8, 8, 4>' completely with a factor of 2 (./MAC.h:356:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'Normalization<8, 8, 4>' completely with a factor of 4 (./MAC.h:356:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'Normalization<8, 8, 4>' completely with a factor of 8 (./MAC.h:356:0)
INFO: [HLS 214-186] Unrolling loop 'Oneloop' (./newCLZ.h:50:10) in function 'Normalization<8, 8, 4>' completely with a factor of 16 (./MAC.h:356:0)
INFO: [HLS 214-186] Unrolling loop 'EncodeLoop' (./newCLZ.h:19:13) in function 'Normalization<8, 8, 4>' completely with a factor of 32 (./MAC.h:356:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1073_1' (./PEarray.h:1073:24) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_1075_2' (./PEarray.h:1075:21) in function 'PEarray3' completely with a factor of 32 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'betax' (./PEarray.h:34:11) in function 'PEarray3' completely with a factor of 2 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'betay' (./PEarray.h:36:8) in function 'PEarray3' completely with a factor of 2 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'betay' (./PEarray.h:36:8) in function 'PEarray3' completely with a factor of 2 (./PEarray.h:6:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_148_1' (./feeder.h:148:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_150_2' (./feeder.h:150:20) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'load_b' (./feeder.h:248:10) in function 'feederB' completely with a factor of 32 (./feeder.h:233:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_34_1' (./feeder.h:34:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_36_2' (./feeder.h:36:19) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'load_a' (./feeder.h:217:10) in function 'feederA' completely with a factor of 32 (./feeder.h:199:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_1' (./feeder.h:75:19) in function 'BetaFeeder' completely with a factor of 2 (./feeder.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_2' (./feeder.h:77:19) in function 'BetaFeeder' completely with a factor of 2 (./feeder.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_2' (./feeder.h:77:19) in function 'BetaFeeder' completely with a factor of 2 (./feeder.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_1' (./feeder.h:75:19) in function 'BetaFeeder' completely with a factor of 2 (./feeder.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_2' (./feeder.h:77:19) in function 'BetaFeeder' completely with a factor of 2 (./feeder.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_77_2' (./feeder.h:77:19) in function 'BetaFeeder' completely with a factor of 2 (./feeder.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_124_4' (./feeder.h:124:22) in function 'BetaFeeder' completely with a factor of 2 (./feeder.h:106:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_81_1' (./layer.h:81:20) in function 'ResidualToBM' completely with a factor of 32 (./layer.h:77:0)
INFO: [HLS 214-178] Inlining function 'void GetEbeta2<4>(ap_uint<4>&, ap_uint<1>&, ap_int<8>, ap_int<8>&, bool)' into 'beta_SRL_2(int, bool, ap_int<8>, ap_int<8>, ap_int<8>&, ap_uint<4>&, ap_uint<1>&, ap_uint<2>, ap_int<8>&, ap_int<8>*, unsigned int)' (./PE.h:36:0)
INFO: [HLS 214-178] Inlining function 'void GetEbeta2<4>(ap_uint<4>&, ap_uint<1>&, ap_int<8>, ap_int<8>&, bool)' into 'beta_SRL(int, bool, ap_int<8>, ap_int<8>, ap_int<8>&, ap_uint<4>&, ap_uint<1>&, ap_uint<2>, ap_int<8>&, ap_int<8>&)' (./PE.h:6:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<0, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<1, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<2, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<3, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<4, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<5, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<6, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<7, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<8, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<9, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<10, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<11, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<12, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<13, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<14, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<15, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<16, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<17, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<18, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<19, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<20, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<21, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<22, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<23, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<24, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<25, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<26, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<27, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<28, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<29, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<30, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 31>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 30>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 29>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 28>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 27>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 26>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 25>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 24>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 23>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 22>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 21>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 20>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 19>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 18>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 17>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 16>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 15>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 14>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 13>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 12>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 11>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 10>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 9>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 8>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 7>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 6>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 5>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 4>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 3>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 2>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 1>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'void BMInterAccum<4>(bool, ap_int<25>, ap_int<25>&, ap_uint<4>, ap_uint<1>)' into 'ap_int<25> PE3<31, 0>(int, bool, ap_uint<2>, ap_uint<8>, ap_uint<8>, ap_uint<4>, ap_uint<1>)' (./PE.h:131:0)
INFO: [HLS 214-178] Inlining function 'beta_SRL_2(int, bool, ap_int<8>, ap_int<8>, ap_int<8>&, ap_uint<4>&, ap_uint<1>&, ap_uint<2>, ap_int<8>&, ap_int<8>*, unsigned int)' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./PEarray.h:6:0)
INFO: [HLS 214-178] Inlining function 'beta_SRL(int, bool, ap_int<8>, ap_int<8>, ap_int<8>&, ap_uint<4>&, ap_uint<1>&, ap_uint<2>, ap_int<8>&, ap_int<8>&)' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./PEarray.h:6:0)
INFO: [HLS 214-178] Inlining function 'GetUnsigned(ap_int<25>)' into 'CheckMax(int, ap_int<25>, ap_uint<24>&, ap_uint<24>*, ap_uint<24>*)' (./fc.h:10:0)
INFO: [HLS 214-178] Inlining function 'TileIdx(ap_uint<2>, int, int, int, int, int, int, int, int, int, int&, int&, int)' into 'gemm(ap_uint<256>*, ap_uint<256>*, ap_uint<256>*, ap_uint<512>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, unsigned int, unsigned int, ap_uint<2>, unsigned int, unsigned int, unsigned int)' (./fc.h:192:0)
INFO: [HLS 214-178] Inlining function 'GetUnsigned(ap_int<25>)' into 'gemm(ap_uint<256>*, ap_uint<256>*, ap_uint<256>*, ap_uint<512>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, unsigned int, unsigned int, ap_uint<2>, unsigned int, unsigned int, unsigned int)' (./fc.h:192:0)
INFO: [HLS 214-178] Inlining function 'ap_int<8> BiasAdjustv3<8, 8>(ap_int<8>, ap_uint<8>, ap_int<8>&, ap_uint<2>, ap_uint<2>)' into 'gemm(ap_uint<256>*, ap_uint<256>*, ap_uint<256>*, ap_uint<512>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, ap_uint<16>*, unsigned int, unsigned int, ap_uint<2>, unsigned int, unsigned int, unsigned int)' (./fc.h:192:0)
INFO: [HLS 214-178] Inlining function 'betaW_Adjust(ap_uint<4>, ap_int<8>&, ap_int<8>, ap_int<5>&)' into 'SGD(ap_uint<256>*, ap_uint<256>*, ap_uint<16>*, ap_uint<16>*, unsigned int)' (./SGD.h:128:0)
INFO: [HLS 214-178] Inlining function 'void ERBias<8, 8>(ap_int<8>&, ap_int<8>, ap_uint<8>, ap_int<8>&)' into 'ER_OP(ap_uint<256>*, ap_uint<16>*, ap_uint<16>*, unsigned int, unsigned int, int, int, ap_uint<1>)' (./er_op.h:188:0)
INFO: [HLS 214-241] Aggregating maxi variable 'betaX' with non-compact mode in 16-bits (./train.h:18:0)
INFO: [HLS 214-241] Aggregating maxi variable 'X' with non-compact mode in 512-bits (./train.h:18:0)
INFO: [HLS 214-241] Aggregating maxi variable 'WA' with non-compact mode in 256-bits (./train.h:18:0)
WARNING: [HLS 214-281] Estimating pipelined function 'feederA' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (./feeder.h:199:0)
WARNING: [HLS 214-281] Estimating pipelined function 'feederB' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (./feeder.h:233:0)
WARNING: [HLS 214-281] Estimating pipelined function 'PEarray3' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (./PEarray.h:6:0)
WARNING: [HLS 214-281] Estimating pipelined loop 'tile_loop' (./fc.h:262:12) in function 'gemm' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (./fc.h:262:12)
WARNING: [HLS 214-281] Estimating pipelined loop 'add' (./Vadd.h:68:8) in function 'VecADD' with estimated II increased from II=1 to II=+infinity because of cyclic dependence on variable '_ZZ5TrainP7ap_uintILi256EEPS_ILi512EEPS_ILi16EEE2IM' (./Vadd.h:68:8)
WARNING: [HLS 214-281] Estimating pipelined loop 'VITIS_LOOP_185_3' (./SGD.h:185:22) in function 'SGD' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (./SGD.h:185:22)
WARNING: [HLS 214-281] Estimating pipelined loop 'first' (./er_op.h:231:10) in function 'ER_OP' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (./er_op.h:231:10)
WARNING: [HLS 214-281] Estimating pipelined loop 'secondone' (./er_op.h:269:14) in function 'ER_OP' with estimated II increased from II=1 to II=+infinity because of sub function call 'call' (./er_op.h:269:14)
INFO: [HLS 214-270] Starting automatic array partition analysis...
INFO: [HLS 214-115] Multiple burst reads of length 128 and bit width 512 in loop 'load'(./layer.h:30:7) has been inferred on port 'X1'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./layer.h:30:7)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 16 in loop 'VITIS_LOOP_34_1'(./layer.h:34:19) has been inferred on port 'gmem2'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./layer.h:34:19)
INFO: [HLS 214-115] Multiple burst reads of variable length and bit width 256 in loop 'load_weight'(./layer.h:66:15) has been inferred on port 'WA_gmem'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./layer.h:66:15)
INFO: [HLS 214-115] Multiple burst reads of length 8 and bit width 16 in loop 'mape'(./MAPELoss.h:99:7) has been inferred on port 'gmem2'. These bursts requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (./MAPELoss.h:99:7)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.80s' into 'WriteACT(ap_uint<256>*, ap_uint<256>*, ap_uint<16>*, ap_uint<16>*, int, int, int, int) (.1)' (./layer.h:122:19)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.3s' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./MAC.h:143:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint.3s.i8' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./MAC.h:143:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.3s' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./MAC.h:143:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint.3s.i8' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./MAC.h:143:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.3s' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./MAC.h:143:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint.3s.i8' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./MAC.h:143:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i8.s_struct.ap_uint.3s' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./MAC.h:143:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.unpack.none.s_struct.ap_uint.3s.i8' into 'PEarray3(int, int, ap_uint<2>, ap_uint<2>, int, int, ap_uint<8>*, ap_uint<8>*, ap_uint<2>, ap_int<25>*, ap_int<8> (*) [64], ap_int<8> (*) [64], ap_int<8> (*) [2])' (./MAC.h:143:8)
INFO: [HLS 214-131] Inlining function '_llvm.fpga.pack.none.i256.s_struct.ap_uint.80s' into 'WriteWeight(ap_uint<256>*, ap_uint<256>*, int, int) (.1)' (./layer.h:73:16)
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2547.16 seconds. CPU system time: 3.13 seconds. Elapsed time: 2550.41 seconds; current allocated memory: 591.802 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0 seconds; current allocated memory: 591.813 MB.
INFO: [HLS 200-10] Starting code transformations ...
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 256.3 seconds. CPU system time: 0.15 seconds. Elapsed time: 256.55 seconds; current allocated memory: 884.461 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 129.14 seconds. CPU system time: 0.15 seconds. Elapsed time: 129.31 seconds; current allocated memory: 1.270 GB.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (./feeder.h:113) in function 'BetaFeeder.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_3' (./feeder.h:123) in function 'BetaFeeder.1' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_113_1' (./feeder.h:113) in function 'BetaFeeder' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_123_3' (./feeder.h:123) in function 'BetaFeeder' automatically.
INFO: [XFORM 203-510] Pipelining loop 'write_weight' (./layer.h:72) in function 'WriteWeight' automatically.
INFO: [XFORM 203-510] Pipelining loop 'wr_gd' (./layer.h:192) in function 'WriteGDbuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'wr_gd_beta' (./layer.h:197) in function 'WriteGDbuffer' automatically.
INFO: [XFORM 203-510] Pipelining loop 'wr_back' (./layer.h:153) in function 'WriteBack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'wr_back_beta' (./layer.h:158) in function 'WriteBack' automatically.
INFO: [XFORM 203-510] Pipelining loop 'wr_act' (./layer.h:122) in function 'WriteACT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'wr_act_beta' (./layer.h:126) in function 'WriteACT' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_86_4' (./Vadd.h:86) in function 'VecADD' automatically.
INFO: [XFORM 203-510] Pipelining loop 'res_to_bm' (./layer.h:81) in function 'ResidualToBM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'res_to_bm_beta' (./layer.h:96) in function 'ResidualToBM' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_100_2' (./MAPELoss.h:100) in function 'MAPELoss' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load_weight' (./layer.h:66) in function 'LoadWeight' automatically.
INFO: [XFORM 203-510] Pipelining loop 'smaller' (./er_op.h:286) in function 'ER_OP' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ini_im' (./train.h:58) in function 'Train' automatically.
INFO: [XFORM 203-510] Pipelining loop 'load' (./layer.h:30) in function 'Train' automatically.
INFO: [XFORM 203-510] Pipelining loop 'VITIS_LOOP_34_1' (./layer.h:34) in function 'Train' automatically.
INFO: [XFORM 203-510] Pipelining loop 'ini_sft' (./train.h:53) in function 'Train' automatically.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_100_2' (./MAPELoss.h:100) in function 'MAPELoss' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_113_1' (./feeder.h:113) in function 'BetaFeeder' for pipelining.
INFO: [XFORM 203-502] Unrolling all sub-loops inside loop 'VITIS_LOOP_113_1' (./feeder.h:113) in function 'BetaFeeder.1' for pipelining.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_102_3' (./MAPELoss.h:102) in function 'MAPELoss' completely with a factor of 16.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_2' (./feeder.h:116) in function 'BetaFeeder' completely with a factor of 2.
INFO: [HLS 200-489] Unrolling loop 'VITIS_LOOP_116_2' (./feeder.h:116) in function 'BetaFeeder.1' completely with a factor of 2.
INFO: [XFORM 203-101] Partitioning array 'shift_o.V' (./Vadd.h:52) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'shift_o1.V' (./Vadd.h:53) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ebias.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'flg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betaRes.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betasReg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'sReg.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'out.V.2018'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wbuf.V' (./er_op.h:197) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fracC.V' (./er_op.h:200) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'AddAnd.V' (./er_op.h:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'check.V' (./er_op.h:202) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'CheckZ.V' (./er_op.h:206) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Zshift.V' (./er_op.h:208) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betaAA.V' (./er_op.h:212) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betaBB.V' (./er_op.h:212) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Wbuf.V' (./SGD.h:130) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'fracC.V' (./SGD.h:134) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'Zshift.V' (./SGD.h:136) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Z_min.V' (./SGD.h:137) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'check.V' (./SGD.h:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cc1.V' (./SGD.h:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'cc_max.V' (./SGD.h:140) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betaAA.V' (./SGD.h:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betaBB.V' (./SGD.h:145) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localA.V' (./fc.h:216) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'localB.V' (./fc.h:218) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'DRELU.V'  in dimension 3 completely.
INFO: [XFORM 203-101] Partitioning array 'sReg_1.V' (./fc.h:224) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'Zshift.V' (./fc.h:226) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betasReg_1.V' (./fc.h:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betaOutReg.V' (./fc.h:228) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ResAND.V' (./fc.h:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ResAND_1.V' (./fc.h:234) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ResAND_2.V' (./fc.h:235) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betaAbf.V' (./fc.h:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'betaBbf.V' (./fc.h:241) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accbf1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'accbf2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'R.V' (./fc.h:94) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'RB.V' (./fc.h:96) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'relu.V.1' (./fc.h:98) in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B2.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'B1.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 1 completely.
INFO: [XFORM 203-101] Partitioning array 'ebias.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'flg.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'betaRes.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'betasReg.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'sReg.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'out.V.2018'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'ResAND_1.V' (./fc.h:234) in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A2.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B2.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A1.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'B1.V'  in dimension 2 completely.
INFO: [XFORM 203-101] Partitioning array 'A.V'  in dimension 2 completely.
INFO: [XFORM 203-721] Changing loop 'Loop_wr_gd_proc' (./layer.h:192) to a process function for dataflow in function 'WriteGDbuffer'.
INFO: [XFORM 203-721] Changing loop 'Loop_wr_gd_beta_proc' (./layer.h:197) to a process function for dataflow in function 'WriteGDbuffer'.
INFO: [XFORM 203-721] Changing loop 'Loop_wr_act_proc' (./layer.h:122) to a process function for dataflow in function 'WriteACT'.
INFO: [XFORM 203-721] Changing loop 'Loop_wr_act_beta_proc' (./layer.h:126) to a process function for dataflow in function 'WriteACT'.
INFO: [XFORM 203-721] Changing loop 'Loop_res_to_bm_proc' (./layer.h:81) to a process function for dataflow in function 'ResidualToBM'.
INFO: [XFORM 203-721] Changing loop 'Loop_res_to_bm_beta_proc' (./layer.h:96) to a process function for dataflow in function 'ResidualToBM'.
INFO: [XFORM 203-721] Changing loop 'Loop_wr_back_proc' (./layer.h:153) to a process function for dataflow in function 'WriteBack'.
INFO: [XFORM 203-721] Changing loop 'Loop_wr_back_beta_proc' (./layer.h:158) to a process function for dataflow in function 'WriteBack'.
INFO: [XFORM 203-712] Applying dataflow to function 'WriteGDbuffer' (./layer.h:165:1), detected/extracted 3 process function(s): 
	 'WriteGDbuffer_Block_.split15_proc'
	 'WriteGDbuffer_Loop_wr_gd_proc'
	 'WriteGDbuffer_Loop_wr_gd_beta_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'WriteACT' (./layer.h:100:1), detected/extracted 3 process function(s): 
	 'WriteACT_Block_.split11_proc'
	 'WriteACT_Loop_wr_act_proc'
	 'WriteACT_Loop_wr_act_beta_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'ResidualToBM' (./layer.h:77:1), detected/extracted 2 process function(s): 
	 'ResidualToBM_Loop_res_to_bm_proc'
	 'ResidualToBM_Loop_res_to_bm_beta_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'WriteBack' (./layer.h:130:1), detected/extracted 3 process function(s): 
	 'WriteBack_Block_.split7_proc'
	 'WriteBack_Loop_wr_back_proc'
	 'WriteBack_Loop_wr_back_beta_proc'.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:254:14) to (./fc.h:315:6) in function 'gemm'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:254:14) to (./fc.h:154:20) in function 'gemm'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:346:5) to (./fc.h:154:20) in function 'gemm'... converting 5 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./MAC.h:323:39) to (./fc.h:170:3) in function 'gemm'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./MAC.h:323:39) to (./fc.h:170:3) in function 'gemm'... converting 46 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:61:14) to (./fc.h:76:2) in function 'gemm'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'WriteGDbuffer_Block_.split15_proc'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'WriteBack_Block_.split7_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'WriteACT_Block_.split11_proc'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./paraconfig.h:50:1) in function 'WAReadConfig'... converting 14 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./SGD.h:185:35) to (./SGD.h:232:22) in function 'SGD'... converting 31 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./SGD.h:175:8) in function 'SGD'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<9, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<8, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<7, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<6, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<5, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<4, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<31, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<30, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<3, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<29, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<28, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<27, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<26, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<25, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<24, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<23, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<22, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<21, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<20, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<2, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<19, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<18, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<17, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<16, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<15, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<14, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<13, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<12, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<11, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<10, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<1, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 9>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 8>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 7>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 6>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 5>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 4>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 3>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 31>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 30>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 2>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 29>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 28>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 27>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 26>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 25>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 24>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 23>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 22>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 21>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 20>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 1>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 19>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 18>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 17>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 16>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 15>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 14>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 13>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 12>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 11>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 10>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./PE.h:148:35) to (./PE.h:149:2) in function 'PE3<0, 0>'... converting 3 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock in function 'Normalization<8, 8, 4>'... converting 17 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./paraconfig.h:142:1) in function 'GEMMConfig'... converting 20 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./er_op.h:269:14) in function 'ER_OP'... converting 91 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./er_op.h:185:1) in function 'ERNorm<8, 8, 4>'... converting 6 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./feeder.h:10:2) in function 'DReLu'... converting 4 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (./fc.h:8:19) to (./fc.h:35:1) in function 'CheckMax'... converting 7 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock to (./paraconfig.h:238:1) in function 'AddrConfig'... converting 17 basic blocks.
INFO: [XFORM 203-11] Balancing expressions in function 'WriteBack_Block_.split7_proc' (./layer.h:130:14)...3 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'WriteACT_Block_.split11_proc' (./layer.h:103:13)...4 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'SGD' (./SGD.h:9:46)...29 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'ER_OP' (./er_op.h:9:38)...62 expression(s) balanced.
INFO: [XFORM 203-11] Balancing expressions in function 'AddrConfig' (./paraconfig.h:144)...4 expression(s) balanced.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 355.79 seconds. CPU system time: 1.13 seconds. Elapsed time: 357.04 seconds; current allocated memory: 1.783 GB.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_58_1' (./Vadd.h:92:16) in function 'VecADD'.
INFO: [XFORM 203-541] Flattening a loop nest 'outer' (./Vadd.h:92:16) in function 'VecADD'.
WARNING: [HLS 200-960] Cannot flatten loop 'epoch' (./train.h:51:16) in function 'Train' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_176_1' (./SGD.h:148:11) in function 'SGD' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [XFORM 203-541] Flattening a loop nest 'outer' (./SGD.h:148:11) in function 'SGD'.
INFO: [XFORM 203-541] Flattening a loop nest 'mape' (./MAPELoss.h:99:15) in function 'MAPELoss'.
WARNING: [HLS 200-960] Cannot flatten loop 'VITIS_LOOP_220_1' (./er_op.h:215:11) in function 'ER_OP' more than one sub loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
WARNING: [HLS 200-960] Cannot flatten loop 'outer' (./er_op.h:215:11) in function 'ER_OP' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
Resolution: For help on HLS 200-960 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-960.html
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'WA_gmem' (./layer.h:122:19). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-444] Inferring multiple bus burst write of variable length on port 'WA_gmem' (./layer.h:73:16). These data requests might be further partitioned to multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings.
INFO: [HLS 200-472] Inferring partial write operation for 'Zshift.V[0]' (./MAC.h:292:9)
INFO: [HLS 200-472] Inferring partial write operation for 'betaOutReg.V[0]' (./fc.h:166:15)
INFO: [HLS 200-472] Inferring partial write operation for 'accbf1.V.0' (./fc.h:52:53)
INFO: [HLS 200-472] Inferring partial write operation for 'accbf2.V.0' (./fc.h:55:53)
INFO: [HLS 200-472] Inferring partial write operation for 'ot' (./fc.h:114:89)
INFO: [HLS 200-472] Inferring partial write operation for 'c' (./fc.h:116:87)
INFO: [HLS 200-472] Inferring partial write operation for 'betaC' 
INFO: [HLS 200-472] Inferring partial write operation for 'out' (./layer.h:192:10)
INFO: [HLS 200-472] Inferring partial write operation for 'betaout' (./layer.h:197:14)
INFO: [HLS 200-472] Inferring partial write operation for 'A' (./layer.h:153:18)
INFO: [HLS 200-472] Inferring partial write operation for 'betaA' (./layer.h:158:12)
INFO: [HLS 200-472] Inferring partial write operation for 'shift' (./Vadd.h:97:22)
INFO: [HLS 200-472] Inferring partial write operation for 'IM.V' 
INFO: [HLS 200-472] Inferring partial write operation for 'betaW' (./SGD.h:228:22)
INFO: [HLS 200-472] Inferring partial write operation for 'In' (./layer.h:91:18)
INFO: [HLS 200-472] Inferring partial write operation for 'betaA' (./layer.h:96:35)
INFO: [HLS 200-472] Inferring partial write operation for 'betasReg_1' (./PE.h:48:17)
INFO: [HLS 200-472] Inferring partial write operation for 'betaA2' (./er_op.h:265:23)
INFO: [HLS 200-472] Inferring partial write operation for 'shift.V' (./train.h:54:13)
INFO: [HLS 200-472] Inferring partial write operation for 'IM.V' (./train.h:59:10)
INFO: [HLS 200-472] Inferring partial write operation for 'fracC.V[0]' (./SGD.h:199:6)
INFO: [HLS 200-472] Inferring partial write operation for 'fracC.V[0]' (./er_op.h:238:6)
INFO: [HLS 200-472] Inferring partial write operation for 'A' 
INFO: [HLS 200-472] Inferring partial write operation for 'A' 
INFO: [HLS 200-472] Inferring partial write operation for 'betabf' (./feeder.h:126:15)
INFO: [HLS 200-472] Inferring partial write operation for 'betabf1' (./feeder.h:90:27)
INFO: [HLS 200-472] Inferring partial write operation for 'betaWA' (./layer.h:126:28)
INFO: [HLS 200-472] Inferring partial write operation for 'betaY' (./MAPELoss.h:116:40)
INFO: [HLS 200-472] Inferring partial write operation for 'Wbf' (./layer.h:67:10)
INFO: [HLS 200-472] Inferring partial write operation for 'IM.V' (./layer.h:31:18)
INFO: [HLS 200-472] Inferring partial write operation for 'betaIM.V' (./layer.h:35:25)
WARNING: [HLS 200-1449] Process WriteACT_Loop_wr_act_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process WriteACT_Loop_wr_act_beta_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process WriteBack_Loop_wr_back_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process WriteBack_Loop_wr_back_beta_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process WriteGDbuffer_Loop_wr_gd_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
WARNING: [HLS 200-1449] Process WriteGDbuffer_Loop_wr_gd_beta_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 940.73 seconds. CPU system time: 1.59 seconds. Elapsed time: 942.34 seconds; current allocated memory: 654.051 MB.
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO: [HLS 200-10] Synthesizing 'Train' ...
WARNING: [SYN 201-103] Legalizing function name 'WriteACT_Block_.split11_proc' to 'WriteACT_Block_split11_proc'.
WARNING: [SYN 201-103] Legalizing function name 'BetaFeeder.1_Pipeline_VITIS_LOOP_123_3' to 'BetaFeeder_1_Pipeline_VITIS_LOOP_123_3'.
WARNING: [SYN 201-103] Legalizing function name 'BetaFeeder.1_Pipeline_VITIS_LOOP_113_1' to 'BetaFeeder_1_Pipeline_VITIS_LOOP_113_1'.
WARNING: [SYN 201-103] Legalizing function name 'BetaFeeder.1' to 'BetaFeeder_1'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 31>' to 'PE3_0_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 30>' to 'PE3_0_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 29>' to 'PE3_0_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 28>' to 'PE3_0_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 27>' to 'PE3_0_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 26>' to 'PE3_0_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 25>' to 'PE3_0_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 24>' to 'PE3_0_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 23>' to 'PE3_0_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 22>' to 'PE3_0_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 21>' to 'PE3_0_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 20>' to 'PE3_0_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 19>' to 'PE3_0_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 18>' to 'PE3_0_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 17>' to 'PE3_0_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 16>' to 'PE3_0_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 15>' to 'PE3_0_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 14>' to 'PE3_0_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 13>' to 'PE3_0_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 12>' to 'PE3_0_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 11>' to 'PE3_0_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 10>' to 'PE3_0_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 9>' to 'PE3_0_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 8>' to 'PE3_0_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 7>' to 'PE3_0_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 6>' to 'PE3_0_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 5>' to 'PE3_0_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 4>' to 'PE3_0_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 3>' to 'PE3_0_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 2>' to 'PE3_0_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 1>' to 'PE3_0_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<0, 0>' to 'PE3_0_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 31>' to 'PE3_1_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 30>' to 'PE3_1_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 29>' to 'PE3_1_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 28>' to 'PE3_1_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 27>' to 'PE3_1_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 26>' to 'PE3_1_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 25>' to 'PE3_1_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 24>' to 'PE3_1_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 23>' to 'PE3_1_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 22>' to 'PE3_1_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 21>' to 'PE3_1_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 20>' to 'PE3_1_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 19>' to 'PE3_1_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 18>' to 'PE3_1_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 17>' to 'PE3_1_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 16>' to 'PE3_1_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 15>' to 'PE3_1_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 14>' to 'PE3_1_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 13>' to 'PE3_1_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 12>' to 'PE3_1_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 11>' to 'PE3_1_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 10>' to 'PE3_1_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 9>' to 'PE3_1_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 8>' to 'PE3_1_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 7>' to 'PE3_1_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 6>' to 'PE3_1_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 5>' to 'PE3_1_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 4>' to 'PE3_1_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 3>' to 'PE3_1_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 2>' to 'PE3_1_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 1>' to 'PE3_1_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<1, 0>' to 'PE3_1_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 31>' to 'PE3_2_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 30>' to 'PE3_2_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 29>' to 'PE3_2_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 28>' to 'PE3_2_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 27>' to 'PE3_2_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 26>' to 'PE3_2_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 25>' to 'PE3_2_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 24>' to 'PE3_2_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 23>' to 'PE3_2_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 22>' to 'PE3_2_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 21>' to 'PE3_2_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 20>' to 'PE3_2_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 19>' to 'PE3_2_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 18>' to 'PE3_2_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 17>' to 'PE3_2_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 16>' to 'PE3_2_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 15>' to 'PE3_2_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 14>' to 'PE3_2_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 13>' to 'PE3_2_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 12>' to 'PE3_2_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 11>' to 'PE3_2_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 10>' to 'PE3_2_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 9>' to 'PE3_2_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 8>' to 'PE3_2_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 7>' to 'PE3_2_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 6>' to 'PE3_2_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 5>' to 'PE3_2_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 4>' to 'PE3_2_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 3>' to 'PE3_2_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 2>' to 'PE3_2_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 1>' to 'PE3_2_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<2, 0>' to 'PE3_2_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 31>' to 'PE3_3_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 30>' to 'PE3_3_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 29>' to 'PE3_3_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 28>' to 'PE3_3_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 27>' to 'PE3_3_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 26>' to 'PE3_3_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 25>' to 'PE3_3_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 24>' to 'PE3_3_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 23>' to 'PE3_3_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 22>' to 'PE3_3_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 21>' to 'PE3_3_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 20>' to 'PE3_3_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 19>' to 'PE3_3_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 18>' to 'PE3_3_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 17>' to 'PE3_3_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 16>' to 'PE3_3_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 15>' to 'PE3_3_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 14>' to 'PE3_3_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 13>' to 'PE3_3_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 12>' to 'PE3_3_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 11>' to 'PE3_3_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 10>' to 'PE3_3_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 9>' to 'PE3_3_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 8>' to 'PE3_3_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 7>' to 'PE3_3_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 6>' to 'PE3_3_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 5>' to 'PE3_3_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 4>' to 'PE3_3_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 3>' to 'PE3_3_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 2>' to 'PE3_3_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 1>' to 'PE3_3_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<3, 0>' to 'PE3_3_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 31>' to 'PE3_4_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 30>' to 'PE3_4_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 29>' to 'PE3_4_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 28>' to 'PE3_4_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 27>' to 'PE3_4_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 26>' to 'PE3_4_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 25>' to 'PE3_4_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 24>' to 'PE3_4_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 23>' to 'PE3_4_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 22>' to 'PE3_4_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 21>' to 'PE3_4_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 20>' to 'PE3_4_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 19>' to 'PE3_4_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 18>' to 'PE3_4_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 17>' to 'PE3_4_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 16>' to 'PE3_4_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 15>' to 'PE3_4_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 14>' to 'PE3_4_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 13>' to 'PE3_4_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 12>' to 'PE3_4_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 11>' to 'PE3_4_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 10>' to 'PE3_4_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 9>' to 'PE3_4_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 8>' to 'PE3_4_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 7>' to 'PE3_4_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 6>' to 'PE3_4_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 5>' to 'PE3_4_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 4>' to 'PE3_4_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 3>' to 'PE3_4_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 2>' to 'PE3_4_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 1>' to 'PE3_4_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<4, 0>' to 'PE3_4_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 31>' to 'PE3_5_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 30>' to 'PE3_5_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 29>' to 'PE3_5_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 28>' to 'PE3_5_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 27>' to 'PE3_5_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 26>' to 'PE3_5_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 25>' to 'PE3_5_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 24>' to 'PE3_5_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 23>' to 'PE3_5_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 22>' to 'PE3_5_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 21>' to 'PE3_5_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 20>' to 'PE3_5_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 19>' to 'PE3_5_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 18>' to 'PE3_5_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 17>' to 'PE3_5_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 16>' to 'PE3_5_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 15>' to 'PE3_5_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 14>' to 'PE3_5_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 13>' to 'PE3_5_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 12>' to 'PE3_5_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 11>' to 'PE3_5_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 10>' to 'PE3_5_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 9>' to 'PE3_5_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 8>' to 'PE3_5_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 7>' to 'PE3_5_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 6>' to 'PE3_5_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 5>' to 'PE3_5_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 4>' to 'PE3_5_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 3>' to 'PE3_5_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 2>' to 'PE3_5_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 1>' to 'PE3_5_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<5, 0>' to 'PE3_5_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 31>' to 'PE3_6_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 30>' to 'PE3_6_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 29>' to 'PE3_6_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 28>' to 'PE3_6_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 27>' to 'PE3_6_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 26>' to 'PE3_6_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 25>' to 'PE3_6_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 24>' to 'PE3_6_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 23>' to 'PE3_6_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 22>' to 'PE3_6_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 21>' to 'PE3_6_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 20>' to 'PE3_6_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 19>' to 'PE3_6_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 18>' to 'PE3_6_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 17>' to 'PE3_6_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 16>' to 'PE3_6_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 15>' to 'PE3_6_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 14>' to 'PE3_6_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 13>' to 'PE3_6_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 12>' to 'PE3_6_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 11>' to 'PE3_6_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 10>' to 'PE3_6_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 9>' to 'PE3_6_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 8>' to 'PE3_6_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 7>' to 'PE3_6_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 6>' to 'PE3_6_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 5>' to 'PE3_6_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 4>' to 'PE3_6_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 3>' to 'PE3_6_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 2>' to 'PE3_6_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 1>' to 'PE3_6_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<6, 0>' to 'PE3_6_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 31>' to 'PE3_7_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 30>' to 'PE3_7_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 29>' to 'PE3_7_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 28>' to 'PE3_7_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 27>' to 'PE3_7_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 26>' to 'PE3_7_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 25>' to 'PE3_7_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 24>' to 'PE3_7_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 23>' to 'PE3_7_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 22>' to 'PE3_7_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 21>' to 'PE3_7_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 20>' to 'PE3_7_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 19>' to 'PE3_7_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 18>' to 'PE3_7_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 17>' to 'PE3_7_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 16>' to 'PE3_7_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 15>' to 'PE3_7_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 14>' to 'PE3_7_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 13>' to 'PE3_7_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 12>' to 'PE3_7_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 11>' to 'PE3_7_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 10>' to 'PE3_7_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 9>' to 'PE3_7_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 8>' to 'PE3_7_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 7>' to 'PE3_7_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 6>' to 'PE3_7_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 5>' to 'PE3_7_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 4>' to 'PE3_7_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 3>' to 'PE3_7_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 2>' to 'PE3_7_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 1>' to 'PE3_7_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<7, 0>' to 'PE3_7_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 31>' to 'PE3_8_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 30>' to 'PE3_8_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 29>' to 'PE3_8_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 28>' to 'PE3_8_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 27>' to 'PE3_8_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 26>' to 'PE3_8_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 25>' to 'PE3_8_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 24>' to 'PE3_8_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 23>' to 'PE3_8_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 22>' to 'PE3_8_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 21>' to 'PE3_8_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 20>' to 'PE3_8_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 19>' to 'PE3_8_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 18>' to 'PE3_8_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 17>' to 'PE3_8_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 16>' to 'PE3_8_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 15>' to 'PE3_8_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 14>' to 'PE3_8_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 13>' to 'PE3_8_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 12>' to 'PE3_8_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 11>' to 'PE3_8_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 10>' to 'PE3_8_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 9>' to 'PE3_8_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 8>' to 'PE3_8_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 7>' to 'PE3_8_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 6>' to 'PE3_8_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 5>' to 'PE3_8_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 4>' to 'PE3_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 3>' to 'PE3_8_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 2>' to 'PE3_8_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 1>' to 'PE3_8_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<8, 0>' to 'PE3_8_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 31>' to 'PE3_9_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 30>' to 'PE3_9_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 29>' to 'PE3_9_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 28>' to 'PE3_9_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 27>' to 'PE3_9_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 26>' to 'PE3_9_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 25>' to 'PE3_9_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 24>' to 'PE3_9_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 23>' to 'PE3_9_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 22>' to 'PE3_9_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 21>' to 'PE3_9_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 20>' to 'PE3_9_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 19>' to 'PE3_9_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 18>' to 'PE3_9_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 17>' to 'PE3_9_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 16>' to 'PE3_9_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 15>' to 'PE3_9_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 14>' to 'PE3_9_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 13>' to 'PE3_9_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 12>' to 'PE3_9_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 11>' to 'PE3_9_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 10>' to 'PE3_9_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 9>' to 'PE3_9_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 8>' to 'PE3_9_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 7>' to 'PE3_9_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 6>' to 'PE3_9_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 5>' to 'PE3_9_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 4>' to 'PE3_9_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 3>' to 'PE3_9_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 2>' to 'PE3_9_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 1>' to 'PE3_9_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<9, 0>' to 'PE3_9_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 31>' to 'PE3_10_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 30>' to 'PE3_10_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 29>' to 'PE3_10_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 28>' to 'PE3_10_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 27>' to 'PE3_10_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 26>' to 'PE3_10_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 25>' to 'PE3_10_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 24>' to 'PE3_10_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 23>' to 'PE3_10_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 22>' to 'PE3_10_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 21>' to 'PE3_10_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 20>' to 'PE3_10_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 19>' to 'PE3_10_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 18>' to 'PE3_10_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 17>' to 'PE3_10_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 16>' to 'PE3_10_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 15>' to 'PE3_10_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 14>' to 'PE3_10_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 13>' to 'PE3_10_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 12>' to 'PE3_10_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 11>' to 'PE3_10_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 10>' to 'PE3_10_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 9>' to 'PE3_10_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 8>' to 'PE3_10_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 7>' to 'PE3_10_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 6>' to 'PE3_10_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 5>' to 'PE3_10_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 4>' to 'PE3_10_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 3>' to 'PE3_10_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 2>' to 'PE3_10_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 1>' to 'PE3_10_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<10, 0>' to 'PE3_10_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 31>' to 'PE3_11_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 30>' to 'PE3_11_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 29>' to 'PE3_11_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 28>' to 'PE3_11_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 27>' to 'PE3_11_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 26>' to 'PE3_11_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 25>' to 'PE3_11_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 24>' to 'PE3_11_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 23>' to 'PE3_11_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 22>' to 'PE3_11_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 21>' to 'PE3_11_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 20>' to 'PE3_11_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 19>' to 'PE3_11_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 18>' to 'PE3_11_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 17>' to 'PE3_11_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 16>' to 'PE3_11_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 15>' to 'PE3_11_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 14>' to 'PE3_11_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 13>' to 'PE3_11_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 12>' to 'PE3_11_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 11>' to 'PE3_11_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 10>' to 'PE3_11_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 9>' to 'PE3_11_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 8>' to 'PE3_11_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 7>' to 'PE3_11_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 6>' to 'PE3_11_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 5>' to 'PE3_11_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 4>' to 'PE3_11_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 3>' to 'PE3_11_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 2>' to 'PE3_11_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 1>' to 'PE3_11_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<11, 0>' to 'PE3_11_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 31>' to 'PE3_12_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 30>' to 'PE3_12_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 29>' to 'PE3_12_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 28>' to 'PE3_12_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 27>' to 'PE3_12_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 26>' to 'PE3_12_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 25>' to 'PE3_12_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 24>' to 'PE3_12_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 23>' to 'PE3_12_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 22>' to 'PE3_12_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 21>' to 'PE3_12_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 20>' to 'PE3_12_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 19>' to 'PE3_12_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 18>' to 'PE3_12_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 17>' to 'PE3_12_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 16>' to 'PE3_12_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 15>' to 'PE3_12_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 14>' to 'PE3_12_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 13>' to 'PE3_12_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 12>' to 'PE3_12_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 11>' to 'PE3_12_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 10>' to 'PE3_12_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 9>' to 'PE3_12_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 8>' to 'PE3_12_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 7>' to 'PE3_12_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 6>' to 'PE3_12_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 5>' to 'PE3_12_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 4>' to 'PE3_12_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 3>' to 'PE3_12_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 2>' to 'PE3_12_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 1>' to 'PE3_12_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<12, 0>' to 'PE3_12_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 31>' to 'PE3_13_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 30>' to 'PE3_13_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 29>' to 'PE3_13_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 28>' to 'PE3_13_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 27>' to 'PE3_13_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 26>' to 'PE3_13_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 25>' to 'PE3_13_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 24>' to 'PE3_13_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 23>' to 'PE3_13_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 22>' to 'PE3_13_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 21>' to 'PE3_13_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 20>' to 'PE3_13_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 19>' to 'PE3_13_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 18>' to 'PE3_13_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 17>' to 'PE3_13_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 16>' to 'PE3_13_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 15>' to 'PE3_13_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 14>' to 'PE3_13_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 13>' to 'PE3_13_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 12>' to 'PE3_13_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 11>' to 'PE3_13_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 10>' to 'PE3_13_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 9>' to 'PE3_13_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 8>' to 'PE3_13_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 7>' to 'PE3_13_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 6>' to 'PE3_13_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 5>' to 'PE3_13_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 4>' to 'PE3_13_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 3>' to 'PE3_13_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 2>' to 'PE3_13_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 1>' to 'PE3_13_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<13, 0>' to 'PE3_13_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 31>' to 'PE3_14_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 30>' to 'PE3_14_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 29>' to 'PE3_14_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 28>' to 'PE3_14_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 27>' to 'PE3_14_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 26>' to 'PE3_14_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 25>' to 'PE3_14_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 24>' to 'PE3_14_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 23>' to 'PE3_14_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 22>' to 'PE3_14_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 21>' to 'PE3_14_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 20>' to 'PE3_14_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 19>' to 'PE3_14_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 18>' to 'PE3_14_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 17>' to 'PE3_14_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 16>' to 'PE3_14_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 15>' to 'PE3_14_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 14>' to 'PE3_14_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 13>' to 'PE3_14_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 12>' to 'PE3_14_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 11>' to 'PE3_14_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 10>' to 'PE3_14_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 9>' to 'PE3_14_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 8>' to 'PE3_14_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 7>' to 'PE3_14_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 6>' to 'PE3_14_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 5>' to 'PE3_14_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 4>' to 'PE3_14_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 3>' to 'PE3_14_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 2>' to 'PE3_14_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 1>' to 'PE3_14_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<14, 0>' to 'PE3_14_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 31>' to 'PE3_15_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 30>' to 'PE3_15_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 29>' to 'PE3_15_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 28>' to 'PE3_15_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 27>' to 'PE3_15_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 26>' to 'PE3_15_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 25>' to 'PE3_15_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 24>' to 'PE3_15_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 23>' to 'PE3_15_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 22>' to 'PE3_15_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 21>' to 'PE3_15_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 20>' to 'PE3_15_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 19>' to 'PE3_15_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 18>' to 'PE3_15_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 17>' to 'PE3_15_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 16>' to 'PE3_15_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 15>' to 'PE3_15_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 14>' to 'PE3_15_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 13>' to 'PE3_15_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 12>' to 'PE3_15_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 11>' to 'PE3_15_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 10>' to 'PE3_15_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 9>' to 'PE3_15_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 8>' to 'PE3_15_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 7>' to 'PE3_15_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 6>' to 'PE3_15_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 5>' to 'PE3_15_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 4>' to 'PE3_15_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 3>' to 'PE3_15_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 2>' to 'PE3_15_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 1>' to 'PE3_15_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<15, 0>' to 'PE3_15_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 31>' to 'PE3_16_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 30>' to 'PE3_16_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 29>' to 'PE3_16_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 28>' to 'PE3_16_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 27>' to 'PE3_16_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 26>' to 'PE3_16_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 25>' to 'PE3_16_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 24>' to 'PE3_16_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 23>' to 'PE3_16_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 22>' to 'PE3_16_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 21>' to 'PE3_16_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 20>' to 'PE3_16_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 19>' to 'PE3_16_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 18>' to 'PE3_16_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 17>' to 'PE3_16_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 16>' to 'PE3_16_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 15>' to 'PE3_16_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 14>' to 'PE3_16_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 13>' to 'PE3_16_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 12>' to 'PE3_16_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 11>' to 'PE3_16_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 10>' to 'PE3_16_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 9>' to 'PE3_16_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 8>' to 'PE3_16_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 7>' to 'PE3_16_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 6>' to 'PE3_16_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 5>' to 'PE3_16_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 4>' to 'PE3_16_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 3>' to 'PE3_16_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 2>' to 'PE3_16_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 1>' to 'PE3_16_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<16, 0>' to 'PE3_16_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 31>' to 'PE3_17_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 30>' to 'PE3_17_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 29>' to 'PE3_17_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 28>' to 'PE3_17_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 27>' to 'PE3_17_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 26>' to 'PE3_17_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 25>' to 'PE3_17_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 24>' to 'PE3_17_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 23>' to 'PE3_17_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 22>' to 'PE3_17_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 21>' to 'PE3_17_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 20>' to 'PE3_17_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 19>' to 'PE3_17_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 18>' to 'PE3_17_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 17>' to 'PE3_17_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 16>' to 'PE3_17_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 15>' to 'PE3_17_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 14>' to 'PE3_17_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 13>' to 'PE3_17_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 12>' to 'PE3_17_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 11>' to 'PE3_17_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 10>' to 'PE3_17_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 9>' to 'PE3_17_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 8>' to 'PE3_17_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 7>' to 'PE3_17_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 6>' to 'PE3_17_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 5>' to 'PE3_17_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 4>' to 'PE3_17_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 3>' to 'PE3_17_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 2>' to 'PE3_17_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 1>' to 'PE3_17_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<17, 0>' to 'PE3_17_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 31>' to 'PE3_18_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 30>' to 'PE3_18_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 29>' to 'PE3_18_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 28>' to 'PE3_18_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 27>' to 'PE3_18_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 26>' to 'PE3_18_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 25>' to 'PE3_18_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 24>' to 'PE3_18_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 23>' to 'PE3_18_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 22>' to 'PE3_18_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 21>' to 'PE3_18_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 20>' to 'PE3_18_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 19>' to 'PE3_18_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 18>' to 'PE3_18_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 17>' to 'PE3_18_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 16>' to 'PE3_18_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 15>' to 'PE3_18_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 14>' to 'PE3_18_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 13>' to 'PE3_18_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 12>' to 'PE3_18_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 11>' to 'PE3_18_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 10>' to 'PE3_18_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 9>' to 'PE3_18_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 8>' to 'PE3_18_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 7>' to 'PE3_18_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 6>' to 'PE3_18_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 5>' to 'PE3_18_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 4>' to 'PE3_18_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 3>' to 'PE3_18_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 2>' to 'PE3_18_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 1>' to 'PE3_18_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<18, 0>' to 'PE3_18_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 31>' to 'PE3_19_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 30>' to 'PE3_19_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 29>' to 'PE3_19_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 28>' to 'PE3_19_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 27>' to 'PE3_19_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 26>' to 'PE3_19_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 25>' to 'PE3_19_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 24>' to 'PE3_19_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 23>' to 'PE3_19_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 22>' to 'PE3_19_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 21>' to 'PE3_19_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 20>' to 'PE3_19_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 19>' to 'PE3_19_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 18>' to 'PE3_19_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 17>' to 'PE3_19_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 16>' to 'PE3_19_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 15>' to 'PE3_19_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 14>' to 'PE3_19_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 13>' to 'PE3_19_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 12>' to 'PE3_19_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 11>' to 'PE3_19_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 10>' to 'PE3_19_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 9>' to 'PE3_19_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 8>' to 'PE3_19_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 7>' to 'PE3_19_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 6>' to 'PE3_19_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 5>' to 'PE3_19_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 4>' to 'PE3_19_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 3>' to 'PE3_19_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 2>' to 'PE3_19_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 1>' to 'PE3_19_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<19, 0>' to 'PE3_19_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 31>' to 'PE3_20_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 30>' to 'PE3_20_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 29>' to 'PE3_20_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 28>' to 'PE3_20_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 27>' to 'PE3_20_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 26>' to 'PE3_20_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 25>' to 'PE3_20_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 24>' to 'PE3_20_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 23>' to 'PE3_20_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 22>' to 'PE3_20_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 21>' to 'PE3_20_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 20>' to 'PE3_20_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 19>' to 'PE3_20_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 18>' to 'PE3_20_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 17>' to 'PE3_20_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 16>' to 'PE3_20_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 15>' to 'PE3_20_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 14>' to 'PE3_20_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 13>' to 'PE3_20_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 12>' to 'PE3_20_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 11>' to 'PE3_20_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 10>' to 'PE3_20_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 9>' to 'PE3_20_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 8>' to 'PE3_20_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 7>' to 'PE3_20_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 6>' to 'PE3_20_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 5>' to 'PE3_20_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 4>' to 'PE3_20_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 3>' to 'PE3_20_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 2>' to 'PE3_20_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 1>' to 'PE3_20_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<20, 0>' to 'PE3_20_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 31>' to 'PE3_21_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 30>' to 'PE3_21_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 29>' to 'PE3_21_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 28>' to 'PE3_21_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 27>' to 'PE3_21_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 26>' to 'PE3_21_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 25>' to 'PE3_21_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 24>' to 'PE3_21_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 23>' to 'PE3_21_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 22>' to 'PE3_21_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 21>' to 'PE3_21_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 20>' to 'PE3_21_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 19>' to 'PE3_21_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 18>' to 'PE3_21_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 17>' to 'PE3_21_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 16>' to 'PE3_21_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 15>' to 'PE3_21_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 14>' to 'PE3_21_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 13>' to 'PE3_21_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 12>' to 'PE3_21_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 11>' to 'PE3_21_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 10>' to 'PE3_21_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 9>' to 'PE3_21_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 8>' to 'PE3_21_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 7>' to 'PE3_21_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 6>' to 'PE3_21_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 5>' to 'PE3_21_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 4>' to 'PE3_21_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 3>' to 'PE3_21_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 2>' to 'PE3_21_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 1>' to 'PE3_21_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<21, 0>' to 'PE3_21_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 31>' to 'PE3_22_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 30>' to 'PE3_22_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 29>' to 'PE3_22_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 28>' to 'PE3_22_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 27>' to 'PE3_22_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 26>' to 'PE3_22_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 25>' to 'PE3_22_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 24>' to 'PE3_22_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 23>' to 'PE3_22_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 22>' to 'PE3_22_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 21>' to 'PE3_22_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 20>' to 'PE3_22_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 19>' to 'PE3_22_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 18>' to 'PE3_22_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 17>' to 'PE3_22_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 16>' to 'PE3_22_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 15>' to 'PE3_22_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 14>' to 'PE3_22_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 13>' to 'PE3_22_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 12>' to 'PE3_22_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 11>' to 'PE3_22_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 10>' to 'PE3_22_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 9>' to 'PE3_22_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 8>' to 'PE3_22_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 7>' to 'PE3_22_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 6>' to 'PE3_22_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 5>' to 'PE3_22_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 4>' to 'PE3_22_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 3>' to 'PE3_22_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 2>' to 'PE3_22_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 1>' to 'PE3_22_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<22, 0>' to 'PE3_22_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 31>' to 'PE3_23_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 30>' to 'PE3_23_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 29>' to 'PE3_23_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 28>' to 'PE3_23_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 27>' to 'PE3_23_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 26>' to 'PE3_23_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 25>' to 'PE3_23_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 24>' to 'PE3_23_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 23>' to 'PE3_23_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 22>' to 'PE3_23_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 21>' to 'PE3_23_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 20>' to 'PE3_23_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 19>' to 'PE3_23_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 18>' to 'PE3_23_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 17>' to 'PE3_23_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 16>' to 'PE3_23_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 15>' to 'PE3_23_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 14>' to 'PE3_23_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 13>' to 'PE3_23_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 12>' to 'PE3_23_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 11>' to 'PE3_23_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 10>' to 'PE3_23_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 9>' to 'PE3_23_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 8>' to 'PE3_23_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 7>' to 'PE3_23_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 6>' to 'PE3_23_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 5>' to 'PE3_23_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 4>' to 'PE3_23_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 3>' to 'PE3_23_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 2>' to 'PE3_23_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 1>' to 'PE3_23_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<23, 0>' to 'PE3_23_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 31>' to 'PE3_24_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 30>' to 'PE3_24_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 29>' to 'PE3_24_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 28>' to 'PE3_24_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 27>' to 'PE3_24_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 26>' to 'PE3_24_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 25>' to 'PE3_24_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 24>' to 'PE3_24_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 23>' to 'PE3_24_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 22>' to 'PE3_24_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 21>' to 'PE3_24_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 20>' to 'PE3_24_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 19>' to 'PE3_24_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 18>' to 'PE3_24_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 17>' to 'PE3_24_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 16>' to 'PE3_24_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 15>' to 'PE3_24_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 14>' to 'PE3_24_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 13>' to 'PE3_24_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 12>' to 'PE3_24_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 11>' to 'PE3_24_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 10>' to 'PE3_24_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 9>' to 'PE3_24_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 8>' to 'PE3_24_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 7>' to 'PE3_24_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 6>' to 'PE3_24_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 5>' to 'PE3_24_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 4>' to 'PE3_24_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 3>' to 'PE3_24_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 2>' to 'PE3_24_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 1>' to 'PE3_24_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<24, 0>' to 'PE3_24_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 31>' to 'PE3_25_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 30>' to 'PE3_25_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 29>' to 'PE3_25_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 28>' to 'PE3_25_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 27>' to 'PE3_25_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 26>' to 'PE3_25_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 25>' to 'PE3_25_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 24>' to 'PE3_25_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 23>' to 'PE3_25_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 22>' to 'PE3_25_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 21>' to 'PE3_25_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 20>' to 'PE3_25_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 19>' to 'PE3_25_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 18>' to 'PE3_25_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 17>' to 'PE3_25_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 16>' to 'PE3_25_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 15>' to 'PE3_25_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 14>' to 'PE3_25_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 13>' to 'PE3_25_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 12>' to 'PE3_25_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 11>' to 'PE3_25_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 10>' to 'PE3_25_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 9>' to 'PE3_25_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 8>' to 'PE3_25_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 7>' to 'PE3_25_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 6>' to 'PE3_25_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 5>' to 'PE3_25_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 4>' to 'PE3_25_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 3>' to 'PE3_25_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 2>' to 'PE3_25_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 1>' to 'PE3_25_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<25, 0>' to 'PE3_25_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 31>' to 'PE3_26_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 30>' to 'PE3_26_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 29>' to 'PE3_26_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 28>' to 'PE3_26_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 27>' to 'PE3_26_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 26>' to 'PE3_26_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 25>' to 'PE3_26_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 24>' to 'PE3_26_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 23>' to 'PE3_26_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 22>' to 'PE3_26_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 21>' to 'PE3_26_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 20>' to 'PE3_26_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 19>' to 'PE3_26_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 18>' to 'PE3_26_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 17>' to 'PE3_26_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 16>' to 'PE3_26_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 15>' to 'PE3_26_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 14>' to 'PE3_26_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 13>' to 'PE3_26_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 12>' to 'PE3_26_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 11>' to 'PE3_26_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 10>' to 'PE3_26_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 9>' to 'PE3_26_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 8>' to 'PE3_26_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 7>' to 'PE3_26_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 6>' to 'PE3_26_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 5>' to 'PE3_26_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 4>' to 'PE3_26_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 3>' to 'PE3_26_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 2>' to 'PE3_26_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 1>' to 'PE3_26_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<26, 0>' to 'PE3_26_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 31>' to 'PE3_27_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 30>' to 'PE3_27_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 29>' to 'PE3_27_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 28>' to 'PE3_27_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 27>' to 'PE3_27_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 26>' to 'PE3_27_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 25>' to 'PE3_27_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 24>' to 'PE3_27_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 23>' to 'PE3_27_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 22>' to 'PE3_27_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 21>' to 'PE3_27_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 20>' to 'PE3_27_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 19>' to 'PE3_27_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 18>' to 'PE3_27_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 17>' to 'PE3_27_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 16>' to 'PE3_27_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 15>' to 'PE3_27_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 14>' to 'PE3_27_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 13>' to 'PE3_27_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 12>' to 'PE3_27_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 11>' to 'PE3_27_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 10>' to 'PE3_27_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 9>' to 'PE3_27_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 8>' to 'PE3_27_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 7>' to 'PE3_27_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 6>' to 'PE3_27_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 5>' to 'PE3_27_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 4>' to 'PE3_27_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 3>' to 'PE3_27_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 2>' to 'PE3_27_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 1>' to 'PE3_27_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<27, 0>' to 'PE3_27_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 31>' to 'PE3_28_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 30>' to 'PE3_28_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 29>' to 'PE3_28_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 28>' to 'PE3_28_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 27>' to 'PE3_28_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 26>' to 'PE3_28_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 25>' to 'PE3_28_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 24>' to 'PE3_28_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 23>' to 'PE3_28_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 22>' to 'PE3_28_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 21>' to 'PE3_28_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 20>' to 'PE3_28_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 19>' to 'PE3_28_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 18>' to 'PE3_28_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 17>' to 'PE3_28_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 16>' to 'PE3_28_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 15>' to 'PE3_28_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 14>' to 'PE3_28_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 13>' to 'PE3_28_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 12>' to 'PE3_28_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 11>' to 'PE3_28_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 10>' to 'PE3_28_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 9>' to 'PE3_28_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 8>' to 'PE3_28_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 7>' to 'PE3_28_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 6>' to 'PE3_28_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 5>' to 'PE3_28_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 4>' to 'PE3_28_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 3>' to 'PE3_28_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 2>' to 'PE3_28_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 1>' to 'PE3_28_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<28, 0>' to 'PE3_28_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 31>' to 'PE3_29_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 30>' to 'PE3_29_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 29>' to 'PE3_29_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 28>' to 'PE3_29_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 27>' to 'PE3_29_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 26>' to 'PE3_29_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 25>' to 'PE3_29_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 24>' to 'PE3_29_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 23>' to 'PE3_29_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 22>' to 'PE3_29_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 21>' to 'PE3_29_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 20>' to 'PE3_29_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 19>' to 'PE3_29_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 18>' to 'PE3_29_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 17>' to 'PE3_29_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 16>' to 'PE3_29_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 15>' to 'PE3_29_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 14>' to 'PE3_29_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 13>' to 'PE3_29_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 12>' to 'PE3_29_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 11>' to 'PE3_29_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 10>' to 'PE3_29_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 9>' to 'PE3_29_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 8>' to 'PE3_29_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 7>' to 'PE3_29_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 6>' to 'PE3_29_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 5>' to 'PE3_29_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 4>' to 'PE3_29_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 3>' to 'PE3_29_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 2>' to 'PE3_29_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 1>' to 'PE3_29_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<29, 0>' to 'PE3_29_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 31>' to 'PE3_30_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 30>' to 'PE3_30_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 29>' to 'PE3_30_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 28>' to 'PE3_30_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 27>' to 'PE3_30_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 26>' to 'PE3_30_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 25>' to 'PE3_30_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 24>' to 'PE3_30_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 23>' to 'PE3_30_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 22>' to 'PE3_30_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 21>' to 'PE3_30_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 20>' to 'PE3_30_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 19>' to 'PE3_30_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 18>' to 'PE3_30_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 17>' to 'PE3_30_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 16>' to 'PE3_30_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 15>' to 'PE3_30_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 14>' to 'PE3_30_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 13>' to 'PE3_30_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 12>' to 'PE3_30_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 11>' to 'PE3_30_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 10>' to 'PE3_30_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 9>' to 'PE3_30_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 8>' to 'PE3_30_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 7>' to 'PE3_30_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 6>' to 'PE3_30_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 5>' to 'PE3_30_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 4>' to 'PE3_30_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 3>' to 'PE3_30_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 2>' to 'PE3_30_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 1>' to 'PE3_30_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<30, 0>' to 'PE3_30_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 31>' to 'PE3_31_31_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 30>' to 'PE3_31_30_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 29>' to 'PE3_31_29_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 28>' to 'PE3_31_28_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 27>' to 'PE3_31_27_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 26>' to 'PE3_31_26_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 25>' to 'PE3_31_25_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 24>' to 'PE3_31_24_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 23>' to 'PE3_31_23_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 22>' to 'PE3_31_22_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 21>' to 'PE3_31_21_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 20>' to 'PE3_31_20_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 19>' to 'PE3_31_19_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 18>' to 'PE3_31_18_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 17>' to 'PE3_31_17_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 16>' to 'PE3_31_16_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 15>' to 'PE3_31_15_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 14>' to 'PE3_31_14_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 13>' to 'PE3_31_13_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 12>' to 'PE3_31_12_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 11>' to 'PE3_31_11_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 10>' to 'PE3_31_10_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 9>' to 'PE3_31_9_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 8>' to 'PE3_31_8_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 7>' to 'PE3_31_7_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 6>' to 'PE3_31_6_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 5>' to 'PE3_31_5_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 4>' to 'PE3_31_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 3>' to 'PE3_31_3_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 2>' to 'PE3_31_2_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 1>' to 'PE3_31_1_s'.
WARNING: [SYN 201-103] Legalizing function name 'PE3<31, 0>' to 'PE3_31_0_s'.
WARNING: [SYN 201-103] Legalizing function name 'Normalization<8, 8, 4>' to 'Normalization_8_8_4_s'.
WARNING: [SYN 201-103] Legalizing function name 'WriteBack_Block_.split7_proc' to 'WriteBack_Block_split7_proc'.
WARNING: [SYN 201-103] Legalizing function name 'WriteGDbuffer_Block_.split15_proc' to 'WriteGDbuffer_Block_split15_proc'.
WARNING: [SYN 201-103] Legalizing function name 'ERNorm<8, 8, 4>' to 'ERNorm_8_8_4_s'.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Train_Pipeline_ini_sft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'shift_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'ini_sft'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ini_sft'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 56.88 seconds. CPU system time: 1.59 seconds. Elapsed time: 58.6 seconds; current allocated memory: 707.832 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 707.916 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Train_Pipeline_ini_im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ini_im'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, loop 'ini_im'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 707.993 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 708.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Train_Pipeline_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 708.200 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 708.310 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Train_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'betaIM_V'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_34_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_34_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 708.403 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 708.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResidualToBM_Loop_res_to_bm_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'res_to_bm'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'res_to_bm'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 708.798 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 709.138 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResidualToBM_Loop_res_to_bm_beta_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'betaIM'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'res_to_bm_beta'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'res_to_bm_beta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 709.223 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 709.313 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ResidualToBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.15 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 709.363 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.16 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 709.460 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'AddrConfig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.22 seconds; current allocated memory: 709.782 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 710.155 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteACT_Block_split11_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 710.248 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 710.348 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteACT_Loop_wr_act_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wr_act'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'wr_act'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 710.509 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 710.679 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteACT_Loop_wr_act_beta_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wr_act_beta'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'wr_act_beta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 710.806 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 710.945 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteACT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 711.061 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 711.229 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WAReadConfig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 711.317 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 711.449 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LoadWeight_Pipeline_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'load_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 711.541 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.17 seconds; current allocated memory: 711.650 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'LoadWeight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.19 seconds; current allocated memory: 711.800 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 711.994 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'GEMMConfig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 712.151 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 712.467 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BetaFeeder_1_Pipeline_VITIS_LOOP_123_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 712.577 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 712.728 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BetaFeeder_1_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 712.951 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 713.215 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BetaFeeder_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 713.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 713.477 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BetaFeeder_Pipeline_VITIS_LOOP_123_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_123_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_123_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 713.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0 seconds. Elapsed time: 0.18 seconds; current allocated memory: 713.752 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BetaFeeder_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_113_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'VITIS_LOOP_113_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 713.985 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 714.253 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'BetaFeeder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 714.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 714.553 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'DReLu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'DReLu'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'DReLu'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 714.610 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.17 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 714.682 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feederA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feederA'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'feederA'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 104.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 104.67 seconds; current allocated memory: 801.865 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 5.09 seconds; current allocated memory: 825.789 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'feederB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'feederB'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'feederB'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 97.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 97.6 seconds; current allocated memory: 919.591 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 5.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 5.03 seconds; current allocated memory: 943.659 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.63 seconds; current allocated memory: 943.975 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.18 seconds; current allocated memory: 944.226 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 944.418 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.19 seconds; current allocated memory: 944.669 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 944.862 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 945.086 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 945.280 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 945.502 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 945.757 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 945.981 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 946.174 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 946.397 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 946.593 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0 seconds. Elapsed time: 0.2 seconds; current allocated memory: 946.846 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 947.042 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.2 seconds; current allocated memory: 947.295 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 947.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.2 seconds; current allocated memory: 947.742 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 947.936 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 948.160 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 948.354 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 948.574 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.37 seconds; current allocated memory: 948.830 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 949.053 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 949.247 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.22 seconds; current allocated memory: 949.469 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 949.663 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0 seconds. Elapsed time: 0.21 seconds; current allocated memory: 949.913 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 950.110 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 950.332 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 950.556 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.21 seconds; current allocated memory: 950.779 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 951.004 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 951.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 951.423 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 951.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 951.838 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.22 seconds; current allocated memory: 952.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 952.316 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 952.539 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 952.733 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 952.955 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 953.180 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 953.402 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 953.625 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0 seconds. Elapsed time: 0.23 seconds; current allocated memory: 953.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.36 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.39 seconds; current allocated memory: 954.044 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 954.296 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 954.489 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 954.714 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 954.905 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 955.159 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 955.380 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 955.602 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 955.796 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 956.018 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 956.212 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 956.463 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 956.657 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 956.908 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 957.102 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 957.325 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<0, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<0, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 957.547 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.23 seconds; current allocated memory: 957.769 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 957.964 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.24 seconds; current allocated memory: 958.186 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 958.409 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 958.661 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 958.857 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 959.079 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 959.273 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 959.495 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 959.720 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 959.970 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 960.166 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 960.391 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 960.583 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 960.833 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 961.031 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 961.252 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 961.478 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 961.729 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 961.926 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.22 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.24 seconds; current allocated memory: 962.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 962.343 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 962.564 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 962.789 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 963.012 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 963.234 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 963.456 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 963.652 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 963.903 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 964.097 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 964.320 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 964.514 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 964.766 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 964.990 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.24 seconds; current allocated memory: 965.212 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 965.408 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 965.629 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 965.825 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 966.076 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 966.300 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 966.522 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.4 seconds; current allocated memory: 966.717 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 966.940 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 967.165 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.25 seconds; current allocated memory: 967.387 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 967.581 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 967.832 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 968.026 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.23 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.25 seconds; current allocated memory: 968.277 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 968.471 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 968.693 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 968.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.26 seconds; current allocated memory: 969.113 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 969.330 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 969.582 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 969.776 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 969.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.44 seconds; current allocated memory: 970.192 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 970.443 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 970.637 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 970.859 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 971.082 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 971.305 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<1, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<1, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 971.527 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 971.750 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.44 seconds; current allocated memory: 971.945 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 972.168 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 972.362 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 972.644 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 972.837 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 973.059 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 973.256 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 973.479 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 973.702 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 973.924 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 974.148 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 974.371 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 974.566 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 974.824 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.45 seconds; current allocated memory: 975.019 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 975.240 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 975.437 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 975.688 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 975.911 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 976.134 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 976.327 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 976.549 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 976.773 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 976.997 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 977.195 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 977.446 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 977.639 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 977.893 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 978.087 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 978.309 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 978.503 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 978.724 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 978.977 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 979.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 979.394 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 979.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 979.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 980.064 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 980.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 980.510 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 980.707 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.26 seconds; current allocated memory: 980.932 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 981.154 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 981.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 981.569 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 981.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 981.987 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 982.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 982.461 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.27 seconds; current allocated memory: 982.685 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 982.876 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 983.098 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 983.325 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 983.547 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 983.769 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 983.993 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 984.187 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 984.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 984.630 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 984.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 985.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 985.301 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<2, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<2, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 985.523 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 985.745 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 985.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 986.162 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 986.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 986.609 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 986.833 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 987.056 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 987.251 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.29 seconds; current allocated memory: 987.473 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 987.697 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 987.920 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 988.114 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 988.338 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 988.562 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0 seconds. Elapsed time: 0.27 seconds; current allocated memory: 988.813 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.46 seconds; current allocated memory: 989.008 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 989.230 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 989.425 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 989.678 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 989.872 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 990.125 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 990.320 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.25 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.27 seconds; current allocated memory: 990.543 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 990.767 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 990.989 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 991.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 991.407 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 991.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 991.884 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 992.079 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 992.303 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 992.499 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 992.723 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 992.949 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 993.200 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 993.395 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.27 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.28 seconds; current allocated memory: 993.617 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 993.812 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 994.062 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 994.258 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.3 seconds; current allocated memory: 994.480 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 994.676 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 994.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 995.182 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.26 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.28 seconds; current allocated memory: 995.404 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 995.599 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 995.822 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 996.012 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 996.262 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 996.487 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 996.709 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 996.903 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 997.124 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 997.351 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 997.575 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 997.764 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 998.015 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 998.207 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0 seconds. Elapsed time: 0.28 seconds; current allocated memory: 998.459 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 998.651 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 998.873 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 999.066 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 999.288 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<3, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<3, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 999.538 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 999.761 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 999.955 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1000.178 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1000.371 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1000.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1000.819 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1001.042 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1001.266 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.28 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1001.490 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1001.713 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1001.935 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1002.133 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1002.356 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1002.549 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1002.830 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1003.025 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1003.249 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1003.443 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1003.694 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1003.888 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1004.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1004.336 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1004.559 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1004.783 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1005.005 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1005.203 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1005.425 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1005.619 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1005.898 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1006.095 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1006.318 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1006.511 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1006.736 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1006.959 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1007.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1007.405 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1007.627 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1007.823 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1008.074 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1008.270 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1008.492 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1008.687 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1008.909 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1009.163 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1009.384 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1009.579 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1009.801 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1009.995 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1010.247 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1010.438 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1010.690 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1010.884 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1011.107 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1011.329 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1011.551 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1011.744 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1011.965 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1012.185 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.29 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.3 seconds; current allocated memory: 1012.438 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1012.632 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1012.854 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1013.047 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1013.269 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_4_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<4, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<4, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1013.493 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1013.743 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1013.939 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1014.161 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1014.357 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1014.608 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1014.803 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1015.025 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1015.221 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1015.471 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1015.696 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1015.918 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1016.118 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1016.339 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1016.534 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1016.802 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1017.023 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1017.246 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1017.446 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1017.697 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1017.890 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1018.112 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1018.306 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1018.557 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1018.805 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1019.027 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1019.228 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1019.451 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1019.644 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1019.896 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1020.120 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.3 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1020.344 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1020.536 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1020.757 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1020.986 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1021.208 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1021.402 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1021.624 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.5 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1021.847 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1022.099 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1022.293 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1022.515 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1022.715 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1022.937 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1023.159 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.31 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1023.409 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1023.602 MB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1023.823 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.000 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.51 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.001 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.002 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0 seconds. Elapsed time: 0.32 seconds; current allocated memory: 1.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_5_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<5, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<5, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.003 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.32 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.004 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.005 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0 seconds. Elapsed time: 0.33 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.006 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.007 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.008 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.53 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.009 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.010 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.011 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.012 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.34 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.013 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.014 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.015 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.016 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_6_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<6, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<6, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.017 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.33 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.018 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.019 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.020 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.021 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.021 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.022 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.023 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.023 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.34 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.024 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.025 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.025 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.026 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.027 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.027 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.028 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0 seconds. Elapsed time: 0.35 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.029 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.029 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.030 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_7_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<7, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<7, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.031 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.36 seconds; current allocated memory: 1.031 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.032 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.033 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.033 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.034 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.35 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.035 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.035 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.036 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.037 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.037 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.038 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.039 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.039 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.040 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.041 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.041 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.042 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.043 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_8_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<8, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<8, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.044 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.045 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.37 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.046 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.38 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.047 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.048 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.049 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.050 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.051 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.052 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.053 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.054 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.055 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.056 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.057 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_9_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<9, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<9, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.058 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.059 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.060 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.061 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.062 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.063 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.064 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.38 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.065 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.066 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.067 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.068 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.4 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.069 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.070 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.39 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.071 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_10_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<10, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<10, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.072 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.41 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.073 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.074 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.075 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.076 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.077 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.078 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.079 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.080 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.081 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.082 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.082 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.083 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.083 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.084 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.084 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_11_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<11, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<11, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.085 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.086 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.086 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.087 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.087 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.4 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.088 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.088 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.089 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.41 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.090 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.090 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.42 seconds; current allocated memory: 1.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.091 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.092 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.092 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.093 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.094 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.094 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.095 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.43 seconds; current allocated memory: 1.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.096 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.096 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.097 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.098 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.098 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_12_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<12, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<12, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.099 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.100 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.101 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.102 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.42 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.103 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.104 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.44 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.105 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.106 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.107 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.108 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.109 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.43 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.110 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0 seconds. Elapsed time: 0.45 seconds; current allocated memory: 1.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.111 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.112 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_13_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<13, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<13, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.113 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.114 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.115 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.116 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.46 seconds; current allocated memory: 1.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.117 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.118 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.119 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.120 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.121 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.44 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.122 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.45 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.123 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.124 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.125 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_14_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<14, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<14, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.126 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.127 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.128 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.129 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.130 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.131 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.132 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.133 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.134 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.135 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.136 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.48 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.137 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.138 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.139 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_15_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<15, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<15, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.140 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.141 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.142 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.143 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.143 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.144 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.145 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.145 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.146 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.147 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.147 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.148 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.149 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.149 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.150 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.46 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.151 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.151 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.152 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.153 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.153 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.47 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_16_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<16, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<16, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.154 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.155 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.155 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.156 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.157 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.157 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.158 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.159 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.159 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.8 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.160 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.161 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.82 seconds; current allocated memory: 1.161 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.162 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.163 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.163 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.83 seconds; current allocated memory: 1.164 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.165 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.84 seconds; current allocated memory: 1.166 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_17_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<17, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<17, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.167 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.168 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.169 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0 seconds. Elapsed time: 0.85 seconds; current allocated memory: 1.170 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.171 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.82 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.172 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.173 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.174 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.83 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.175 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.5 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.176 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.177 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.87 seconds; current allocated memory: 1.178 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.179 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.180 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_18_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<18, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<18, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.181 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.182 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.183 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.52 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.184 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.185 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.186 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.187 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.89 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.188 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.189 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.190 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.191 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.9 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.192 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.193 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.194 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_19_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<19, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<19, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.195 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.196 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.197 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.198 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.199 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.200 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.92 seconds; current allocated memory: 1.201 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.202 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.203 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.204 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.204 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.204 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.205 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.206 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.206 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.93 seconds; current allocated memory: 1.207 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.208 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.208 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.208 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_20_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<20, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<20, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.209 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.210 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.210 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.210 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.211 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.212 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.212 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.91 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.213 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.214 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.214 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.215 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.216 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.58 seconds; current allocated memory: 1.216 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.217 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.218 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 1.218 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.01 seconds. Elapsed time: 1 seconds; current allocated memory: 1.219 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.219 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 1.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.220 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.220 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.221 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_21_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<21, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<21, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.222 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.222 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.223 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.224 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.225 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.97 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 1 seconds; current allocated memory: 1.226 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.57 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.227 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.228 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.229 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.230 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.231 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.232 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.233 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.234 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 1 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.235 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_22_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<22, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<22, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.236 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.97 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.236 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.237 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.99 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.238 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 1.239 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.240 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.01 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.241 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.242 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.243 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.244 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.02 seconds; current allocated memory: 1.245 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.246 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.03 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.247 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.248 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.249 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_23_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<23, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<23, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.250 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.251 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.252 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.253 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.254 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.255 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.256 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.61 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.257 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.258 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.259 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.260 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.261 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.262 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_24_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<24, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<24, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.263 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.05 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.264 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.265 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.265 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.266 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.267 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.267 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.03 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.268 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.269 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.269 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.270 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.271 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.271 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.272 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.273 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.273 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.274 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.275 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.275 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.276 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_25_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<25, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<25, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.277 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.277 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.278 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.08 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.279 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.279 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.280 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.281 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.281 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.282 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.283 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.09 seconds; current allocated memory: 1.283 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.284 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.285 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.285 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.286 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.287 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.287 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.288 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.289 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.289 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.290 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_26_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<26, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<26, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.291 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.07 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.1 seconds; current allocated memory: 1.291 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.292 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.293 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.293 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.294 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.295 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.295 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.296 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.297 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.297 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.298 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.299 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.299 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.12 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.300 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.301 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.301 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.302 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.303 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.303 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.69 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_27_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<27, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<27, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.304 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.305 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.306 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.307 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.13 seconds; current allocated memory: 1.308 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.309 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.310 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.311 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.312 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.313 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.314 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.315 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.316 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.317 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_28_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<28, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<28, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.318 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.14 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.7 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.319 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.320 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.321 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.322 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.323 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.71 seconds; current allocated memory: 1.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.15 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.324 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.325 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.326 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.326 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.327 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.328 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.328 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.329 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.330 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.330 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.16 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.331 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_29_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<29, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<29, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.332 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.332 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.333 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.17 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.72 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.334 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.334 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.335 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.336 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.336 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.15 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.14 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.337 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.338 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.338 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.338 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.339 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.18 seconds; current allocated memory: 1.340 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.340 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.25 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.341 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.342 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.343 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.23 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.344 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.19 seconds; current allocated memory: 1.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_30_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<30, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<30, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.345 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 31>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 31>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 30>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 30>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.346 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 29>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 29>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 28>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 28>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.347 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 27>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 27>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 26>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 26>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 25>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 25>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.348 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 24>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 24>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 23>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 23>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.349 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 22>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 22>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.23 seconds; current allocated memory: 1.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 21>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 21>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.350 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 20>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 20>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 19>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 19>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.2 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 18>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 18>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.351 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 17>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 17>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.352 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 16>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 16>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.352 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 15>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 15>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.353 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 14>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 14>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.353 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 13>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 13>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.353 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 12>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 12>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.354 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 11>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 11>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.27 seconds; current allocated memory: 1.354 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 10>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 10>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.355 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.72 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 9>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 9>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.21 seconds; current allocated memory: 1.355 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 8>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 8>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.79 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 7>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 7>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 6>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 6>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.356 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 5>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 5>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.357 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.74 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.26 seconds; current allocated memory: 1.357 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 3>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 3>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.22 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.24 seconds; current allocated memory: 1.358 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.75 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 2>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 2>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.358 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.73 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.76 seconds; current allocated memory: 1.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 1>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 1>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.19 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.22 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PE3_31_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=ret) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'PE3<31, 0>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'PE3<31, 0>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.25 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.28 seconds; current allocated memory: 1.359 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.76 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.77 seconds; current allocated memory: 1.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'PEarray3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'PEarray3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 8, function 'PEarray3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 20.8 seconds. CPU system time: 0.03 seconds. Elapsed time: 20.87 seconds; current allocated memory: 1.379 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 10.81 seconds. CPU system time: 0.02 seconds. Elapsed time: 10.84 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'CheckMax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'CheckMax'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 1, function 'CheckMax'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 26.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 26.16 seconds; current allocated memory: 1.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.67 seconds; current allocated memory: 1.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Normalization_8_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'Normalization<8, 8, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'Normalization<8, 8, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 0.98 seconds; current allocated memory: 1.428 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.73 seconds; current allocated memory: 1.429 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln326) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP48 latency (root=mul_ln320) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'betaOT'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Zshift_V_1'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'Zshift_V_0'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'tile_loop'.
WARNING: [HLS 200-880] The II Violation in module 'gemm' (loop 'tile_loop'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'load' operation ('betaIn.V', ./fc.h:166) on array 'betasReg_1.V[0]', ./fc.h:228 and 'call' operation ('call_ret4', ./fc.h:339) to 'PEarray3'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm' (loop 'tile_loop'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'load' operation ('betaIn.V', ./fc.h:166) on array 'betasReg_1.V[0]', ./fc.h:228 and 'call' operation ('call_ret4', ./fc.h:339) to 'PEarray3'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm' (loop 'tile_loop'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between 'load' operation ('betaIn.V', ./fc.h:166) on array 'betasReg_1.V[0]', ./fc.h:228 and 'call' operation ('call_ret4', ./fc.h:339) to 'PEarray3'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm' (loop 'tile_loop'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between 'load' operation ('betaIn.V', ./fc.h:166) on array 'betasReg_1.V[0]', ./fc.h:228 and 'call' operation ('call_ret4', ./fc.h:339) to 'PEarray3'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm' (loop 'tile_loop'): Unable to enforce a carried dependence constraint (II = 7, distance = 1, offset = 1) between 'load' operation ('betaIn.V', ./fc.h:166) on array 'betasReg_1.V[0]', ./fc.h:228 and 'call' operation ('call_ret4', ./fc.h:339) to 'PEarray3'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'gemm' (loop 'tile_loop'): Unable to enforce a carried dependence constraint (II = 9, distance = 1, offset = 1) between 'load' operation ('betaIn.V', ./fc.h:166) on array 'betasReg_1.V[0]', ./fc.h:228 and 'call' operation ('call_ret4', ./fc.h:339) to 'PEarray3'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 10, Depth = 68, loop 'tile_loop'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 9.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 9.94 seconds; current allocated memory: 1.439 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 12.13 seconds. CPU system time: 0.04 seconds. Elapsed time: 12.18 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack_Block_split7_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 33.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 33.09 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack_Loop_wr_back_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wr_back'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'wr_back'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.53 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack_Loop_wr_back_beta_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wr_back_beta'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'wr_back_beta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.475 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.57 seconds; current allocated memory: 1.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.56 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.56 seconds; current allocated memory: 1.476 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'VecADD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'betaR'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'shift'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'betaT'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'outer_VITIS_LOOP_58_1_add'.
WARNING: [HLS 200-880] The II Violation in module 'VecADD' (loop 'outer_VITIS_LOOP_58_1_add'): Unable to enforce a carried dependence constraint (II = 1, distance = 2, offset = 1) between 'store' operation ('IM_V_addr_write_ln414') of variable '__Result__' on array 'IM_V' and 'load' operation ('IM_V_load') on array 'IM_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-880] The II Violation in module 'VecADD' (loop 'outer_VITIS_LOOP_58_1_add'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between 'store' operation ('betaR_addr_3_write_ln414') of variable '__Result__' on array 'betaR' and 'load' operation ('__Val2__') on array 'betaR'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'VecADD' (loop 'outer_VITIS_LOOP_58_1_add'): Unable to schedule 'load' operation ('betaR_load') on array 'betaR' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'betaR'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'VecADD' (loop 'outer_VITIS_LOOP_58_1_add'): Unable to schedule 'load' operation ('cc.V', ./Vadd.h:60) on array 'shift' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'shift'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 5, Depth = 9, loop 'outer_VITIS_LOOP_58_1_add'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.33 seconds; current allocated memory: 1.478 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.05 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'betaY'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'mape_VITIS_LOOP_100_2'.
WARNING: [HLS 200-880] The II Violation in module 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2' (loop 'mape_VITIS_LOOP_100_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between 'store' operation ('IM_V_addr_1_write_ln414') of constant 0 on array 'IM_V' and 'store' operation ('IM_V_addr_write_ln414') of constant 0 on array 'IM_V'.
Resolution: For help on HLS 200-880 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-880.html
WARNING: [HLS 200-885] The II Violation in module 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2' (loop 'mape_VITIS_LOOP_100_2'): Unable to schedule 'store' operation ('IM_V_addr_1_write_ln414') of constant 0 on array 'IM_V' due to limited memory ports (II = 2). Please consider using a memory core with more ports or partitioning the array 'IM_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2' (loop 'mape_VITIS_LOOP_100_2'): Unable to schedule 'store' operation ('IM_V_addr_3_write_ln414') of constant 0 on array 'IM_V' due to limited memory ports (II = 3). Please consider using a memory core with more ports or partitioning the array 'IM_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2' (loop 'mape_VITIS_LOOP_100_2'): Unable to schedule 'store' operation ('IM_V_addr_4_write_ln414') of constant 0 on array 'IM_V' due to limited memory ports (II = 4). Please consider using a memory core with more ports or partitioning the array 'IM_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2' (loop 'mape_VITIS_LOOP_100_2'): Unable to schedule 'store' operation ('IM_V_addr_9_write_ln414') of constant 0 on array 'IM_V' due to limited memory ports (II = 7). Please consider using a memory core with more ports or partitioning the array 'IM_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
WARNING: [HLS 200-885] The II Violation in module 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2' (loop 'mape_VITIS_LOOP_100_2'): Unable to schedule 'store' operation ('IM_V_addr_13_write_ln414') of constant 0 on array 'IM_V' due to limited memory ports (II = 8). Please consider using a memory core with more ports or partitioning the array 'IM_V'.
Resolution: For help on HLS 200-885 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-885.html
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 9, Depth = 9, loop 'mape_VITIS_LOOP_100_2'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.81 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'MAPELoss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.65 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteGDbuffer_Block_split15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.64 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteGDbuffer_Loop_wr_gd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wr_gd'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'wr_gd'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.482 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteGDbuffer_Loop_wr_gd_beta_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'wr_gd_beta'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'wr_gd_beta'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.84 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.86 seconds; current allocated memory: 1.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteGDbuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.59 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SGDCore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'SGDCore'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, function 'SGDCore'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.94 seconds; current allocated memory: 1.483 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.66 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SGD_Pipeline_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_185_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_185_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.04 seconds; current allocated memory: 1.485 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.36 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.37 seconds; current allocated memory: 1.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SGD_Pipeline_VITIS_LOOP_232_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_232_9'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'VITIS_LOOP_232_9'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.19 seconds; current allocated memory: 1.488 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.78 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.8 seconds; current allocated memory: 1.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'SGD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.06 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.07 seconds; current allocated memory: 1.490 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.54 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.57 seconds; current allocated memory: 1.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'WriteWeight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'write_weight'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 3, loop 'write_weight'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 3.56 seconds; current allocated memory: 1.491 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.62 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ER_OP_Pipeline_smaller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'smaller'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, loop 'smaller'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.89 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.91 seconds; current allocated memory: 1.492 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.64 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.66 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ERCore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP48 latency (root=fracG_V) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'ERCore'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, function 'ERCore'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.06 seconds; current allocated memory: 1.493 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.65 seconds; current allocated memory: 1.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ER_OP_Pipeline_first' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'first'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 7, loop 'first'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.98 seconds. CPU system time: 0.02 seconds. Elapsed time: 1 seconds; current allocated memory: 1.495 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.95 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.96 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ERNorm_8_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining function 'ERNorm<8, 8, 4>'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 2, function 'ERNorm<8, 8, 4>'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.7 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.72 seconds; current allocated memory: 1.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.63 seconds. CPU system time: 0 seconds. Elapsed time: 0.64 seconds; current allocated memory: 1.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ER_OP_Pipeline_secondone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'secondone'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'secondone'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0.93 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.497 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.95 seconds; current allocated memory: 1.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'ER_OP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1.63 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.65 seconds; current allocated memory: 1.499 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1.41 seconds. CPU system time: 0 seconds. Elapsed time: 1.42 seconds; current allocated memory: 1.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [HLS 200-871] Estimated clock period (4.15406ns) exceeds the target (target clock period: 5ns, clock uncertainty: 1.35ns, effective delay budget: 3.65ns).
Resolution: For help on HLS 200-871 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-871.html
WARNING: [HLS 200-1016] The critical path in module 'Train' consists of the following:	'call' operation ('Wlen', ./train.h:87) to 'WAReadConfig' [9404]  (1.3 ns)
	'call' operation ('_ln88', ./train.h:88) to 'LoadWeight' [9405]  (2.85 ns)

Resolution: For help on HLS 200-1016 see www.xilinx.com/cgi-bin/docs/rdoc?v=2021.1;t=hls+guidance;d=200-1016.html
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3.4 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.43 seconds; current allocated memory: 1.509 GB.
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Starting global binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 15.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 15.32 seconds; current allocated memory: 1.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Train_Pipeline_ini_sft' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Train_Pipeline_ini_sft'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 39.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 39.2 seconds; current allocated memory: 1.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Train_Pipeline_ini_im' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Train_Pipeline_ini_im'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.44 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.47 seconds; current allocated memory: 1.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Train_Pipeline_load' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Train_Pipeline_load' pipeline 'load' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_load/m_axi_X1_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Train_Pipeline_load'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 1.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Train_Pipeline_VITIS_LOOP_34_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Train_Pipeline_VITIS_LOOP_34_1' pipeline 'VITIS_LOOP_34_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'Train_Pipeline_VITIS_LOOP_34_1/m_axi_gmem2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Train_Pipeline_VITIS_LOOP_34_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.42 seconds; current allocated memory: 1.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResidualToBM_Loop_res_to_bm_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ResidualToBM_Loop_res_to_bm_proc' pipeline 'res_to_bm' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResidualToBM_Loop_res_to_bm_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResidualToBM_Loop_res_to_bm_beta_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ResidualToBM_Loop_res_to_bm_beta_proc' pipeline 'res_to_bm_beta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResidualToBM_Loop_res_to_bm_beta_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.62 seconds; current allocated memory: 1.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ResidualToBM' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ResidualToBM'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.48 seconds. CPU system time: 0 seconds. Elapsed time: 0.49 seconds; current allocated memory: 1.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'AddrConfig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'AddrConfig'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteACT_Block_split11_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteACT_Block_split11_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.73 seconds. CPU system time: 0 seconds. Elapsed time: 0.74 seconds; current allocated memory: 1.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteACT_Loop_wr_act_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteACT_Loop_wr_act_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.52 seconds. CPU system time: 0.03 seconds. Elapsed time: 0.55 seconds; current allocated memory: 1.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteACT_Loop_wr_act_beta_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'WriteACT_Loop_wr_act_beta_proc' pipeline 'wr_act_beta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteACT_Loop_wr_act_beta_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.78 seconds; current allocated memory: 1.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteACT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'WriteACT/m_axi_WA_gmem_RREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteACT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 1.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WAReadConfig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WAReadConfig'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LoadWeight_Pipeline_load_weight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'LoadWeight_Pipeline_load_weight' pipeline 'load_weight' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'LoadWeight_Pipeline_load_weight/m_axi_WA_gmem_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'LoadWeight_Pipeline_load_weight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.26 seconds; current allocated memory: 1.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'LoadWeight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'LoadWeight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.49 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.5 seconds; current allocated memory: 1.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'GEMMConfig' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'GEMMConfig'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.51 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.52 seconds; current allocated memory: 1.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BetaFeeder_1_Pipeline_VITIS_LOOP_123_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BetaFeeder_1_Pipeline_VITIS_LOOP_123_3' pipeline 'VITIS_LOOP_123_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BetaFeeder_1_Pipeline_VITIS_LOOP_123_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.57 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.59 seconds; current allocated memory: 1.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BetaFeeder_1_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BetaFeeder_1_Pipeline_VITIS_LOOP_113_1' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BetaFeeder_1_Pipeline_VITIS_LOOP_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.6 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.669 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BetaFeeder_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BetaFeeder_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.671 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BetaFeeder_Pipeline_VITIS_LOOP_123_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BetaFeeder_Pipeline_VITIS_LOOP_123_3' pipeline 'VITIS_LOOP_123_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BetaFeeder_Pipeline_VITIS_LOOP_123_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.59 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.6 seconds; current allocated memory: 1.673 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BetaFeeder_Pipeline_VITIS_LOOP_113_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'BetaFeeder_Pipeline_VITIS_LOOP_113_1' pipeline 'VITIS_LOOP_113_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'BetaFeeder_Pipeline_VITIS_LOOP_113_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'BetaFeeder' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'BetaFeeder'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.02 seconds. Elapsed time: 0.53 seconds; current allocated memory: 1.677 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'DReLu' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'DReLu'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0.5 seconds. CPU system time: 0.01 seconds. Elapsed time: 0.51 seconds; current allocated memory: 1.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feederA' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B1_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_31_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_30_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_31_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_29_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_30_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_28_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_29_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_27_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_28_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_26_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_27_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_25_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_26_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_24_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_25_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_23_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_24_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_22_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_21_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_20_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_19_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_18_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_17_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_16_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_15_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_14_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_13_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_12_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_11_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_10_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_8_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_7_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_6_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_5_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B1_V_0_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A1_V_0_30' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feederA' pipeline 'feederA' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'feederA' is 7936 from HDL expression: ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln50_reg_43083 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (icmp_ln1049_reg_42756 == 1'd1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feederA'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 288.21 seconds. CPU system time: 8.03 seconds. Elapsed time: 307.68 seconds; current allocated memory: 1.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'feederB' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'B2_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_31_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_31_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_30_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_29_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_30_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_28_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_29_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_27_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_28_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_26_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_27_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_25_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_26_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_24_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_25_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_23_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_24_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_22_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_21_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_20_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_19_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_18_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_17_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_16_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_15_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_14_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_13_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_12_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_11_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_10_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_8_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_7_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_6_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_5_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'B2_V_0_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A2_V_0_30' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'feederB' pipeline 'feederB' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'feederB' is 7936, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (empty_84_reg_43268 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0)), ((1'b0 == ap_block_pp0_stage0_11001) & (or_ln171_reg_43285 == 1'd1) & (empty_84_reg_43268 == 1'd1) & (ap_enable_reg_pp0_iter1 == 1'b1) & (1'b1 == ap_CS_fsm_pp0_stage0))
INFO: [RTGEN 206-100] Finished creating RTL model for 'feederB'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 331.73 seconds. CPU system time: 9.15 seconds. Elapsed time: 360 seconds; current allocated memory: 1.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_137' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_137' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_31_s' pipeline 'PE3<0, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 12.57 seconds. CPU system time: 0.2 seconds. Elapsed time: 12.92 seconds; current allocated memory: 2.001 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_438' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_438' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_30_s' pipeline 'PE3<0, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.003 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_684' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_684' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_684' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_29_s' pipeline 'PE3<0, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.005 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_808' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_808' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_808' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_28_s' pipeline 'PE3<0, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 2.007 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_931' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_931' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_931' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_27_s' pipeline 'PE3<0, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.009 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_248' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_248' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_26_s' pipeline 'PE3<0, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.57 seconds; current allocated memory: 2.011 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_337' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_337' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_25_s' pipeline 'PE3<0, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.013 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_459' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_459' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_24_s' pipeline 'PE3<0, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 2.015 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_582' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_582' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_582' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_23_s' pipeline 'PE3<0, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.017 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_704' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_704' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_704' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_22_s' pipeline 'PE3<0, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.019 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_948' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_948' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_948' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_21_s' pipeline 'PE3<0, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.56 seconds; current allocated memory: 2.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_32' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_32' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_20_s' pipeline 'PE3<0, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_56' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_56' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_19_s' pipeline 'PE3<0, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_69' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_69' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_18_s' pipeline 'PE3<0, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_81' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_81' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_17_s' pipeline 'PE3<0, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 2.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_94' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_94' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_16_s' pipeline 'PE3<0, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.66 seconds; current allocated memory: 2.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_106' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_106' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_15_s' pipeline 'PE3<0, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_118' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_118' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_14_s' pipeline 'PE3<0, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_130' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_130' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_13_s' pipeline 'PE3<0, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.57 seconds; current allocated memory: 2.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_155' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_155' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_12_s' pipeline 'PE3<0, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_167' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_167' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_11_s' pipeline 'PE3<0, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.53 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.58 seconds; current allocated memory: 2.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_179' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_179' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_10_s' pipeline 'PE3<0, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_171' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_171' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_9_s' pipeline 'PE3<0, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.56 seconds; current allocated memory: 2.044 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_182' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_182' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_8_s' pipeline 'PE3<0, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.046 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_193' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_193' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_7_s' pipeline 'PE3<0, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.58 seconds; current allocated memory: 2.048 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_215' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_215' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_6_s' pipeline 'PE3<0, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.050 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_226' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_226' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_5_s' pipeline 'PE3<0, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.052 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_237' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_237' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_4_s' pipeline 'PE3<0, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.054 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_249' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_249' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_3_s' pipeline 'PE3<0, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.52 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.056 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_561' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_561' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_2_s' pipeline 'PE3<0, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.058 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_44' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_44' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_1_s' pipeline 'PE3<0, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.59 seconds; current allocated memory: 2.060 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_0_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_192' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_192' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_0_0_s' pipeline 'PE3<0, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_0_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.062 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_19' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_31_s' pipeline 'PE3<1, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.56 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.064 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_21' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_30_s' pipeline 'PE3<1, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.066 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_24' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_29_s' pipeline 'PE3<1, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.58 seconds; current allocated memory: 2.068 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_25' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_28_s' pipeline 'PE3<1, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.070 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_27' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_27_s' pipeline 'PE3<1, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.072 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_28' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_26_s' pipeline 'PE3<1, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.074 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_29' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_25_s' pipeline 'PE3<1, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.54 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.076 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_30' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_24_s' pipeline 'PE3<1, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.078 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_23_s' pipeline 'PE3<1, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.61 seconds; current allocated memory: 2.080 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_470' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_470' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_22_s' pipeline 'PE3<1, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_581' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_581' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_581' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_21_s' pipeline 'PE3<1, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_692' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_692' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_692' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_20_s' pipeline 'PE3<1, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_3' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_19_s' pipeline 'PE3<1, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_38' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_38' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_18_s' pipeline 'PE3<1, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.74 seconds; current allocated memory: 2.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_49' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_49' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_17_s' pipeline 'PE3<1, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_60' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_60' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_16_s' pipeline 'PE3<1, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.76 seconds; current allocated memory: 2.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_71' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_71' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_15_s' pipeline 'PE3<1, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.61 seconds; current allocated memory: 2.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_93' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_93' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_14_s' pipeline 'PE3<1, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_104' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_104' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_13_s' pipeline 'PE3<1, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_115' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_115' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_12_s' pipeline 'PE3<1, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.101 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_126' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_126' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_11_s' pipeline 'PE3<1, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.6 seconds; current allocated memory: 2.103 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_149' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_149' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_10_s' pipeline 'PE3<1, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.105 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_11' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_9_s' pipeline 'PE3<1, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.107 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_12' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_8_s' pipeline 'PE3<1, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.109 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_13' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_7_s' pipeline 'PE3<1, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.111 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_14' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_6_s' pipeline 'PE3<1, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.113 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_16' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_5_s' pipeline 'PE3<1, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.115 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_17' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_4_s' pipeline 'PE3<1, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.117 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_18' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_3_s' pipeline 'PE3<1, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.119 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_22' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_2_s' pipeline 'PE3<1, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.76 seconds; current allocated memory: 2.121 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_914' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_914' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_914' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_1_s' pipeline 'PE3<1, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.123 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_1_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_160' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_160' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_1_0_s' pipeline 'PE3<1, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_1_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.125 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_560' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_560' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_31_s' pipeline 'PE3<2, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.62 seconds; current allocated memory: 2.127 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_563' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_563' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_30_s' pipeline 'PE3<2, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.129 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_565' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_565' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_29_s' pipeline 'PE3<2, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.131 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_566' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_566' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_28_s' pipeline 'PE3<2, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.133 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_568' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_568' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_27_s' pipeline 'PE3<2, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.135 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_569' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_569' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_26_s' pipeline 'PE3<2, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.137 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_571' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_571' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_25_s' pipeline 'PE3<2, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.139 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_572' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_572' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_24_s' pipeline 'PE3<2, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.141 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_573' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_573' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_23_s' pipeline 'PE3<2, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.55 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_575' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_575' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_22_s' pipeline 'PE3<2, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.84 seconds; current allocated memory: 2.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_576' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_576' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_576' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_21_s' pipeline 'PE3<2, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_577' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_577' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_577' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_20_s' pipeline 'PE3<2, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_579' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_579' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_579' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_19_s' pipeline 'PE3<2, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_583' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_583' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_583' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_18_s' pipeline 'PE3<2, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_584' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_584' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_584' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_17_s' pipeline 'PE3<2, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_585' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_585' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_585' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_16_s' pipeline 'PE3<2, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_586' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_586' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_586' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_15_s' pipeline 'PE3<2, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_588' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_588' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_588' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_14_s' pipeline 'PE3<2, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.76 seconds; current allocated memory: 2.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_589' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_589' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_589' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_13_s' pipeline 'PE3<2, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_590' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_590' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_590' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_12_s' pipeline 'PE3<2, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_591' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_591' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_591' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_11_s' pipeline 'PE3<2, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.58 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.166 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_592' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_592' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_592' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_10_s' pipeline 'PE3<2, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.168 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_551' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_551' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_9_s' pipeline 'PE3<2, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.170 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_552' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_552' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_8_s' pipeline 'PE3<2, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.172 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_554' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_554' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_7_s' pipeline 'PE3<2, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.63 seconds; current allocated memory: 2.174 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_555' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_555' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_6_s' pipeline 'PE3<2, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.74 seconds; current allocated memory: 2.176 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_556' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_556' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_5_s' pipeline 'PE3<2, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 2.178 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_557' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_557' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_4_s' pipeline 'PE3<2, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.180 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_558' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_558' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_3_s' pipeline 'PE3<2, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.182 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_564' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_564' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_2_s' pipeline 'PE3<2, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.184 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_578' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_578' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_578' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_1_s' pipeline 'PE3<2, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.186 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_2_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_594' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_594' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_594' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_2_0_s' pipeline 'PE3<2, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_2_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.188 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_79' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_79' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_31_s' pipeline 'PE3<3, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.6 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.190 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_80' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_80' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_30_s' pipeline 'PE3<3, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.192 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_84' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_84' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_29_s' pipeline 'PE3<3, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.194 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_85' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_85' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_28_s' pipeline 'PE3<3, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.196 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_86' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_86' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_27_s' pipeline 'PE3<3, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.198 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_87' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_87' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_26_s' pipeline 'PE3<3, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.200 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_89' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_89' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_25_s' pipeline 'PE3<3, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.66 seconds; current allocated memory: 2.202 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_90' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_90' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_24_s' pipeline 'PE3<3, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_91' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_91' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_23_s' pipeline 'PE3<3, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.66 seconds; current allocated memory: 2.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_92' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_92' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_22_s' pipeline 'PE3<3, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_95' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_95' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_21_s' pipeline 'PE3<3, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_96' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_96' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_20_s' pipeline 'PE3<3, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_98' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_98' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_19_s' pipeline 'PE3<3, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.57 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.64 seconds; current allocated memory: 2.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_99' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_99' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_18_s' pipeline 'PE3<3, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_100' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_100' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_17_s' pipeline 'PE3<3, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.59 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_102' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_102' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_16_s' pipeline 'PE3<3, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_103' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_103' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_15_s' pipeline 'PE3<3, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.65 seconds; current allocated memory: 2.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_105' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_105' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_14_s' pipeline 'PE3<3, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_107' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_107' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_13_s' pipeline 'PE3<3, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.225 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_108' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_108' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_12_s' pipeline 'PE3<3, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.74 seconds; current allocated memory: 2.227 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_109' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_109' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_11_s' pipeline 'PE3<3, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.229 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_110' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_110' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_10_s' pipeline 'PE3<3, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.231 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_70' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_70' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_9_s' pipeline 'PE3<3, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.233 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_72' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_72' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_8_s' pipeline 'PE3<3, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.235 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_73' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_73' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_7_s' pipeline 'PE3<3, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.237 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_74' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_74' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_6_s' pipeline 'PE3<3, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.239 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_76' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_76' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_5_s' pipeline 'PE3<3, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.68 seconds; current allocated memory: 2.241 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_77' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_77' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_4_s' pipeline 'PE3<3, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.243 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_78' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_78' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_3_s' pipeline 'PE3<3, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 2.245 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_83' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_83' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_2_s' pipeline 'PE3<3, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.247 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_97' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_97' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_1_s' pipeline 'PE3<3, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 2.249 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_3_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_111' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_111' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_3_0_s' pipeline 'PE3<3, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_3_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.251 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_82' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_82' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_31_s' pipeline 'PE3<4, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 2.253 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_204' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_204' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_30_s' pipeline 'PE3<4, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.255 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_282' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_282' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_29_s' pipeline 'PE3<4, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 2.257 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_293' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_293' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_28_s' pipeline 'PE3<4, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.259 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_304' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_304' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_27_s' pipeline 'PE3<4, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.261 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_315' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_315' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_26_s' pipeline 'PE3<4, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.263 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_326' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_326' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_25_s' pipeline 'PE3<4, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.67 seconds; current allocated memory: 2.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_348' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_348' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_24_s' pipeline 'PE3<4, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_360' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_360' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_23_s' pipeline 'PE3<4, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.62 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_371' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_371' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_22_s' pipeline 'PE3<4, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_382' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_382' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_21_s' pipeline 'PE3<4, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.68 seconds; current allocated memory: 2.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_393' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_393' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_20_s' pipeline 'PE3<4, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_426' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_426' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_19_s' pipeline 'PE3<4, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.68 seconds; current allocated memory: 2.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_437' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_437' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_18_s' pipeline 'PE3<4, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_448' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_448' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_17_s' pipeline 'PE3<4, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_471' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_471' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_16_s' pipeline 'PE3<4, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_482' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_482' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_15_s' pipeline 'PE3<4, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_493' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_493' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_14_s' pipeline 'PE3<4, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_504' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_504' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_13_s' pipeline 'PE3<4, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_515' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_515' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_12_s' pipeline 'PE3<4, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.71 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_526' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_526' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_11_s' pipeline 'PE3<4, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_548' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_548' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_10_s' pipeline 'PE3<4, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.87 seconds; current allocated memory: 2.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_980' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_980' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_980' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_9_s' pipeline 'PE3<4, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_993' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_993' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_993' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_8_s' pipeline 'PE3<4, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.76 seconds; current allocated memory: 2.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1005' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1005' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1005' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_7_s' pipeline 'PE3<4, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1017' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1017' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1017' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_6_s' pipeline 'PE3<4, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_8' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_5_s' pipeline 'PE3<4, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.64 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.304 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_20' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_4_s' pipeline 'PE3<4, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.306 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_359' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_359' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_3_s' pipeline 'PE3<4, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.308 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_260' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_260' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_2_s' pipeline 'PE3<4, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 2.310 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_415' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_415' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_1_s' pipeline 'PE3<4, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.69 seconds; current allocated memory: 2.312 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_4_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_559' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_559' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_4_0_s' pipeline 'PE3<4, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_4_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.314 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_635' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_635' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_31_s' pipeline 'PE3<5, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.66 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.316 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_647' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_647' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_647' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_30_s' pipeline 'PE3<5, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.318 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_672' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_672' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_672' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_29_s' pipeline 'PE3<5, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.67 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.320 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_685' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_685' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_685' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_28_s' pipeline 'PE3<5, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.322 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_710' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_710' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_710' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_27_s' pipeline 'PE3<5, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.63 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.324 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_722' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_722' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_722' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_26_s' pipeline 'PE3<5, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.69 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_734' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_734' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_734' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_25_s' pipeline 'PE3<5, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.65 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_746' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_746' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_746' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_24_s' pipeline 'PE3<5, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_758' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_758' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_758' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_23_s' pipeline 'PE3<5, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.7 seconds; current allocated memory: 2.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_771' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_771' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_771' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_22_s' pipeline 'PE3<5, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.87 seconds; current allocated memory: 2.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_783' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_783' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_783' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_21_s' pipeline 'PE3<5, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.72 seconds; current allocated memory: 2.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_795' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_795' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_795' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_20_s' pipeline 'PE3<5, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_821' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_821' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_821' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_19_s' pipeline 'PE3<5, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.339 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_845' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_845' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_845' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_18_s' pipeline 'PE3<5, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.68 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.71 seconds; current allocated memory: 2.341 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_857' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_857' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_857' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_17_s' pipeline 'PE3<5, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.343 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_869' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_869' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_869' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_16_s' pipeline 'PE3<5, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.73 seconds; current allocated memory: 2.345 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_882' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_882' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_882' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_15_s' pipeline 'PE3<5, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.347 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_894' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_894' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_894' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_14_s' pipeline 'PE3<5, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.349 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_906' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_906' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_906' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_13_s' pipeline 'PE3<5, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.351 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_919' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_919' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_919' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_12_s' pipeline 'PE3<5, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.353 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_932' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_932' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_932' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_11_s' pipeline 'PE3<5, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.355 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_944' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_944' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_944' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_10_s' pipeline 'PE3<5, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.357 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_536' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_536' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_9_s' pipeline 'PE3<5, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.359 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_549' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_549' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_8_s' pipeline 'PE3<5, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.361 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_574' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_574' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_7_s' pipeline 'PE3<5, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 2.363 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_587' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_587' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_587' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_6_s' pipeline 'PE3<5, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.365 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_599' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_599' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_599' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_5_s' pipeline 'PE3<5, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.367 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_611' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_611' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_4_s' pipeline 'PE3<5, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.369 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_623' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_623' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_623' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_3_s' pipeline 'PE3<5, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.371 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_660' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_660' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_660' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_2_s' pipeline 'PE3<5, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.373 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_809' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_809' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_809' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_1_s' pipeline 'PE3<5, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_5_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_956' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_956' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_956' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_5_0_s' pipeline 'PE3<5, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_5_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 2.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_205' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_205' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_31_s' pipeline 'PE3<6, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_217' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_217' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_30_s' pipeline 'PE3<6, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_241' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_241' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_29_s' pipeline 'PE3<6, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_254' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_254' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_28_s' pipeline 'PE3<6, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.384 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_266' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_266' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_27_s' pipeline 'PE3<6, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.386 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_278' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_278' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_26_s' pipeline 'PE3<6, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.388 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_302' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_302' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_25_s' pipeline 'PE3<6, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.390 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_316' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_316' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_24_s' pipeline 'PE3<6, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.392 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_328' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_328' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_23_s' pipeline 'PE3<6, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.394 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_340' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_340' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_22_s' pipeline 'PE3<6, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.396 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_352' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_352' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_21_s' pipeline 'PE3<6, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.398 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_365' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_365' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_20_s' pipeline 'PE3<6, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.400 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_389' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_389' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_19_s' pipeline 'PE3<6, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.7 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.77 seconds; current allocated memory: 2.402 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_401' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_401' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_18_s' pipeline 'PE3<6, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.404 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_413' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_413' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_17_s' pipeline 'PE3<6, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.406 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_439' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_439' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_16_s' pipeline 'PE3<6, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.408 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_451' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_451' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_15_s' pipeline 'PE3<6, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.410 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_463' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_463' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_14_s' pipeline 'PE3<6, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.412 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_476' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_476' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_13_s' pipeline 'PE3<6, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_488' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_488' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_12_s' pipeline 'PE3<6, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_500' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_500' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_11_s' pipeline 'PE3<6, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_512' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_512' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_10_s' pipeline 'PE3<6, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_10' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_9_s' pipeline 'PE3<6, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_23' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_8_s' pipeline 'PE3<6, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_803' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_803' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_803' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_7_s' pipeline 'PE3<6, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_138' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_138' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_6_s' pipeline 'PE3<6, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_314' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_314' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_5_s' pipeline 'PE3<6, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_826' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_826' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_826' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_4_s' pipeline 'PE3<6, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.87 seconds; current allocated memory: 2.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_143' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_143' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_3_s' pipeline 'PE3<6, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.72 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.78 seconds; current allocated memory: 2.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_229' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_229' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_2_s' pipeline 'PE3<6, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_377' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_377' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_1_s' pipeline 'PE3<6, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.73 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_6_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_524' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_524' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_6_0_s' pipeline 'PE3<6, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_6_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_690' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_690' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_690' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_31_s' pipeline 'PE3<7, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.441 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_705' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_705' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_705' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_30_s' pipeline 'PE3<7, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.443 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_731' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_731' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_731' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_29_s' pipeline 'PE3<7, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_744' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_744' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_744' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_28_s' pipeline 'PE3<7, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_757' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_757' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_757' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_27_s' pipeline 'PE3<7, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_772' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_772' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_772' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_26_s' pipeline 'PE3<7, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.8 seconds; current allocated memory: 2.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_785' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_785' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_785' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_25_s' pipeline 'PE3<7, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_798' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_798' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_798' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_24_s' pipeline 'PE3<7, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_814' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_814' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_814' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_23_s' pipeline 'PE3<7, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_828' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_828' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_828' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_22_s' pipeline 'PE3<7, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.89 seconds; current allocated memory: 2.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_841' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_841' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_841' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_21_s' pipeline 'PE3<7, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_854' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_854' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_854' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_20_s' pipeline 'PE3<7, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_880' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_880' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_880' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_19_s' pipeline 'PE3<7, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_895' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_895' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_895' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_18_s' pipeline 'PE3<7, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.76 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.79 seconds; current allocated memory: 2.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_908' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_908' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_908' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_17_s' pipeline 'PE3<7, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_922' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_922' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_922' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_16_s' pipeline 'PE3<7, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_936' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_936' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_936' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_15_s' pipeline 'PE3<7, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.74 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_951' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_951' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_951' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_14_s' pipeline 'PE3<7, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.84 seconds; current allocated memory: 2.475 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_964' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_964' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_964' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_13_s' pipeline 'PE3<7, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.477 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_977' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_977' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_977' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_12_s' pipeline 'PE3<7, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.479 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_990' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_990' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_990' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_11_s' pipeline 'PE3<7, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.481 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1004' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1004' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1004' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_10_s' pipeline 'PE3<7, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.483 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_595' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_595' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_595' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_9_s' pipeline 'PE3<7, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 2.485 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_608' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_608' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_8_s' pipeline 'PE3<7, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.82 seconds; current allocated memory: 2.487 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_621' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_621' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_7_s' pipeline 'PE3<7, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.489 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_634' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_634' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_634' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_6_s' pipeline 'PE3<7, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.08 seconds; current allocated memory: 2.491 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_649' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_649' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_649' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_5_s' pipeline 'PE3<7, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.8 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.85 seconds; current allocated memory: 2.493 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_662' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_662' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_662' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_4_s' pipeline 'PE3<7, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.495 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_676' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_676' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_676' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_3_s' pipeline 'PE3<7, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.77 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.83 seconds; current allocated memory: 2.497 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_718' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_718' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_718' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_2_s' pipeline 'PE3<7, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.499 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_867' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_867' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_867' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_1_s' pipeline 'PE3<7, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.75 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.81 seconds; current allocated memory: 2.501 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_7_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1018' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1018' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1018' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_7_0_s' pipeline 'PE3<7, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_7_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.79 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.89 seconds; current allocated memory: 2.503 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_252' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_252' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_31_s' pipeline 'PE3<8, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_267' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_267' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_30_s' pipeline 'PE3<8, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_294' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_294' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_29_s' pipeline 'PE3<8, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.508 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_307' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_307' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_28_s' pipeline 'PE3<8, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.510 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_321' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_321' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_27_s' pipeline 'PE3<8, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.86 seconds; current allocated memory: 2.512 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_334' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_334' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_26_s' pipeline 'PE3<8, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.514 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_347' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_347' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_25_s' pipeline 'PE3<8, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 2.516 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_362' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_362' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_24_s' pipeline 'PE3<8, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.518 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_375' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_375' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_23_s' pipeline 'PE3<8, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.78 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.520 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_388' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_388' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_22_s' pipeline 'PE3<8, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.522 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_403' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_403' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_21_s' pipeline 'PE3<8, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.524 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_417' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_417' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_20_s' pipeline 'PE3<8, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 2.526 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_444' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_444' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_19_s' pipeline 'PE3<8, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.528 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_457' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_457' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_18_s' pipeline 'PE3<8, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.530 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_472' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_472' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_17_s' pipeline 'PE3<8, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.532 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_485' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_485' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_16_s' pipeline 'PE3<8, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.534 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_498' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_498' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_15_s' pipeline 'PE3<8, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.536 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_511' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_511' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_14_s' pipeline 'PE3<8, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.538 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_525' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_525' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_13_s' pipeline 'PE3<8, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_540' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_540' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_12_s' pipeline 'PE3<8, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_553' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_553' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_11_s' pipeline 'PE3<8, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_567' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_567' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_10_s' pipeline 'PE3<8, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_157' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_157' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_9_s' pipeline 'PE3<8, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_170' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_170' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_8_s' pipeline 'PE3<8, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.82 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.9 seconds; current allocated memory: 2.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_184' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_184' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_7_s' pipeline 'PE3<8, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_198' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_198' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_6_s' pipeline 'PE3<8, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_211' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_211' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_5_s' pipeline 'PE3<8, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 2.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_224' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_224' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_4_s' pipeline 'PE3<8, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.81 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_238' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_238' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_3_s' pipeline 'PE3<8, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_280' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_280' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_2_s' pipeline 'PE3<8, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_430' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_430' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_1_s' pipeline 'PE3<8, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.563 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_8_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_580' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_580' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_580' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_8_0_s' pipeline 'PE3<8, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_8_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.565 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_675' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_675' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_675' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_31_s' pipeline 'PE3<9, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.567 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_813' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_813' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_813' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_30_s' pipeline 'PE3<9, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.88 seconds; current allocated memory: 2.569 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_191' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_191' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_29_s' pipeline 'PE3<9, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.08 seconds. Elapsed time: 2 seconds; current allocated memory: 2.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_290' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_290' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_28_s' pipeline 'PE3<9, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_425' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_425' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_27_s' pipeline 'PE3<9, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_562' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_562' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_26_s' pipeline 'PE3<9, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_698' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_698' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_698' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_25_s' pipeline 'PE3<9, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_833' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_833' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_833' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_24_s' pipeline 'PE3<9, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_968' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_968' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_968' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_23_s' pipeline 'PE3<9, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_271' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_271' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_22_s' pipeline 'PE3<9, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 2.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_404' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_404' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_21_s' pipeline 'PE3<9, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_537' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_537' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_20_s' pipeline 'PE3<9, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_815' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_815' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_815' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_19_s' pipeline 'PE3<9, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.89 seconds; current allocated memory: 2.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_959' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_959' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_959' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_18_s' pipeline 'PE3<9, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_34' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_34' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_17_s' pipeline 'PE3<9, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_47' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_47' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_16_s' pipeline 'PE3<9, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.83 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_61' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_61' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_15_s' pipeline 'PE3<9, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_75' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_75' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_14_s' pipeline 'PE3<9, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.601 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_88' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_88' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_13_s' pipeline 'PE3<9, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.603 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_101' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_101' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_12_s' pipeline 'PE3<9, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.605 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_114' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_114' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_11_s' pipeline 'PE3<9, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.9 seconds; current allocated memory: 2.607 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_129' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_129' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_10_s' pipeline 'PE3<9, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.609 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_9_s' pipeline 'PE3<9, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.611 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_68' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_68' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_8_s' pipeline 'PE3<9, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.613 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_670' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_670' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_670' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_7_s' pipeline 'PE3<9, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 2.615 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_128' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_128' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_6_s' pipeline 'PE3<9, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.617 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_265' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_265' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_5_s' pipeline 'PE3<9, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.619 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_402' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_402' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_4_s' pipeline 'PE3<9, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.621 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_539' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_539' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_3_s' pipeline 'PE3<9, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_950' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_950' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_950' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_2_s' pipeline 'PE3<9, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 2.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_681' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_681' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_681' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_1_s' pipeline 'PE3<9, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_9_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_144' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_144' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_9_0_s' pipeline 'PE3<9, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_9_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_998' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_998' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_998' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_31_s' pipeline 'PE3<10, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_999' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_999' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_30_s' pipeline 'PE3<10, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1001' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1001' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1001' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_29_s' pipeline 'PE3<10, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.634 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1002' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1002' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1002' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_28_s' pipeline 'PE3<10, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.636 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1006' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1006' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1006' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_27_s' pipeline 'PE3<10, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.638 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1007' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1007' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1007' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_26_s' pipeline 'PE3<10, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.640 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1008' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1008' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1008' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_25_s' pipeline 'PE3<10, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.642 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1009' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1009' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1009' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_24_s' pipeline 'PE3<10, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.644 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1010' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1010' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1010' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_23_s' pipeline 'PE3<10, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.646 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1011' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1011' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1011' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_22_s' pipeline 'PE3<10, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.92 seconds; current allocated memory: 2.648 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1012' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1012' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1012' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_21_s' pipeline 'PE3<10, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.93 seconds; current allocated memory: 2.650 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1013' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1013' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1013' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_20_s' pipeline 'PE3<10, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.652 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1016' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1016' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1016' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_19_s' pipeline 'PE3<10, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.654 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1019' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1019' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1019' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_18_s' pipeline 'PE3<10, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.656 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1020' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1020' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1020' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_17_s' pipeline 'PE3<10, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.658 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1021' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1021' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1021' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_16_s' pipeline 'PE3<10, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.85 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.9 seconds; current allocated memory: 2.660 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1022' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1022' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1022' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_15_s' pipeline 'PE3<10, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.662 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1023' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1023' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1023' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_14_s' pipeline 'PE3<10, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.664 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_13_s' pipeline 'PE3<10, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_5' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_12_s' pipeline 'PE3<10, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_6' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_11_s' pipeline 'PE3<10, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_7' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_10_s' pipeline 'PE3<10, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_988' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_988' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_988' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_9_s' pipeline 'PE3<10, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_989' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_989' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_989' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_8_s' pipeline 'PE3<10, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_991' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_991' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_991' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_7_s' pipeline 'PE3<10, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_994' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_994' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_994' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_6_s' pipeline 'PE3<10, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_995' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_995' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_995' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_5_s' pipeline 'PE3<10, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_996' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_996' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_996' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_4_s' pipeline 'PE3<10, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_997' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_997' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_997' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_3_s' pipeline 'PE3<10, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.685 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1000' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1000' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1000' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_2_s' pipeline 'PE3<10, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.687 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1015' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1015' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1015' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_1_s' pipeline 'PE3<10, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.84 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.91 seconds; current allocated memory: 2.689 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_10_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_9' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_10_0_s' pipeline 'PE3<10, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_10_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.691 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_955' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_955' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_955' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_31_s' pipeline 'PE3<11, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2 seconds; current allocated memory: 2.693 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_957' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_957' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_957' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_30_s' pipeline 'PE3<11, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.695 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_960' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_960' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_960' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_29_s' pipeline 'PE3<11, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.697 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_961' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_961' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_961' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_28_s' pipeline 'PE3<11, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_962' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_962' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_962' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_27_s' pipeline 'PE3<11, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_963' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_963' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_963' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_26_s' pipeline 'PE3<11, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 2.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_965' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_965' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_965' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_25_s' pipeline 'PE3<11, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.87 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_966' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_966' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_966' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_24_s' pipeline 'PE3<11, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_967' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_967' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_967' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_23_s' pipeline 'PE3<11, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_969' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_969' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_969' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_22_s' pipeline 'PE3<11, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_971' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_971' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_971' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_21_s' pipeline 'PE3<11, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.94 seconds; current allocated memory: 2.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_972' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_972' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_972' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_20_s' pipeline 'PE3<11, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 2.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_974' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_974' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_974' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_19_s' pipeline 'PE3<11, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.05 seconds. Elapsed time: 2 seconds; current allocated memory: 2.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_975' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_975' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_975' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_18_s' pipeline 'PE3<11, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_976' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_976' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_976' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_17_s' pipeline 'PE3<11, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_978' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_978' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_978' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_16_s' pipeline 'PE3<11, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.08 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_979' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_979' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_979' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_15_s' pipeline 'PE3<11, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_982' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_982' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_982' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_14_s' pipeline 'PE3<11, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2 seconds; current allocated memory: 2.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_983' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_983' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_983' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_13_s' pipeline 'PE3<11, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 2.729 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_984' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_984' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_984' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_12_s' pipeline 'PE3<11, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.731 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_985' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_985' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_985' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_11_s' pipeline 'PE3<11, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.733 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_986' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_986' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_986' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_10_s' pipeline 'PE3<11, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.735 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_945' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_945' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_945' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_9_s' pipeline 'PE3<11, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.737 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_946' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_946' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_946' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_8_s' pipeline 'PE3<11, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.739 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_947' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_947' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_947' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_7_s' pipeline 'PE3<11, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_949' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_949' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_949' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_6_s' pipeline 'PE3<11, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_952' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_952' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_952' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_5_s' pipeline 'PE3<11, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.744 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_953' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_953' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_953' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_4_s' pipeline 'PE3<11, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.746 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_954' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_954' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_954' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_3_s' pipeline 'PE3<11, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_958' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_958' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_958' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_2_s' pipeline 'PE3<11, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.97 seconds; current allocated memory: 2.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_973' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_973' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_973' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_1_s' pipeline 'PE3<11, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_11_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_987' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_987' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_987' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_11_0_s' pipeline 'PE3<11, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_11_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 2.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_910' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_910' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_910' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_31_s' pipeline 'PE3<12, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_911' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_911' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_911' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_30_s' pipeline 'PE3<12, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 2.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_913' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_913' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_913' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_29_s' pipeline 'PE3<12, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 2.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_916' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_916' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_916' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_28_s' pipeline 'PE3<12, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.96 seconds; current allocated memory: 2.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_917' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_917' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_917' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_27_s' pipeline 'PE3<12, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 2.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_918' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_918' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_918' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_26_s' pipeline 'PE3<12, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.9 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_920' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_920' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_920' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_25_s' pipeline 'PE3<12, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_921' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_921' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_921' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_24_s' pipeline 'PE3<12, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 2.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_923' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_923' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_923' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_23_s' pipeline 'PE3<12, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.13 seconds; current allocated memory: 2.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_924' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_924' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_924' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_22_s' pipeline 'PE3<12, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_925' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_925' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_925' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_21_s' pipeline 'PE3<12, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.91 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.776 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_927' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_927' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_927' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_20_s' pipeline 'PE3<12, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.778 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_929' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_929' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_929' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_19_s' pipeline 'PE3<12, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.780 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_930' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_930' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_930' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_18_s' pipeline 'PE3<12, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 2.782 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_933' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_933' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_933' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_17_s' pipeline 'PE3<12, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.784 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_934' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_934' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_934' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_16_s' pipeline 'PE3<12, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 2.786 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_935' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_935' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_935' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_15_s' pipeline 'PE3<12, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.89 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.95 seconds; current allocated memory: 2.788 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_938' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_938' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_938' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_14_s' pipeline 'PE3<12, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.790 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_939' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_939' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_939' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_13_s' pipeline 'PE3<12, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.792 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_940' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_940' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_940' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_12_s' pipeline 'PE3<12, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.22 seconds; current allocated memory: 2.794 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_941' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_941' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_941' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_11_s' pipeline 'PE3<12, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.796 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_942' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_942' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_942' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_10_s' pipeline 'PE3<12, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.86 seconds. CPU system time: 0.09 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.798 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_900' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_900' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_900' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_9_s' pipeline 'PE3<12, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.800 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_901' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_901' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_901' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_8_s' pipeline 'PE3<12, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.802 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_902' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_902' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_902' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_7_s' pipeline 'PE3<12, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 2.804 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_904' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_904' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_904' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_6_s' pipeline 'PE3<12, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.08 seconds; current allocated memory: 2.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_905' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_905' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_905' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_5_s' pipeline 'PE3<12, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_907' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_907' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_907' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_4_s' pipeline 'PE3<12, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.809 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_909' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_909' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_909' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_3_s' pipeline 'PE3<12, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.811 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_912' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_912' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_912' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_2_s' pipeline 'PE3<12, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.813 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_928' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_928' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_928' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_1_s' pipeline 'PE3<12, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 2.815 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_12_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_943' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_943' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_943' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_12_0_s' pipeline 'PE3<12, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_12_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.88 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.817 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_866' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_866' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_866' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_31_s' pipeline 'PE3<13, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.819 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_868' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_868' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_868' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_30_s' pipeline 'PE3<13, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 2.821 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_872' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_872' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_872' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_29_s' pipeline 'PE3<13, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.823 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_873' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_873' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_873' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_28_s' pipeline 'PE3<13, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.825 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_874' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_874' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_874' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_27_s' pipeline 'PE3<13, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.827 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_875' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_875' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_875' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_26_s' pipeline 'PE3<13, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 2.829 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_876' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_876' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_876' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_25_s' pipeline 'PE3<13, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.831 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_877' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_877' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_877' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_24_s' pipeline 'PE3<13, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 2.833 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_878' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_878' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_878' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_23_s' pipeline 'PE3<13, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.835 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_879' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_879' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_879' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_22_s' pipeline 'PE3<13, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.837 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_883' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_883' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_883' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_21_s' pipeline 'PE3<13, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.92 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.98 seconds; current allocated memory: 2.839 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_884' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_884' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_884' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_20_s' pipeline 'PE3<13, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_886' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_886' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_886' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_19_s' pipeline 'PE3<13, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_887' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_887' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_887' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_18_s' pipeline 'PE3<13, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 2.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_888' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_888' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_888' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_17_s' pipeline 'PE3<13, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.99 seconds; current allocated memory: 2.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_889' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_889' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_889' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_16_s' pipeline 'PE3<13, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 2.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_890' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_890' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_890' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_15_s' pipeline 'PE3<13, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_891' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_891' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_891' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_14_s' pipeline 'PE3<13, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2 seconds; current allocated memory: 2.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_893' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_893' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_893' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_13_s' pipeline 'PE3<13, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.19 seconds; current allocated memory: 2.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_896' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_896' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_896' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_12_s' pipeline 'PE3<13, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.94 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_897' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_897' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_897' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_11_s' pipeline 'PE3<13, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 2.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_898' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_898' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_898' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_10_s' pipeline 'PE3<13, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.18 seconds; current allocated memory: 2.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_858' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_858' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_858' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_9_s' pipeline 'PE3<13, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_860' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_860' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_860' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_8_s' pipeline 'PE3<13, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.864 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_861' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_861' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_861' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_7_s' pipeline 'PE3<13, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.12 seconds; current allocated memory: 2.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_862' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_862' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_862' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_6_s' pipeline 'PE3<13, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.02 seconds; current allocated memory: 2.868 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_863' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_863' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_863' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_5_s' pipeline 'PE3<13, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.870 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_864' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_864' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_864' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_4_s' pipeline 'PE3<13, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.872 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_865' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_865' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_865' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_3_s' pipeline 'PE3<13, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.15 seconds; current allocated memory: 2.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_871' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_871' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_871' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_2_s' pipeline 'PE3<13, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.13 seconds; current allocated memory: 2.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_885' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_885' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_885' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_1_s' pipeline 'PE3<13, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.05 seconds; current allocated memory: 2.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_13_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_899' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_899' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_899' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_13_0_s' pipeline 'PE3<13, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_13_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 2.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_824' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_824' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_824' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_31_s' pipeline 'PE3<14, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 2.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_825' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_825' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_825' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_30_s' pipeline 'PE3<14, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_829' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_829' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_829' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_29_s' pipeline 'PE3<14, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 2.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_830' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_830' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_830' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_28_s' pipeline 'PE3<14, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 2.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_831' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_831' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_831' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_27_s' pipeline 'PE3<14, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_832' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_832' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_832' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_26_s' pipeline 'PE3<14, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_834' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_834' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_834' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_25_s' pipeline 'PE3<14, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_835' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_835' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_835' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_24_s' pipeline 'PE3<14, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_836' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_836' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_836' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_23_s' pipeline 'PE3<14, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_838' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_838' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_838' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_22_s' pipeline 'PE3<14, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_839' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_839' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_839' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_21_s' pipeline 'PE3<14, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 2.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_840' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_840' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_840' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_20_s' pipeline 'PE3<14, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.904 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_843' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_843' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_843' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_19_s' pipeline 'PE3<14, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 2.906 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_844' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_844' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_844' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_18_s' pipeline 'PE3<14, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.35 seconds; current allocated memory: 2.908 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_846' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_846' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_846' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_17_s' pipeline 'PE3<14, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.910 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_847' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_847' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_847' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_16_s' pipeline 'PE3<14, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 2.912 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_849' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_849' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_849' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_15_s' pipeline 'PE3<14, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.08 seconds; current allocated memory: 2.914 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_850' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_850' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_850' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_14_s' pipeline 'PE3<14, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 2.916 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_851' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_851' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_851' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_13_s' pipeline 'PE3<14, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 2.918 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_852' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_852' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_852' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_12_s' pipeline 'PE3<14, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.920 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_853' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_853' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_853' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_11_s' pipeline 'PE3<14, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 2.922 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_855' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_855' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_855' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_10_s' pipeline 'PE3<14, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.924 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_816' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_816' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_816' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_9_s' pipeline 'PE3<14, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_817' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_817' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_817' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_8_s' pipeline 'PE3<14, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_818' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_818' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_818' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_7_s' pipeline 'PE3<14, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 2.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_819' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_819' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_819' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_6_s' pipeline 'PE3<14, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_820' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_820' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_820' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_5_s' pipeline 'PE3<14, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_822' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_822' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_822' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_4_s' pipeline 'PE3<14, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.935 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_823' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_823' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_823' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_3_s' pipeline 'PE3<14, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.93 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.01 seconds; current allocated memory: 2.937 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_827' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_827' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_827' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_2_s' pipeline 'PE3<14, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.939 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_842' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_842' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_842' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_1_s' pipeline 'PE3<14, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.941 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_14_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_856' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_856' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_856' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_14_0_s' pipeline 'PE3<14, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_14_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.12 seconds; current allocated memory: 2.943 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_778' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_778' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_778' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_31_s' pipeline 'PE3<15, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.945 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_779' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_779' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_779' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_30_s' pipeline 'PE3<15, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.947 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_782' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_782' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_782' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_29_s' pipeline 'PE3<15, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.15 seconds; current allocated memory: 2.949 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_784' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_784' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_784' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_28_s' pipeline 'PE3<15, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 2.951 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_786' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_786' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_786' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_27_s' pipeline 'PE3<15, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.04 seconds; current allocated memory: 2.953 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_787' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_787' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_787' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_26_s' pipeline 'PE3<15, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.07 seconds; current allocated memory: 2.955 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_788' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_788' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_788' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_25_s' pipeline 'PE3<15, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.25 seconds; current allocated memory: 2.957 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_789' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_789' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_789' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_24_s' pipeline 'PE3<15, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.95 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.959 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_790' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_790' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_790' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_23_s' pipeline 'PE3<15, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 2.961 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_791' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_791' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_791' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_22_s' pipeline 'PE3<15, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 2.963 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_793' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_793' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_793' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_21_s' pipeline 'PE3<15, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.18 seconds; current allocated memory: 2.965 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_794' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_794' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_794' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_20_s' pipeline 'PE3<15, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_797' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_797' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_797' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_19_s' pipeline 'PE3<15, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.03 seconds; current allocated memory: 2.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_799' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_799' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_799' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_18_s' pipeline 'PE3<15, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 2.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_800' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_800' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_800' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_17_s' pipeline 'PE3<15, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.06 seconds; current allocated memory: 2.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_801' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_801' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_801' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_16_s' pipeline 'PE3<15, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 2.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_802' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_802' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_802' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_15_s' pipeline 'PE3<15, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 2.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_805' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_805' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_805' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_14_s' pipeline 'PE3<15, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.15 seconds; current allocated memory: 2.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_806' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_806' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_806' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_13_s' pipeline 'PE3<15, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 2.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_807' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_807' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_807' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_12_s' pipeline 'PE3<15, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.97 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.11 seconds; current allocated memory: 2.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_810' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_810' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_810' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_11_s' pipeline 'PE3<15, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.1 seconds; current allocated memory: 2.984 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_811' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_811' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_811' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_10_s' pipeline 'PE3<15, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.09 seconds; current allocated memory: 2.986 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_768' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_768' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_768' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_9_s' pipeline 'PE3<15, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 2.988 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_769' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_769' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_769' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_8_s' pipeline 'PE3<15, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 2.990 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_773' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_773' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_773' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_7_s' pipeline 'PE3<15, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 2.992 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_774' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_774' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_774' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_6_s' pipeline 'PE3<15, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 2.994 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_775' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_775' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_775' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_5_s' pipeline 'PE3<15, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 2.996 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_776' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_776' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_776' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_4_s' pipeline 'PE3<15, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.19 seconds; current allocated memory: 2.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_777' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_777' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_777' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_3_s' pipeline 'PE3<15, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.09 seconds; current allocated memory: 3.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_780' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_780' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_780' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_2_s' pipeline 'PE3<15, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.002 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_796' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_796' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_796' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_1_s' pipeline 'PE3<15, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.1 seconds; current allocated memory: 3.004 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_15_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_812' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_812' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_812' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_15_0_s' pipeline 'PE3<15, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_15_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.08 seconds; current allocated memory: 3.006 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_736' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_736' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_736' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_31_s' pipeline 'PE3<16, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.23 seconds; current allocated memory: 3.008 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_738' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_738' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_738' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_30_s' pipeline 'PE3<16, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.010 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_740' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_740' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_740' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_29_s' pipeline 'PE3<16, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.012 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_741' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_741' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_741' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_28_s' pipeline 'PE3<16, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.98 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.03 seconds; current allocated memory: 3.014 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_742' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_742' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_742' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_27_s' pipeline 'PE3<16, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.016 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_743' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_743' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_743' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_26_s' pipeline 'PE3<16, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 3.018 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_745' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_745' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_745' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_25_s' pipeline 'PE3<16, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.020 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_747' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_747' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_747' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_24_s' pipeline 'PE3<16, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.022 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_749' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_749' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_749' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_23_s' pipeline 'PE3<16, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.12 seconds; current allocated memory: 3.024 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_750' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_750' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_750' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_22_s' pipeline 'PE3<16, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.026 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_751' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_751' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_751' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_21_s' pipeline 'PE3<16, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.028 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_752' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_752' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_752' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_20_s' pipeline 'PE3<16, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.030 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_754' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_754' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_754' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_19_s' pipeline 'PE3<16, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 3.032 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_755' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_755' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_755' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_18_s' pipeline 'PE3<16, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.07 seconds; current allocated memory: 3.034 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_756' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_756' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_756' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_17_s' pipeline 'PE3<16, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.036 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_760' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_760' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_760' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_16_s' pipeline 'PE3<16, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.11 seconds; current allocated memory: 3.038 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_761' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_761' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_761' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_15_s' pipeline 'PE3<16, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.040 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_762' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_762' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_762' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_14_s' pipeline 'PE3<16, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.042 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_763' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_763' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_763' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_13_s' pipeline 'PE3<16, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.043 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_764' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_764' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_764' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_12_s' pipeline 'PE3<16, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.05 seconds; current allocated memory: 3.045 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_765' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_765' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_765' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_11_s' pipeline 'PE3<16, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.12 seconds; current allocated memory: 3.047 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_766' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_766' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_766' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_10_s' pipeline 'PE3<16, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.12 seconds; current allocated memory: 3.049 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_727' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_727' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_727' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_9_s' pipeline 'PE3<16, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.051 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_728' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_728' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_728' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_8_s' pipeline 'PE3<16, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.053 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_729' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_729' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_729' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_7_s' pipeline 'PE3<16, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.055 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_730' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_730' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_730' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_6_s' pipeline 'PE3<16, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.057 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_732' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_732' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_732' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_5_s' pipeline 'PE3<16, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.059 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_733' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_733' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_733' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_4_s' pipeline 'PE3<16, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.01 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 3.061 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_735' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_735' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_735' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_3_s' pipeline 'PE3<16, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 3.063 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_739' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_739' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_739' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_2_s' pipeline 'PE3<16, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.065 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_753' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_753' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_753' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_1_s' pipeline 'PE3<16, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.067 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_16_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_767' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_767' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_767' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_16_0_s' pipeline 'PE3<16, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_16_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.069 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_694' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_694' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_694' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_31_s' pipeline 'PE3<17, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.23 seconds; current allocated memory: 3.071 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_695' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_695' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_695' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_30_s' pipeline 'PE3<17, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.073 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_697' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_697' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_697' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_29_s' pipeline 'PE3<17, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.075 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_699' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_699' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_699' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_28_s' pipeline 'PE3<17, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.077 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_700' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_700' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_700' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_27_s' pipeline 'PE3<17, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.079 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_701' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_701' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_701' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_26_s' pipeline 'PE3<17, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.081 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_702' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_702' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_702' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_25_s' pipeline 'PE3<17, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.08 seconds; current allocated memory: 3.083 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_703' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_703' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_703' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_24_s' pipeline 'PE3<17, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 3.085 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_706' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_706' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_706' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_23_s' pipeline 'PE3<17, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.087 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_707' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_707' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_707' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_22_s' pipeline 'PE3<17, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.089 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_708' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_708' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_708' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_21_s' pipeline 'PE3<17, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.091 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_709' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_709' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_709' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_20_s' pipeline 'PE3<17, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.093 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_712' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_712' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_712' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_19_s' pipeline 'PE3<17, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 3.095 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_713' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_713' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_713' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_18_s' pipeline 'PE3<17, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 3.097 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_714' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_714' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_714' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_17_s' pipeline 'PE3<17, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.099 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_716' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_716' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_716' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_16_s' pipeline 'PE3<17, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.100 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_717' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_717' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_717' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_15_s' pipeline 'PE3<17, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.102 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_719' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_719' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_719' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_14_s' pipeline 'PE3<17, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.104 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_720' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_720' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_720' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_13_s' pipeline 'PE3<17, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.106 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_721' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_721' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_721' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_12_s' pipeline 'PE3<17, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.108 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_723' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_723' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_723' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_11_s' pipeline 'PE3<17, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.110 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_724' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_724' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_724' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_10_s' pipeline 'PE3<17, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.112 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_682' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_682' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_682' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_9_s' pipeline 'PE3<17, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.08 seconds; current allocated memory: 3.114 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_683' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_683' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_683' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_8_s' pipeline 'PE3<17, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.116 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_686' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_686' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_686' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_7_s' pipeline 'PE3<17, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 3.118 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_687' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_687' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_687' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_6_s' pipeline 'PE3<17, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.120 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_688' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_688' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_688' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_5_s' pipeline 'PE3<17, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.122 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_689' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_689' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_689' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_4_s' pipeline 'PE3<17, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.124 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_691' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_691' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_691' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_3_s' pipeline 'PE3<17, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.1 seconds; current allocated memory: 3.126 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_696' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_696' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_696' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_2_s' pipeline 'PE3<17, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.128 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_711' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_711' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_711' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_1_s' pipeline 'PE3<17, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.130 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_17_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_725' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_725' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_725' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_17_0_s' pipeline 'PE3<17, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_17_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.132 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_646' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_646' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_646' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_31_s' pipeline 'PE3<18, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.134 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_650' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_650' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_650' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_30_s' pipeline 'PE3<18, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.136 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_652' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_652' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_652' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_29_s' pipeline 'PE3<18, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.138 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_653' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_653' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_653' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_28_s' pipeline 'PE3<18, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.140 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_654' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_654' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_654' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_27_s' pipeline 'PE3<18, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.142 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_655' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_655' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_655' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_26_s' pipeline 'PE3<18, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.144 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_656' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_656' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_25_s' pipeline 'PE3<18, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.146 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_657' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_657' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_657' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_24_s' pipeline 'PE3<18, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.148 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_658' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_658' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_658' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_23_s' pipeline 'PE3<18, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.150 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_661' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_661' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_661' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_22_s' pipeline 'PE3<18, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.152 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_663' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_663' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_663' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_21_s' pipeline 'PE3<18, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.154 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_664' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_664' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_664' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_20_s' pipeline 'PE3<18, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.156 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_666' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_666' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_666' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_19_s' pipeline 'PE3<18, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.158 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_667' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_667' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_667' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_18_s' pipeline 'PE3<18, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.160 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_668' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_668' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_668' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_17_s' pipeline 'PE3<18, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.02 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.1 seconds; current allocated memory: 3.162 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_669' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_669' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_669' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_16_s' pipeline 'PE3<18, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.04 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.1 seconds; current allocated memory: 3.164 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_671' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_671' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_671' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_15_s' pipeline 'PE3<18, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.165 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_673' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_673' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_673' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_14_s' pipeline 'PE3<18, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.167 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_674' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_674' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_674' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_13_s' pipeline 'PE3<18, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.169 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_677' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_677' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_677' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_12_s' pipeline 'PE3<18, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.12 seconds; current allocated memory: 3.171 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_678' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_678' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_678' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_11_s' pipeline 'PE3<18, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.09 seconds; current allocated memory: 3.173 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_679' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_679' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_679' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_10_s' pipeline 'PE3<18, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.175 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_639' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_639' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_639' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_9_s' pipeline 'PE3<18, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.177 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_640' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_640' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_640' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_8_s' pipeline 'PE3<18, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.179 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_641' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_641' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_641' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_7_s' pipeline 'PE3<18, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.181 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_642' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_642' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_642' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_6_s' pipeline 'PE3<18, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.183 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_643' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_643' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_643' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_5_s' pipeline 'PE3<18, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 3.185 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_644' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_644' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_644' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_4_s' pipeline 'PE3<18, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.12 seconds; current allocated memory: 3.187 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_645' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_645' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_645' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_3_s' pipeline 'PE3<18, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.189 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_651' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_651' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_651' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_2_s' pipeline 'PE3<18, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.191 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_665' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_665' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_665' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_1_s' pipeline 'PE3<18, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.193 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_18_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_680' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_680' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_680' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_18_0_s' pipeline 'PE3<18, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_18_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.195 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_605' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_605' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_31_s' pipeline 'PE3<19, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.197 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_606' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_606' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_30_s' pipeline 'PE3<19, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.199 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_609' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_609' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_29_s' pipeline 'PE3<19, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.201 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_610' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_610' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_28_s' pipeline 'PE3<19, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.203 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_612' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_612' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_27_s' pipeline 'PE3<19, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.205 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_613' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_613' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_26_s' pipeline 'PE3<19, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.207 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_614' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_614' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_25_s' pipeline 'PE3<19, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.11 seconds; current allocated memory: 3.209 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_616' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_616' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_24_s' pipeline 'PE3<19, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.03 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.11 seconds; current allocated memory: 3.211 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_617' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_617' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_23_s' pipeline 'PE3<19, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.213 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_618' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_618' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_22_s' pipeline 'PE3<19, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.215 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_619' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_619' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_21_s' pipeline 'PE3<19, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.217 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_620' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_620' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_20_s' pipeline 'PE3<19, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.219 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_624' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_624' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_624' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_19_s' pipeline 'PE3<19, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.221 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_625' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_625' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_625' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_18_s' pipeline 'PE3<19, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 3.223 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_627' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_627' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_627' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_17_s' pipeline 'PE3<19, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.224 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_628' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_628' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_628' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_16_s' pipeline 'PE3<19, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.226 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_629' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_629' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_629' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_15_s' pipeline 'PE3<19, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.228 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_630' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_630' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_630' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_14_s' pipeline 'PE3<19, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.230 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_631' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_631' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_631' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_13_s' pipeline 'PE3<19, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.232 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_632' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_632' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_12_s' pipeline 'PE3<19, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.234 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_633' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_633' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_11_s' pipeline 'PE3<19, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.236 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_636' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_636' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_10_s' pipeline 'PE3<19, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.238 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_596' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_596' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_596' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_9_s' pipeline 'PE3<19, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.240 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_597' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_597' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_597' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_8_s' pipeline 'PE3<19, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.15 seconds; current allocated memory: 3.242 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_598' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_598' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_598' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_7_s' pipeline 'PE3<19, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.244 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_600' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_600' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_600' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_6_s' pipeline 'PE3<19, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.246 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_601' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_601' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_601' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_5_s' pipeline 'PE3<19, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.248 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_602' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_602' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_4_s' pipeline 'PE3<19, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.250 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_603' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_603' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_3_s' pipeline 'PE3<19, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.252 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_607' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_607' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_2_s' pipeline 'PE3<19, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.254 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_622' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_622' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_622' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_1_s' pipeline 'PE3<19, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.1 seconds; current allocated memory: 3.256 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_19_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_638' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_638' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_19_0_s' pipeline 'PE3<19, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_19_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.258 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_517' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_517' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_31_s' pipeline 'PE3<20, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.260 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_518' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_518' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_30_s' pipeline 'PE3<20, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.262 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_520' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_520' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_29_s' pipeline 'PE3<20, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.264 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_521' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_521' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_28_s' pipeline 'PE3<20, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.266 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_522' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_522' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_27_s' pipeline 'PE3<20, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.268 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_523' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_523' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_26_s' pipeline 'PE3<20, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.270 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_527' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_527' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_25_s' pipeline 'PE3<20, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.272 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_528' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_528' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_24_s' pipeline 'PE3<20, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.274 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_529' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_529' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_23_s' pipeline 'PE3<20, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.276 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_530' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_530' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_22_s' pipeline 'PE3<20, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.278 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_531' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_531' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_21_s' pipeline 'PE3<20, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.280 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_532' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_532' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_20_s' pipeline 'PE3<20, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.282 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_534' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_534' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_19_s' pipeline 'PE3<20, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.284 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_535' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_535' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_18_s' pipeline 'PE3<20, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.286 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_538' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_538' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_17_s' pipeline 'PE3<20, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 3.288 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_541' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_541' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_16_s' pipeline 'PE3<20, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.16 seconds; current allocated memory: 3.290 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_542' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_542' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_15_s' pipeline 'PE3<20, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.11 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.292 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_543' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_543' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_14_s' pipeline 'PE3<20, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.07 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.294 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_544' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_544' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_13_s' pipeline 'PE3<20, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.296 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_545' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_545' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_12_s' pipeline 'PE3<20, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.298 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_546' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_546' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_546' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_11_s' pipeline 'PE3<20, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.300 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_547' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_547' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_10_s' pipeline 'PE3<20, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.302 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_507' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_507' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_9_s' pipeline 'PE3<20, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 3.305 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_508' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_508' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_8_s' pipeline 'PE3<20, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.06 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.307 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_509' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_509' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_7_s' pipeline 'PE3<20, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.309 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_510' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_510' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_6_s' pipeline 'PE3<20, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.311 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_513' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_513' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_5_s' pipeline 'PE3<20, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.313 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_514' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_514' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_4_s' pipeline 'PE3<20, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.315 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_516' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_516' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_3_s' pipeline 'PE3<20, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.317 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_519' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_519' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_2_s' pipeline 'PE3<20, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.319 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_533' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_533' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_1_s' pipeline 'PE3<20, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.321 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_20_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_550' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_550' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_20_0_s' pipeline 'PE3<20, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_20_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.05 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.323 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_474' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_474' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_31_s' pipeline 'PE3<21, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.325 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_475' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_475' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_30_s' pipeline 'PE3<21, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.327 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_478' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_478' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_29_s' pipeline 'PE3<21, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.329 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_479' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_479' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_28_s' pipeline 'PE3<21, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.331 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_480' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_480' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_27_s' pipeline 'PE3<21, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.333 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_481' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_481' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_26_s' pipeline 'PE3<21, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.335 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_483' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_483' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_25_s' pipeline 'PE3<21, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.13 seconds; current allocated memory: 3.337 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_484' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_484' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_24_s' pipeline 'PE3<21, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.340 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_486' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_486' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_23_s' pipeline 'PE3<21, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.26 seconds; current allocated memory: 3.342 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_487' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_487' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_22_s' pipeline 'PE3<21, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.344 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_489' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_489' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_21_s' pipeline 'PE3<21, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.346 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_490' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_490' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_20_s' pipeline 'PE3<21, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.14 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.348 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_492' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_492' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_19_s' pipeline 'PE3<21, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.350 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_494' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_494' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_18_s' pipeline 'PE3<21, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.352 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_495' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_495' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_17_s' pipeline 'PE3<21, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.18 seconds; current allocated memory: 3.354 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_496' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_496' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_16_s' pipeline 'PE3<21, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.356 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_497' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_497' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_15_s' pipeline 'PE3<21, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.358 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_499' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_499' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_14_s' pipeline 'PE3<21, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 3.360 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_501' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_501' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_13_s' pipeline 'PE3<21, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.362 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_502' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_502' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_12_s' pipeline 'PE3<21, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.364 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_503' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_503' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_11_s' pipeline 'PE3<21, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.14 seconds; current allocated memory: 3.366 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_505' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_505' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_10_s' pipeline 'PE3<21, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.26 seconds; current allocated memory: 3.368 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_464' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_464' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_9_s' pipeline 'PE3<21, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.370 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_465' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_465' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_8_s' pipeline 'PE3<21, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.372 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_466' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_466' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_7_s' pipeline 'PE3<21, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.375 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_467' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_467' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_6_s' pipeline 'PE3<21, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 3.377 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_468' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_468' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_5_s' pipeline 'PE3<21, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.379 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_469' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_469' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_4_s' pipeline 'PE3<21, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.381 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_473' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_473' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_3_s' pipeline 'PE3<21, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.09 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.383 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_477' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_477' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_2_s' pipeline 'PE3<21, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.385 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_491' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_491' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_1_s' pipeline 'PE3<21, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.387 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_21_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_506' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_506' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_21_0_s' pipeline 'PE3<21, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_21_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.23 seconds; current allocated memory: 3.389 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_429' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_429' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_31_s' pipeline 'PE3<22, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.391 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_431' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_431' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_30_s' pipeline 'PE3<22, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.393 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_433' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_433' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_29_s' pipeline 'PE3<22, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.395 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_434' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_434' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_28_s' pipeline 'PE3<22, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.397 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_435' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_435' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_27_s' pipeline 'PE3<22, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.399 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_436' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_436' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_26_s' pipeline 'PE3<22, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.401 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_440' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_440' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_25_s' pipeline 'PE3<22, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.403 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_441' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_441' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_24_s' pipeline 'PE3<22, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.21 seconds; current allocated memory: 3.405 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_442' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_442' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_23_s' pipeline 'PE3<22, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.26 seconds; current allocated memory: 3.407 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_443' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_443' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_22_s' pipeline 'PE3<22, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.08 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.17 seconds; current allocated memory: 3.409 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_445' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_445' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_21_s' pipeline 'PE3<22, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.411 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_446' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_446' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_20_s' pipeline 'PE3<22, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.414 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_449' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_449' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_19_s' pipeline 'PE3<22, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 3.416 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_450' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_450' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_18_s' pipeline 'PE3<22, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.49 seconds; current allocated memory: 3.418 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_452' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_452' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_17_s' pipeline 'PE3<22, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.420 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_453' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_453' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_16_s' pipeline 'PE3<22, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.422 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_454' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_454' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_15_s' pipeline 'PE3<22, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.424 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_455' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_455' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_14_s' pipeline 'PE3<22, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.426 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_456' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_456' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_13_s' pipeline 'PE3<22, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.428 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_458' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_458' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_12_s' pipeline 'PE3<22, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.430 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_460' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_460' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_11_s' pipeline 'PE3<22, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.432 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_461' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_461' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_10_s' pipeline 'PE3<22, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.434 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_420' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_420' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_9_s' pipeline 'PE3<22, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.436 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_421' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_421' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_8_s' pipeline 'PE3<22, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.438 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_422' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_422' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_7_s' pipeline 'PE3<22, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.440 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_423' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_423' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_6_s' pipeline 'PE3<22, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.442 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_424' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_424' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_5_s' pipeline 'PE3<22, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.445 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_427' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_427' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_4_s' pipeline 'PE3<22, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.447 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_428' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_428' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_3_s' pipeline 'PE3<22, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.449 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_432' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_432' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_2_s' pipeline 'PE3<22, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.15 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.451 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_447' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_447' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_1_s' pipeline 'PE3<22, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.453 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_22_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_462' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_462' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_22_0_s' pipeline 'PE3<22, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_22_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.455 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_385' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_385' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_31_s' pipeline 'PE3<23, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.457 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_386' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_386' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_30_s' pipeline 'PE3<23, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.459 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_390' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_390' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_29_s' pipeline 'PE3<23, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.1 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.2 seconds; current allocated memory: 3.461 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_391' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_391' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_28_s' pipeline 'PE3<23, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.463 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_392' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_392' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_27_s' pipeline 'PE3<23, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.465 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_394' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_394' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_26_s' pipeline 'PE3<23, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.467 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_395' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_395' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_25_s' pipeline 'PE3<23, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.469 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_396' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_396' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_24_s' pipeline 'PE3<23, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.471 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_397' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_397' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_23_s' pipeline 'PE3<23, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.473 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_398' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_398' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_22_s' pipeline 'PE3<23, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.476 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_399' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_399' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_21_s' pipeline 'PE3<23, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.478 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_400' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_400' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_20_s' pipeline 'PE3<23, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.480 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_406' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_406' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_19_s' pipeline 'PE3<23, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.482 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_407' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_407' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_18_s' pipeline 'PE3<23, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.484 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_408' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_408' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_17_s' pipeline 'PE3<23, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.486 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_409' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_409' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_16_s' pipeline 'PE3<23, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.488 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_410' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_410' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_15_s' pipeline 'PE3<23, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.16 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.490 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_411' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_411' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_14_s' pipeline 'PE3<23, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.13 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.22 seconds; current allocated memory: 3.492 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_412' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_412' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_13_s' pipeline 'PE3<23, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.494 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_414' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_414' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_12_s' pipeline 'PE3<23, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.496 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_416' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_416' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_11_s' pipeline 'PE3<23, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.498 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_418' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_418' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_10_s' pipeline 'PE3<23, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.500 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_376' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_376' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_9_s' pipeline 'PE3<23, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.502 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_378' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_378' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_8_s' pipeline 'PE3<23, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.504 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_379' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_379' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_7_s' pipeline 'PE3<23, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.506 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_380' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_380' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_6_s' pipeline 'PE3<23, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.03 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.509 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_381' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_381' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_5_s' pipeline 'PE3<23, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.35 seconds; current allocated memory: 3.511 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_383' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_383' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_4_s' pipeline 'PE3<23, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.513 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_384' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_384' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_3_s' pipeline 'PE3<23, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.515 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_387' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_387' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_2_s' pipeline 'PE3<23, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.517 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_405' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_405' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_1_s' pipeline 'PE3<23, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.519 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_23_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_419' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_419' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_23_0_s' pipeline 'PE3<23, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_23_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.26 seconds; current allocated memory: 3.521 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_342' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_342' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_31_s' pipeline 'PE3<24, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.523 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_343' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_343' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_30_s' pipeline 'PE3<24, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.525 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_345' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_345' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_29_s' pipeline 'PE3<24, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 3.527 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_346' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_346' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_28_s' pipeline 'PE3<24, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.529 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_349' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_349' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_27_s' pipeline 'PE3<24, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.531 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_350' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_350' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_26_s' pipeline 'PE3<24, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.533 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_351' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_351' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_25_s' pipeline 'PE3<24, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.535 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_353' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_353' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_24_s' pipeline 'PE3<24, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.537 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_354' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_354' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_23_s' pipeline 'PE3<24, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.12 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.19 seconds; current allocated memory: 3.540 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_355' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_355' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_22_s' pipeline 'PE3<24, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.542 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_356' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_356' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_21_s' pipeline 'PE3<24, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.544 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_357' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_357' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_20_s' pipeline 'PE3<24, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.546 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_361' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_361' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_19_s' pipeline 'PE3<24, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.548 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_363' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_363' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_18_s' pipeline 'PE3<24, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.550 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_364' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_364' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_17_s' pipeline 'PE3<24, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.552 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_366' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_366' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_16_s' pipeline 'PE3<24, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.19 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.554 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_367' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_367' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_15_s' pipeline 'PE3<24, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.556 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_368' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_368' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_14_s' pipeline 'PE3<24, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.558 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_369' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_369' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_13_s' pipeline 'PE3<24, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.560 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_370' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_370' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_12_s' pipeline 'PE3<24, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.562 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_372' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_372' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_11_s' pipeline 'PE3<24, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.564 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_373' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_373' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_10_s' pipeline 'PE3<24, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.35 seconds; current allocated memory: 3.566 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_332' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_332' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_9_s' pipeline 'PE3<24, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.568 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_333' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_333' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_8_s' pipeline 'PE3<24, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.571 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_335' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_335' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_7_s' pipeline 'PE3<24, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.573 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_336' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_336' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_6_s' pipeline 'PE3<24, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.575 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_338' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_338' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_5_s' pipeline 'PE3<24, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.577 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_339' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_339' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_4_s' pipeline 'PE3<24, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.579 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_341' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_341' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_3_s' pipeline 'PE3<24, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.581 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_344' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_344' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_2_s' pipeline 'PE3<24, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.583 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_358' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_358' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_1_s' pipeline 'PE3<24, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.585 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_24_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_374' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_374' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_24_0_s' pipeline 'PE3<24, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_24_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.587 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_298' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_298' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_31_s' pipeline 'PE3<25, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.589 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_299' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_299' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_30_s' pipeline 'PE3<25, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.591 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_301' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_301' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_29_s' pipeline 'PE3<25, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.593 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_303' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_303' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_28_s' pipeline 'PE3<25, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.595 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_305' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_305' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_27_s' pipeline 'PE3<25, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.18 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.23 seconds; current allocated memory: 3.597 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_306' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_306' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_26_s' pipeline 'PE3<25, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.599 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_308' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_308' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_25_s' pipeline 'PE3<25, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.602 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_309' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_309' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_24_s' pipeline 'PE3<25, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.604 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_310' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_310' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_23_s' pipeline 'PE3<25, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.606 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_311' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_311' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_22_s' pipeline 'PE3<25, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.608 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_312' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_312' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_21_s' pipeline 'PE3<25, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.610 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_313' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_313' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_20_s' pipeline 'PE3<25, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.612 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_318' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_318' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_19_s' pipeline 'PE3<25, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.17 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.25 seconds; current allocated memory: 3.614 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_319' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_319' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_18_s' pipeline 'PE3<25, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.616 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_320' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_320' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_17_s' pipeline 'PE3<25, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.618 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_322' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_322' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_16_s' pipeline 'PE3<25, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 3.620 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_323' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_323' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_15_s' pipeline 'PE3<25, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.56 seconds; current allocated memory: 3.622 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_324' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_324' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_14_s' pipeline 'PE3<25, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.624 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_325' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_325' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_13_s' pipeline 'PE3<25, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.626 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_327' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_327' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_12_s' pipeline 'PE3<25, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.628 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_329' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_329' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_11_s' pipeline 'PE3<25, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.630 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_330' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_330' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_10_s' pipeline 'PE3<25, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.632 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_288' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_288' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_9_s' pipeline 'PE3<25, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.635 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_289' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_289' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_8_s' pipeline 'PE3<25, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.637 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_291' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_291' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_7_s' pipeline 'PE3<25, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.639 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_292' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_292' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_6_s' pipeline 'PE3<25, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.641 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_295' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_295' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_5_s' pipeline 'PE3<25, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.27 seconds; current allocated memory: 3.643 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_296' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_296' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_4_s' pipeline 'PE3<25, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.645 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_297' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_297' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_3_s' pipeline 'PE3<25, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.647 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_300' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_300' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_2_s' pipeline 'PE3<25, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.649 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_317' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_317' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_1_s' pipeline 'PE3<25, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.651 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_25_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_331' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_331' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_25_0_s' pipeline 'PE3<25, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_25_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.653 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_255' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_255' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_31_s' pipeline 'PE3<26, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.655 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_256' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_256' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_30_s' pipeline 'PE3<26, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.24 seconds; current allocated memory: 3.657 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_258' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_258' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_29_s' pipeline 'PE3<26, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.659 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_259' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_259' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_28_s' pipeline 'PE3<26, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.661 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_261' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_261' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_27_s' pipeline 'PE3<26, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.663 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_262' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_262' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_26_s' pipeline 'PE3<26, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.666 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_263' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_263' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_25_s' pipeline 'PE3<26, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.668 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_264' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_264' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_24_s' pipeline 'PE3<26, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.670 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_268' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_268' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_23_s' pipeline 'PE3<26, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.672 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_269' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_269' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_22_s' pipeline 'PE3<26, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.674 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_270' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_270' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_21_s' pipeline 'PE3<26, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.676 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_272' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_272' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_20_s' pipeline 'PE3<26, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.678 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_274' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_274' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_19_s' pipeline 'PE3<26, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.680 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_275' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_275' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_18_s' pipeline 'PE3<26, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.682 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_276' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_276' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_17_s' pipeline 'PE3<26, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.684 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_277' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_277' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_16_s' pipeline 'PE3<26, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.686 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_279' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_279' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_15_s' pipeline 'PE3<26, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.21 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.26 seconds; current allocated memory: 3.688 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_281' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_281' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_14_s' pipeline 'PE3<26, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.690 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_283' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_283' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_13_s' pipeline 'PE3<26, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.692 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_284' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_284' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_12_s' pipeline 'PE3<26, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.694 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_285' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_285' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_11_s' pipeline 'PE3<26, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.696 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_286' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_286' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_10_s' pipeline 'PE3<26, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.699 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_244' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_244' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_9_s' pipeline 'PE3<26, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.701 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_245' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_245' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_8_s' pipeline 'PE3<26, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.703 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_246' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_246' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_7_s' pipeline 'PE3<26, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.705 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_247' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_247' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_6_s' pipeline 'PE3<26, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.707 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_250' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_250' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_5_s' pipeline 'PE3<26, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.709 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_251' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_251' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_4_s' pipeline 'PE3<26, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.711 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_253' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_253' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_3_s' pipeline 'PE3<26, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.713 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_257' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_257' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_2_s' pipeline 'PE3<26, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.715 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_273' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_273' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_1_s' pipeline 'PE3<26, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.717 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_26_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_287' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_287' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_26_0_s' pipeline 'PE3<26, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_26_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.719 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_210' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_210' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_31_s' pipeline 'PE3<27, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.721 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_212' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_212' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_30_s' pipeline 'PE3<27, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.26 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.723 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_214' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_214' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_29_s' pipeline 'PE3<27, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.27 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.725 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_216' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_216' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_28_s' pipeline 'PE3<27, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.727 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_218' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_218' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_27_s' pipeline 'PE3<27, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.730 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_219' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_219' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_26_s' pipeline 'PE3<27, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.732 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_220' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_220' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_25_s' pipeline 'PE3<27, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.734 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_221' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_221' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_24_s' pipeline 'PE3<27, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.2 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.736 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_222' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_222' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_23_s' pipeline 'PE3<27, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.738 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_223' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_223' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_22_s' pipeline 'PE3<27, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.741 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_225' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_225' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_21_s' pipeline 'PE3<27, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.743 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_227' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_227' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_20_s' pipeline 'PE3<27, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.745 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_230' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_230' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_19_s' pipeline 'PE3<27, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.748 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_231' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_231' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_18_s' pipeline 'PE3<27, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.750 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_232' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_232' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_17_s' pipeline 'PE3<27, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.752 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_233' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_233' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_16_s' pipeline 'PE3<27, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.29 seconds; current allocated memory: 3.754 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_234' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_234' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_15_s' pipeline 'PE3<27, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.756 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_235' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_235' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_14_s' pipeline 'PE3<27, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.758 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_236' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_236' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_13_s' pipeline 'PE3<27, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.58 seconds; current allocated memory: 3.760 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_239' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_239' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_12_s' pipeline 'PE3<27, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.762 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_240' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_240' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_11_s' pipeline 'PE3<27, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.764 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_242' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_242' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_10_s' pipeline 'PE3<27, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.49 seconds; current allocated memory: 3.766 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_201' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_201' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_9_s' pipeline 'PE3<27, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.28 seconds; current allocated memory: 3.768 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_202' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_202' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_8_s' pipeline 'PE3<27, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.770 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_203' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_203' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_7_s' pipeline 'PE3<27, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.772 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_206' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_206' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_6_s' pipeline 'PE3<27, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.774 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_207' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_207' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_5_s' pipeline 'PE3<27, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.777 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_208' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_208' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_4_s' pipeline 'PE3<27, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.779 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_209' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_209' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_3_s' pipeline 'PE3<27, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.781 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_213' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_213' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_2_s' pipeline 'PE3<27, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.783 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_228' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_228' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_1_s' pipeline 'PE3<27, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.785 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_27_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_243' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_243' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_27_0_s' pipeline 'PE3<27, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_27_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.3 seconds; current allocated memory: 3.787 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_166' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_166' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_31_s' pipeline 'PE3<28, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.22 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.33 seconds; current allocated memory: 3.789 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_168' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_168' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_30_s' pipeline 'PE3<28, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.791 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_172' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_172' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_29_s' pipeline 'PE3<28, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.793 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_173' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_173' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_28_s' pipeline 'PE3<28, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.795 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_174' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_174' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_27_s' pipeline 'PE3<28, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.797 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_175' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_175' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_26_s' pipeline 'PE3<28, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.799 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_176' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_176' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_25_s' pipeline 'PE3<28, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.801 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_177' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_177' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_24_s' pipeline 'PE3<28, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.803 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_178' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_178' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_23_s' pipeline 'PE3<28, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.805 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_180' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_180' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_22_s' pipeline 'PE3<28, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.807 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_181' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_181' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_21_s' pipeline 'PE3<28, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.53 seconds; current allocated memory: 3.810 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_183' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_183' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_20_s' pipeline 'PE3<28, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 3.812 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_186' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_186' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_19_s' pipeline 'PE3<28, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.814 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_187' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_187' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_18_s' pipeline 'PE3<28, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.25 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.31 seconds; current allocated memory: 3.816 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_188' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_188' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_17_s' pipeline 'PE3<28, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.818 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_189' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_189' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_16_s' pipeline 'PE3<28, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.4 seconds; current allocated memory: 3.820 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_190' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_190' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_15_s' pipeline 'PE3<28, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.822 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_194' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_194' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_14_s' pipeline 'PE3<28, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.824 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_195' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_195' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_13_s' pipeline 'PE3<28, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.826 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_196' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_196' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_12_s' pipeline 'PE3<28, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.828 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_197' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_197' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_11_s' pipeline 'PE3<28, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.55 seconds; current allocated memory: 3.830 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_199' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_199' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_10_s' pipeline 'PE3<28, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.32 seconds; current allocated memory: 3.832 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_158' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_158' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_9_s' pipeline 'PE3<28, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 3.834 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_159' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_159' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_8_s' pipeline 'PE3<28, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.836 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_161' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_161' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_7_s' pipeline 'PE3<28, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.838 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_162' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_162' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_6_s' pipeline 'PE3<28, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.6 seconds; current allocated memory: 3.841 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_163' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_163' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_5_s' pipeline 'PE3<28, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.843 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_164' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_164' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_4_s' pipeline 'PE3<28, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.845 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_165' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_165' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_3_s' pipeline 'PE3<28, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.847 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_169' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_169' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_2_s' pipeline 'PE3<28, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.849 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_185' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_185' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_1_s' pipeline 'PE3<28, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.55 seconds; current allocated memory: 3.851 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_28_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_200' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_200' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_28_0_s' pipeline 'PE3<28, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_28_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.853 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_122' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_122' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_31_s' pipeline 'PE3<29, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.855 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_123' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_123' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_30_s' pipeline 'PE3<29, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.857 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_125' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_125' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_29_s' pipeline 'PE3<29, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.859 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_127' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_127' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_28_s' pipeline 'PE3<29, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.861 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_131' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_131' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_27_s' pipeline 'PE3<29, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.35 seconds; current allocated memory: 3.863 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_132' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_132' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_26_s' pipeline 'PE3<29, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.865 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_133' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_133' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_25_s' pipeline 'PE3<29, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.867 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_134' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_134' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_24_s' pipeline 'PE3<29, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.869 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_135' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_135' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_23_s' pipeline 'PE3<29, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.871 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_136' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_136' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_22_s' pipeline 'PE3<29, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.5 seconds; current allocated memory: 3.874 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_139' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_139' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_21_s' pipeline 'PE3<29, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 3.876 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_140' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_140' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_20_s' pipeline 'PE3<29, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 3.878 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_142' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_142' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_19_s' pipeline 'PE3<29, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.880 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_145' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_145' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_18_s' pipeline 'PE3<29, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.38 seconds; current allocated memory: 3.882 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_146' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_146' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_17_s' pipeline 'PE3<29, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.5 seconds; current allocated memory: 3.884 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_147' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_147' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_16_s' pipeline 'PE3<29, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.886 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_148' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_148' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_15_s' pipeline 'PE3<29, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.888 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_150' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_150' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_14_s' pipeline 'PE3<29, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.890 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_151' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_151' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_13_s' pipeline 'PE3<29, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 3.892 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_152' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_152' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_12_s' pipeline 'PE3<29, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.894 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_153' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_153' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_11_s' pipeline 'PE3<29, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.896 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_154' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_154' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_10_s' pipeline 'PE3<29, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.56 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.71 seconds; current allocated memory: 3.898 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_112' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_112' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_9_s' pipeline 'PE3<29, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.54 seconds; current allocated memory: 3.900 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_113' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_113' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_8_s' pipeline 'PE3<29, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.902 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_116' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_116' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_7_s' pipeline 'PE3<29, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.99 seconds. CPU system time: 0.09 seconds. Elapsed time: 3.19 seconds; current allocated memory: 3.905 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_117' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_117' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_6_s' pipeline 'PE3<29, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.907 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_119' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_119' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_5_s' pipeline 'PE3<29, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.909 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_120' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_120' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_4_s' pipeline 'PE3<29, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.34 seconds; current allocated memory: 3.911 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_121' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_121' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_3_s' pipeline 'PE3<29, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.42 seconds; current allocated memory: 3.913 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_124' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_124' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_2_s' pipeline 'PE3<29, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.36 seconds; current allocated memory: 3.915 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_141' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_141' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_1_s' pipeline 'PE3<29, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.43 seconds; current allocated memory: 3.917 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_29_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_156' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_156' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_29_0_s' pipeline 'PE3<29, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_29_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.45 seconds; current allocated memory: 3.919 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_36' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_36' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_31_s' pipeline 'PE3<30, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.33 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 3.921 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_37' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_37' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_30_s' pipeline 'PE3<30, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.32 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.923 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_40' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_40' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_29_s' pipeline 'PE3<30, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.3 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.37 seconds; current allocated memory: 3.925 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_41' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_41' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_28_s' pipeline 'PE3<30, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.31 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.927 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_42' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_42' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_27_s' pipeline 'PE3<30, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.23 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.39 seconds; current allocated memory: 3.929 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_43' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_43' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_26_s' pipeline 'PE3<30, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.28 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.41 seconds; current allocated memory: 3.931 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_45' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_45' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_25_s' pipeline 'PE3<30, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.933 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_46' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_46' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_24_s' pipeline 'PE3<30, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 3.936 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_48' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_48' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_23_s' pipeline 'PE3<30, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.49 seconds; current allocated memory: 3.938 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_50' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_50' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_22_s' pipeline 'PE3<30, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.55 seconds; current allocated memory: 3.940 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_51' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_51' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_21_s' pipeline 'PE3<30, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.942 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_52' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_52' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_20_s' pipeline 'PE3<30, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.29 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.35 seconds; current allocated memory: 3.944 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_54' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_54' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_19_s' pipeline 'PE3<30, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.946 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_55' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_55' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_18_s' pipeline 'PE3<30, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.5 seconds; current allocated memory: 3.948 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_57' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_57' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_17_s' pipeline 'PE3<30, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.44 seconds; current allocated memory: 3.950 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_58' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_58' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_16_s' pipeline 'PE3<30, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.952 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_59' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_59' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_15_s' pipeline 'PE3<30, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.44 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.55 seconds; current allocated memory: 3.954 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_62' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_62' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_14_s' pipeline 'PE3<30, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.6 seconds; current allocated memory: 3.956 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_63' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_63' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_13_s' pipeline 'PE3<30, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.36 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.958 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_64' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_64' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_12_s' pipeline 'PE3<30, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.59 seconds; current allocated memory: 3.960 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_65' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_65' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_11_s' pipeline 'PE3<30, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.962 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_66' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_66' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_10_s' pipeline 'PE3<30, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.46 seconds; current allocated memory: 3.964 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1014' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1014' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1014' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_9_s' pipeline 'PE3<30, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.54 seconds; current allocated memory: 3.967 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_4' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_8_s' pipeline 'PE3<30, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.52 seconds; current allocated memory: 3.969 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_15' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_7_s' pipeline 'PE3<30, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.55 seconds; current allocated memory: 3.971 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_26' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_6_s' pipeline 'PE3<30, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.973 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_31' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_5_s' pipeline 'PE3<30, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.975 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_33' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_33' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_4_s' pipeline 'PE3<30, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.11 seconds. Elapsed time: 2.49 seconds; current allocated memory: 3.977 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_35' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_35' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_3_s' pipeline 'PE3<30, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.54 seconds; current allocated memory: 3.979 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_39' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_39' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_2_s' pipeline 'PE3<30, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.5 seconds; current allocated memory: 3.981 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_53' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_53' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_1_s' pipeline 'PE3<30, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.983 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_30_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_67' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_67' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_30_0_s' pipeline 'PE3<30, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_30_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.985 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_31_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_659' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_659' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_659' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_31_s' pipeline 'PE3<31, 31>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_31_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.35 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.56 seconds; current allocated memory: 3.987 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_30_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_693' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_693' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_693' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_30_s' pipeline 'PE3<31, 30>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_30_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.48 seconds; current allocated memory: 3.989 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_29_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_726' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_726' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_726' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_29_s' pipeline 'PE3<31, 29>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_29_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.53 seconds; current allocated memory: 3.991 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_28_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_737' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_737' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_737' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_28_s' pipeline 'PE3<31, 28>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_28_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.34 seconds. CPU system time: 0.09 seconds. Elapsed time: 2.56 seconds; current allocated memory: 3.993 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_27_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_748' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_748' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_748' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_27_s' pipeline 'PE3<31, 27>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_27_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 3.995 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_26_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_759' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_759' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_759' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_26_s' pipeline 'PE3<31, 26>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_26_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.47 seconds; current allocated memory: 3.998 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_25_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_770' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_770' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_770' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_25_s' pipeline 'PE3<31, 25>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_25_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 4.000 GB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_24_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_781' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_781' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_781' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_24_s' pipeline 'PE3<31, 24>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_24_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.48 seconds; current allocated memory: 1.686 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_23_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_792' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_792' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_792' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_23_s' pipeline 'PE3<31, 23>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_23_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.53 seconds; current allocated memory: 3.792 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_22_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_804' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_804' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_804' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_22_s' pipeline 'PE3<31, 22>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_22_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.45 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.51 seconds; current allocated memory: 5.911 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_21_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_837' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_837' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_837' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_21_s' pipeline 'PE3<31, 21>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_21_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 8.046 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_20_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_848' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_848' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_848' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_20_s' pipeline 'PE3<31, 20>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_20_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.43 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.53 seconds; current allocated memory: 10.120 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_19_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_870' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_870' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_870' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_19_s' pipeline 'PE3<31, 19>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_19_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.6 seconds; current allocated memory: 12.270 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_18_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_881' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_881' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_881' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_18_s' pipeline 'PE3<31, 18>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_18_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.52 seconds; current allocated memory: 14.373 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_17_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_892' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_892' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_892' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_17_s' pipeline 'PE3<31, 17>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_17_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.37 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.56 seconds; current allocated memory: 16.478 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_16_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_903' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_903' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_903' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_16_s' pipeline 'PE3<31, 16>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_16_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.67 seconds; current allocated memory: 18.612 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_15_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_915' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_915' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_915' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_15_s' pipeline 'PE3<31, 15>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_15_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.49 seconds; current allocated memory: 20.702 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_14_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_926' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_926' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_926' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_14_s' pipeline 'PE3<31, 14>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_14_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 22.851 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_13_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_937' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_937' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_937' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_13_s' pipeline 'PE3<31, 13>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_13_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 24.956 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_12_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_970' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_970' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_970' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_12_s' pipeline 'PE3<31, 12>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_12_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.56 seconds; current allocated memory: 27.045 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_11_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_981' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_981' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_981' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_11_s' pipeline 'PE3<31, 11>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_11_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.58 seconds; current allocated memory: 29.180 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_10_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_992' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_992' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_992' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_10_s' pipeline 'PE3<31, 10>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_10_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.5 seconds; current allocated memory: 31.299 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_9_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_570' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_570' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_9_s' pipeline 'PE3<31, 9>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_9_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 33.434 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_8_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_593' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_593' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_593' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_8_s' pipeline 'PE3<31, 8>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_8_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.61 seconds; current allocated memory: 35.523 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_7_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_604' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_604' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_7_s' pipeline 'PE3<31, 7>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_7_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.4 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.51 seconds; current allocated memory: 37.643 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_6_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_615' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_615' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_6_s' pipeline 'PE3<31, 6>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_6_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.45 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.54 seconds; current allocated memory: 39.776 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_5_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_626' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_626' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_626' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_5_s' pipeline 'PE3<31, 5>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_5_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.42 seconds. CPU system time: 0.05 seconds. Elapsed time: 2.54 seconds; current allocated memory: 41.881 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_637' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_637' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_637' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_4_s' pipeline 'PE3<31, 4>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.41 seconds. CPU system time: 0.07 seconds. Elapsed time: 2.52 seconds; current allocated memory: 43.971 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_3_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_648' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_648' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_648' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_3_s' pipeline 'PE3<31, 3>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_3_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.38 seconds. CPU system time: 0.06 seconds. Elapsed time: 2.6 seconds; current allocated memory: 46.106 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_2_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_715' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_715' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_715' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_2_s' pipeline 'PE3<31, 2>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_2_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.44 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.55 seconds; current allocated memory: 48.224 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_1_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_859' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_859' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_859' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_1_s' pipeline 'PE3<31, 1>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_1_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.46 seconds. CPU system time: 0.08 seconds. Elapsed time: 2.54 seconds; current allocated memory: 50.359 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PE3_31_0_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'pSum_V_1003' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'accum_V_1003' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_1003' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PE3_31_0_s' pipeline 'PE3<31, 0>' pipeline type 'function pipeline'
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_7ns_2s_8_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PE3_31_0_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.39 seconds. CPU system time: 0.1 seconds. Elapsed time: 2.62 seconds; current allocated memory: 52.448 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'PEarray3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'betaRes_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flg_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ebias_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'betasReg_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'betaRes_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flg_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ebias_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'betasReg_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flg_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ebias_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'betaRes_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'betasReg_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'betaRes_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'flg_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'ebias_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'betasReg_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_25_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_26_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_27_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_28_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_29_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_30_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'out_V_2018_31_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_2_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_3_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_4_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_5_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_6_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_7_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_8_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_9_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_10_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_11_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_12_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_13_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_14_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_15_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_16_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_17_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_18_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_19_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_20_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_21_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_22_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_23_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_24_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_25_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_26_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_27_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_28_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_29_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_30_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_31' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_30' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_29' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_28' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_27' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_26' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_25' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_24' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_23' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_22' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_21' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_20' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_19' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_18' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_17' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_16' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_15' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_14' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_13' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_12' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_11' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_10' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_9' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_8' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_7' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_6' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_5' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_4' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_3' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_2' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'sReg_V_31_0' is power-on initialization.
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'PEarray3' pipeline 'PEarray3' pipeline type 'function pipeline'
INFO: [RTGEN 206-104] Estimated max fanout for 'PEarray3' is 25601, found 2 HDL expressions with this fanout: ((1'b0 == ap_block_pp0_stage0_11001) & (ap_enable_reg_pp0_iter6 == 1'b1)), (flag_read_reg_62475_pp0_iter6_reg == 2'd2)
INFO: [RTGEN 206-100] Generating core module 'mul_5s_5s_5_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'PEarray3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 493.64 seconds. CPU system time: 14.1 seconds. Elapsed time: 526.43 seconds; current allocated memory: 137.148 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'CheckMax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'CheckMax'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 29.59 seconds. CPU system time: 0.11 seconds. Elapsed time: 29.84 seconds; current allocated memory: 251.526 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Normalization_8_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'Normalization_8_8_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.12 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.15 seconds; current allocated memory: 254.122 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'gemm' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Register 'A_V_1_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_V_0_0' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_V_1_1' is power-on initialization.
WARNING: [RTGEN 206-101] Register 'A_V_0_1' is power-on initialization.
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_8s_8s_8ns_8_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_9s_9s_9ns_9_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_26ns_26ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_28ns_28ns_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_31ns_26ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_26ns_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_29s_32_1_1': 3 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_32s_32s_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'srem_29ns_27ns_29_33_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_27ns_26ns_26_31_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'urem_32ns_26ns_26_36_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'gemm'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.92 seconds. CPU system time: 0.12 seconds. Elapsed time: 6.07 seconds; current allocated memory: 301.811 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack_Block_split7_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack_Block_split7_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 36.65 seconds. CPU system time: 0.04 seconds. Elapsed time: 36.7 seconds; current allocated memory: 349.615 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack_Loop_wr_back_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'WriteBack_Loop_wr_back_proc' pipeline 'wr_back' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack_Loop_wr_back_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.29 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.31 seconds; current allocated memory: 351.419 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack_Loop_wr_back_beta_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'WriteBack_Loop_wr_back_beta_proc' pipeline 'wr_back_beta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack_Loop_wr_back_beta_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.31 seconds; current allocated memory: 353.349 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteBack' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] RTL name 'fifo_w9_d2_S' is changed to 'fifo_w9_d2_S_x' due to conflict.
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteBack'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.26 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.3 seconds; current allocated memory: 355.481 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'VecADD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'VecADD' pipeline 'outer_VITIS_LOOP_58_1_add' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'VecADD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.52 seconds; current allocated memory: 362.476 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2/m_axi_gmem2_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'MAPELoss_Pipeline_mape_VITIS_LOOP_100_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5.84 seconds. CPU system time: 0.13 seconds. Elapsed time: 6.08 seconds; current allocated memory: 377.292 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'MAPELoss' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'MAPELoss'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.22 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.26 seconds; current allocated memory: 381.587 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteGDbuffer_Block_split15_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteGDbuffer_Block_split15_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.08 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.11 seconds; current allocated memory: 383.472 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteGDbuffer_Loop_wr_gd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'WriteGDbuffer_Loop_wr_gd_proc' pipeline 'wr_gd' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteGDbuffer_Loop_wr_gd_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.3 seconds. CPU system time: 0.03 seconds. Elapsed time: 1.34 seconds; current allocated memory: 385.461 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteGDbuffer_Loop_wr_gd_beta_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'WriteGDbuffer_Loop_wr_gd_beta_proc' pipeline 'wr_gd_beta' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteGDbuffer_Loop_wr_gd_beta_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.2 seconds. CPU system time: 0.06 seconds. Elapsed time: 1.27 seconds; current allocated memory: 387.334 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteGDbuffer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteGDbuffer'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.01 seconds. CPU system time: 0.05 seconds. Elapsed time: 1.07 seconds; current allocated memory: 389.365 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SGDCore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_8ns_2s_9_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_8s_2s_10_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SGDCore'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.51 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.52 seconds; current allocated memory: 391.555 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SGD_Pipeline_VITIS_LOOP_185_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SGD_Pipeline_VITIS_LOOP_185_3' pipeline 'VITIS_LOOP_185_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SGD_Pipeline_VITIS_LOOP_185_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.48 seconds. CPU system time: 0.01 seconds. Elapsed time: 1.5 seconds; current allocated memory: 397.440 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SGD_Pipeline_VITIS_LOOP_232_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'SGD_Pipeline_VITIS_LOOP_232_9' pipeline 'VITIS_LOOP_232_9' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'SGD_Pipeline_VITIS_LOOP_232_9'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3.63 seconds. CPU system time: 0.04 seconds. Elapsed time: 3.67 seconds; current allocated memory: 407.454 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'SGD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_2ns_3ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_3s_2ns_3_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'SGD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.45 seconds. CPU system time: 0.04 seconds. Elapsed time: 2.49 seconds; current allocated memory: 418.209 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'WriteWeight' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'WriteWeight'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4.05 seconds. CPU system time: 0.03 seconds. Elapsed time: 4.1 seconds; current allocated memory: 424.585 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ER_OP_Pipeline_smaller' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ER_OP_Pipeline_smaller' pipeline 'smaller' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ER_OP_Pipeline_smaller'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.28 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.32 seconds; current allocated memory: 428.190 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ERCore' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_16ns_2s_25s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_24ns_2s_25_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ERCore'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.61 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.66 seconds; current allocated memory: 432.630 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ER_OP_Pipeline_first' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ER_OP_Pipeline_first' pipeline 'first' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ER_OP_Pipeline_first'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.32 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.36 seconds; current allocated memory: 438.144 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ERNorm_8_8_4_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Finished creating RTL model for 'ERNorm_8_8_4_s'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.96 seconds. CPU system time: 0.02 seconds. Elapsed time: 1.99 seconds; current allocated memory: 445.808 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ER_OP_Pipeline_secondone' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'ER_OP_Pipeline_secondone' pipeline 'secondone' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'ER_OP_Pipeline_secondone'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1.31 seconds. CPU system time: 0.04 seconds. Elapsed time: 1.35 seconds; current allocated memory: 448.890 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'ER_OP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [RTGEN 206-100] Generating core module 'mul_3ns_3ns_5_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'ER_OP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 2.24 seconds. CPU system time: 0.02 seconds. Elapsed time: 2.27 seconds; current allocated memory: 457.037 MB.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Train' 
INFO: [HLS 200-10] ----------------------------------------------------------------
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'Train/WA_gmem' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Train/X1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Train/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Train/WA' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Train/X' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'Train/betaX' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'Train' to 'ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'WA', 'X' and 'betaX' to AXI-Lite port control.
INFO: [RTGEN 206-100] Finished creating RTL model for 'Train'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 7.41 seconds. CPU system time: 0.1 seconds. Elapsed time: 7.54 seconds; current allocated memory: 473.218 MB.
INFO: [RTMG 210-285] Implementing FIFO 'sext_ln121_loc_channel_U(Train_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_loc_c_channel_U(Train_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_loc_c14_channel_U(Train_fifo_w9_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Train_gemm_accbf1_V_0_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Train_gemm_Zshift_V_0_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_gemm_betasReg_1_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_gemm_betaAbf_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'betaA_offset_cast_loc_channel_U(Train_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_loc_channel_U(Train_fifo_w14_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div2_cast2_loc_channel_U(Train_fifo_w9_d2_S_x)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'size_loc_channel_U(Train_fifo_w13_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'div2_cast_loc_channel_U(Train_fifo_w8_d2_S)' using Shift Registers.
INFO: [RTMG 210-278] Implementing memory 'Train_SGD_fracC_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_ER_OP_fracC_V_0_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_IM_V_ram (RAM)' using auto RAMs with power-on initialization.
INFO: [RTMG 210-278] Implementing memory 'Train_A_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_LP_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_GD_BF_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_HP_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_betaA_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_betaLP_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_betaHP_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_betaIM_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_betaWA_V_ram (RAM)' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'Train_shift_V_ram (RAM_1WnR)' using auto RAMs.
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 97.17 seconds. CPU system time: 0.62 seconds. Elapsed time: 97.93 seconds; current allocated memory: 653.376 MB.
INFO: [HLS 200-1603] Design has MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 75.85 seconds. CPU system time: 0.18 seconds. Elapsed time: 76.22 seconds; current allocated memory: 812.476 MB.
INFO: [VHDL 208-304] Generating VHDL RTL for Train.
INFO: [VLOG 209-307] Generating Verilog RTL for Train.
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were NOT satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 219.43 MHz
INFO: [HLS 200-111] Finished Command csynth_design CPU user time: 9975.51 seconds. CPU system time: 143.93 seconds. Elapsed time: 10223.6 seconds; current allocated memory: 812.444 MB.
INFO: [HLS 200-112] Total CPU user time: 9979.53 seconds. Total CPU system time: 144.28 seconds. Total elapsed time: 10227.2 seconds; peak allocated memory: 4.000 GB.
