{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1471313249924 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 64-Bit " "Running Quartus II 64-Bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition " "Version 13.1.4 Build 182 03/12/2014 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1471313249924 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Aug 15 21:07:29 2016 " "Processing started: Mon Aug 15 21:07:29 2016" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1471313249924 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1471313249924 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver " "Command: quartus_map --read_settings_files=on --write_settings_files=off LCD_DMD_driver -c LCD_DMD_driver" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1471313249924 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1471313250250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "clocks.v 1 1 " "Found 1 design units, including 1 entities, in source file clocks.v" { { "Info" "ISGN_ENTITY_NAME" "1 clocks " "Found entity 1: clocks" {  } { { "clocks.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/clocks.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313250301 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313250301 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \"end\" LCD_DMD_driver.v(260) " "Verilog HDL syntax error at LCD_DMD_driver.v(260) near text \"else\";  expecting \"end\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 260 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1471313250305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"endcase\";  expecting \"end\" LCD_DMD_driver.v(272) " "Verilog HDL syntax error at LCD_DMD_driver.v(272) near text \"endcase\";  expecting \"end\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 272 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1471313250305 ""}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"always\";  expecting \"endcase\" LCD_DMD_driver.v(316) " "Verilog HDL syntax error at LCD_DMD_driver.v(316) near text \"always\";  expecting \"endcase\"" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 316 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "Quartus II" 0 -1 1471313250305 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "hsync hSync LCD_DMD_driver.v(57) " "Verilog HDL Declaration information at LCD_DMD_driver.v(57): object \"hsync\" differs only in case from object \"hSync\" in the same scope" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 57 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Quartus II" 0 -1 1471313250307 ""}
{ "Error" "EVRFX_VERI_DESIGN_UNIT_IGNORED" "LCD_DMD_driver LCD_DMD_driver.v(1) " "Ignored design unit \"LCD_DMD_driver\" at LCD_DMD_driver.v(1) due to previous errors" {  } { { "LCD_DMD_driver.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/LCD_DMD_driver.v" 1 0 0 } }  } 0 10112 "Ignored design unit \"%1!s!\" at %2!s! due to previous errors" 0 0 "Quartus II" 0 -1 1471313250307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "lcd_dmd_driver.v 0 0 " "Found 0 design units, including 0 entities, in source file lcd_dmd_driver.v" {  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313250307 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ram.v 1 1 " "Found 1 design units, including 1 entities, in source file ram.v" { { "Info" "ISGN_ENTITY_NAME" "1 ram " "Found entity 1: ram" {  } { { "ram.v" "" { Text "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/ram.v" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1471313250310 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1471313250310 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/output_files/LCD_DMD_driver.map.smsg " "Generated suppressed messages file C:/Users/benheck/OneDrive/FPGA DMD/LCD_Cyclone4_128x64_smaller_1/output_files/LCD_DMD_driver.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Quartus II" 0 -1 1471313250328 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 4 s 0 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was unsuccessful. 4 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "450 " "Peak virtual memory: 450 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1471313250372 ""} { "Error" "EQEXE_END_BANNER_TIME" "Mon Aug 15 21:07:30 2016 " "Processing ended: Mon Aug 15 21:07:30 2016" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1471313250372 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1471313250372 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1471313250372 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471313250372 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 6 s 0 s " "Quartus II Full Compilation was unsuccessful. 6 errors, 0 warnings" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1471313250946 ""}
