{"Source Block": ["verilog-ethernet/rtl/axis_cobs_encode.v@84:94@HdlStmAssign", "reg       m_axis_tuser_int;\nwire      m_axis_tready_int_early;\n\nreg s_axis_tready_mask;\n\nassign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n\nreg [7:0] code_fifo_in_tdata;\nreg code_fifo_in_tvalid;\nreg code_fifo_in_tlast;\nreg code_fifo_in_tuser;\n"], "Clone Blocks": [["verilog-ethernet/rtl/axis_cobs_encode.v@80:90", "reg [7:0] m_axis_tdata_int;\nreg       m_axis_tvalid_int;\nreg       m_axis_tready_int_reg = 1'b0;\nreg       m_axis_tlast_int;\nreg       m_axis_tuser_int;\nwire      m_axis_tready_int_early;\n\nreg s_axis_tready_mask;\n\nassign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n\n"], ["verilog-ethernet/rtl/axis_cobs_encode.v@89:99", "assign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n\nreg [7:0] code_fifo_in_tdata;\nreg code_fifo_in_tvalid;\nreg code_fifo_in_tlast;\nreg code_fifo_in_tuser;\nwire code_fifo_in_tready;\n\nwire [7:0] code_fifo_out_tdata;\nwire code_fifo_out_tvalid;\nwire code_fifo_out_tlast;\n"], ["verilog-ethernet/rtl/axis_cobs_encode.v@87:97", "reg s_axis_tready_mask;\n\nassign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n\nreg [7:0] code_fifo_in_tdata;\nreg code_fifo_in_tvalid;\nreg code_fifo_in_tlast;\nreg code_fifo_in_tuser;\nwire code_fifo_in_tready;\n\nwire [7:0] code_fifo_out_tdata;\n"], ["verilog-ethernet/rtl/axis_cobs_encode.v@88:98", "\nassign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n\nreg [7:0] code_fifo_in_tdata;\nreg code_fifo_in_tvalid;\nreg code_fifo_in_tlast;\nreg code_fifo_in_tuser;\nwire code_fifo_in_tready;\n\nwire [7:0] code_fifo_out_tdata;\nwire code_fifo_out_tvalid;\n"], ["verilog-ethernet/rtl/axis_cobs_encode.v@82:92", "reg       m_axis_tready_int_reg = 1'b0;\nreg       m_axis_tlast_int;\nreg       m_axis_tuser_int;\nwire      m_axis_tready_int_early;\n\nreg s_axis_tready_mask;\n\nassign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n\nreg [7:0] code_fifo_in_tdata;\nreg code_fifo_in_tvalid;\n"], ["verilog-ethernet/rtl/axis_cobs_encode.v@86:96", "\nreg s_axis_tready_mask;\n\nassign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n\nreg [7:0] code_fifo_in_tdata;\nreg code_fifo_in_tvalid;\nreg code_fifo_in_tlast;\nreg code_fifo_in_tuser;\nwire code_fifo_in_tready;\n\n"], ["verilog-ethernet/rtl/axis_cobs_encode.v@79:89", "// internal datapath\nreg [7:0] m_axis_tdata_int;\nreg       m_axis_tvalid_int;\nreg       m_axis_tready_int_reg = 1'b0;\nreg       m_axis_tlast_int;\nreg       m_axis_tuser_int;\nwire      m_axis_tready_int_early;\n\nreg s_axis_tready_mask;\n\nassign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n"]], "Diff Content": {"Delete": [[89, "assign s_axis_tready = code_fifo_in_tready && data_fifo_in_tready && s_axis_tready_mask;\n"]], "Add": []}}