\hypertarget{group___u_a_r_t___peripheral}{}\doxysection{U\+A\+RT}
\label{group___u_a_r_t___peripheral}\index{UART@{UART}}
\doxysubsection*{Modules}
\begin{DoxyCompactItemize}
\item 
\mbox{\hyperlink{group___u_a_r_t___register___accessor___macros}{U\+A\+R\+T -\/ Register accessor macros}}
\item 
\mbox{\hyperlink{group___u_a_r_t___register___masks}{U\+A\+R\+T Register Masks}}
\end{DoxyCompactItemize}
\doxysubsection*{Data Structures}
\begin{DoxyCompactItemize}
\item 
struct \mbox{\hyperlink{struct_u_a_r_t___mem_map}{U\+A\+R\+T\+\_\+\+Mem\+Map}}
\end{DoxyCompactItemize}
\doxysubsection*{Macros}
\begin{DoxyCompactItemize}
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___peripheral_gafb5b1236c1cdf2d9a6464251b791030c}{U\+A\+R\+T1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___u_a_r_t___peripheral_ga306cf44b593fadbb29a065f42e3f68f0}{U\+A\+R\+T\+\_\+\+Mem\+Map\+Ptr}})0x4006\+B000u)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___peripheral_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}{U\+A\+R\+T2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}~((\mbox{\hyperlink{group___u_a_r_t___peripheral_ga306cf44b593fadbb29a065f42e3f68f0}{U\+A\+R\+T\+\_\+\+Mem\+Map\+Ptr}})0x4006\+C000u)
\item 
\#define \mbox{\hyperlink{group___u_a_r_t___peripheral_ga7b34a38b9492a1e1007b2f66383aef17}{U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS}}~\{ \mbox{\hyperlink{group___u_a_r_t___peripheral_gafb5b1236c1cdf2d9a6464251b791030c}{U\+A\+R\+T1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}, \mbox{\hyperlink{group___u_a_r_t___peripheral_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}{U\+A\+R\+T2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}
\end{DoxyCompactItemize}
\doxysubsection*{Typedefs}
\begin{DoxyCompactItemize}
\item 
typedef struct \mbox{\hyperlink{struct_u_a_r_t___mem_map}{U\+A\+R\+T\+\_\+\+Mem\+Map}} $\ast$ \mbox{\hyperlink{group___u_a_r_t___peripheral_ga306cf44b593fadbb29a065f42e3f68f0}{U\+A\+R\+T\+\_\+\+Mem\+Map\+Ptr}}
\end{DoxyCompactItemize}


\doxysubsection{Detailed Description}


\doxysubsection{Macro Definition Documentation}
\mbox{\Hypertarget{group___u_a_r_t___peripheral_gafb5b1236c1cdf2d9a6464251b791030c}\label{group___u_a_r_t___peripheral_gafb5b1236c1cdf2d9a6464251b791030c}} 
\index{UART@{UART}!UART1\_BASE\_PTR@{UART1\_BASE\_PTR}}
\index{UART1\_BASE\_PTR@{UART1\_BASE\_PTR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{UART1\_BASE\_PTR}{UART1\_BASE\_PTR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___u_a_r_t___peripheral_ga306cf44b593fadbb29a065f42e3f68f0}{U\+A\+R\+T\+\_\+\+Mem\+Map\+Ptr}})0x4006\+B000u)}

Peripheral U\+A\+R\+T1 base pointer \mbox{\Hypertarget{group___u_a_r_t___peripheral_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}\label{group___u_a_r_t___peripheral_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}} 
\index{UART@{UART}!UART2\_BASE\_PTR@{UART2\_BASE\_PTR}}
\index{UART2\_BASE\_PTR@{UART2\_BASE\_PTR}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{UART2\_BASE\_PTR}{UART2\_BASE\_PTR}}
{\footnotesize\ttfamily \#define U\+A\+R\+T2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR~((\mbox{\hyperlink{group___u_a_r_t___peripheral_ga306cf44b593fadbb29a065f42e3f68f0}{U\+A\+R\+T\+\_\+\+Mem\+Map\+Ptr}})0x4006\+C000u)}

Peripheral U\+A\+R\+T2 base pointer \mbox{\Hypertarget{group___u_a_r_t___peripheral_ga7b34a38b9492a1e1007b2f66383aef17}\label{group___u_a_r_t___peripheral_ga7b34a38b9492a1e1007b2f66383aef17}} 
\index{UART@{UART}!UART\_BASE\_PTRS@{UART\_BASE\_PTRS}}
\index{UART\_BASE\_PTRS@{UART\_BASE\_PTRS}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{UART\_BASE\_PTRS}{UART\_BASE\_PTRS}}
{\footnotesize\ttfamily \#define U\+A\+R\+T\+\_\+\+B\+A\+S\+E\+\_\+\+P\+T\+RS~\{ \mbox{\hyperlink{group___u_a_r_t___peripheral_gafb5b1236c1cdf2d9a6464251b791030c}{U\+A\+R\+T1\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}}, \mbox{\hyperlink{group___u_a_r_t___peripheral_ga75ca2ea4e490b3c1c7aa55fc9c25cd37}{U\+A\+R\+T2\+\_\+\+B\+A\+S\+E\+\_\+\+P\+TR}} \}}

Array initializer of U\+A\+RT peripheral base pointers 

\doxysubsection{Typedef Documentation}
\mbox{\Hypertarget{group___u_a_r_t___peripheral_ga306cf44b593fadbb29a065f42e3f68f0}\label{group___u_a_r_t___peripheral_ga306cf44b593fadbb29a065f42e3f68f0}} 
\index{UART@{UART}!UART\_MemMapPtr@{UART\_MemMapPtr}}
\index{UART\_MemMapPtr@{UART\_MemMapPtr}!UART@{UART}}
\doxysubsubsection{\texorpdfstring{UART\_MemMapPtr}{UART\_MemMapPtr}}
{\footnotesize\ttfamily typedef struct \mbox{\hyperlink{struct_u_a_r_t___mem_map}{U\+A\+R\+T\+\_\+\+Mem\+Map}}$\ast$ \mbox{\hyperlink{group___u_a_r_t___peripheral_ga306cf44b593fadbb29a065f42e3f68f0}{U\+A\+R\+T\+\_\+\+Mem\+Map\+Ptr}}}

U\+A\+RT -\/ Peripheral register structure 