{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1756774458922 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756774458923 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 10:54:18 2025 " "Processing started: Tue Sep  2 10:54:18 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756774458923 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774458923 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_map --read_settings_files=on --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774458923 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1756774459232 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1756774459232 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "ETH_TX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file ETH_TX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 ETH_TX-arch " "Found design unit 1: ETH_TX-arch" {  } { { "ETH_TX.vhd" "" { Text "/home/mac/Code/FPGACode/ETH_TX.vhd" 15 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468618 ""} { "Info" "ISGN_ENTITY_NAME" "1 ETH_TX " "Found entity 1: ETH_TX" {  } { { "ETH_TX.vhd" "" { Text "/home/mac/Code/FPGACode/ETH_TX.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468618 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468618 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "NLP_GEN.vhd 2 1 " "Found 2 design units, including 1 entities, in source file NLP_GEN.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 NLP_GEN-arch " "Found design unit 1: NLP_GEN-arch" {  } { { "NLP_GEN.vhd" "" { Text "/home/mac/Code/FPGACode/NLP_GEN.vhd" 20 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468619 ""} { "Info" "ISGN_ENTITY_NAME" "1 NLP_GEN " "Found entity 1: NLP_GEN" {  } { { "NLP_GEN.vhd" "" { Text "/home/mac/Code/FPGACode/NLP_GEN.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "MNC_ENCODER.vhd 2 1 " "Found 2 design units, including 1 entities, in source file MNC_ENCODER.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 MNC_ENCODER-arch " "Found design unit 1: MNC_ENCODER-arch" {  } { { "MNC_ENCODER.vhd" "" { Text "/home/mac/Code/FPGACode/MNC_ENCODER.vhd" 18 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468619 ""} { "Info" "ISGN_ENTITY_NAME" "1 MNC_ENCODER " "Found entity 1: MNC_ENCODER" {  } { { "MNC_ENCODER.vhd" "" { Text "/home/mac/Code/FPGACode/MNC_ENCODER.vhd" 4 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468619 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468619 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFF_OUTPUT_DIFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BUFF_OUTPUT_DIFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFF_OUTPUT_DIFF-arch " "Found design unit 1: BUFF_OUTPUT_DIFF-arch" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468620 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFF_OUTPUT_DIFF " "Found entity 1: BUFF_OUTPUT_DIFF" {  } { { "BUFF_OUTPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_OUTPUT_DIFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468620 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468620 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "PLL20.vhd 2 1 " "Found 2 design units, including 1 entities, in source file PLL20.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 pll20-SYN " "Found design unit 1: pll20-SYN" {  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 57 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468622 ""} { "Info" "ISGN_ENTITY_NAME" "1 PLL20 " "Found entity 1: PLL20" {  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468622 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468622 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FPGACode.bdf 1 1 " "Found 1 design units, including 1 entities, in source file FPGACode.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 FPGACode " "Found entity 1: FPGACode" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { } } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "BUFF_INPUT_DIFF.vhd 2 1 " "Found 2 design units, including 1 entities, in source file BUFF_INPUT_DIFF.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 BUFF_INPUT_DIFF-CONCURRENT " "Found design unit 1: BUFF_INPUT_DIFF-CONCURRENT" {  } { { "BUFF_INPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_INPUT_DIFF.vhd" 13 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468623 ""} { "Info" "ISGN_ENTITY_NAME" "1 BUFF_INPUT_DIFF " "Found entity 1: BUFF_INPUT_DIFF" {  } { { "BUFF_INPUT_DIFF.vhd" "" { Text "/home/mac/Code/FPGACode/BUFF_INPUT_DIFF.vhd" 5 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FIFO_ETH_PACKET.vhd 2 1 " "Found 2 design units, including 1 entities, in source file FIFO_ETH_PACKET.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 fifo_eth_packet-SYN " "Found design unit 1: fifo_eth_packet-SYN" {  } { { "FIFO_ETH_PACKET.vhd" "" { Text "/home/mac/Code/FPGACode/FIFO_ETH_PACKET.vhd" 56 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468624 ""} { "Info" "ISGN_ENTITY_NAME" "1 FIFO_ETH_PACKET " "Found entity 1: FIFO_ETH_PACKET" {  } { { "FIFO_ETH_PACKET.vhd" "" { Text "/home/mac/Code/FPGACode/FIFO_ETH_PACKET.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468624 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468624 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "TX_MUX.vhd 2 1 " "Found 2 design units, including 1 entities, in source file TX_MUX.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tx_mux-SYN " "Found design unit 1: tx_mux-SYN" {  } { { "TX_MUX.vhd" "" { Text "/home/mac/Code/FPGACode/TX_MUX.vhd" 54 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468625 ""} { "Info" "ISGN_ENTITY_NAME" "1 TX_MUX " "Found entity 1: TX_MUX" {  } { { "TX_MUX.vhd" "" { Text "/home/mac/Code/FPGACode/TX_MUX.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468625 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468625 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "COUNT_TEST_8.vhd 2 1 " "Found 2 design units, including 1 entities, in source file COUNT_TEST_8.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 count_test_8-SYN " "Found design unit 1: count_test_8-SYN" {  } { { "COUNT_TEST_8.vhd" "" { Text "/home/mac/Code/FPGACode/COUNT_TEST_8.vhd" 52 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468626 ""} { "Info" "ISGN_ENTITY_NAME" "1 COUNT_TEST_8 " "Found entity 1: COUNT_TEST_8" {  } { { "COUNT_TEST_8.vhd" "" { Text "/home/mac/Code/FPGACode/COUNT_TEST_8.vhd" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468626 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "FPGACode " "Elaborating entity \"FPGACode\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1756774468699 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ETH1_TX_P " "Pin \"ETH1_TX_P\" is missing source" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 488 472 648 504 "ETH1_TX_P" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1756774468702 ""}
{ "Warning" "WGDFX_NO_SOURCE_FOR_PIN" "ETH1_TX_N " "Pin \"ETH1_TX_N\" is missing source" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 504 472 648 520 "ETH1_TX_N" "" } } } }  } 0 275043 "Pin \"%1!s!\" is missing source" 0 0 "Analysis & Synthesis" 0 -1 1756774468702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ETH0_RX_P " "Pin \"ETH0_RX_P\" not connected" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 488 16 184 504 "ETH0_RX_P" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1756774468702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ETH0_RX_N " "Pin \"ETH0_RX_N\" not connected" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 504 16 184 520 "ETH0_RX_N" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1756774468702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ETH1_RX_P " "Pin \"ETH1_RX_P\" not connected" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 576 16 184 592 "ETH1_RX_P" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1756774468702 ""}
{ "Warning" "WGDFX_PIN_IGNORED" "ETH1_RX_N " "Pin \"ETH1_RX_N\" not connected" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 592 16 184 608 "ETH1_RX_N" "" } } } }  } 0 275009 "Pin \"%1!s!\" not connected" 0 0 "Analysis & Synthesis" 0 -1 1756774468702 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20 PLL20:inst " "Elaborating entity \"PLL20\" for hierarchy \"PLL20:inst\"" {  } { { "FPGACode.bdf" "inst" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 72 224 496 256 "inst" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468722 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altpll PLL20:inst\|altpll:altpll_component " "Elaborating entity \"altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\"" {  } { { "PLL20.vhd" "altpll_component" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 165 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468769 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "PLL20:inst\|altpll:altpll_component " "Elaborated megafunction instantiation \"PLL20:inst\|altpll:altpll_component\"" {  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 165 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468772 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "PLL20:inst\|altpll:altpll_component " "Instantiated megafunction \"PLL20:inst\|altpll:altpll_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "bandwidth_type AUTO " "Parameter \"bandwidth_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_divide_by 1 " "Parameter \"clk0_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_duty_cycle 50 " "Parameter \"clk0_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_multiply_by 2 " "Parameter \"clk0_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk0_phase_shift 0 " "Parameter \"clk0_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_divide_by 1 " "Parameter \"clk1_divide_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_duty_cycle 50 " "Parameter \"clk1_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_multiply_by 1 " "Parameter \"clk1_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk1_phase_shift 0 " "Parameter \"clk1_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_divide_by 5 " "Parameter \"clk2_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_duty_cycle 50 " "Parameter \"clk2_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_multiply_by 2 " "Parameter \"clk2_multiply_by\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk2_phase_shift 0 " "Parameter \"clk2_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_divide_by 5 " "Parameter \"clk3_divide_by\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_duty_cycle 50 " "Parameter \"clk3_duty_cycle\" = \"50\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_multiply_by 1 " "Parameter \"clk3_multiply_by\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "clk3_phase_shift 0 " "Parameter \"clk3_phase_shift\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "compensate_clock CLK0 " "Parameter \"compensate_clock\" = \"CLK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "inclk0_input_frequency 20000 " "Parameter \"inclk0_input_frequency\" = \"20000\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "intended_device_family Cyclone IV E " "Parameter \"intended_device_family\" = \"Cyclone IV E\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint CBX_MODULE_PREFIX=PLL20 " "Parameter \"lpm_hint\" = \"CBX_MODULE_PREFIX=PLL20\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altpll " "Parameter \"lpm_type\" = \"altpll\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode NORMAL " "Parameter \"operation_mode\" = \"NORMAL\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "pll_type AUTO " "Parameter \"pll_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_activeclock PORT_UNUSED " "Parameter \"port_activeclock\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_areset PORT_USED " "Parameter \"port_areset\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad0 PORT_UNUSED " "Parameter \"port_clkbad0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkbad1 PORT_UNUSED " "Parameter \"port_clkbad1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkloss PORT_UNUSED " "Parameter \"port_clkloss\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkswitch PORT_UNUSED " "Parameter \"port_clkswitch\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_configupdate PORT_UNUSED " "Parameter \"port_configupdate\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_fbin PORT_UNUSED " "Parameter \"port_fbin\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk0 PORT_USED " "Parameter \"port_inclk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_inclk1 PORT_UNUSED " "Parameter \"port_inclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_locked PORT_USED " "Parameter \"port_locked\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pfdena PORT_UNUSED " "Parameter \"port_pfdena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasecounterselect PORT_UNUSED " "Parameter \"port_phasecounterselect\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasedone PORT_UNUSED " "Parameter \"port_phasedone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phasestep PORT_UNUSED " "Parameter \"port_phasestep\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_phaseupdown PORT_UNUSED " "Parameter \"port_phaseupdown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_pllena PORT_UNUSED " "Parameter \"port_pllena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanaclr PORT_UNUSED " "Parameter \"port_scanaclr\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclk PORT_UNUSED " "Parameter \"port_scanclk\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanclkena PORT_UNUSED " "Parameter \"port_scanclkena\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandata PORT_UNUSED " "Parameter \"port_scandata\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandataout PORT_UNUSED " "Parameter \"port_scandataout\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scandone PORT_UNUSED " "Parameter \"port_scandone\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanread PORT_UNUSED " "Parameter \"port_scanread\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_scanwrite PORT_UNUSED " "Parameter \"port_scanwrite\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk0 PORT_USED " "Parameter \"port_clk0\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk1 PORT_USED " "Parameter \"port_clk1\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk2 PORT_USED " "Parameter \"port_clk2\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk3 PORT_USED " "Parameter \"port_clk3\" = \"PORT_USED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk4 PORT_UNUSED " "Parameter \"port_clk4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clk5 PORT_UNUSED " "Parameter \"port_clk5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena0 PORT_UNUSED " "Parameter \"port_clkena0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena1 PORT_UNUSED " "Parameter \"port_clkena1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena2 PORT_UNUSED " "Parameter \"port_clkena2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena3 PORT_UNUSED " "Parameter \"port_clkena3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena4 PORT_UNUSED " "Parameter \"port_clkena4\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_clkena5 PORT_UNUSED " "Parameter \"port_clkena5\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk0 PORT_UNUSED " "Parameter \"port_extclk0\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk1 PORT_UNUSED " "Parameter \"port_extclk1\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk2 PORT_UNUSED " "Parameter \"port_extclk2\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "port_extclk3 PORT_UNUSED " "Parameter \"port_extclk3\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "self_reset_on_loss_lock OFF " "Parameter \"self_reset_on_loss_lock\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_clock 5 " "Parameter \"width_clock\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468773 ""}  } { { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 165 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756774468773 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/PLL20_altpll.v 1 1 " "Found 1 design units, including 1 entities, in source file db/PLL20_altpll.v" { { "Info" "ISGN_ENTITY_NAME" "1 PLL20_altpll " "Found entity 1: PLL20_altpll" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468859 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "PLL20_altpll PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated " "Elaborating entity \"PLL20_altpll\" for hierarchy \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\"" {  } { { "altpll.tdf" "auto_generated" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468859 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "ETH_TX ETH_TX:inst12 " "Elaborating entity \"ETH_TX\" for hierarchy \"ETH_TX:inst12\"" {  } { { "FPGACode.bdf" "inst12" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 320 776 960 432 "inst12" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468863 ""}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_bs ETH_TX.vhd(18) " "VHDL Signal Declaration warning at ETH_TX.vhd(18): used explicit default value for signal \"r_bs\" because signal was never assigned a value" {  } { { "ETH_TX.vhd" "" { Text "/home/mac/Code/FPGACode/ETH_TX.vhd" 18 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1756774468864 "|FPGACode|ETH_TX:inst12"}
{ "Warning" "WVRFX_VHDL_USED_EXPLICIT_DEFAULT_VALUE" "r_inactive ETH_TX.vhd(21) " "VHDL Signal Declaration warning at ETH_TX.vhd(21): used explicit default value for signal \"r_inactive\" because signal was never assigned a value" {  } { { "ETH_TX.vhd" "" { Text "/home/mac/Code/FPGACode/ETH_TX.vhd" 21 0 0 } }  } 0 10540 "VHDL Signal Declaration warning at %2!s!: used explicit default value for signal \"%1!s!\" because signal was never assigned a value" 0 0 "Analysis & Synthesis" 0 -1 1756774468864 "|FPGACode|ETH_TX:inst12"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "MNC_ENCODER ETH_TX:inst12\|MNC_ENCODER:c_mnc_gen A:arch " "Elaborating entity \"MNC_ENCODER\" using architecture \"A:arch\" for hierarchy \"ETH_TX:inst12\|MNC_ENCODER:c_mnc_gen\"" {  } { { "ETH_TX.vhd" "c_mnc_gen" { Text "/home/mac/Code/FPGACode/ETH_TX.vhd" 29 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468864 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "i_reset MNC_ENCODER.vhd(28) " "VHDL Process Statement warning at MNC_ENCODER.vhd(28): signal \"i_reset\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "MNC_ENCODER.vhd" "" { Text "/home/mac/Code/FPGACode/MNC_ENCODER.vhd" 28 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Analysis & Synthesis" 0 -1 1756774468865 "|FPGACode|ETH_TX:inst12|MNC_ENCODER:c_mnc_gen"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "NLP_GEN ETH_TX:inst12\|NLP_GEN:c_nlp_gen A:arch " "Elaborating entity \"NLP_GEN\" using architecture \"A:arch\" for hierarchy \"ETH_TX:inst12\|NLP_GEN:c_nlp_gen\"" {  } { { "ETH_TX.vhd" "c_nlp_gen" { Text "/home/mac/Code/FPGACode/ETH_TX.vhd" 37 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "BUFF_OUTPUT_DIFF ETH_TX:inst12\|BUFF_OUTPUT_DIFF:c_diff_out A:arch " "Elaborating entity \"BUFF_OUTPUT_DIFF\" using architecture \"A:arch\" for hierarchy \"ETH_TX:inst12\|BUFF_OUTPUT_DIFF:c_diff_out\"" {  } { { "ETH_TX.vhd" "c_diff_out" { Text "/home/mac/Code/FPGACode/ETH_TX.vhd" 44 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY_WITH_ARCHITECTURE" "TX_MUX ETH_TX:inst12\|TX_MUX:c_mux A:syn " "Elaborating entity \"TX_MUX\" using architecture \"A:syn\" for hierarchy \"ETH_TX:inst12\|TX_MUX:c_mux\"" {  } { { "ETH_TX.vhd" "c_mux" { Text "/home/mac/Code/FPGACode/ETH_TX.vhd" 51 0 0 } }  } 0 12129 "Elaborating entity \"%1!s!\" using architecture \"%3!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "LPM_MUX ETH_TX:inst12\|TX_MUX:c_mux\|LPM_MUX:LPM_MUX_component " "Elaborating entity \"LPM_MUX\" for hierarchy \"ETH_TX:inst12\|TX_MUX:c_mux\|LPM_MUX:LPM_MUX_component\"" {  } { { "TX_MUX.vhd" "LPM_MUX_component" { Text "/home/mac/Code/FPGACode/TX_MUX.vhd" 76 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468895 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "ETH_TX:inst12\|TX_MUX:c_mux\|LPM_MUX:LPM_MUX_component " "Elaborated megafunction instantiation \"ETH_TX:inst12\|TX_MUX:c_mux\|LPM_MUX:LPM_MUX_component\"" {  } { { "TX_MUX.vhd" "" { Text "/home/mac/Code/FPGACode/TX_MUX.vhd" 76 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468896 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "ETH_TX:inst12\|TX_MUX:c_mux\|LPM_MUX:LPM_MUX_component " "Instantiated megafunction \"ETH_TX:inst12\|TX_MUX:c_mux\|LPM_MUX:LPM_MUX_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTH 1 " "Parameter \"LPM_WIDTH\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_SIZE 2 " "Parameter \"LPM_SIZE\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_WIDTHS 1 " "Parameter \"LPM_WIDTHS\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_PIPELINE 0 " "Parameter \"LPM_PIPELINE\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_TYPE LPM_MUX " "Parameter \"LPM_TYPE\" = \"LPM_MUX\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468896 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LPM_HINT UNUSED " "Parameter \"LPM_HINT\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774468896 ""}  } { { "TX_MUX.vhd" "" { Text "/home/mac/Code/FPGACode/TX_MUX.vhd" 76 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756774468896 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_i7e.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_i7e.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_i7e " "Found entity 1: mux_i7e" {  } { { "db/mux_i7e.tdf" "" { Text "/home/mac/Code/FPGACode/db/mux_i7e.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774468970 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774468970 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_i7e ETH_TX:inst12\|TX_MUX:c_mux\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated " "Elaborating entity \"mux_i7e\" for hierarchy \"ETH_TX:inst12\|TX_MUX:c_mux\|LPM_MUX:LPM_MUX_component\|mux_i7e:auto_generated\"" {  } { { "lpm_mux.tdf" "auto_generated" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_mux.tdf" 87 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "COUNT_TEST_8 COUNT_TEST_8:inst2 " "Elaborating entity \"COUNT_TEST_8\" for hierarchy \"COUNT_TEST_8:inst2\"" {  } { { "FPGACode.bdf" "inst2" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 360 376 520 424 "inst2" "" } } } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774468990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "lpm_counter COUNT_TEST_8:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborating entity \"lpm_counter\" for hierarchy \"COUNT_TEST_8:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNT_TEST_8.vhd" "LPM_COUNTER_component" { Text "/home/mac/Code/FPGACode/COUNT_TEST_8.vhd" 74 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774469026 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "COUNT_TEST_8:inst2\|lpm_counter:LPM_COUNTER_component " "Elaborated megafunction instantiation \"COUNT_TEST_8:inst2\|lpm_counter:LPM_COUNTER_component\"" {  } { { "COUNT_TEST_8.vhd" "" { Text "/home/mac/Code/FPGACode/COUNT_TEST_8.vhd" 74 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774469039 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "COUNT_TEST_8:inst2\|lpm_counter:LPM_COUNTER_component " "Instantiated megafunction \"COUNT_TEST_8:inst2\|lpm_counter:LPM_COUNTER_component\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_direction UP " "Parameter \"lpm_direction\" = \"UP\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774469039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_port_updown PORT_UNUSED " "Parameter \"lpm_port_updown\" = \"PORT_UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774469039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type LPM_COUNTER " "Parameter \"lpm_type\" = \"LPM_COUNTER\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774469039 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1756774469039 ""}  } { { "COUNT_TEST_8.vhd" "" { Text "/home/mac/Code/FPGACode/COUNT_TEST_8.vhd" 74 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1756774469039 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_eph.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_eph.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_eph " "Found entity 1: cntr_eph" {  } { { "db/cntr_eph.tdf" "" { Text "/home/mac/Code/FPGACode/db/cntr_eph.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1756774469115 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774469115 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_eph COUNT_TEST_8:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_eph:auto_generated " "Elaborating entity \"cntr_eph\" for hierarchy \"COUNT_TEST_8:inst2\|lpm_counter:LPM_COUNTER_component\|cntr_eph:auto_generated\"" {  } { { "lpm_counter.tdf" "auto_generated" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/lpm_counter.tdf" 259 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774469115 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX_P GND " "Pin \"ETH1_TX_P\" is stuck at GND" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 488 472 648 504 "ETH1_TX_P" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756774469877 "|FPGACode|ETH1_TX_P"} { "Warning" "WMLS_MLS_STUCK_PIN" "ETH1_TX_N GND " "Pin \"ETH1_TX_N\" is stuck at GND" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 504 472 648 520 "ETH1_TX_N" "" } } } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1756774469877 "|FPGACode|ETH1_TX_N"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1756774469877 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING" "" "Timing-Driven Synthesis is running" {  } {  } 0 286030 "Timing-Driven Synthesis is running" 0 0 "Analysis & Synthesis" 0 -1 1756774470010 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "27 " "27 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1756774470609 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "1 0 1 0 0 " "Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1756774470806 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1756774470806 ""}
{ "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN_HDR" "5 " "Design contains 5 input pin(s) that do not drive logic" { { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "KEY1 " "No output dependent on input pin \"KEY1\"" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 280 32 200 296 "KEY1" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756774470846 "|FPGACode|KEY1"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH0_RX_P " "No output dependent on input pin \"ETH0_RX_P\"" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 488 16 184 504 "ETH0_RX_P" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756774470846 "|FPGACode|ETH0_RX_P"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH0_RX_N " "No output dependent on input pin \"ETH0_RX_N\"" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 504 16 184 520 "ETH0_RX_N" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756774470846 "|FPGACode|ETH0_RX_N"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH1_RX_P " "No output dependent on input pin \"ETH1_RX_P\"" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 576 16 184 592 "ETH1_RX_P" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756774470846 "|FPGACode|ETH1_RX_P"} { "Warning" "WCUT_CUT_UNNECESSARY_INPUT_PIN" "ETH1_RX_N " "No output dependent on input pin \"ETH1_RX_N\"" {  } { { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 592 16 184 608 "ETH1_RX_N" "" } } } }  } 0 15610 "No output dependent on input pin \"%1!s!\"" 0 0 "Design Software" 0 -1 1756774470846 "|FPGACode|ETH1_RX_N"}  } {  } 0 21074 "Design contains %1!d! input pin(s) that do not drive logic" 0 0 "Analysis & Synthesis" 0 -1 1756774470846 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "19 " "Implemented 19 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "7 " "Implemented 7 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1756774470846 ""} { "Info" "ICUT_CUT_TM_OPINS" "10 " "Implemented 10 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1756774470846 ""} { "Info" "ICUT_CUT_TM_LCELLS" "1 " "Implemented 1 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1756774470846 ""} { "Info" "ICUT_CUT_TM_PLLS" "1 " "Implemented 1 PLLs" {  } {  } 0 21065 "Implemented %1!d! PLLs" 0 0 "Design Software" 0 -1 1756774470846 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1756774470846 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 19 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 19 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756774470864 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  2 10:54:30 2025 " "Processing ended: Tue Sep  2 10:54:30 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756774470864 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:12 " "Elapsed time: 00:00:12" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756774470864 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:28 " "Total CPU time (on all processors): 00:00:28" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756774470864 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1756774470864 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1756774472755 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756774472755 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 10:54:32 2025 " "Processing started: Tue Sep  2 10:54:32 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756774472755 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1756774472755 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_fit --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1756774472755 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1756774472826 ""}
{ "Info" "0" "" "Project  = FPGACode" {  } {  } 0 0 "Project  = FPGACode" 0 0 "Fitter" 0 0 1756774472827 ""}
{ "Info" "0" "" "Revision = FPGACode" {  } {  } 0 0 "Revision = FPGACode" 0 0 "Fitter" 0 0 1756774472827 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1756774472923 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1756774472923 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "FPGACode EP4CE6E22C8 " "Selected device EP4CE6E22C8 for design \"FPGACode\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1756774472927 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756774473025 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1756774473026 ""}
{ "Info" "ICUT_CUT_PLL_COMPUTATION_SUCCESS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1 Cyclone IV E PLL " "Implemented PLL \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1\" as Cyclone IV E PLL type" { { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] 2 1 0 0 " "Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] port" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1756774473128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[1\] 1 1 0 0 " "Implementing clock multiplication of 1, clock division of 1, and phase shift of 0 degrees (0 ps) for PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[1\] port" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 63 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1756774473128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[2\] 2 5 0 0 " "Implementing clock multiplication of 2, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[2\] port" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 64 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1756774473128 ""} { "Info" "ICUT_CUT_YGR_PLL_PARAMETERS_FACTORS" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[3\] 1 5 0 0 " "Implementing clock multiplication of 1, clock division of 5, and phase shift of 0 degrees (0 ps) for PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[3\] port" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 65 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15099 "Implementing clock multiplication of %2!d!, clock division of %3!d!, and phase shift of %4!d! degrees (%5!d! ps) for %1!s! port" 0 0 "Design Software" 0 -1 1756774473128 ""}  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 15535 "Implemented %3!s! \"%1!s!\" as %2!s! PLL type" 0 0 "Fitter" 0 -1 1756774473128 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1756774473262 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1756774473268 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE10E22C8 " "Device EP4CE10E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756774473349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE15E22C8 " "Device EP4CE15E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756774473349 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP4CE22E22C8 " "Device EP4CE22E22C8 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1756774473349 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1756774473349 ""}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "5 " "Fitter converted 5 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_ASDO_DATA1~ 6 " "Pin ~ALTERA_ASDO_DATA1~ is reserved at location 6" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_ASDO_DATA1~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 112 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756774473353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_FLASH_nCE_nCSO~ 8 " "Pin ~ALTERA_FLASH_nCE_nCSO~ is reserved at location 8" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_FLASH_nCE_nCSO~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 114 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756774473353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DCLK~ 12 " "Pin ~ALTERA_DCLK~ is reserved at location 12" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DCLK~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 116 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756774473353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_DATA0~ 13 " "Pin ~ALTERA_DATA0~ is reserved at location 13" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_DATA0~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 118 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756774473353 ""} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ALTERA_nCEO~ 101 " "Pin ~ALTERA_nCEO~ is reserved at location 101" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ~ALTERA_nCEO~ } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 120 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169125 "Pin %1!s! is reserved at location %2!s!" 0 0 "Design Software" 0 -1 1756774473353 ""}  } {  } 0 169124 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "Fitter" 0 -1 1756774473353 ""}
{ "Warning" "WCUT_CUT_ATOM_PINS_WITH_INCOMPLETE_IO_ASSIGNMENTS" "" "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" {  } {  } 0 15714 "Some pins have incomplete I/O assignments. Refer to the I/O Assignment Warnings report for details" 0 0 "Fitter" 0 -1 1756774473355 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "5 17 " "No exact pin location assignment(s) for 5 pins of 17 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1756774473831 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1) " "Automatically promoted node PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[0\] (placed in counter C0 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations External Clock Output CLKCTRL_PLL1E0 " "Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_PLL1E0" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756774473841 ""}  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756774473841 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1) " "Automatically promoted node PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[1\] (placed in counter C2 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G2 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756774473841 ""}  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756774473841 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1) " "Automatically promoted node PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[2\] (placed in counter C1 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G4 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G4" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756774473842 ""}  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756774473842 ""}
{ "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1) " "Automatically promoted node PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|wire_pll1_clk\[3\] (placed in counter C3 of PLL_1)" { { "Info" "IFSAC_FSAC_ASSIGN_AUTO_GLOBAL_TO_SIGNAL_FANOUTS" "destinations Global Clock CLKCTRL_G3 " "Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3" {  } {  } 0 176355 "Automatically promoted %1!s! to use location or clock signal %2!s!" 0 0 "Design Software" 0 -1 1756774473842 ""}  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 93 -1 0 } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 62 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 176353 "Automatically promoted node %1!s! %2!s!" 0 0 "Fitter" 0 -1 1756774473842 ""}
{ "Info" "ISTA_SDC_FOUND" "timings.sdc " "Reading SDC File: 'timings.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Fitter" 0 -1 1756774473997 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1756774473999 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1756774473999 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1756774473999 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1756774473999 ""}  } {  } 0 332110 "%1!s!" 0 0 "Fitter" 0 -1 1756774473999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Fitter" 0 -1 1756774473999 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Fitter" 0 -1 1756774474003 ""}
{ "Info" "ISTA_USER_TDC_OPTIMIZATION_GOALS" "" "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" {  } {  } 0 332129 "Detected timing requirements -- optimizing circuit to achieve only the specified requirements" 0 0 "Fitter" 0 -1 1756774474004 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 5 clocks " "Found 5 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756774474004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756774474004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  10.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " "  10.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756774474004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\] " "  20.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756774474004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  50.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " "  50.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756774474004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" " 100.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[3\] " " 100.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756774474004 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "  20.000     main_clk " "  20.000     main_clk" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1756774474004 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1756774474004 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176233 "Starting register packing" 0 0 "Fitter" 0 -1 1756774474007 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756774474008 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1756774474008 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Started Fast Input/Output/OE register processing" {  } {  } 1 176236 "Started Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756774474009 ""}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Finished Fast Input/Output/OE register processing" {  } {  } 1 176237 "Finished Fast Input/Output/OE register processing" 1 0 "Fitter" 0 -1 1756774474010 ""}
{ "Extra Info" "IFSAC_FSAC_START_MAC_SCAN_CHAIN_INFERENCING" "" "Start inferring scan chains for DSP blocks" {  } {  } 1 176238 "Start inferring scan chains for DSP blocks" 1 0 "Fitter" 0 -1 1756774474010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_MAC_SCAN_CHAIN_INFERENCING" "" "Inferring scan chains for DSP blocks is complete" {  } {  } 1 176239 "Inferring scan chains for DSP blocks is complete" 1 0 "Fitter" 0 -1 1756774474010 ""}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 176248 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "Fitter" 0 -1 1756774474010 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 176249 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "Fitter" 0 -1 1756774474019 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" { { "Extra Info" "IFSAC_NUM_REGISTERS_PACKED_INTO_ATOM_TYPE" "2 I/O Output Buffer " "Packed 2 registers into blocks of type I/O Output Buffer" {  } {  } 1 176218 "Packed %1!d! registers into blocks of type %2!s!" 0 0 "Design Software" 0 -1 1756774474019 ""} { "Extra Info" "IFSAC_NUM_REGISTERS_DUPLICATED" "2 " "Created 2 register duplicates" {  } {  } 1 176220 "Created %1!d! register duplicates" 0 0 "Design Software" 0 -1 1756774474019 ""}  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1756774474019 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "4 unused 2.5V 0 4 0 " "Number of I/O pins in group: 4 (unused VREF, 2.5V VCCIO, 0 input, 4 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "2.5 V. " "I/O standards used: 2.5 V." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1756774474024 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1756774474024 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1756774474024 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use undetermined 5 6 " "I/O bank number 1 does not use VREF pins and has undetermined VCCIO pins. 5 total pin(s) used --  6 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756774474026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use undetermined 1 7 " "I/O bank number 2 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756774474026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "3 does not use 2.5V 1 10 " "I/O bank number 3 does not use VREF pins and has 2.5V VCCIO pins. 1 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756774474026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "4 does not use 3.3V 4 10 " "I/O bank number 4 does not use VREF pins and has 3.3V VCCIO pins. 4 total pin(s) used --  10 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756774474026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "5 does not use 3.3V 6 7 " "I/O bank number 5 does not use VREF pins and has 3.3V VCCIO pins. 6 total pin(s) used --  7 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756774474026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "6 does not use undetermined 1 9 " "I/O bank number 6 does not use VREF pins and has undetermined VCCIO pins. 1 total pin(s) used --  9 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756774474026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "7 does not use undetermined 0 13 " "I/O bank number 7 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  13 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756774474026 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "8 does not use undetermined 0 12 " "I/O bank number 8 does not use VREF pins and has undetermined VCCIO pins. 0 total pin(s) used --  12 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1756774474026 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1756774474026 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1756774474026 ""}
{ "Warning" "WCUT_PLL_NON_ZDB_COMP_CLK_FEEDING_IO" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1 compensate_clock 0 " "PLL \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1\" is in normal or source synchronous mode with output clock \"compensate_clock\" set to clk\[0\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 165 0 0 } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 72 224 496 256 "inst" "" } } } }  } 0 15058 "PLL \"%1!s!\" is in normal or source synchronous mode with output clock \"%2!s!\" set to clk\[%3!d!\] that is not fully compensated because it feeds an output pin -- only PLLs in zero delay buffer mode can fully compensate output pins" 0 0 "Fitter" 0 -1 1756774474043 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1 clk\[1\] TEST_CLK_50M~output " "PLL \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1\" output port clk\[1\] feeds output pin \"TEST_CLK_50M~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 165 0 0 } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 72 224 496 256 "inst" "" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 144 600 776 160 "TEST_CLK_50M" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1756774474044 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1 clk\[2\] TEST_CLK_20M~output " "PLL \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1\" output port clk\[2\] feeds output pin \"TEST_CLK_20M~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 165 0 0 } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 72 224 496 256 "inst" "" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 160 600 776 176 "TEST_CLK_20M" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1756774474044 ""}
{ "Warning" "WCUT_PLL_CLK_FEEDS_NON_DEDICATED_IO" "PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1 clk\[3\] TEST_CLK_10M~output " "PLL \"PLL20:inst\|altpll:altpll_component\|PLL20_altpll:auto_generated\|pll1\" output port clk\[3\] feeds output pin \"TEST_CLK_10M~output\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" {  } { { "db/PLL20_altpll.v" "" { Text "/home/mac/Code/FPGACode/db/PLL20_altpll.v" 51 -1 0 } } { "altpll.tdf" "" { Text "/home/mac/Software/intelFPGA_lite/24.1std/quartus/libraries/megafunctions/altpll.tdf" 898 0 0 } } { "PLL20.vhd" "" { Text "/home/mac/Code/FPGACode/PLL20.vhd" 165 0 0 } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 72 224 496 256 "inst" "" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 176 600 776 192 "TEST_CLK_10M" "" } } } }  } 0 15064 "PLL \"%1!s!\" output port %2!s! feeds output pin \"%3!s!\" via non-dedicated routing -- jitter performance depends on switching rate of other design elements. Use PLL dedicated clock outputs to ensure jitter performance" 0 0 "Fitter" 0 -1 1756774474044 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH0_LED_GRN " "Node \"ETH0_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH0_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH0_LED_YEL " "Node \"ETH0_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH0_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH1_LED_GRN " "Node \"ETH1_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH1_LED_YEL " "Node \"ETH1_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_LED_GRN " "Node \"ETH2_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_LED_YEL " "Node \"ETH2_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_RX_N " "Node \"ETH2_RX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_RX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_RX_P " "Node \"ETH2_RX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_RX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_TX_N " "Node \"ETH2_TX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_TX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474050 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH2_TX_P " "Node \"ETH2_TX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH2_TX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_LED_GRN " "Node \"ETH3_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_LED_YEL " "Node \"ETH3_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_RX_N " "Node \"ETH3_RX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_RX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_RX_P " "Node \"ETH3_RX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_RX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_TX_N " "Node \"ETH3_TX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_TX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH3_TX_P " "Node \"ETH3_TX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH3_TX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_LED_GRN " "Node \"ETH4_LED_GRN\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_LED_GRN" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_LED_YEL " "Node \"ETH4_LED_YEL\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_LED_YEL" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_RX_N " "Node \"ETH4_RX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_RX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_RX_P " "Node \"ETH4_RX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_RX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_TX_N " "Node \"ETH4_TX_N\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_TX_N" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "ETH4_TX_P " "Node \"ETH4_TX_P\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH4_TX_P" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY2 " "Node \"KEY2\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY2" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY3 " "Node \"KEY3\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY3" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "KEY4 " "Node \"KEY4\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY4" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_RX " "Node \"UART_RX\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_RX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "UART_TX " "Node \"UART_TX\" is assigned to location or region, but does not exist in design" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "UART_TX" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1756774474051 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1756774474050 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:01 " "Fitter preparation operations ending: elapsed time is 00:00:01" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756774474052 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1756774474056 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1756774474573 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756774474619 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1756774474644 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1756774474774 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:00 " "Fitter placement operations ending: elapsed time is 00:00:00" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756774474775 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1756774475036 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X23_Y0 X34_Y11 " "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11" {  } { { "loc" "" { Generic "/home/mac/Code/FPGACode/" { { 1 { 0 "Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X23_Y0 to location X34_Y11"} { { 12 { 0 ""} 23 0 12 12 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1756774475496 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1756774475496 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1756774475689 ""} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Optimizations that may affect the design's timing were skipped" {  } {  } 0 170200 "Optimizations that may affect the design's timing were skipped" 0 0 "Design Software" 0 -1 1756774475689 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1756774475689 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756774475691 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.03 " "Total time spent on timing analysis during the Fitter is 0.03 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1756774475815 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756774475825 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756774476035 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Fitter" 0 -1 1756774476035 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Fitter" 0 -1 1756774476272 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:02 " "Fitter post-fit operations ending: elapsed time is 00:00:02" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1756774477090 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1756774477477 ""}
{ "Warning" "WFIOMGR_FIOMGR_REFER_APPNOTE_447_TOP_LEVEL" "7 Cyclone IV E " "7 pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing Cyclone IV E Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." { { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "KEY1 3.3-V LVTTL 88 " "Pin KEY1 uses I/O standard 3.3-V LVTTL at 88" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { KEY1 } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "KEY1" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 280 32 200 296 "KEY1" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 27 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756774477481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH0_RX_P 3.3-V LVTTL 77 " "Pin ETH0_RX_P uses I/O standard 3.3-V LVTTL at 77" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ETH0_RX_P } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH0_RX_P" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 488 16 184 504 "ETH0_RX_P" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 29 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756774477481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH0_RX_N 3.3-V LVTTL 80 " "Pin ETH0_RX_N uses I/O standard 3.3-V LVTTL at 80" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ETH0_RX_N } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH0_RX_N" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 504 16 184 520 "ETH0_RX_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 30 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756774477481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH1_RX_P 3.3-V LVTTL 71 " "Pin ETH1_RX_P uses I/O standard 3.3-V LVTTL at 71" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ETH1_RX_P } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_RX_P" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 576 16 184 592 "ETH1_RX_P" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 31 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756774477481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "ETH1_RX_N 3.3-V LVTTL 72 " "Pin ETH1_RX_N uses I/O standard 3.3-V LVTTL at 72" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { ETH1_RX_N } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "ETH1_RX_N" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 592 16 184 608 "ETH1_RX_N" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 32 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756774477481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "RESET 3.3-V LVTTL 25 " "Pin RESET uses I/O standard 3.3-V LVTTL at 25" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { RESET } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "RESET" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 320 32 200 336 "RESET" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 17 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756774477481 ""} { "Info" "IFIOMGR_PIN_IO_STANDARD_LOCATION" "MAIN_CLK 3.3-V LVTTL 23 " "Pin MAIN_CLK uses I/O standard 3.3-V LVTTL at 23" {  } { { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" "" { PinPlanner "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/pin_planner.ppl" { MAIN_CLK } } } { "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" "" { Assignment "/home/mac/Software/intelFPGA_lite/24.1std/quartus/linux64/Assignment Editor.qase" 1 { { 0 "MAIN_CLK" } } } } { "FPGACode.bdf" "" { Schematic "/home/mac/Code/FPGACode/FPGACode.bdf" { { 128 24 192 144 "MAIN_CLK" "" } } } } { "temporary_test_loc" "" { Generic "/home/mac/Code/FPGACode/" { { 0 { 0 ""} 0 19 14177 15141 0 0 "" 0 "" "" }  }  } }  } 0 169178 "Pin %1!s! uses I/O standard %2!s! at %3!s!" 0 0 "Design Software" 0 -1 1756774477481 ""}  } {  } 0 169177 "%1!d! pins must meet Intel FPGA requirements for 3.3-, 3.0-, and 2.5-V interfaces. For more information, refer to AN 447: Interfacing %2!s! Devices with 3.3/3.0/2.5-V LVTTL/LVCMOS I/O Systems." 0 0 "Fitter" 0 -1 1756774477481 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "/home/mac/Code/FPGACode/output_files/FPGACode.fit.smsg " "Generated suppressed messages file /home/mac/Code/FPGACode/output_files/FPGACode.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1756774477536 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 38 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 38 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "928 " "Peak virtual memory: 928 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756774477849 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  2 10:54:37 2025 " "Processing ended: Tue Sep  2 10:54:37 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756774477849 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:05 " "Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756774477849 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756774477849 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1756774477849 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1756774479704 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756774479705 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 10:54:39 2025 " "Processing started: Tue Sep  2 10:54:39 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756774479705 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1756774479705 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_asm --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1756774479705 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1756774480014 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1756774480824 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1756774480853 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "356 " "Peak virtual memory: 356 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756774480972 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  2 10:54:40 2025 " "Processing ended: Tue Sep  2 10:54:40 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756774480972 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756774480972 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756774480972 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1756774480972 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1756774481716 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1756774482828 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756774482828 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 10:54:42 2025 " "Processing started: Tue Sep  2 10:54:42 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756774482828 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1756774482828 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta FPGACode -c FPGACode " "Command: quartus_sta FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1756774482829 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1756774482902 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1756774483040 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1756774483040 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774483139 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774483139 ""}
{ "Info" "ISTA_SDC_FOUND" "timings.sdc " "Reading SDC File: 'timings.sdc'" {  } {  } 0 332104 "Reading SDC File: '%1!s!'" 0 0 "Timing Analyzer" 0 -1 1756774483446 ""}
{ "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "Deriving PLL clocks " "Deriving PLL clocks" { { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1756774483448 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[1\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1756774483448 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -multiply_by 2 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1756774483448 ""} { "Info" "ISTA_DERIVE_PLL_CLOCKS_INFO" "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} " "create_generated_clock -source \{inst\|altpll_component\|auto_generated\|pll1\|inclk\[0\]\} -divide_by 5 -duty_cycle 50.00 -name \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\} \{inst\|altpll_component\|auto_generated\|pll1\|clk\[3\]\}" {  } {  } 0 332110 "%1!s!" 0 0 "Design Software" 0 -1 1756774483448 ""}  } {  } 0 332110 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756774483448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_CALL_IS_DELAYED" "" "Clock uncertainty is not calculated until you update the timing netlist." {  } {  } 0 332151 "Clock uncertainty is not calculated until you update the timing netlist." 0 0 "Timing Analyzer" 0 -1 1756774483448 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756774483451 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1756774483453 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 85C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 85C Model" 0 0 "Timing Analyzer" 0 0 1756774483461 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756774483468 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756774483468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -22.646 " "Worst-case setup slack is -22.646" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -22.646             -45.291 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -22.646             -45.291 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483468 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.166               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   48.166               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483468 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774483468 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.465 " "Worst-case hold slack is 0.465" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.465               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.465               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483469 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   31.344               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   31.344               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483469 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774483469 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756774483470 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756774483471 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.858 " "Worst-case minimum pulse width slack is 9.858" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.858               0.000 main_clk  " "    9.858               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483472 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.720               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.720               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483472 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774483472 ""}
{ "Info" "0" "" "Analyzing Slow 1200mV 0C Model" {  } {  } 0 0 "Analyzing Slow 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756774483481 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1756774483525 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1756774483831 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756774483892 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756774483894 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756774483894 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -21.844 " "Worst-case setup slack is -21.844" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -21.844             -43.687 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -21.844             -43.687 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483895 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   48.303               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   48.303               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483895 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774483895 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.416 " "Worst-case hold slack is 0.416" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.416               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.416               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483896 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   30.580               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   30.580               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483896 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774483896 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756774483897 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756774483898 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.855 " "Worst-case minimum pulse width slack is 9.855" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.855               0.000 main_clk  " "    9.855               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483899 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.719               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.719               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774483899 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774483899 ""}
{ "Info" "0" "" "Analyzing Fast 1200mV 0C Model" {  } {  } 0 0 "Analyzing Fast 1200mV 0C Model" 0 0 "Timing Analyzer" 0 0 1756774483908 ""}
{ "Info" "ISTA_DERIVE_CLOCK_UNCERTAINTY_INFO" "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties. " "Deriving Clock Uncertainty. Please refer to report_sdc in the Timing Analyzer to see clock uncertainties." {  } {  } 0 332123 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1756774484029 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" { { "Info" "ISTA_TIMING_NOT_MET_USE_ADA" "" "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." {  } {  } 0 11105 "For recommendations on closing timing, run Report Timing Closure Recommendations in the Timing Analyzer." 0 0 "Design Software" 0 -1 1756774484030 ""}  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1756774484030 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -19.094 " "Worst-case setup slack is -19.094" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "  -19.094             -38.187 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "  -19.094             -38.187 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484031 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   49.196               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   49.196               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484031 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774484031 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold 0.193 " "Worst-case hold slack is 0.193" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.193               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "    0.193               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484032 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   27.940               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\]  " "   27.940               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484032 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774484032 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Recovery " "No Recovery paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756774484033 ""}
{ "Info" "ISTA_NO_PATHS_TO_REPORT" "Removal " "No Removal paths to report" {  } {  } 0 332140 "No %1!s! paths to report" 0 0 "Timing Analyzer" 0 -1 1756774484034 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width 9.423 " "Worst-case minimum pulse width slack is 9.423" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    9.423               0.000 main_clk  " "    9.423               0.000 main_clk " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484035 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   24.798               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\]  " "   24.798               0.000 inst\|altpll_component\|auto_generated\|pll1\|clk\[2\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1756774484035 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1756774484035 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756774484483 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1756774484483 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 4 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "462 " "Peak virtual memory: 462 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756774484517 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  2 10:54:44 2025 " "Processing ended: Tue Sep  2 10:54:44 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756774484517 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756774484517 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756774484517 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1756774484517 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1756774486427 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1756774486427 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Sep  2 10:54:46 2025 " "Processing started: Tue Sep  2 10:54:46 2025" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1756774486427 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1756774486427 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode " "Command: quartus_eda --read_settings_files=off --write_settings_files=off FPGACode -c FPGACode" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1756774486428 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1756774486817 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "FPGACode.vho /home/mac/Code/FPGACode/simulation/questa/ simulation " "Generated file FPGACode.vho in folder \"/home/mac/Code/FPGACode/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1756774486871 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "588 " "Peak virtual memory: 588 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1756774486890 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Sep  2 10:54:46 2025 " "Processing ended: Tue Sep  2 10:54:46 2025" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1756774486890 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1756774486890 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1756774486890 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1756774486890 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 63 s " "Quartus Prime Full Compilation was successful. 0 errors, 63 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1756774487597 ""}
