Source Block: hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@103:113@HdlIdDef
  wire    [ 6:0]      rx_delay_locked_s;
  wire    [27:0]      tx_data_s;
  wire                locked_s;
  wire                alt_lvds_clk;
  wire                alt_lvds_loaden;
  wire    [ 7:0]      alt_lvds_phase;

  // pll reset

  always @(negedge up_rstn or posedge up_clk) begin
    if (up_rstn == 0) begin

Diff Content:
- 108   wire    [ 7:0]      alt_lvds_phase;
+ 108   wire                lvds_clk;
+ 108   wire                lvds_loaden;
+ 108   wire    [ 7:0]      lvds_phase;

Clone Blocks:
Clone Blocks 1:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@102:112
  wire    [ 6:0]      rx_data_locked_s;
  wire    [ 6:0]      rx_delay_locked_s;
  wire    [27:0]      tx_data_s;
  wire                locked_s;
  wire                alt_lvds_clk;
  wire                alt_lvds_loaden;
  wire    [ 7:0]      alt_lvds_phase;

  // pll reset

  always @(negedge up_rstn or posedge up_clk) begin

Clone Blocks 2:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@101:111
  wire    [27:0]      rx_data_s;
  wire    [ 6:0]      rx_data_locked_s;
  wire    [ 6:0]      rx_delay_locked_s;
  wire    [27:0]      tx_data_s;
  wire                locked_s;
  wire                alt_lvds_clk;
  wire                alt_lvds_loaden;
  wire    [ 7:0]      alt_lvds_phase;

  // pll reset


Clone Blocks 3:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@98:108

  // internal signals

  wire    [27:0]      rx_data_s;
  wire    [ 6:0]      rx_data_locked_s;
  wire    [ 6:0]      rx_delay_locked_s;
  wire    [27:0]      tx_data_s;
  wire                locked_s;
  wire                alt_lvds_clk;
  wire                alt_lvds_loaden;
  wire    [ 7:0]      alt_lvds_phase;

Clone Blocks 4:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@99:109
  // internal signals

  wire    [27:0]      rx_data_s;
  wire    [ 6:0]      rx_data_locked_s;
  wire    [ 6:0]      rx_delay_locked_s;
  wire    [27:0]      tx_data_s;
  wire                locked_s;
  wire                alt_lvds_clk;
  wire                alt_lvds_loaden;
  wire    [ 7:0]      alt_lvds_phase;


Clone Blocks 5:
hdl/library/axi_ad9361/intel/axi_ad9361_lvds_if_10.v@100:110

  wire    [27:0]      rx_data_s;
  wire    [ 6:0]      rx_data_locked_s;
  wire    [ 6:0]      rx_delay_locked_s;
  wire    [27:0]      tx_data_s;
  wire                locked_s;
  wire                alt_lvds_clk;
  wire                alt_lvds_loaden;
  wire    [ 7:0]      alt_lvds_phase;

  // pll reset

