{"design__lint_error__count": 0, "design__lint_timing_construct__count": 0, "design__lint_warning__count": 2, "design__inferred_latch__count": 0, "design__instance__count": 7572, "design__instance__area": 111696, "design__instance_unmapped__count": 0, "synthesis__check_error__count": 0, "design__max_slew_violation__count__corner:nom_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:nom_tt_025C_5v00": 166, "design__max_cap_violation__count__corner:nom_tt_025C_5v00": 12, "power__internal__total": 0.009443801827728748, "power__switching__total": 0.004362020641565323, "power__leakage__total": 1.8288488945472636e-06, "power__total": 0.013807651586830616, "clock__skew__worst_hold__corner:nom_tt_025C_5v00": -0.5632017234214544, "clock__skew__worst_setup__corner:nom_tt_025C_5v00": 0.6124989577781061, "timing__hold__ws__corner:nom_tt_025C_5v00": 0.5909819467739083, "timing__setup__ws__corner:nom_tt_025C_5v00": 50.706405842704264, "timing__hold__tns__corner:nom_tt_025C_5v00": 0, "timing__setup__tns__corner:nom_tt_025C_5v00": 0, "timing__hold__wns__corner:nom_tt_025C_5v00": 0, "timing__setup__wns__corner:nom_tt_025C_5v00": 0, "timing__hold_vio__count__corner:nom_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_vio__count__corner:nom_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:nom_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:nom_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:nom_ss_125C_4v50": 32, "design__max_fanout_violation__count__corner:nom_ss_125C_4v50": 166, "design__max_cap_violation__count__corner:nom_ss_125C_4v50": 13, "clock__skew__worst_hold__corner:nom_ss_125C_4v50": -0.8067389207233014, "clock__skew__worst_setup__corner:nom_ss_125C_4v50": 0.8868632745873606, "timing__hold__ws__corner:nom_ss_125C_4v50": 1.3186931919678915, "timing__setup__ws__corner:nom_ss_125C_4v50": 43.04680467257357, "timing__hold__tns__corner:nom_ss_125C_4v50": 0, "timing__setup__tns__corner:nom_ss_125C_4v50": 0, "timing__hold__wns__corner:nom_ss_125C_4v50": 0, "timing__setup__wns__corner:nom_ss_125C_4v50": 0, "timing__hold_vio__count__corner:nom_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_vio__count__corner:nom_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:nom_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:nom_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:nom_ff_n40C_5v50": 166, "design__max_cap_violation__count__corner:nom_ff_n40C_5v50": 12, "clock__skew__worst_hold__corner:nom_ff_n40C_5v50": -0.4546777805175616, "clock__skew__worst_setup__corner:nom_ff_n40C_5v50": 0.48959915285539934, "timing__hold__ws__corner:nom_ff_n40C_5v50": 0.26860048279159815, "timing__setup__ws__corner:nom_ff_n40C_5v50": 54.08784684339715, "timing__hold__tns__corner:nom_ff_n40C_5v50": 0, "timing__setup__tns__corner:nom_ff_n40C_5v50": 0, "timing__hold__wns__corner:nom_ff_n40C_5v50": 0, "timing__setup__wns__corner:nom_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:nom_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:nom_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count": 32, "design__max_fanout_violation__count": 166, "design__max_cap_violation__count": 14, "clock__skew__worst_hold": -0.4510728307434975, "clock__skew__worst_setup": 0.4817963941953542, "timing__hold__ws": 0.2662788953591455, "timing__setup__ws": 42.74106523015646, "timing__hold__tns": 0, "timing__setup__tns": 0, "timing__hold__wns": 0, "timing__setup__wns": 0, "timing__hold_vio__count": 0, "timing__hold_r2r__ws": Infinity, "timing__hold_r2r_vio__count": 0, "timing__setup_vio__count": 0, "timing__setup_r2r__ws": Infinity, "timing__setup_r2r_vio__count": 0, "design__die__bbox": "0.0 0.0 552.53 570.45", "design__core__bbox": "6.72 15.68 545.44 552.72", "design__io": 77, "design__die__area": 315191, "design__core__area": 289314, "design__instance__count__stdcell": 7572, "design__instance__area__stdcell": 111696, "design__instance__count__macros": 0, "design__instance__area__macros": 0, "design__instance__utilization": 0.386072, "design__instance__utilization__stdcell": 0.386072, "design__instance__count__class:tie_cell": 2, "design__instance__count__class:buffer": 7, "design__instance__count__class:inverter": 204, "design__instance__count__class:sequential_cell": 401, "design__instance__count__class:multi_input_combinational_cell": 2534, "flow__warnings__count": 1, "flow__errors__count": 0, "design__instance__count__class:endcap_cell": 274, "design__instance__count__class:tap_cell": 1878, "design__power_grid_violation__count__net:VSS": 0, "design__power_grid_violation__count__net:VDD": 0, "design__power_grid_violation__count": 0, "floorplan__design__io": 75, "design__io__hpwl": 29527885, "timing__drv__floating__nets": 0, "timing__drv__floating__pins": 0, "design__instance__displacement__total": 30324, "design__instance__displacement__mean": 4.0045, "design__instance__displacement__max": 59.92, "route__wirelength__estimated": 146309, "design__violations": 0, "design__instance__count__class:timing_repair_buffer": 278, "design__instance__count__class:clock_buffer": 137, "design__instance__count__class:clock_inverter": 53, "design__instance__count__setup_buffer": 0, "design__instance__count__hold_buffer": 4, "antenna__violating__nets": 0, "antenna__violating__pins": 0, "route__antenna_violation__count": 0, "design__instance__count__class:antenna_cell": 1804, "route__net": 3561, "route__net__special": 2, "route__drc_errors__iter:1": 0, "route__wirelength__iter:1": 174036, "route__drc_errors__iter:2": 166, "route__wirelength__iter:2": 174582, "route__drc_errors__iter:3": 89, "route__wirelength__iter:3": 174232, "route__drc_errors__iter:4": 3, "route__wirelength__iter:4": 174033, "route__drc_errors__iter:5": 0, "route__wirelength__iter:5": 174036, "route__drc_errors": 0, "route__wirelength": 174036, "route__vias": 26857, "route__vias__singlecut": 26857, "route__vias__multicut": 0, "antenna_diodes_count": 0, "design__disconnected_pin__count": 0, "design__critical_disconnected_pin__count": 0, "route__wirelength__max": 1109.91, "design__instance__count__class:fill_cell": 11318, "timing__unannotated_net__count__corner:nom_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:nom_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:nom_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:nom_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:nom_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:min_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:min_tt_025C_5v00": 166, "design__max_cap_violation__count__corner:min_tt_025C_5v00": 11, "clock__skew__worst_hold__corner:min_tt_025C_5v00": -0.5576566033458348, "clock__skew__worst_setup__corner:min_tt_025C_5v00": 0.6017471136143434, "timing__hold__ws__corner:min_tt_025C_5v00": 0.5875007313594381, "timing__setup__ws__corner:min_tt_025C_5v00": 50.847558713868764, "timing__hold__tns__corner:min_tt_025C_5v00": 0, "timing__setup__tns__corner:min_tt_025C_5v00": 0, "timing__hold__wns__corner:min_tt_025C_5v00": 0, "timing__setup__wns__corner:min_tt_025C_5v00": 0, "timing__hold_vio__count__corner:min_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_vio__count__corner:min_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:min_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:min_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:min_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:min_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:min_ss_125C_4v50": 32, "design__max_fanout_violation__count__corner:min_ss_125C_4v50": 166, "design__max_cap_violation__count__corner:min_ss_125C_4v50": 12, "clock__skew__worst_hold__corner:min_ss_125C_4v50": -0.7977165820362134, "clock__skew__worst_setup__corner:min_ss_125C_4v50": 0.8696654753603201, "timing__hold__ws__corner:min_ss_125C_4v50": 1.3135299886235443, "timing__setup__ws__corner:min_ss_125C_4v50": 43.30226255687256, "timing__hold__tns__corner:min_ss_125C_4v50": 0, "timing__setup__tns__corner:min_ss_125C_4v50": 0, "timing__hold__wns__corner:min_ss_125C_4v50": 0, "timing__setup__wns__corner:min_ss_125C_4v50": 0, "timing__hold_vio__count__corner:min_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_vio__count__corner:min_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:min_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:min_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:min_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:min_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:min_ff_n40C_5v50": 166, "design__max_cap_violation__count__corner:min_ff_n40C_5v50": 11, "clock__skew__worst_hold__corner:min_ff_n40C_5v50": -0.4510728307434975, "clock__skew__worst_setup__corner:min_ff_n40C_5v50": 0.4817963941953542, "timing__hold__ws__corner:min_ff_n40C_5v50": 0.2662788953591455, "timing__setup__ws__corner:min_ff_n40C_5v50": 54.180260034223735, "timing__hold__tns__corner:min_ff_n40C_5v50": 0, "timing__setup__tns__corner:min_ff_n40C_5v50": 0, "timing__hold__wns__corner:min_ff_n40C_5v50": 0, "timing__setup__wns__corner:min_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:min_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:min_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:min_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:min_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:min_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:min_ff_n40C_5v50": 0, "design__max_slew_violation__count__corner:max_tt_025C_5v00": 0, "design__max_fanout_violation__count__corner:max_tt_025C_5v00": 166, "design__max_cap_violation__count__corner:max_tt_025C_5v00": 13, "clock__skew__worst_hold__corner:max_tt_025C_5v00": -0.5697217303625689, "clock__skew__worst_setup__corner:max_tt_025C_5v00": 0.6252034622528047, "timing__hold__ws__corner:max_tt_025C_5v00": 0.5951972416730218, "timing__setup__ws__corner:max_tt_025C_5v00": 50.53567662932728, "timing__hold__tns__corner:max_tt_025C_5v00": 0, "timing__setup__tns__corner:max_tt_025C_5v00": 0, "timing__hold__wns__corner:max_tt_025C_5v00": 0, "timing__setup__wns__corner:max_tt_025C_5v00": 0, "timing__hold_vio__count__corner:max_tt_025C_5v00": 0, "timing__hold_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__hold_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_vio__count__corner:max_tt_025C_5v00": 0, "timing__setup_r2r__ws__corner:max_tt_025C_5v00": Infinity, "timing__setup_r2r_vio__count__corner:max_tt_025C_5v00": 0, "timing__unannotated_net__count__corner:max_tt_025C_5v00": 87, "timing__unannotated_net_filtered__count__corner:max_tt_025C_5v00": 0, "design__max_slew_violation__count__corner:max_ss_125C_4v50": 32, "design__max_fanout_violation__count__corner:max_ss_125C_4v50": 166, "design__max_cap_violation__count__corner:max_ss_125C_4v50": 14, "clock__skew__worst_hold__corner:max_ss_125C_4v50": -0.8174745556304462, "clock__skew__worst_setup__corner:max_ss_125C_4v50": 0.9072898245059313, "timing__hold__ws__corner:max_ss_125C_4v50": 1.3251848882210775, "timing__setup__ws__corner:max_ss_125C_4v50": 42.74106523015646, "timing__hold__tns__corner:max_ss_125C_4v50": 0, "timing__setup__tns__corner:max_ss_125C_4v50": 0, "timing__hold__wns__corner:max_ss_125C_4v50": 0, "timing__setup__wns__corner:max_ss_125C_4v50": 0, "timing__hold_vio__count__corner:max_ss_125C_4v50": 0, "timing__hold_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_vio__count__corner:max_ss_125C_4v50": 0, "timing__setup_r2r__ws__corner:max_ss_125C_4v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ss_125C_4v50": 0, "timing__unannotated_net__count__corner:max_ss_125C_4v50": 87, "timing__unannotated_net_filtered__count__corner:max_ss_125C_4v50": 0, "design__max_slew_violation__count__corner:max_ff_n40C_5v50": 0, "design__max_fanout_violation__count__corner:max_ff_n40C_5v50": 166, "design__max_cap_violation__count__corner:max_ff_n40C_5v50": 13, "clock__skew__worst_hold__corner:max_ff_n40C_5v50": -0.45931090786380985, "clock__skew__worst_setup__corner:max_ff_n40C_5v50": 0.4987673748520489, "timing__hold__ws__corner:max_ff_n40C_5v50": 0.2714623047631123, "timing__setup__ws__corner:max_ff_n40C_5v50": 53.97717980917264, "timing__hold__tns__corner:max_ff_n40C_5v50": 0, "timing__setup__tns__corner:max_ff_n40C_5v50": 0, "timing__hold__wns__corner:max_ff_n40C_5v50": 0, "timing__setup__wns__corner:max_ff_n40C_5v50": 0, "timing__hold_vio__count__corner:max_ff_n40C_5v50": 0, "timing__hold_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__hold_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_vio__count__corner:max_ff_n40C_5v50": 0, "timing__setup_r2r__ws__corner:max_ff_n40C_5v50": Infinity, "timing__setup_r2r_vio__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count__corner:max_ff_n40C_5v50": 87, "timing__unannotated_net_filtered__count__corner:max_ff_n40C_5v50": 0, "timing__unannotated_net__count": 87, "timing__unannotated_net_filtered__count": 0, "design_powergrid__voltage__worst__net:VDD__corner:nom_tt_025C_5v00": 4.99985, "design_powergrid__drop__average__net:VDD__corner:nom_tt_025C_5v00": 4.99996, "design_powergrid__drop__worst__net:VDD__corner:nom_tt_025C_5v00": 0.000154293, "design_powergrid__voltage__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000208136, "design_powergrid__drop__average__net:VSS__corner:nom_tt_025C_5v00": 3.91523e-05, "design_powergrid__drop__worst__net:VSS__corner:nom_tt_025C_5v00": 0.000208136, "design_powergrid__voltage__worst": 0.000208136, "design_powergrid__voltage__worst__net:VDD": 4.99985, "design_powergrid__drop__worst": 0.000208136, "design_powergrid__drop__worst__net:VDD": 0.000154293, "design_powergrid__voltage__worst__net:VSS": 0.000208136, "design_powergrid__drop__worst__net:VSS": 0.000208136, "ir__voltage__worst": 5, "ir__drop__avg": 3.84e-05, "ir__drop__worst": 0.000154, "design__xor_difference__count": 0, "magic__drc_error__count": 0, "magic__illegal_overlap__count": 0, "design__lvs_device_difference__count": 0, "design__lvs_net_difference__count": 0, "design__lvs_property_fail__count": 0, "design__lvs_error__count": 0, "design__lvs_unmatched_device__count": 0, "design__lvs_unmatched_net__count": 0, "design__lvs_unmatched_pin__count": 0}