m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
dC:/intelFPGA/19.1
vALUAMux
Z0 !s110 1648921805
!i10b 1
!s100 0=i06VY6g@O<[3FYKC1o>2
I?A;YU4`L>CP?MDC_T<Y943
Z1 VDg1SIo80bB@j0V0VzS_@n1
Z2 dC:/projeto-infrahard
Z3 w1648762748
8developed-components/mux/ALUAMux.v
Fdeveloped-components/mux/ALUAMux.v
L0 1
Z4 OV;L;10.5b;63
r1
!s85 0
31
Z5 !s108 1648921805.000000
Z6 !s107 developed-components/mux/ALUAMux.v|C:/projeto-infrahard/developed-components/mux/ALUAMuxTest.v|
Z7 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/ALUAMuxTest.v|
!i113 1
Z8 o-work work
Z9 tCvgOpt 0
n@a@l@u@a@mux
vALUAMuxTest
R0
!i10b 1
!s100 d:b:2VP>[Pl0TGS0RHg:e2
IOOVPjQBOIe?@blL3lGAmj0
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/ALUAMuxTest.v
FC:/projeto-infrahard/developed-components/mux/ALUAMuxTest.v
L0 3
R4
r1
!s85 0
31
R5
R6
R7
!i113 1
R8
R9
n@a@l@u@a@mux@test
vALUBMux
Z10 !s110 1648921806
!i10b 1
!s100 I<0C2MzjE61IR4Un>CSlL1
I;Xnj:K54ZK=VREJOjYK2B1
R1
R2
R3
8developed-components/mux/ALUBMux.v
Fdeveloped-components/mux/ALUBMux.v
L0 1
R4
r1
!s85 0
31
R5
Z11 !s107 developed-components/mux/ALUBMux.v|C:/projeto-infrahard/developed-components/mux/ALUBMuxTest.v|
Z12 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/ALUBMuxTest.v|
!i113 1
R8
R9
n@a@l@u@b@mux
vALUBMuxTest
R10
!i10b 1
!s100 TO@Se_nTlW:O=4AK3kGbS1
IS0EKojMgX:@SH<Qd=3<IN1
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/ALUBMuxTest.v
FC:/projeto-infrahard/developed-components/mux/ALUBMuxTest.v
L0 3
R4
r1
!s85 0
31
R5
R11
R12
!i113 1
R8
R9
n@a@l@u@b@mux@test
Ebanco_reg
Z13 w1648852677
Z14 DPx4 ieee 11 numeric_std 0 22 :ASDNFgHXf_ih3J@9F3Ze1
Z15 DPx3 std 6 textio 0 22 zE1`LPoLg^DX3Oz^4Fj1K3
Z16 DPx4 ieee 14 std_logic_1164 0 22 eNV`TJ_GofJTzYa?f<@Oe1
R2
Z17 8C:/projeto-infrahard/given-components/Banco_reg.vhd
Z18 FC:/projeto-infrahard/given-components/Banco_reg.vhd
l0
L69
V:adHbk0Ym0TAKYW83J5Y[3
!s100 hZ46CT_BzQl8j]02_Vf=o2
Z19 OV;C;10.5b;63
32
Z20 !s110 1648921808
!i10b 1
Z21 !s108 1648921808.000000
Z22 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/Banco_reg.vhd|
Z23 !s107 C:/projeto-infrahard/given-components/Banco_reg.vhd|
!i113 1
Z24 o-work work -2002 -explicit
Z25 tExplicit 1 CvgOpt 0
Abehavioral_arch
R14
R15
R16
DEx4 work 9 banco_reg 0 22 :adHbk0Ym0TAKYW83J5Y[3
l93
L85
VY7l=BkTbhRVIWWGL4mMo60
!s100 RmVnX=Z0eZ>VP`R`^LJ]Q1
R19
32
R20
!i10b 1
R21
R22
R23
!i113 1
R24
R25
vcpu
Z26 !s110 1648921804
!i10b 1
!s100 186z86f1bMDD;UGX=S2@<0
Ifg?lf`nlAA?odT153Zn4O3
R1
R2
w1648921223
8C:/projeto-infrahard/developed-components/cpu.v
FC:/projeto-infrahard/developed-components/cpu.v
L0 8
R4
r1
!s85 0
31
Z27 !s108 1648921804.000000
!s107 C:/projeto-infrahard/developed-components/cpu.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/cpu.v|
!i113 1
R8
R9
vctrl_unit
R26
!i10b 1
!s100 >l3][GS<4VNj6<A0[L]Ve2
IW=DL6i?ShERgGOb@d9=I92
R1
R2
w1648920662
8C:/projeto-infrahard/developed-components/ctrl_unit.v
FC:/projeto-infrahard/developed-components/ctrl_unit.v
L0 1
R4
r1
!s85 0
31
R27
!s107 C:/projeto-infrahard/developed-components/ctrl_unit.v|
!s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/ctrl_unit.v|
!i113 1
R8
R9
Einstr_reg
Z28 w1648921225
R15
R16
R2
Z29 8C:/projeto-infrahard/given-components/Instr_Reg.vhd
Z30 FC:/projeto-infrahard/given-components/Instr_Reg.vhd
l0
L42
VAfV1kYS402dnLRiFO;Z7_2
!s100 _X]FAEHlMn?]L[?c6kUO?1
R19
32
Z31 !s110 1648921809
!i10b 1
Z32 !s108 1648921809.000000
Z33 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/Instr_Reg.vhd|
Z34 !s107 C:/projeto-infrahard/given-components/Instr_Reg.vhd|
!i113 1
R24
R25
Abehavioral_arch
R15
R16
DEx4 work 9 instr_reg 0 22 AfV1kYS402dnLRiFO;Z7_2
l59
L56
VTD836jU:>9m^d?0ed1C0O3
!s100 _AcjR?n;fJneQZzaIjJFa3
R19
32
R31
!i10b 1
R32
R33
R34
!i113 1
R24
R25
vmemAddrMux
R10
!i10b 1
!s100 deV7am8mZz_HdhN>Hz35B1
IN1J`;;1k20JMLkH38_h_O1
R1
R2
w1648759435
8developed-components/mux/memAddrMux.v
Fdeveloped-components/mux/memAddrMux.v
L0 1
R4
r1
!s85 0
31
Z35 !s108 1648921806.000000
Z36 !s107 developed-components/mux/memAddrMux.v|C:/projeto-infrahard/developed-components/mux/memAddrMuxTest.v|
Z37 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/memAddrMuxTest.v|
!i113 1
R8
R9
nmem@addr@mux
vmemAddrMuxTest
R10
!i10b 1
!s100 Jg:6YGT87SNf[S;n?]MLI1
Il0H]Bf8`lO3zCX64[T`Po0
R1
R2
w1648757912
8C:/projeto-infrahard/developed-components/mux/memAddrMuxTest.v
FC:/projeto-infrahard/developed-components/mux/memAddrMuxTest.v
L0 3
R4
r1
!s85 0
31
R35
R36
R37
!i113 1
R8
R9
nmem@addr@mux@test
Ememoria
R13
Z38 DPx4 work 13 ram_constants 0 22 BbIcggj=<H_W75Jb?WIoZ0
Z39 DPx3 lpm 14 lpm_components 0 22 kbQff^T0P6bT[7n>=YCE40
R14
R15
R16
R2
Z40 8C:/projeto-infrahard/given-components/Memoria.vhd
Z41 FC:/projeto-infrahard/given-components/Memoria.vhd
l0
L67
V<[RFRXeHV^PMOiiinkBoS0
!s100 __XEo>II7SFLX6Xa7VZA63
R19
32
R31
!i10b 1
R32
Z42 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/Memoria.vhd|
Z43 !s107 C:/projeto-infrahard/given-components/Memoria.vhd|
!i113 1
R24
R25
Abehavioral_arch
R38
R39
R14
R15
R16
DEx4 work 7 memoria 0 22 <[RFRXeHV^PMOiiinkBoS0
l103
L79
VR9W83dOfA7lWR9j>i6THA2
!s100 aLo:Seezh^aEQ@MaJf[__3
R19
32
R31
!i10b 1
R32
R42
R43
!i113 1
R24
R25
vPCSrcCtrlMux
Z44 !s110 1648921807
!i10b 1
!s100 mb6`cXE3Cjk:Z9X6O>AiJ3
IAlFh80@kk6dJ6omZ5`=Fo1
R1
R2
R3
8developed-components/mux/PCSrcCtrlMux.v
Fdeveloped-components/mux/PCSrcCtrlMux.v
L0 1
R4
r1
!s85 0
31
R35
Z45 !s107 developed-components/mux/PCSrcCtrlMux.v|C:/projeto-infrahard/developed-components/mux/PCSrcCtrlMuxTest.v|
Z46 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/PCSrcCtrlMuxTest.v|
!i113 1
R8
R9
n@p@c@src@ctrl@mux
vPCSrcCtrlMuxTest
R44
!i10b 1
!s100 doS4=V]I;cCSKRhLoT;Mm1
IAQg4oh>do1dNA]3ASTUME1
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/PCSrcCtrlMuxTest.v
FC:/projeto-infrahard/developed-components/mux/PCSrcCtrlMuxTest.v
L0 3
R4
r1
!s85 0
31
R35
R45
R46
!i113 1
R8
R9
n@p@c@src@ctrl@mux@test
Pram_constants
R13
R2
R40
R41
l0
L47
VBbIcggj=<H_W75Jb?WIoZ0
!s100 5;`Z:D@MR5CT6j_[c9;6h3
R19
32
R31
!i10b 1
R32
R42
R43
!i113 1
R24
R25
Eregdesloc
R13
R14
R15
R16
R2
Z47 8C:/projeto-infrahard/given-components/RegDesloc.vhd
Z48 FC:/projeto-infrahard/given-components/RegDesloc.vhd
l0
L80
V4GibeROOKf]^CUjTE67Bo0
!s100 =0ZG0kkZKT?Zo?iX2R9=P1
R19
32
Z49 !s110 1648921810
!i10b 1
R32
Z50 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/RegDesloc.vhd|
Z51 !s107 C:/projeto-infrahard/given-components/RegDesloc.vhd|
!i113 1
R24
R25
Abehavioral_arch
R14
R15
R16
DEx4 work 9 regdesloc 0 22 4GibeROOKf]^CUjTE67Bo0
l98
L93
VDFCTADkAb^4XhT09kD<k32
!s100 3`2HClJO^bJLd6@PodWh?3
R19
32
R49
!i10b 1
R32
R50
R51
!i113 1
R24
R25
Eregistrador
Z52 w1648752417
R15
R16
R2
Z53 8C:/projeto-infrahard/given-components/Registrador.vhd
Z54 FC:/projeto-infrahard/given-components/Registrador.vhd
l0
L53
VD=`aG^VOPEDP69ifb8G;52
!s100 ^e8=Z<CbNTLXR@XGZJMQo3
R19
32
R49
!i10b 1
Z55 !s108 1648921810.000000
Z56 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/Registrador.vhd|
Z57 !s107 C:/projeto-infrahard/given-components/Registrador.vhd|
!i113 1
R24
R25
Abehavioral_arch
R15
R16
DEx4 work 11 registrador 0 22 D=`aG^VOPEDP69ifb8G;52
l66
L65
V<kVfXRZJUh40ja<<lN_3:3
!s100 EXKKzlBL1ARAk5TCN4`Vg2
R19
32
R49
!i10b 1
R55
R56
R57
!i113 1
R24
R25
vSignExtend
R0
!i10b 1
!s100 BZP[:M@@<Gd;`zYh`L7Zl2
IhozYEHCi15SSJV?J2NV@F2
R1
R2
Z58 w1648836224
8developed-components/SignExtend.v
Fdeveloped-components/SignExtend.v
L0 1
R4
r1
!s85 0
31
R5
Z59 !s107 developed-components/SignExtend.v|C:/projeto-infrahard/developed-components/SignExtendTest.v|
Z60 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/SignExtendTest.v|
!i113 1
R8
R9
n@sign@extend
vSignExtendTest
R0
!i10b 1
!s100 RUL@f6ehk1[W1DA4?7>0U0
IKMW^`7z;<l6dhJkc?i_L93
R1
R2
w1648862363
8C:/projeto-infrahard/developed-components/SignExtendTest.v
FC:/projeto-infrahard/developed-components/SignExtendTest.v
L0 3
R4
r1
!s85 0
31
R5
R59
R60
!i113 1
R8
R9
n@sign@extend@test
Eula32
R13
R14
R15
R16
R2
Z61 8C:/projeto-infrahard/given-components/ula32.vhd
Z62 FC:/projeto-infrahard/given-components/ula32.vhd
l0
L63
VM1`EhBco;Cb9<:6CC>b?e2
!s100 bGmbVJaTC>R`I<lBgn7@L3
R19
32
Z63 !s110 1648921811
!i10b 1
R55
Z64 !s90 -reportprogress|300|-work|work|-2002|-explicit|-stats=none|C:/projeto-infrahard/given-components/ula32.vhd|
Z65 !s107 C:/projeto-infrahard/given-components/ula32.vhd|
!i113 1
R24
R25
Abehavioral
R14
R15
R16
DEx4 work 5 ula32 0 22 M1`EhBco;Cb9<:6CC>b?e2
l89
L79
VF94M;2UJ^55hCen3Z[Kfk0
!s100 1E>E2KjDKb=5dkES8U2ha0
R19
32
R63
!i10b 1
R55
R64
R65
!i113 1
R24
R25
vWriteDataMux
R44
!i10b 1
!s100 lQnZP`;?na95F@SF2dzho3
I_fFzjB4SlHF464A_DASKi1
R1
R2
R3
8developed-components/mux/WriteDataMux.v
Fdeveloped-components/mux/WriteDataMux.v
L0 1
R4
r1
!s85 0
31
Z66 !s108 1648921807.000000
Z67 !s107 developed-components/mux/WriteDataMux.v|C:/projeto-infrahard/developed-components/mux/WriteDataMuxTest.v|
Z68 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/WriteDataMuxTest.v|
!i113 1
R8
R9
n@write@data@mux
vWriteDataMuxTest
R44
!i10b 1
!s100 fhkoY=8@z@U3LKH[]Y]HK2
ImZ0VH6IU9^V=i4X3UCFHX1
R1
R2
R3
8C:/projeto-infrahard/developed-components/mux/WriteDataMuxTest.v
FC:/projeto-infrahard/developed-components/mux/WriteDataMuxTest.v
L0 3
R4
r1
!s85 0
31
R66
R67
R68
!i113 1
R8
R9
n@write@data@mux@test
vWriteRegMux
R20
!i10b 1
!s100 OW<Gm?bb`NQ0oIahLENZI2
IFagb<hj`U[P]g@126[8@V1
R1
R2
R58
8developed-components/mux/WriteRegMux.v
Fdeveloped-components/mux/WriteRegMux.v
L0 1
R4
r1
!s85 0
31
R21
Z69 !s107 developed-components/mux/WriteRegMux.v|C:/projeto-infrahard/developed-components/mux/WriteRegMuxTest.v|
Z70 !s90 -reportprogress|300|-work|work|-stats=none|C:/projeto-infrahard/developed-components/mux/WriteRegMuxTest.v|
!i113 1
R8
R9
n@write@reg@mux
vWriteRegMuxTest
R20
!i10b 1
!s100 PUEA3B_]`A2EPaeGU9zGb1
ICZaD5Ji45ilmkodMdWb8O3
R1
R2
w1648759324
8C:/projeto-infrahard/developed-components/mux/WriteRegMuxTest.v
FC:/projeto-infrahard/developed-components/mux/WriteRegMuxTest.v
L0 3
R4
r1
!s85 0
31
R21
R69
R70
!i113 1
R8
R9
n@write@reg@mux@test
