Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Fri Aug 10 23:34:39 2018
| Host         : DESKTOP-JKG1DO6 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file top_module_timing_summary_routed.rpt -rpx top_module_timing_summary_routed.rpx
| Design       : top_module
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.16 2016-11-09
-------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 11 register/latch pins with no clock driven by root clock pin: c33/int_clk_reg/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[10]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: rr/R1_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/hcs_reg[9]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[0]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[1]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[2]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[3]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[4]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[5]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[6]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[7]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[8]/Q (HIGH)

 There is 1 register/latch pin with no clock driven by root clock pin: vga/vcs_reg[9]/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 23 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 3 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.268        0.000                      0                  104        0.092        0.000                      0                  104        3.000        0.000                       0                    73  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                 Waveform(ns)       Period(ns)      Frequency(MHz)
-----                 ------------       ----------      --------------
sys_clk_pin           {0.000 5.000}      10.000          100.000         
xxx/inst/clk_in1      {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0  {0.000 20.000}     40.000          25.000          
  clkfbout_clk_wiz_0  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                     WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                     -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin                 5.878        0.000                      0                   53        0.280        0.000                      0                   53        4.500        0.000                       0                    46  
xxx/inst/clk_in1                                                                                                                                                        3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0       34.757        0.000                      0                   31        0.246        0.000                      0                   31       19.500        0.000                       0                    23  
  clkfbout_clk_wiz_0                                                                                                                                                    7.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock          To Clock                WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------          --------                -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
clk_out1_clk_wiz_0  sys_clk_pin               3.268        0.000                      0                   20        0.092        0.000                      0                   20  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.878ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.280ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[0]/S
                            (rising edge-triggered cell FDSE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.401ns (41.316%)  route 1.990ns (58.684%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.733     8.532    c33/clear
    SLICE_X0Y20          FDSE                                         r  c33/i_reg[0]/S
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    c33/clk
    SLICE_X0Y20          FDSE                                         r  c33/i_reg[0]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDSE (Setup_fdse_C_S)       -0.678    14.410    c33/i_reg[0]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.401ns (41.316%)  route 1.990ns (58.684%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.733     8.532    c33/clear
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    c33/clk
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[1]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.678    14.410    c33/i_reg[1]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.401ns (41.316%)  route 1.990ns (58.684%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.733     8.532    c33/clear
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    c33/clk
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[2]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.678    14.410    c33/i_reg[2]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.878ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.391ns  (logic 1.401ns (41.316%)  route 1.990ns (58.684%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.018ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.849ns = ( 14.849 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.733     8.532    c33/clear
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.508    14.849    c33/clk
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[3]/C
                         clock pessimism              0.274    15.123    
                         clock uncertainty           -0.035    15.088    
    SLICE_X0Y20          FDRE (Setup_fdre_C_R)       -0.678    14.410    c33/i_reg[3]
  -------------------------------------------------------------------
                         required time                         14.410    
                         arrival time                          -8.532    
  -------------------------------------------------------------------
                         slack                                  5.878    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[16]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.401ns (41.944%)  route 1.939ns (58.056%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.682     8.481    c33/clear
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[16]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    c33/clk
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[16]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.678    14.404    c33/i_reg[16]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[17]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.401ns (41.944%)  route 1.939ns (58.056%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.682     8.481    c33/clear
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[17]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    c33/clk
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[17]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.678    14.404    c33/i_reg[17]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[18]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.401ns (41.944%)  route 1.939ns (58.056%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.682     8.481    c33/clear
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[18]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    c33/clk
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[18]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.678    14.404    c33/i_reg[18]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.923ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[19]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.340ns  (logic 1.401ns (41.944%)  route 1.939ns (58.056%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.843ns = ( 14.843 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.682     8.481    c33/clear
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[19]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.502    14.843    c33/clk
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[19]/C
                         clock pessimism              0.274    15.117    
                         clock uncertainty           -0.035    15.082    
    SLICE_X0Y24          FDRE (Setup_fdre_C_R)       -0.678    14.404    c33/i_reg[19]
  -------------------------------------------------------------------
                         required time                         14.404    
                         arrival time                          -8.481    
  -------------------------------------------------------------------
                         slack                                  5.923    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.401ns (41.921%)  route 1.941ns (58.079%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.684     8.483    c33/clear
    SLICE_X0Y21          FDRE                                         r  c33/i_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    c33/clk
    SLICE_X0Y21          FDRE                                         r  c33/i_reg[4]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.678    14.409    c33/i_reg[4]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  5.926    

Slack (MET) :             5.926ns  (required time - arrival time)
  Source:                 c33/i_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.342ns  (logic 1.401ns (41.921%)  route 1.941ns (58.079%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.019ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.848ns = ( 14.848 - 10.000 ) 
    Source Clock Delay      (SCD):    5.141ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.620     5.141    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.456     5.597 r  c33/i_reg[15]/Q
                         net (fo=2, routed)           1.257     6.854    c33/i_reg[15]
    SLICE_X1Y23          LUT4 (Prop_lut4_I0_O)        0.124     6.978 r  c33/i0_carry__0_i_3/O
                         net (fo=1, routed)           0.000     6.978    c33/i0_carry__0_i_3_n_0
    SLICE_X1Y23          CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550     7.528 r  c33/i0_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.528    c33/i0_carry__0_n_0
    SLICE_X1Y24          CARRY4 (Prop_carry4_CI_CO[0])
                                                      0.271     7.799 r  c33/i0_carry__1/CO[0]
                         net (fo=26, routed)          0.684     8.483    c33/clear
    SLICE_X0Y21          FDRE                                         r  c33/i_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.507    14.848    c33/clk
    SLICE_X0Y21          FDRE                                         r  c33/i_reg[5]/C
                         clock pessimism              0.274    15.122    
                         clock uncertainty           -0.035    15.087    
    SLICE_X0Y21          FDRE (Setup_fdre_C_R)       -0.678    14.409    c33/i_reg[5]
  -------------------------------------------------------------------
                         required time                         14.409    
                         arrival time                          -8.483    
  -------------------------------------------------------------------
                         slack                                  5.926    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c33/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.529%)  route 0.133ns (34.471%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    c33/clk
    SLICE_X0Y22          FDRE                                         r  c33/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c33/i_reg[10]/Q
                         net (fo=2, routed)           0.133     1.742    c33/i_reg[10]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.853 r  c33/i_reg[8]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.853    c33/i_reg[8]_i_1_n_5
    SLICE_X0Y22          FDRE                                         r  c33/i_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    c33/clk
    SLICE_X0Y22          FDRE                                         r  c33/i_reg[10]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    c33/i_reg[10]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.853    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.280ns  (arrival time - required time)
  Source:                 c33/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.385ns  (logic 0.252ns (65.465%)  route 0.133ns (34.535%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.583     1.466    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  c33/i_reg[14]/Q
                         net (fo=2, routed)           0.133     1.740    c33/i_reg[14]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  c33/i_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    c33/i_reg[12]_i_1_n_5
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.978    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[14]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    c33/i_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.280    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c33/i_reg[18]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    c33/clk
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[18]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y24          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  c33/i_reg[18]/Q
                         net (fo=2, routed)           0.134     1.740    c33/i_reg[18]
    SLICE_X0Y24          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  c33/i_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    c33/i_reg[16]_i_1_n_5
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.850     1.977    c33/clk
    SLICE_X0Y24          FDRE                                         r  c33/i_reg[18]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y24          FDRE (Hold_fdre_C_D)         0.105     1.570    c33/i_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c33/i_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    c33/clk
    SLICE_X0Y21          FDRE                                         r  c33/i_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c33/i_reg[6]/Q
                         net (fo=2, routed)           0.134     1.743    c33/i_reg[6]
    SLICE_X0Y21          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.854 r  c33/i_reg[4]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.854    c33/i_reg[4]_i_1_n_5
    SLICE_X0Y21          FDRE                                         r  c33/i_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    c33/clk
    SLICE_X0Y21          FDRE                                         r  c33/i_reg[6]/C
                         clock pessimism             -0.513     1.468    
    SLICE_X0Y21          FDRE (Hold_fdre_C_D)         0.105     1.573    c33/i_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.854    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c33/i_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.354%)  route 0.134ns (34.646%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.982ns
    Source Clock Delay      (SCD):    1.469ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.586     1.469    c33/clk
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y20          FDRE (Prop_fdre_C_Q)         0.141     1.610 r  c33/i_reg[2]/Q
                         net (fo=2, routed)           0.134     1.744    c33/i_reg[2]
    SLICE_X0Y20          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.855 r  c33/i_reg[0]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.855    c33/i_reg[0]_i_1_n_5
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.855     1.982    c33/clk
    SLICE_X0Y20          FDRE                                         r  c33/i_reg[2]/C
                         clock pessimism             -0.513     1.469    
    SLICE_X0Y20          FDRE (Hold_fdre_C_D)         0.105     1.574    c33/i_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.574    
                         arrival time                           1.855    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.281ns  (arrival time - required time)
  Source:                 c33/i_reg[22]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[22]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.386ns  (logic 0.252ns (65.343%)  route 0.134ns (34.657%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.977ns
    Source Clock Delay      (SCD):    1.465ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.582     1.465    c33/clk
    SLICE_X0Y25          FDRE                                         r  c33/i_reg[22]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y25          FDRE (Prop_fdre_C_Q)         0.141     1.606 r  c33/i_reg[22]/Q
                         net (fo=2, routed)           0.134     1.740    c33/i_reg[22]
    SLICE_X0Y25          CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.851 r  c33/i_reg[20]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.851    c33/i_reg[20]_i_1_n_5
    SLICE_X0Y25          FDRE                                         r  c33/i_reg[22]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.850     1.977    c33/clk
    SLICE_X0Y25          FDRE                                         r  c33/i_reg[22]/C
                         clock pessimism             -0.512     1.465    
    SLICE_X0Y25          FDRE (Hold_fdre_C_D)         0.105     1.570    c33/i_reg[22]
  -------------------------------------------------------------------
                         required time                         -1.570    
                         arrival time                           1.851    
  -------------------------------------------------------------------
                         slack                                  0.281    

Slack (MET) :             0.293ns  (arrival time - required time)
  Source:                 db/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            db/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.164ns (46.005%)  route 0.192ns (53.995%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.984ns
    Source Clock Delay      (SCD):    1.471ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.588     1.471    db/clk
    SLICE_X2Y18          FDRE                                         r  db/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          FDRE (Prop_fdre_C_Q)         0.164     1.635 r  db/Q2_reg/Q
                         net (fo=3, routed)           0.192     1.828    db/Q2
    SLICE_X2Y18          FDRE                                         r  db/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.857     1.984    db/clk
    SLICE_X2Y18          FDRE                                         r  db/Q3_reg/C
                         clock pessimism             -0.513     1.471    
    SLICE_X2Y18          FDRE (Hold_fdre_C_D)         0.063     1.534    db/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.534    
                         arrival time                           1.828    
  -------------------------------------------------------------------
                         slack                                  0.293    

Slack (MET) :             0.300ns  (arrival time - required time)
  Source:                 c33/int_clk_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/int_clk_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.391ns  (logic 0.186ns (47.598%)  route 0.205ns (52.402%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.981ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    c33/clk
    SLICE_X1Y21          FDRE                                         r  c33/int_clk_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y21          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c33/int_clk_reg/Q
                         net (fo=12, routed)          0.205     1.814    c33/CLK
    SLICE_X1Y21          LUT2 (Prop_lut2_I1_O)        0.045     1.859 r  c33/int_clk_i_1/O
                         net (fo=1, routed)           0.000     1.859    c33/int_clk_i_1_n_0
    SLICE_X1Y21          FDRE                                         r  c33/int_clk_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.854     1.981    c33/clk
    SLICE_X1Y21          FDRE                                         r  c33/int_clk_reg/C
                         clock pessimism             -0.513     1.468    
    SLICE_X1Y21          FDRE (Hold_fdre_C_D)         0.091     1.559    c33/int_clk_reg
  -------------------------------------------------------------------
                         required time                         -1.559    
                         arrival time                           1.859    
  -------------------------------------------------------------------
                         slack                                  0.300    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c33/i_reg[10]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.253%)  route 0.133ns (31.747%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.980ns
    Source Clock Delay      (SCD):    1.468ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.585     1.468    c33/clk
    SLICE_X0Y22          FDRE                                         r  c33/i_reg[10]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y22          FDRE (Prop_fdre_C_Q)         0.141     1.609 r  c33/i_reg[10]/Q
                         net (fo=2, routed)           0.133     1.742    c33/i_reg[10]
    SLICE_X0Y22          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.886 r  c33/i_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    c33/i_reg[8]_i_1_n_4
    SLICE_X0Y22          FDRE                                         r  c33/i_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.853     1.980    c33/clk
    SLICE_X0Y22          FDRE                                         r  c33/i_reg[11]/C
                         clock pessimism             -0.512     1.468    
    SLICE_X0Y22          FDRE (Hold_fdre_C_D)         0.105     1.573    c33/i_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.573    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.313    

Slack (MET) :             0.313ns  (arrival time - required time)
  Source:                 c33/i_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            c33/i_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.418ns  (logic 0.285ns (68.192%)  route 0.133ns (31.808%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.978ns
    Source Clock Delay      (SCD):    1.466ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.583     1.466    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y23          FDRE (Prop_fdre_C_Q)         0.141     1.607 r  c33/i_reg[14]/Q
                         net (fo=2, routed)           0.133     1.740    c33/i_reg[14]
    SLICE_X0Y23          CARRY4 (Prop_carry4_S[2]_O[3])
                                                      0.144     1.884 r  c33/i_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.884    c33/i_reg[12]_i_1_n_4
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.851     1.978    c33/clk
    SLICE_X0Y23          FDRE                                         r  c33/i_reg[15]/C
                         clock pessimism             -0.512     1.466    
    SLICE_X0Y23          FDRE (Hold_fdre_C_D)         0.105     1.571    c33/i_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.571    
                         arrival time                           1.884    
  -------------------------------------------------------------------
                         slack                                  0.313    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.576         10.000      7.424      RAMB18_X0Y8    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y22    c33/base_reg[15]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X1Y22    c33/base_reg[24]/C
Min Period        n/a     FDSE/C              n/a            1.000         10.000      9.000      SLICE_X0Y20    c33/i_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y22    c33/i_reg[10]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y22    c33/i_reg[11]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23    c33/i_reg[12]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X0Y23    c33/i_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y22    c33/base_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y22    c33/base_reg[24]/C
Low Pulse Width   Slow    FDSE/C              n/a            0.500         5.000       4.500      SLICE_X0Y20    c33/i_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22    c33/i_reg[10]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22    c33/i_reg[11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y23    c33/i_reg[12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y23    c33/i_reg[13]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y23    c33/i_reg[14]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y23    c33/i_reg[15]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y24    c33/i_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y22    c33/base_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X1Y22    c33/base_reg[24]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22    c33/i_reg[10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y22    c33/i_reg[11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y23    c33/i_reg[12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y23    c33/i_reg[13]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y23    c33/i_reg[14]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y23    c33/i_reg[15]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y24    c33/i_reg[16]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X0Y24    c33/i_reg[17]/C



---------------------------------------------------------------------------------------------------
From Clock:  xxx/inst/clk_in1
  To Clock:  xxx/inst/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         xxx/inst/clk_in1
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/clk_in1 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     MMCME2_ADV/CLKIN1  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Max Period        n/a     MMCME2_ADV/CLKIN1  n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
Low Pulse Width   Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Slow    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1
High Pulse Width  Fast    MMCME2_ADV/CLKIN1  n/a            2.000         5.000       3.000      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack       34.757ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.246ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       19.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             34.757ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.155ns  (logic 1.093ns (21.204%)  route 4.062ns (78.796%))
  Logic Levels:           3  (LUT3=1 LUT5=2)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     2.139 f  vga/vcs_reg[2]/Q
                         net (fo=17, routed)          2.641     4.781    vga/vc[2]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124     4.905 f  vga/vcs[8]_i_2/O
                         net (fo=6, routed)           1.154     6.059    vga/vcs[8]_i_2_n_0
    SLICE_X7Y21          LUT3 (Prop_lut3_I0_O)        0.119     6.178 r  vga/vcs[9]_i_2/O
                         net (fo=1, routed)           0.267     6.444    vga/vcs[9]_i_2_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I0_O)        0.332     6.776 r  vga/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     6.776    vga/p_0_in__0[9]
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    41.505    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[9]/C
                         clock pessimism              0.094    41.599    
                         clock uncertainty           -0.098    41.502    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.031    41.533    vga/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.533    
                         arrival time                          -6.776    
  -------------------------------------------------------------------
                         slack                                 34.757    

Slack (MET) :             35.350ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.561ns  (logic 0.766ns (16.794%)  route 3.795ns (83.206%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     2.139 r  vga/vcs_reg[2]/Q
                         net (fo=17, routed)          2.641     4.781    vga/vc[2]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124     4.905 r  vga/vcs[8]_i_2/O
                         net (fo=6, routed)           1.154     6.059    vga/vcs[8]_i_2_n_0
    SLICE_X7Y21          LUT3 (Prop_lut3_I2_O)        0.124     6.183 r  vga/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     6.183    vga/p_0_in__0[6]
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    41.505    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[6]/C
                         clock pessimism              0.094    41.599    
                         clock uncertainty           -0.098    41.502    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.031    41.533    vga/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         41.533    
                         arrival time                          -6.183    
  -------------------------------------------------------------------
                         slack                                 35.350    

Slack (MET) :             35.380ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.640ns  (logic 1.045ns (22.522%)  route 3.595ns (77.478%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.116ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 f  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          2.269     4.368    vga/vc[3]
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.295     4.663 r  vga/vcs[9]_i_4/O
                         net (fo=1, routed)           0.645     5.308    vga/vcs[9]_i_4_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.124     5.432 f  vga/vcs[9]_i_3/O
                         net (fo=3, routed)           0.681     6.113    vga/vcs[9]_i_3_n_0
    SLICE_X6Y21          LUT5 (Prop_lut5_I4_O)        0.148     6.261 r  vga/vcs[3]_i_1/O
                         net (fo=1, routed)           0.000     6.261    vga/p_0_in__0[3]
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    41.505    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
                         clock pessimism              0.116    41.621    
                         clock uncertainty           -0.098    41.524    
    SLICE_X6Y21          FDRE (Setup_fdre_C_D)        0.118    41.642    vga/vcs_reg[3]
  -------------------------------------------------------------------
                         required time                         41.642    
                         arrival time                          -6.261    
  -------------------------------------------------------------------
                         slack                                 35.380    

Slack (MET) :             35.381ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.528ns  (logic 1.021ns (22.549%)  route 3.507ns (77.451%))
  Logic Levels:           3  (LUT2=1 LUT5=1 LUT6=1)
  Clock Path Skew:        -0.022ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.505ns = ( 41.505 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.094ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 f  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          2.269     4.368    vga/vc[3]
    SLICE_X6Y22          LUT6 (Prop_lut6_I4_O)        0.295     4.663 r  vga/vcs[9]_i_4/O
                         net (fo=1, routed)           0.645     5.308    vga/vcs[9]_i_4_n_0
    SLICE_X7Y21          LUT5 (Prop_lut5_I4_O)        0.124     5.432 f  vga/vcs[9]_i_3/O
                         net (fo=3, routed)           0.593     6.025    vga/vcs[9]_i_3_n_0
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.124     6.149 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     6.149    vga/vcs[0]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505    41.505    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism              0.094    41.599    
                         clock uncertainty           -0.098    41.502    
    SLICE_X7Y21          FDRE (Setup_fdre_C_D)        0.029    41.531    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         41.531    
                         arrival time                          -6.149    
  -------------------------------------------------------------------
                         slack                                 35.381    

Slack (MET) :             35.386ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.568ns  (logic 0.766ns (16.769%)  route 3.802ns (83.231%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     2.139 r  vga/vcs_reg[2]/Q
                         net (fo=17, routed)          2.641     4.781    vga/vc[2]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124     4.905 r  vga/vcs[8]_i_2/O
                         net (fo=6, routed)           1.161     6.065    vga/vcs[8]_i_2_n_0
    SLICE_X6Y22          LUT4 (Prop_lut4_I3_O)        0.124     6.189 r  vga/vcs[7]_i_1/O
                         net (fo=1, routed)           0.000     6.189    vga/vcs[7]_i_1_n_0
    SLICE_X6Y22          FDRE                                         r  vga/vcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.503    41.503    vga/clk_out1
    SLICE_X6Y22          FDRE                                         r  vga/vcs_reg[7]/C
                         clock pessimism              0.093    41.596    
                         clock uncertainty           -0.098    41.499    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.077    41.576    vga/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         41.576    
                         arrival time                          -6.189    
  -------------------------------------------------------------------
                         slack                                 35.386    

Slack (MET) :             35.435ns  (required time - arrival time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.560ns  (logic 0.758ns (16.623%)  route 3.802ns (83.377%))
  Logic Levels:           2  (LUT5=2)
  Clock Path Skew:        -0.025ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.503ns = ( 41.503 - 40.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.093ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.518     2.139 r  vga/vcs_reg[2]/Q
                         net (fo=17, routed)          2.641     4.781    vga/vc[2]
    SLICE_X5Y24          LUT5 (Prop_lut5_I0_O)        0.124     4.905 r  vga/vcs[8]_i_2/O
                         net (fo=6, routed)           1.161     6.065    vga/vcs[8]_i_2_n_0
    SLICE_X6Y22          LUT5 (Prop_lut5_I1_O)        0.116     6.181 r  vga/vcs[8]_i_1/O
                         net (fo=1, routed)           0.000     6.181    vga/p_0_in__0[8]
    SLICE_X6Y22          FDRE                                         r  vga/vcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.503    41.503    vga/clk_out1
    SLICE_X6Y22          FDRE                                         r  vga/vcs_reg[8]/C
                         clock pessimism              0.093    41.596    
                         clock uncertainty           -0.098    41.499    
    SLICE_X6Y22          FDRE (Setup_fdre_C_D)        0.118    41.617    vga/vcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.617    
                         arrival time                          -6.181    
  -------------------------------------------------------------------
                         slack                                 35.435    

Slack (MET) :             36.285ns  (required time - arrival time)
  Source:                 vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.654ns  (logic 0.992ns (27.145%)  route 2.662ns (72.855%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.555     1.555    vga/clk_out1
    SLICE_X8Y21          FDRE                                         r  vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     2.073 f  vga/hcs_reg[0]/Q
                         net (fo=18, routed)          1.751     3.825    vga/hc[0]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.146     3.971 r  vga/hcs[9]_i_2/O
                         net (fo=5, routed)           0.911     4.882    vga/hcs[9]_i_2_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I5_O)        0.328     5.210 r  vga/hcs[9]_i_1/O
                         net (fo=1, routed)           0.000     5.210    vga/p_0_in[9]
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.433    41.433    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[9]/C
                         clock pessimism              0.080    41.513    
                         clock uncertainty           -0.098    41.416    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)        0.079    41.495    vga/hcs_reg[9]
  -------------------------------------------------------------------
                         required time                         41.495    
                         arrival time                          -5.210    
  -------------------------------------------------------------------
                         slack                                 36.285    

Slack (MET) :             36.329ns  (required time - arrival time)
  Source:                 vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.609ns  (logic 0.992ns (27.487%)  route 2.617ns (72.513%))
  Logic Levels:           2  (LUT3=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.555     1.555    vga/clk_out1
    SLICE_X8Y21          FDRE                                         r  vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     2.073 f  vga/hcs_reg[0]/Q
                         net (fo=18, routed)          1.751     3.825    vga/hc[0]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.146     3.971 r  vga/hcs[9]_i_2/O
                         net (fo=5, routed)           0.866     4.836    vga/hcs[9]_i_2_n_0
    SLICE_X8Y25          LUT3 (Prop_lut3_I2_O)        0.328     5.164 r  vga/hcs[6]_i_1/O
                         net (fo=1, routed)           0.000     5.164    vga/hcs[6]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.433    41.433    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[6]/C
                         clock pessimism              0.080    41.513    
                         clock uncertainty           -0.098    41.416    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)        0.077    41.493    vga/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         41.493    
                         arrival time                          -5.164    
  -------------------------------------------------------------------
                         slack                                 36.329    

Slack (MET) :             36.341ns  (required time - arrival time)
  Source:                 vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.601ns  (logic 0.992ns (27.549%)  route 2.609ns (72.451%))
  Logic Levels:           2  (LUT5=1 LUT6=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.555     1.555    vga/clk_out1
    SLICE_X8Y21          FDRE                                         r  vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     2.073 f  vga/hcs_reg[0]/Q
                         net (fo=18, routed)          1.751     3.825    vga/hc[0]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.146     3.971 r  vga/hcs[9]_i_2/O
                         net (fo=5, routed)           0.858     4.828    vga/hcs[9]_i_2_n_0
    SLICE_X8Y25          LUT6 (Prop_lut6_I3_O)        0.328     5.156 r  vga/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     5.156    vga/p_0_in[8]
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.433    41.433    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[8]/C
                         clock pessimism              0.080    41.513    
                         clock uncertainty           -0.098    41.416    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)        0.081    41.497    vga/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         41.497    
                         arrival time                          -5.156    
  -------------------------------------------------------------------
                         slack                                 36.341    

Slack (MET) :             36.348ns  (required time - arrival time)
  Source:                 vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            40.000ns  (clk_out1_clk_wiz_0 rise@40.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        3.631ns  (logic 1.014ns (27.927%)  route 2.617ns (72.073%))
  Logic Levels:           2  (LUT4=1 LUT5=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    1.433ns = ( 41.433 - 40.000 ) 
    Source Clock Delay      (SCD):    1.555ns
    Clock Pessimism Removal (CPR):    0.080ns
  Clock Uncertainty:      0.098ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.555     1.555    vga/clk_out1
    SLICE_X8Y21          FDRE                                         r  vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.518     2.073 f  vga/hcs_reg[0]/Q
                         net (fo=18, routed)          1.751     3.825    vga/hc[0]
    SLICE_X8Y24          LUT5 (Prop_lut5_I3_O)        0.146     3.971 r  vga/hcs[9]_i_2/O
                         net (fo=5, routed)           0.866     4.836    vga/hcs[9]_i_2_n_0
    SLICE_X8Y25          LUT4 (Prop_lut4_I3_O)        0.350     5.186 r  vga/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     5.186    vga/hcs[7]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     40.000    40.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000    40.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457    41.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    38.328 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    39.909    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    40.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.433    41.433    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[7]/C
                         clock pessimism              0.080    41.513    
                         clock uncertainty           -0.098    41.416    
    SLICE_X8Y25          FDRE (Setup_fdre_C_D)        0.118    41.534    vga/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         41.534    
                         arrival time                          -5.186    
  -------------------------------------------------------------------
                         slack                                 36.348    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.246ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.353ns  (logic 0.183ns (51.772%)  route 0.170ns (48.228%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583     0.583    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga/vcs_reg[0]/Q
                         net (fo=20, routed)          0.170     0.894    vga/vc[0]
    SLICE_X7Y21          LUT2 (Prop_lut2_I1_O)        0.042     0.936 r  vga/vcs[1]_i_1/O
                         net (fo=1, routed)           0.000     0.936    vga/p_0_in__0[1]
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.852     0.852    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[1]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.107     0.690    vga/vcs_reg[1]
  -------------------------------------------------------------------
                         required time                         -0.690    
                         arrival time                           0.936    
  -------------------------------------------------------------------
                         slack                                  0.246    

Slack (MET) :             0.262ns  (arrival time - required time)
  Source:                 vga/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.393ns  (logic 0.207ns (52.626%)  route 0.186ns (47.374%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553     0.553    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.717 r  vga/hcs_reg[6]/Q
                         net (fo=16, routed)          0.186     0.903    vga/hc[6]
    SLICE_X8Y25          LUT4 (Prop_lut4_I2_O)        0.043     0.946 r  vga/hcs[7]_i_1/O
                         net (fo=1, routed)           0.000     0.946    vga/hcs[7]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.820     0.820    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[7]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.131     0.684    vga/hcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.684    
                         arrival time                           0.946    
  -------------------------------------------------------------------
                         slack                                  0.262    

Slack (MET) :             0.265ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.356ns  (logic 0.186ns (52.178%)  route 0.170ns (47.822%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583     0.583    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.724 f  vga/vcs_reg[0]/Q
                         net (fo=20, routed)          0.170     0.894    vga/vc[0]
    SLICE_X7Y21          LUT2 (Prop_lut2_I0_O)        0.045     0.939 r  vga/vcs[0]_i_1/O
                         net (fo=1, routed)           0.000     0.939    vga/vcs[0]_i_1_n_0
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.852     0.852    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[0]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.091     0.674    vga/vcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.939    
  -------------------------------------------------------------------
                         slack                                  0.265    

Slack (MET) :             0.274ns  (arrival time - required time)
  Source:                 vga/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553     0.553    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.717 r  vga/hcs_reg[6]/Q
                         net (fo=16, routed)          0.186     0.903    vga/hc[6]
    SLICE_X8Y25          LUT6 (Prop_lut6_I2_O)        0.045     0.948 r  vga/hcs[8]_i_1/O
                         net (fo=1, routed)           0.000     0.948    vga/p_0_in[8]
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.820     0.820    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[8]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.121     0.674    vga/hcs_reg[8]
  -------------------------------------------------------------------
                         required time                         -0.674    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.274    

Slack (MET) :             0.275ns  (arrival time - required time)
  Source:                 vga/hcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.395ns  (logic 0.209ns (52.866%)  route 0.186ns (47.134%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.820ns
    Source Clock Delay      (SCD):    0.553ns
    Clock Pessimism Removal (CPR):    0.267ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.553     0.553    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y25          FDRE (Prop_fdre_C_Q)         0.164     0.717 r  vga/hcs_reg[6]/Q
                         net (fo=16, routed)          0.186     0.903    vga/hc[6]
    SLICE_X8Y25          LUT3 (Prop_lut3_I0_O)        0.045     0.948 r  vga/hcs[6]_i_1/O
                         net (fo=1, routed)           0.000     0.948    vga/hcs[6]_i_1_n_0
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.820     0.820    vga/clk_out1
    SLICE_X8Y25          FDRE                                         r  vga/hcs_reg[6]/C
                         clock pessimism             -0.267     0.553    
    SLICE_X8Y25          FDRE (Hold_fdre_C_D)         0.120     0.673    vga/hcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.673    
                         arrival time                           0.948    
  -------------------------------------------------------------------
                         slack                                  0.275    

Slack (MET) :             0.325ns  (arrival time - required time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.417ns  (logic 0.186ns (44.572%)  route 0.231ns (55.428%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.848ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.580     0.580    vga/clk_out1
    SLICE_X5Y24          FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  vga/vcs_reg[5]/Q
                         net (fo=18, routed)          0.231     0.952    vga/vc[5]
    SLICE_X5Y24          LUT6 (Prop_lut6_I0_O)        0.045     0.997 r  vga/vcs[5]_i_1/O
                         net (fo=1, routed)           0.000     0.997    vga/p_0_in__0[5]
    SLICE_X5Y24          FDRE                                         r  vga/vcs_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.848     0.848    vga/clk_out1
    SLICE_X5Y24          FDRE                                         r  vga/vcs_reg[5]/C
                         clock pessimism             -0.268     0.580    
    SLICE_X5Y24          FDRE (Hold_fdre_C_D)         0.092     0.672    vga/vcs_reg[5]
  -------------------------------------------------------------------
                         required time                         -0.672    
                         arrival time                           0.997    
  -------------------------------------------------------------------
                         slack                                  0.325    

Slack (MET) :             0.328ns  (arrival time - required time)
  Source:                 vga/vcs_reg[9]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.420ns  (logic 0.186ns (44.236%)  route 0.234ns (55.764%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583     0.583    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[9]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga/vcs_reg[9]/Q
                         net (fo=10, routed)          0.234     0.958    vga/vc[9]
    SLICE_X7Y21          LUT5 (Prop_lut5_I3_O)        0.045     1.003 r  vga/vcs[9]_i_1/O
                         net (fo=1, routed)           0.000     1.003    vga/p_0_in__0[9]
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.852     0.852    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[9]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.092     0.675    vga/vcs_reg[9]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.003    
  -------------------------------------------------------------------
                         slack                                  0.328    

Slack (MET) :             0.338ns  (arrival time - required time)
  Source:                 vga/vcs_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.430ns  (logic 0.186ns (43.306%)  route 0.244ns (56.694%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.852ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    0.269ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583     0.583    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga/vcs_reg[6]/Q
                         net (fo=16, routed)          0.244     0.967    vga/vc[6]
    SLICE_X7Y21          LUT3 (Prop_lut3_I0_O)        0.045     1.012 r  vga/vcs[6]_i_1/O
                         net (fo=1, routed)           0.000     1.012    vga/p_0_in__0[6]
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.852     0.852    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[6]/C
                         clock pessimism             -0.269     0.583    
    SLICE_X7Y21          FDRE (Hold_fdre_C_D)         0.092     0.675    vga/vcs_reg[6]
  -------------------------------------------------------------------
                         required time                         -0.675    
                         arrival time                           1.012    
  -------------------------------------------------------------------
                         slack                                  0.338    

Slack (MET) :             0.362ns  (arrival time - required time)
  Source:                 vga/hcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/hcs_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.483ns  (logic 0.209ns (43.262%)  route 0.274ns (56.738%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.824ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.268ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.556    vga/clk_out1
    SLICE_X8Y21          FDRE                                         r  vga/hcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     0.720 f  vga/hcs_reg[0]/Q
                         net (fo=18, routed)          0.274     0.994    vga/hc[0]
    SLICE_X8Y21          LUT1 (Prop_lut1_I0_O)        0.045     1.039 r  vga/hcs[0]_i_1/O
                         net (fo=1, routed)           0.000     1.039    vga/p_0_in[0]
    SLICE_X8Y21          FDRE                                         r  vga/hcs_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.824     0.824    vga/clk_out1
    SLICE_X8Y21          FDRE                                         r  vga/hcs_reg[0]/C
                         clock pessimism             -0.268     0.556    
    SLICE_X8Y21          FDRE (Hold_fdre_C_D)         0.121     0.677    vga/hcs_reg[0]
  -------------------------------------------------------------------
                         required time                         -0.677    
                         arrival time                           1.039    
  -------------------------------------------------------------------
                         slack                                  0.362    

Slack (MET) :             0.384ns  (arrival time - required time)
  Source:                 vga/vsenable_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            vga/vcs_reg[7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.429ns  (logic 0.164ns (38.273%)  route 0.265ns (61.727%))
  Logic Levels:           0  
  Clock Path Skew:        0.061ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    0.851ns
    Source Clock Delay      (SCD):    0.556ns
    Clock Pessimism Removal (CPR):    0.234ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.556     0.556    vga/clk_out1
    SLICE_X8Y21          FDRE                                         r  vga/vsenable_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X8Y21          FDRE (Prop_fdre_C_Q)         0.164     0.720 r  vga/vsenable_reg/Q
                         net (fo=10, routed)          0.265     0.984    vga/vsenable
    SLICE_X6Y22          FDRE                                         r  vga/vcs_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.817     0.817    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.375    -0.559 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.530    -0.029    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.851     0.851    vga/clk_out1
    SLICE_X6Y22          FDRE                                         r  vga/vcs_reg[7]/C
                         clock pessimism             -0.234     0.617    
    SLICE_X6Y22          FDRE (Hold_fdre_C_CE)       -0.016     0.601    vga/vcs_reg[7]
  -------------------------------------------------------------------
                         required time                         -0.601    
                         arrival time                           0.984    
  -------------------------------------------------------------------
                         slack                                  0.384    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period        n/a     BUFG/I              n/a            2.155         40.000      37.845     BUFGCTRL_X0Y1    xxx/inst/clkout1_buf/I
Min Period        n/a     MMCME2_ADV/CLKOUT0  n/a            1.249         40.000      38.751     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y21      vga/vcs_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y21      vga/vcs_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y21      vga/vcs_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y21      vga/vcs_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y24      vga/vcs_reg[4]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X5Y24      vga/vcs_reg[5]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X7Y21      vga/vcs_reg[6]/C
Min Period        n/a     FDRE/C              n/a            1.000         40.000      39.000     SLICE_X6Y22      vga/vcs_reg[7]/C
Max Period        n/a     MMCME2_ADV/CLKOUT0  n/a            213.360       40.000      173.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKOUT0
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21      vga/vcs_reg[0]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21      vga/vcs_reg[1]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y21      vga/vcs_reg[2]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y21      vga/vcs_reg[3]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21      vga/vcs_reg[6]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y22      vga/vcs_reg[7]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y22      vga/vcs_reg[8]/C
Low Pulse Width   Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21      vga/vcs_reg[9]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y21      vga/vsenable_reg/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X8Y21      vga/hcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21      vga/vcs_reg[0]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21      vga/vcs_reg[0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21      vga/vcs_reg[1]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X7Y21      vga/vcs_reg[1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y21      vga/vcs_reg[2]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y21      vga/vcs_reg[2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y21      vga/vcs_reg[3]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X6Y21      vga/vcs_reg[3]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      vga/vcs_reg[4]/C
High Pulse Width  Fast    FDRE/C              n/a            0.500         20.000      19.500     SLICE_X5Y24      vga/vcs_reg[4]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        7.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { xxx/inst/mmcm_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin              Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location         Pin
Min Period  n/a     BUFG/I               n/a            2.155         10.000      7.845      BUFGCTRL_X0Y2    xxx/inst/clkf_buf/I
Min Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT
Min Period  n/a     MMCME2_ADV/CLKFBIN   n/a            1.249         10.000      8.751      MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBIN   n/a            100.000       10.000      90.000     MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBIN
Max Period  n/a     MMCME2_ADV/CLKFBOUT  n/a            213.360       10.000      203.360    MMCME2_ADV_X1Y0  xxx/inst/mmcm_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        3.268ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.092ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.268ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_8/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.702ns  (logic 1.890ns (19.480%)  route 7.812ns (80.519%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.239ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.860ns = ( 14.860 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.788    11.323    rr/vcs_reg[5]
    SLICE_X0Y43          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.519    14.860    rr/clk
    SLICE_X0Y43          FDRE                                         r  rr/red_reg[3]_lopt_replica_8/C
                         clock pessimism              0.000    14.860    
                         clock uncertainty           -0.202    14.659    
    SLICE_X0Y43          FDRE (Setup_fdre_C_D)       -0.067    14.592    rr/red_reg[3]_lopt_replica_8
  -------------------------------------------------------------------
                         required time                         14.592    
                         arrival time                         -11.323    
  -------------------------------------------------------------------
                         slack                                  3.268    

Slack (MET) :             3.400ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_9/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.555ns  (logic 1.890ns (19.780%)  route 7.665ns (80.220%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.641    11.177    rr/vcs_reg[5]
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.518    14.859    rr/clk
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_9/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.081    14.577    rr/red_reg[3]_lopt_replica_9
  -------------------------------------------------------------------
                         required time                         14.577    
                         arrival time                         -11.177    
  -------------------------------------------------------------------
                         slack                                  3.400    

Slack (MET) :             3.550ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_7/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.404ns  (logic 1.890ns (20.098%)  route 7.514ns (79.902%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.490    11.025    rr/vcs_reg[5]
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.517    14.858    rr/clk
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_7/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.202    14.657    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.081    14.576    rr/red_reg[3]_lopt_replica_7
  -------------------------------------------------------------------
                         required time                         14.576    
                         arrival time                         -11.025    
  -------------------------------------------------------------------
                         slack                                  3.550    

Slack (MET) :             3.563ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_10/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.406ns  (logic 1.890ns (20.094%)  route 7.516ns (79.906%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.238ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.859ns = ( 14.859 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.492    11.027    rr/vcs_reg[5]
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.518    14.859    rr/clk
    SLICE_X0Y41          FDRE                                         r  rr/red_reg[3]_lopt_replica_10/C
                         clock pessimism              0.000    14.859    
                         clock uncertainty           -0.202    14.658    
    SLICE_X0Y41          FDRE (Setup_fdre_C_D)       -0.067    14.591    rr/red_reg[3]_lopt_replica_10
  -------------------------------------------------------------------
                         required time                         14.591    
                         arrival time                         -11.027    
  -------------------------------------------------------------------
                         slack                                  3.563    

Slack (MET) :             3.568ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_11/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.398ns  (logic 1.890ns (20.111%)  route 7.508ns (79.889%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.235ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.856ns = ( 14.856 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.484    11.019    rr/vcs_reg[5]
    SLICE_X0Y37          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.515    14.856    rr/clk
    SLICE_X0Y37          FDRE                                         r  rr/red_reg[3]_lopt_replica_11/C
                         clock pessimism              0.000    14.856    
                         clock uncertainty           -0.202    14.655    
    SLICE_X0Y37          FDRE (Setup_fdre_C_D)       -0.067    14.588    rr/red_reg[3]_lopt_replica_11
  -------------------------------------------------------------------
                         required time                         14.588    
                         arrival time                         -11.019    
  -------------------------------------------------------------------
                         slack                                  3.568    

Slack (MET) :             3.704ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_6/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.264ns  (logic 1.890ns (20.402%)  route 7.374ns (79.598%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.237ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.858ns = ( 14.858 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.350    10.885    rr/vcs_reg[5]
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.517    14.858    rr/clk
    SLICE_X0Y39          FDRE                                         r  rr/red_reg[3]_lopt_replica_6/C
                         clock pessimism              0.000    14.858    
                         clock uncertainty           -0.202    14.657    
    SLICE_X0Y39          FDRE (Setup_fdre_C_D)       -0.067    14.590    rr/red_reg[3]_lopt_replica_6
  -------------------------------------------------------------------
                         required time                         14.590    
                         arrival time                         -10.885    
  -------------------------------------------------------------------
                         slack                                  3.704    

Slack (MET) :             3.830ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_4/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.135ns  (logic 1.890ns (20.689%)  route 7.245ns (79.311%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.221    10.757    rr/vcs_reg[5]
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    rr/clk
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_4/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.202    14.654    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.067    14.587    rr/red_reg[3]_lopt_replica_4
  -------------------------------------------------------------------
                         required time                         14.587    
                         arrival time                         -10.757    
  -------------------------------------------------------------------
                         slack                                  3.830    

Slack (MET) :             3.850ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.890ns (20.779%)  route 7.206ns (79.221%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.181    10.717    rr/vcs_reg[5]
    SLICE_X0Y31          FDRE                                         r  rr/red_reg[3]_lopt_replica/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    rr/clk
    SLICE_X0Y31          FDRE                                         r  rr/red_reg[3]_lopt_replica/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.202    14.649    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.081    14.568    rr/red_reg[3]_lopt_replica
  -------------------------------------------------------------------
                         required time                         14.568    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.850    

Slack (MET) :             3.855ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.096ns  (logic 1.890ns (20.779%)  route 7.206ns (79.221%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.234ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.855ns = ( 14.855 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.181    10.717    rr/vcs_reg[5]
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.514    14.855    rr/clk
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000    14.855    
                         clock uncertainty           -0.202    14.654    
    SLICE_X0Y35          FDRE (Setup_fdre_C_D)       -0.081    14.573    rr/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         14.573    
                         arrival time                         -10.717    
  -------------------------------------------------------------------
                         slack                                  3.855    

Slack (MET) :             3.859ns  (required time - arrival time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        9.102ns  (logic 1.890ns (20.766%)  route 7.212ns (79.234%))
  Logic Levels:           5  (CARRY4=2 LUT4=1 LUT6=2)
  Clock Path Skew:        3.229ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.850ns = ( 14.850 - 10.000 ) 
    Source Clock Delay      (SCD):    1.621ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.575     1.575    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.333    -1.757 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.661    -0.096    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096    -0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.621     1.621    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.478     2.099 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.932     4.031    rr/vc[3]
    SLICE_X5Y20          LUT6 (Prop_lut6_I0_O)        0.295     4.326 r  rr/i__carry_i_3/O
                         net (fo=1, routed)           0.735     5.062    rr/i__carry_i_3_n_0
    SLICE_X4Y20          CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.507     5.569 r  rr/geqOp_inferred__1/i__carry/CO[3]
                         net (fo=1, routed)           0.000     5.569    rr/geqOp_inferred__1/i__carry_n_0
    SLICE_X4Y21          CARRY4 (Prop_carry4_CI_CO[1])
                                                      0.157     5.726 r  rr/geqOp_inferred__1/i__carry__0/CO[1]
                         net (fo=2, routed)           1.549     7.275    vga/vcs_reg[9]_0[0]
    SLICE_X7Y22          LUT4 (Prop_lut4_I2_O)        0.329     7.604 f  vga/red[3]_i_2/O
                         net (fo=1, routed)           0.807     8.412    vga/red[3]_i_2_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I1_O)        0.124     8.536 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          2.187    10.723    rr/vcs_reg[5]
    SLICE_X0Y31          FDRE                                         r  rr/red_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.509    14.850    rr/clk
    SLICE_X0Y31          FDRE                                         r  rr/red_reg[3]/C
                         clock pessimism              0.000    14.850    
                         clock uncertainty           -0.202    14.649    
    SLICE_X0Y31          FDRE (Setup_fdre_C_D)       -0.067    14.582    rr/red_reg[3]
  -------------------------------------------------------------------
                         required time                         14.582    
                         arrival time                         -10.723    
  -------------------------------------------------------------------
                         slack                                  3.859    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.578ns (13.545%)  route 3.689ns (86.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     1.505    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.337     1.842 r  vga/vcs_reg[1]/Q
                         net (fo=19, routed)          1.683     3.526    rr/vc[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I3_O)        0.241     3.767 r  rr/tt_i_3/O
                         net (fo=2, routed)           2.006     5.773    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598     5.119    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.202     5.321    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[6])
                                                      0.360     5.681    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.681    
                         arrival time                           5.773    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 vga/vcs_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.267ns  (logic 0.578ns (13.545%)  route 3.689ns (86.455%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        3.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     1.505    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.337     1.842 r  vga/vcs_reg[1]/Q
                         net (fo=19, routed)          1.683     3.526    rr/vc[1]
    SLICE_X4Y22          LUT4 (Prop_lut4_I3_O)        0.241     3.767 r  rr/tt_i_3/O
                         net (fo=2, routed)           2.006     5.773    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[1]
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[6]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.594     5.115    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.202     5.317    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[6])
                                                      0.360     5.677    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.677    
                         arrival time                           5.773    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.318ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.489ns  (logic 0.518ns (11.540%)  route 3.971ns (88.460%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     1.505    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.418     1.923 r  vga/vcs_reg[2]/Q
                         net (fo=17, routed)          1.466     3.389    rr/vc[2]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.100     3.489 r  rr/tt_i_2/O
                         net (fo=2, routed)           2.505     5.994    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.594     5.115    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.202     5.317    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[7])
                                                      0.360     5.677    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.677    
                         arrival time                           5.994    
  -------------------------------------------------------------------
                         slack                                  0.318    

Slack (MET) :             0.470ns  (arrival time - required time)
  Source:                 vga/vcs_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.646ns  (logic 0.518ns (11.150%)  route 4.128ns (88.850%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        3.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     1.505    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.418     1.923 r  vga/vcs_reg[2]/Q
                         net (fo=17, routed)          1.466     3.389    rr/vc[2]
    SLICE_X6Y20          LUT6 (Prop_lut6_I1_O)        0.100     3.489 r  rr/tt_i_2/O
                         net (fo=2, routed)           2.662     6.151    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[2]
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[7]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598     5.119    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.202     5.321    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[7])
                                                      0.360     5.681    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.681    
                         arrival time                           6.151    
  -------------------------------------------------------------------
                         slack                                  0.470    

Slack (MET) :             0.556ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.350ns  (logic 0.186ns (7.916%)  route 2.164ns (92.084%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.408ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.991ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583     0.583    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga/vcs_reg[0]/Q
                         net (fo=20, routed)          0.776     1.500    vga/vc[0]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.045     1.545 r  vga/tt_i_4/O
                         net (fo=2, routed)           1.387     2.932    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.863     1.991    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     1.991    
                         clock uncertainty            0.202     2.193    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[5])
                                                      0.183     2.376    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.376    
                         arrival time                           2.932    
  -------------------------------------------------------------------
                         slack                                  0.556    

Slack (MET) :             0.567ns  (arrival time - required time)
  Source:                 vga/vcs_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.363ns  (logic 0.186ns (7.870%)  route 2.177ns (92.130%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        1.411ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.994ns
    Source Clock Delay      (SCD):    0.583ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.583     0.583    vga/clk_out1
    SLICE_X7Y21          FDRE                                         r  vga/vcs_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X7Y21          FDRE (Prop_fdre_C_Q)         0.141     0.724 r  vga/vcs_reg[0]/Q
                         net (fo=20, routed)          0.776     1.500    vga/vc[0]
    SLICE_X6Y20          LUT2 (Prop_lut2_I0_O)        0.045     1.545 r  vga/tt_i_4/O
                         net (fo=2, routed)           1.401     2.946    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[0]
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.866     1.994    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     1.994    
                         clock uncertainty            0.202     2.196    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[5])
                                                      0.183     2.379    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -2.379    
                         arrival time                           2.946    
  -------------------------------------------------------------------
                         slack                                  0.567    

Slack (MET) :             0.625ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.800ns  (logic 0.623ns (12.979%)  route 4.177ns (87.021%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.613ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.119ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     1.505    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.385     1.890 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.755     3.646    vga/vc[3]
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.238     3.884 r  vga/tt_i_1/O
                         net (fo=2, routed)           2.422     6.306    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRBWRADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.598     5.119    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism              0.000     5.119    
                         clock uncertainty            0.202     5.321    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_ADDRBWRADDR[8])
                                                      0.360     5.681    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.681    
                         arrival time                           6.306    
  -------------------------------------------------------------------
                         slack                                  0.625    

Slack (MET) :             0.630ns  (arrival time - required time)
  Source:                 vga/vcs_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Slow Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        4.802ns  (logic 0.623ns (12.975%)  route 4.179ns (87.025%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        3.609ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    5.115ns
    Source Clock Delay      (SCD):    1.505ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.457     1.457    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -3.129    -1.672 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.581    -0.091    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          1.505     1.505    vga/clk_out1
    SLICE_X6Y21          FDRE                                         r  vga/vcs_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X6Y21          FDRE (Prop_fdre_C_Q)         0.385     1.890 r  vga/vcs_reg[3]/Q
                         net (fo=14, routed)          1.755     3.646    vga/vc[3]
    SLICE_X6Y21          LUT5 (Prop_lut5_I1_O)        0.238     3.884 r  vga/tt_i_1/O
                         net (fo=2, routed)           2.423     6.307    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/addra[3]
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/ADDRARDADDR[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          1.594     5.115    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/clka
    RAMB18_X0Y8          RAMB18E1                                     r  tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
                         clock pessimism              0.000     5.115    
                         clock uncertainty            0.202     5.317    
    RAMB18_X0Y8          RAMB18E1 (Hold_ramb18e1_CLKARDCLK_ADDRARDADDR[8])
                                                      0.360     5.677    tt/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -5.677    
                         arrival time                           6.307    
  -------------------------------------------------------------------
                         slack                                  0.630    

Slack (MET) :             0.764ns  (arrival time - required time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_3/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.439ns  (logic 0.276ns (11.318%)  route 2.163ns (88.682%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.407ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.986ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.580     0.580    vga/clk_out1
    SLICE_X5Y24          FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  vga/vcs_reg[5]/Q
                         net (fo=18, routed)          0.304     1.025    vga/vc[5]
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.070 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           0.444     1.513    vga/red[3]_i_10_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.558 r  vga/red[3]_i_3/O
                         net (fo=1, routed)           0.484     2.042    vga/red[3]_i_3_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.045     2.087 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          0.931     3.018    rr/vcs_reg[5]
    SLICE_X0Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_3/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.859     1.986    rr/clk
    SLICE_X0Y33          FDRE                                         r  rr/red_reg[3]_lopt_replica_3/C
                         clock pessimism              0.000     1.986    
                         clock uncertainty            0.202     2.188    
    SLICE_X0Y33          FDRE (Hold_fdre_C_D)         0.066     2.254    rr/red_reg[3]_lopt_replica_3
  -------------------------------------------------------------------
                         required time                         -2.254    
                         arrival time                           3.018    
  -------------------------------------------------------------------
                         slack                                  0.764    

Slack (MET) :             0.833ns  (arrival time - required time)
  Source:                 vga/vcs_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@20.000ns period=40.000ns})
  Destination:            rr/red_reg[3]_lopt_replica_5/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        2.510ns  (logic 0.276ns (10.998%)  route 2.234ns (89.002%))
  Logic Levels:           3  (LUT6=3)
  Clock Path Skew:        1.409ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.988ns
    Source Clock Delay      (SCD):    0.580ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Clock Uncertainty:      0.202ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.182ns
    Phase Error              (PE):    0.104ns
  Clock Domain Crossing:  Inter clock paths are considered valid unless explicitly excluded by timing constraints such as set_clock_groups or set_false_path.

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    BUFGCTRL_X0Y0        BUFG                         0.000     0.000 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.549     0.549    xxx/inst/clk_in1
    MMCME2_ADV_X1Y0      MMCME2_ADV (Prop_mmcme2_adv_CLKIN1_CLKOUT0)
                                                     -1.061    -0.512 r  xxx/inst/mmcm_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.486    -0.026    xxx/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.000 r  xxx/inst/clkout1_buf/O
                         net (fo=21, routed)          0.580     0.580    vga/clk_out1
    SLICE_X5Y24          FDRE                                         r  vga/vcs_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X5Y24          FDRE (Prop_fdre_C_Q)         0.141     0.721 r  vga/vcs_reg[5]/Q
                         net (fo=18, routed)          0.304     1.025    vga/vc[5]
    SLICE_X6Y23          LUT6 (Prop_lut6_I0_O)        0.045     1.070 f  vga/red[3]_i_10/O
                         net (fo=1, routed)           0.444     1.513    vga/red[3]_i_10_n_0
    SLICE_X9Y22          LUT6 (Prop_lut6_I5_O)        0.045     1.558 r  vga/red[3]_i_3/O
                         net (fo=1, routed)           0.484     2.042    vga/red[3]_i_3_n_0
    SLICE_X7Y22          LUT6 (Prop_lut6_I3_O)        0.045     2.087 r  vga/red[3]_i_1/O
                         net (fo=12, routed)          1.002     3.089    rr/vcs_reg[5]
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=46, routed)          0.861     1.988    rr/clk
    SLICE_X0Y35          FDRE                                         r  rr/red_reg[3]_lopt_replica_5/C
                         clock pessimism              0.000     1.988    
                         clock uncertainty            0.202     2.190    
    SLICE_X0Y35          FDRE (Hold_fdre_C_D)         0.066     2.256    rr/red_reg[3]_lopt_replica_5
  -------------------------------------------------------------------
                         required time                         -2.256    
                         arrival time                           3.089    
  -------------------------------------------------------------------
                         slack                                  0.833    





