# Computer_Architecture_Project
Note:
In testbench of UART we neglected the presence of baud generator to be able to visualaize signals in reasonable time since the frequency output of baud generator is much slower than the system clock.
