
---------- Begin Simulation Statistics ----------
final_tick                               256839366000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
host_inst_rate                                  72342                       # Simulator instruction rate (inst/s)
host_mem_usage                                 972952                       # Number of bytes of host memory used
host_op_rate                                   140924                       # Simulator op (including micro ops) rate (op/s)
host_seconds                                  1382.33                       # Real time elapsed on the host
host_tick_rate                              185801901                       # Simulator tick rate (ticks/s)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
sim_insts                                   100000003                       # Number of instructions simulated
sim_ops                                     194802755                       # Number of ops (including micro ops) simulated
sim_seconds                                  0.256839                       # Number of seconds simulated
sim_ticks                                256839366000                       # Number of ticks simulated
system.clk_domain.clock                          1000                       # Clock period in ticks
system.cpu.apic_clk_domain.clock                16000                       # Clock period in ticks
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct              0.000000                       # BTB Hit Percentage
system.cpu.branchPred.BTBHits                       0                       # Number of BTB hits
system.cpu.branchPred.BTBLookups             54746414                       # Number of BTB lookups
system.cpu.branchPred.RASInCorrect            1001600                       # Number of incorrect RAS predictions.
system.cpu.branchPred.condIncorrect           8640760                       # Number of conditional branches incorrect
system.cpu.branchPred.condPredicted          58882449                       # Number of conditional branches predicted
system.cpu.branchPred.indirectHits           10491970                       # Number of indirect target hits.
system.cpu.branchPred.indirectLookups        54746414                       # Number of indirect predictor lookups.
system.cpu.branchPred.indirectMisses         44254444                       # Number of indirect misses.
system.cpu.branchPred.lookups                58882449                       # Number of BP lookups
system.cpu.branchPred.usedRAS                 3028161                       # Number of times the RAS was used to get a target.
system.cpu.branchPredindirectMispredicted      6877421                       # Number of mispredicted indirect branches.
system.cpu.cc_regfile_reads                 137009002                       # number of cc regfile reads
system.cpu.cc_regfile_writes                 83930085                       # number of cc regfile writes
system.cpu.commit.amos                              0                       # Number of atomic instructions committed
system.cpu.commit.branchMispredicts           8647968                       # The number of times a branch was mispredicted
system.cpu.commit.branches                   22766745                       # Number of branches committed
system.cpu.commit.bw_lim_events               7788925                       # number cycles where commit BW limit reached
system.cpu.commit.commitNonSpecStalls           52866                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.commitSquashedInsts       186939359                       # The number of squashed insts skipped by commit
system.cpu.commit.committedInsts            100000003                       # Number of instructions committed
system.cpu.commit.committedOps              194802755                       # Number of ops (including micro ops) committed
system.cpu.commit.committed_per_cycle::samples    194008151                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.004096                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     2.013037                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    135634506     69.91%     69.91% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     17416468      8.98%     78.89% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      9550848      4.92%     83.81% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11030704      5.69%     89.50% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4      5537634      2.85%     92.35% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::5      3178711      1.64%     93.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::6      2255497      1.16%     95.15% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::7      1614858      0.83%     95.99% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::8      7788925      4.01%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    194008151                       # Number of insts commited each cycle
system.cpu.commit.fp_insts                    1640787                       # Number of committed floating point instructions.
system.cpu.commit.function_calls              1335661                       # Number of function calls committed.
system.cpu.commit.int_insts                 193397050                       # Number of committed integer instructions.
system.cpu.commit.loads                      24613514                       # Number of loads committed
system.cpu.commit.membars                       34680                       # Number of memory barriers committed
system.cpu.commit.op_class_0::No_OpClass       639959      0.33%      0.33% # Class of committed instruction
system.cpu.commit.op_class_0::IntAlu        153145701     78.62%     78.94% # Class of committed instruction
system.cpu.commit.op_class_0::IntMult          164750      0.08%     79.03% # Class of committed instruction
system.cpu.commit.op_class_0::IntDiv           337441      0.17%     79.20% # Class of committed instruction
system.cpu.commit.op_class_0::FloatAdd          56925      0.03%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCmp              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatCvt            608      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMult             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMultAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatDiv              0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMisc             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::FloatSqrt             0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAdd             550      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAddAcc            0      0.00%     79.23% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAlu           46556      0.02%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCmp               0      0.00%     79.26% # Class of committed instruction
system.cpu.commit.op_class_0::SimdCvt           96364      0.05%     79.31% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMisc         509233      0.26%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMult              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShift           351      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShiftAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdDiv               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSqrt              0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAdd          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatCvt          433      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatDiv           42      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMisc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMult          121      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatMultAcc            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatSqrt            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceAdd            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdFloatReduceCmp            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAes               0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdAesMix            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha1Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdSha256Hash2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma2            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdShaSigma3            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::SimdPredAlu            0      0.00%     79.57% # Class of committed instruction
system.cpu.commit.op_class_0::MemRead        24538910     12.60%     92.16% # Class of committed instruction
system.cpu.commit.op_class_0::MemWrite       14422927      7.40%     99.57% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemRead        74604      0.04%     99.61% # Class of committed instruction
system.cpu.commit.op_class_0::FloatMemWrite       767159      0.39%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::IprAccess             0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::InstPrefetch            0      0.00%    100.00% # Class of committed instruction
system.cpu.commit.op_class_0::total         194802755                       # Class of committed instruction
system.cpu.commit.refs                       39803600                       # Number of memory references committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.vec_insts                         0                       # Number of committed Vector instructions.
system.cpu.committedInsts                   100000003                       # Number of Instructions Simulated
system.cpu.committedOps                     194802755                       # Number of Ops (including micro ops) Simulated
system.cpu.cpi                               2.568394                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.568394                       # CPI: Total CPI of All Threads
system.cpu.dcache.ReadReq_accesses::.cpu.data     36400670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     36400670                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_avg_miss_latency::.cpu.data 57085.549487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 57085.549487                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::.cpu.data 55274.844110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55274.844110                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_hits::.cpu.data     35676668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        35676668                       # number of ReadReq hits
system.cpu.dcache.ReadReq_miss_latency::.cpu.data  41330052000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total  41330052000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_rate::.cpu.data     0.019890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.019890                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_misses::.cpu.data       724002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        724002                       # number of ReadReq misses
system.cpu.dcache.ReadReq_mshr_hits::.cpu.data       303993                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       303993                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_miss_latency::.cpu.data  23215932000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  23215932000                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::.cpu.data     0.011538                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.011538                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_misses::.cpu.data       420009                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       420009                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_accesses::.cpu.data     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     15190661                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_avg_miss_latency::.cpu.data 60389.756658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 60389.756658                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::.cpu.data 58655.775184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 58655.775184                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_hits::.cpu.data     15024619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       15024619                       # number of WriteReq hits
system.cpu.dcache.WriteReq_miss_latency::.cpu.data  10027235975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total  10027235975                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_rate::.cpu.data     0.010931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.010931                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_misses::.cpu.data       166042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       166042                       # number of WriteReq misses
system.cpu.dcache.WriteReq_mshr_hits::.cpu.data         3558                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total         3558                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_miss_latency::.cpu.data   9530624975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   9530624975                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_rate::.cpu.data     0.010696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.010696                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_misses::.cpu.data       162484                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       162484                       # number of WriteReq MSHR misses
system.cpu.dcache.avg_blocked_cycles::no_mshrs    24.783685                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets    20.526316                       # average number of cycles each access was blocked
system.cpu.dcache.blocked::no_mshrs              2464                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets              19                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_mshrs        61067                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets          390                       # number of cycles access was blocked
system.cpu.dcache.demand_accesses::.cpu.data     51591331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     51591331                       # number of demand (read+write) accesses
system.cpu.dcache.demand_avg_miss_latency::.cpu.data 57701.965268                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 57701.965268                       # average overall miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::.cpu.data 56217.940774                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 56217.940774                       # average overall mshr miss latency
system.cpu.dcache.demand_hits::.cpu.data     50701287                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         50701287                       # number of demand (read+write) hits
system.cpu.dcache.demand_miss_latency::.cpu.data  51357287975                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total  51357287975                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_rate::.cpu.data     0.017252                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.017252                       # miss rate for demand accesses
system.cpu.dcache.demand_misses::.cpu.data       890044                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         890044                       # number of demand (read+write) misses
system.cpu.dcache.demand_mshr_hits::.cpu.data       307551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       307551                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_miss_latency::.cpu.data  32746556975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  32746556975                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_rate::.cpu.data     0.011291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.011291                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_misses::.cpu.data       582493                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       582493                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_accesses::.cpu.data     51591331                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     51591331                       # number of overall (read+write) accesses
system.cpu.dcache.overall_avg_miss_latency::.cpu.data 57701.965268                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 57701.965268                       # average overall miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::.cpu.data 56217.940774                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 56217.940774                       # average overall mshr miss latency
system.cpu.dcache.overall_hits::.cpu.data     50701287                       # number of overall hits
system.cpu.dcache.overall_hits::total        50701287                       # number of overall hits
system.cpu.dcache.overall_miss_latency::.cpu.data  51357287975                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total  51357287975                       # number of overall miss cycles
system.cpu.dcache.overall_miss_rate::.cpu.data     0.017252                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.017252                       # miss rate for overall accesses
system.cpu.dcache.overall_misses::.cpu.data       890044                       # number of overall misses
system.cpu.dcache.overall_misses::total        890044                       # number of overall misses
system.cpu.dcache.overall_mshr_hits::.cpu.data       307551                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       307551                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_miss_latency::.cpu.data  32746556975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  32746556975                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_rate::.cpu.data     0.011291                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.011291                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_misses::.cpu.data       582493                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       582493                       # number of overall MSHR misses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.replacements                 579639                       # number of replacements
system.cpu.dcache.tags.age_task_id_blocks_1024::0            9                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1           98                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::2          669                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::3          222                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::4           26                       # Occupied blocks per task id
system.cpu.dcache.tags.avg_refs             88.321365                       # Average number of references to valid blocks.
system.cpu.dcache.tags.data_accesses        103763325                       # Number of data accesses
system.cpu.dcache.tags.occ_blocks::.cpu.data  1023.731915                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::.cpu.data     0.999738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999738                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024         1024                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.sampled_refs            580663                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.tag_accesses         103763325                       # Number of tag accesses
system.cpu.dcache.tags.tagsinuse          1023.731915                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            51284949                       # Total number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            240000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.writebacks::.writebacks       355056                       # number of writebacks
system.cpu.dcache.writebacks::total            355056                       # number of writebacks
system.cpu.decode.BlockedCycles              33357122                       # Number of cycles decode is blocked
system.cpu.decode.DecodedInsts              456503117                       # Number of instructions handled by decode
system.cpu.decode.IdleCycles                117000431                       # Number of cycles decode is idle
system.cpu.decode.RunCycles                  60435735                       # Number of cycles decode is running
system.cpu.decode.SquashCycles                8678782                       # Number of cycles decode is squashing
system.cpu.decode.UnblockCycles               4797835                       # Number of cycles decode is unblocking
system.cpu.dtb.rdAccesses                    39339988                       # TLB accesses on read requests
system.cpu.dtb.rdMisses                       1227896                       # TLB misses on read requests
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.wrAccesses                    20585502                       # TLB accesses on write requests
system.cpu.dtb.wrMisses                        179889                       # TLB misses on write requests
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.dtb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.dtb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.fetch.Branches                    58882449                       # Number of branches that fetch encountered
system.cpu.fetch.CacheLines                  33355990                       # Number of cache lines fetched
system.cpu.fetch.Cycles                      87542033                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.IcacheSquashes               5090367                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.IcacheWaitRetryStallCycles        10897                       # Number of stall cycles due to full MSHR
system.cpu.fetch.Insts                      247508346                       # Number of instructions fetch has processed
system.cpu.fetch.ItlbSquashes                       1                       # Number of outstanding ITLB misses that were squashed
system.cpu.fetch.MiscStallCycles                10161                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingQuiesceStallCycles          501                       # Number of stall cycles due to pending quiesce instructions
system.cpu.fetch.PendingTrapStallCycles         59493                       # Number of stall cycles due to pending traps
system.cpu.fetch.SquashCycles                17357564                       # Number of cycles fetch has spent squashing
system.cpu.fetch.TlbCycles                          5                       # Number of cycles fetch has spent waiting for tlb
system.cpu.fetch.branchRate                  0.229258                       # Number of branch fetches per cycle
system.cpu.fetch.icacheStallCycles          127968033                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.predictedBranches           13520131                       # Number of branches that fetch has predicted taken
system.cpu.fetch.rate                        0.963670                       # Number of inst fetches per cycle
system.cpu.fetch.rateDist::samples          224269905                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              2.176939                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             3.372622                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                151552634     67.58%     67.58% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3154150      1.41%     68.98% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3047092      1.36%     70.34% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  3494234      1.56%     71.90% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                  3219483      1.44%     73.33% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::5                  3756853      1.68%     75.01% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::6                  3848003      1.72%     76.73% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::7                  3838885      1.71%     78.44% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::8                 48358571     21.56%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                8                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            224269905                       # Number of instructions fetched each cycle (Total)
system.cpu.fp_regfile_reads                   2406065                       # number of floating regfile reads
system.cpu.fp_regfile_writes                   843164                       # number of floating regfile writes
system.cpu.icache.ReadReq_accesses::.cpu.inst     33355895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     33355895                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_avg_miss_latency::.cpu.inst 28480.927725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 28480.927725                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::.cpu.inst 27849.942202                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 27849.942202                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_hits::.cpu.inst     25480397                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        25480397                       # number of ReadReq hits
system.cpu.icache.ReadReq_miss_latency::.cpu.inst 224301489335                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total 224301489335                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_rate::.cpu.inst     0.236105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.236105                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_misses::.cpu.inst      7875498                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       7875498                       # number of ReadReq misses
system.cpu.icache.ReadReq_mshr_hits::.cpu.inst       870460                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total       870460                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_miss_latency::.cpu.inst 195089903424                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total 195089903424                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::.cpu.inst     0.210009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.210009                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_misses::.cpu.inst      7005038                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      7005038                       # number of ReadReq MSHR misses
system.cpu.icache.avg_blocked_cycles::no_mshrs     9.131985                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.blocked::no_mshrs             14138                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_mshrs       129108                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.demand_accesses::.cpu.inst     33355895                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     33355895                       # number of demand (read+write) accesses
system.cpu.icache.demand_avg_miss_latency::.cpu.inst 28480.927725                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 28480.927725                       # average overall miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::.cpu.inst 27849.942202                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 27849.942202                       # average overall mshr miss latency
system.cpu.icache.demand_hits::.cpu.inst     25480397                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         25480397                       # number of demand (read+write) hits
system.cpu.icache.demand_miss_latency::.cpu.inst 224301489335                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total 224301489335                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_rate::.cpu.inst     0.236105                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.236105                       # miss rate for demand accesses
system.cpu.icache.demand_misses::.cpu.inst      7875498                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        7875498                       # number of demand (read+write) misses
system.cpu.icache.demand_mshr_hits::.cpu.inst       870460                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total       870460                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_miss_latency::.cpu.inst 195089903424                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total 195089903424                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_rate::.cpu.inst     0.210009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.210009                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_misses::.cpu.inst      7005038                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      7005038                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_accesses::.cpu.inst     33355895                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     33355895                       # number of overall (read+write) accesses
system.cpu.icache.overall_avg_miss_latency::.cpu.inst 28480.927725                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 28480.927725                       # average overall miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::.cpu.inst 27849.942202                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 27849.942202                       # average overall mshr miss latency
system.cpu.icache.overall_hits::.cpu.inst     25480397                       # number of overall hits
system.cpu.icache.overall_hits::total        25480397                       # number of overall hits
system.cpu.icache.overall_miss_latency::.cpu.inst 224301489335                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total 224301489335                       # number of overall miss cycles
system.cpu.icache.overall_miss_rate::.cpu.inst     0.236105                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.236105                       # miss rate for overall accesses
system.cpu.icache.overall_misses::.cpu.inst      7875498                       # number of overall misses
system.cpu.icache.overall_misses::total       7875498                       # number of overall misses
system.cpu.icache.overall_mshr_hits::.cpu.inst       870460                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total       870460                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_miss_latency::.cpu.inst 195089903424                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total 195089903424                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_rate::.cpu.inst     0.210009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.210009                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_misses::.cpu.inst      7005038                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      7005038                       # number of overall MSHR misses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.replacements                7003523                       # number of replacements
system.cpu.icache.tags.age_task_id_blocks_1024::0          195                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           61                       # Occupied blocks per task id
system.cpu.icache.tags.avg_refs              4.637439                       # Average number of references to valid blocks.
system.cpu.icache.tags.data_accesses         73716828                       # Number of data accesses
system.cpu.icache.tags.occ_blocks::.cpu.inst   255.941580                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::.cpu.inst     0.999772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.999772                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          256                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.sampled_refs           7005038                       # Sample count of references to valid blocks.
system.cpu.icache.tags.tag_accesses          73716828                       # Number of tag accesses
system.cpu.icache.tags.tagsinuse           255.941580                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            32485435                       # Total number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle            108000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.writebacks::.writebacks      7003523                       # number of writebacks
system.cpu.icache.writebacks::total           7003523                       # number of writebacks
system.cpu.idleCycles                        32569462                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.iew.branchMispredicts             11168741                       # Number of branch mispredicts detected at execute
system.cpu.iew.exec_branches                 32001518                       # Number of branches executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_rate                     1.185722                       # Inst execution rate
system.cpu.iew.exec_refs                     59889692                       # number of memory reference insts executed
system.cpu.iew.exec_stores                   20574303                       # Number of stores executed
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.iewBlockCycles                23014304                       # Number of cycles IEW is blocking
system.cpu.iew.iewDispLoadInsts              51108618                       # Number of dispatched load instructions
system.cpu.iew.iewDispNonSpecInsts             183083                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewDispSquashedInsts            464982                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispStoreInsts             27886691                       # Number of dispatched store instructions
system.cpu.iew.iewDispatchedInsts           381732756                       # Number of instructions dispatched to IQ
system.cpu.iew.iewExecLoadInsts              39315389                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts          16617557                       # Number of squashed instructions skipped in execute
system.cpu.iew.iewExecutedInsts             304540179                       # Number of executed instructions
system.cpu.iew.iewIQFullEvents                  40867                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewLSQFullEvents               2068840                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.iewSquashCycles                8678782                       # Number of cycles IEW is squashing
system.cpu.iew.iewUnblockCycles               2129459                       # Number of cycles IEW is unblocking
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.cacheBlocked          2005                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.lsq.thread0.forwLoads          1794758                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.ignoredResponses        43624                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.memOrderViolation        44731                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.rescheduledLoads        81037                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.squashedLoads     26495104                       # Number of loads squashed
system.cpu.iew.lsq.thread0.squashedStores     12696605                       # Number of stores squashed
system.cpu.iew.memOrderViolationEvents          44731                       # Number of memory order violations
system.cpu.iew.predictedNotTakenIncorrect      9250408                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.predictedTakenIncorrect        1918333                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.wb_consumers                 322157433                       # num instructions consuming a value
system.cpu.iew.wb_count                     296813073                       # cumulative count of insts written-back
system.cpu.iew.wb_fanout                     0.657686                       # average fanout of values written-back
system.cpu.iew.wb_producers                 211878511                       # num instructions producing a value
system.cpu.iew.wb_rate                       1.155637                       # insts written-back per cycle
system.cpu.iew.wb_sent                      300484504                       # cumulative count of insts sent to commit
system.cpu.int_regfile_reads                405596026                       # number of integer regfile reads
system.cpu.int_regfile_writes               243893953                       # number of integer regfile writes
system.cpu.interrupts.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.ipc                               0.389348                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.389348                       # IPC: Total IPC of All Threads
system.cpu.iq.FU_type_0::No_OpClass           3103307      0.97%      0.97% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             252000939     78.47%     79.43% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult               222466      0.07%     79.50% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                359674      0.11%     79.61% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd               60270      0.02%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                4633      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  2      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMultAcc               0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMisc                  0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                  847      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.63% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                76038      0.02%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.66% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt               120503      0.04%     79.70% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc              537030      0.17%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                807      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdDiv                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd             199      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt            1372      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv             134      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult            999      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAdd              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceAlu              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdReduceCmp              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceAdd            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatReduceCmp            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAes                    0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAesMix                 0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash               0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha1Hash2              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash             0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSha256Hash2            0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma2              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShaSigma3              0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::SimdPredAlu                0      0.00%     79.86% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             42320841     13.18%     93.04% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            21341120      6.65%     99.69% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemRead          139946      0.04%     99.73% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMemWrite         866609      0.27%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              321157736                       # Type of FU issued
system.cpu.iq.fp_alu_accesses                 1938981                       # Number of floating point alu accesses
system.cpu.iq.fp_inst_queue_reads             3851792                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_wakeup_accesses      1829949                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_writes            2476019                       # Number of floating instruction queue writes
system.cpu.iq.fu_busy_cnt                     5436484                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.016928                       # FU busy rate (busy events/executed inst)
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 5084305     93.52%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                    44      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMultAcc                 0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMisc                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      7      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%     93.52% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                   2703      0.05%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%     93.57% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                    137      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                   428      0.01%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%     93.58% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                  151      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdDiv                      0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAdd                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceAlu                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdReduceCmp                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceAdd            0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatReduceCmp            0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAes                      0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAesMix                   0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash                 0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha1Hash2                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash               0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSha256Hash2              0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma2                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShaSigma3                0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdPredAlu                  0      0.00%     93.59% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                 222442      4.09%     97.68% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                 92183      1.70%     99.37% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemRead              1111      0.02%     99.39% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMemWrite            32973      0.61%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.int_alu_accesses              321551932                       # Number of integer alu accesses
system.cpu.iq.int_inst_queue_reads          870194053                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_wakeup_accesses    294983124                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.int_inst_queue_writes         566227084                       # Number of integer instruction queue writes
system.cpu.iq.iqInstsAdded                  381181649                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqInstsIssued                 321157736                       # Number of instructions issued
system.cpu.iq.iqNonSpecInstsAdded              551107                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqSquashedInstsExamined       186929999                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedInstsIssued           2023984                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedNonSpecRemoved         498241                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.iqSquashedOperandsExamined    257502927                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.issued_per_cycle::samples     224269905                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.432014                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        2.232426                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           138150047     61.60%     61.60% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            16684941      7.44%     69.04% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            14202584      6.33%     75.37% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            11570690      5.16%     80.53% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            11134102      4.96%     85.50% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::5            11341177      5.06%     90.55% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::6            11516502      5.14%     95.69% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::7             6344644      2.83%     98.52% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::8             3325218      1.48%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       224269905                       # Number of insts issued each cycle
system.cpu.iq.rate                           1.250423                       # Inst issue rate
system.cpu.iq.vec_alu_accesses                      0                       # Number of vector alu accesses
system.cpu.iq.vec_inst_queue_reads                  0                       # Number of vector instruction queue reads
system.cpu.iq.vec_inst_queue_wakeup_accesses            0                       # Number of vector instruction queue wakeup accesses
system.cpu.iq.vec_inst_queue_writes                 0                       # Number of vector instruction queue writes
system.cpu.itb.rdAccesses                           0                       # TLB accesses on read requests
system.cpu.itb.rdMisses                             0                       # TLB misses on read requests
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.wrAccesses                    33366877                       # TLB accesses on write requests
system.cpu.itb.wrMisses                        340682                       # TLB misses on write requests
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tags.avg_refs          nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.tags.data_accesses            0                       # Number of data accesses
system.cpu.itb_walker_cache.tags.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.itb_walker_cache.tags.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.tags.tag_accesses            0                       # Number of tag accesses
system.cpu.itb_walker_cache.tags.tagsinuse            0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.tags.total_refs            0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.tags.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.memDep0.conflictingLoads           2653321                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          2293538                       # Number of conflicting stores.
system.cpu.memDep0.insertedLoads             51108618                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            27886691                       # Number of stores inserted to the mem dependence unit.
system.cpu.misc_regfile_reads               136143479                       # number of misc regfile reads
system.cpu.misc_regfile_writes                    342                       # number of misc regfile writes
system.cpu.numCycles                        256839367                       # number of cpu cycles simulated
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.pwrStateResidencyTicks::ON    256839366000                       # Cumulative time (in ticks) in various power states
system.cpu.rename.BlockCycles                27535277                       # Number of cycles rename is blocking
system.cpu.rename.CommittedMaps             220583257                       # Number of HB maps that are committed
system.cpu.rename.FullRegisterEvents              158                       # Number of times there has been no free registers
system.cpu.rename.IQFullEvents                 978419                       # Number of times rename has blocked due to IQ full
system.cpu.rename.IdleCycles                120333829                       # Number of cycles rename is idle
system.cpu.rename.LQFullEvents                 103852                       # Number of times rename has blocked due to LQ full
system.cpu.rename.ROBFullEvents                161355                       # Number of times rename has blocked due to ROB full
system.cpu.rename.RenameLookups            1047117600                       # Number of register rename lookups that rename has made
system.cpu.rename.RenamedInsts              432509407                       # Number of instructions processed by rename
system.cpu.rename.RenamedOperands           476270269                       # Number of destination operands rename has renamed
system.cpu.rename.RunCycles                  61316815                       # Number of cycles rename is running
system.cpu.rename.SQFullEvents                4880034                       # Number of times rename has blocked due to SQ full
system.cpu.rename.SquashCycles                8678782                       # Number of cycles rename is squashing
system.cpu.rename.UnblockCycles               6379210                       # Number of cycles rename is unblocking
system.cpu.rename.UndoneMaps                255687003                       # Number of HB maps that are undone due to squashing
system.cpu.rename.fp_rename_lookups           2784075                       # Number of floating rename lookups
system.cpu.rename.int_rename_lookups        622190228                       # Number of integer rename lookups
system.cpu.rename.serializeStallCycles          25992                       # count of cycles rename stalled for serializing inst
system.cpu.rename.serializingInsts               1653                       # count of serializing insts renamed
system.cpu.rename.skidInsts                   6072265                       # count of insts added to the skid buffer
system.cpu.rename.tempSerializingInsts           1583                       # count of temporary serializing insts renamed
system.cpu.rob.rob_reads                    567961340                       # The number of ROB reads
system.cpu.rob.rob_writes                   794290580                       # The number of ROB writes
system.cpu.timesIdled                         2734442                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.workload.numSyscalls                   504                       # Number of system calls
system.cpu_clk_domain.clock                      1000                       # Clock period in ticks
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.l2.CleanEvict_mshr_miss_rate::.writebacks          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_miss_rate::total          inf                       # mshr miss rate for CleanEvict accesses
system.l2.CleanEvict_mshr_misses::.writebacks        54814                       # number of CleanEvict MSHR misses
system.l2.CleanEvict_mshr_misses::total         54814                       # number of CleanEvict MSHR misses
system.l2.HardPFReq_avg_mshr_miss_latency::.l2.prefetcher 72696.186932                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_avg_mshr_miss_latency::total 72696.186932                       # average HardPFReq mshr miss latency
system.l2.HardPFReq_mshr_miss_latency::.l2.prefetcher  25131726088                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_latency::total  25131726088                       # number of HardPFReq MSHR miss cycles
system.l2.HardPFReq_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_miss_rate::total          inf                       # mshr miss rate for HardPFReq accesses
system.l2.HardPFReq_mshr_misses::.l2.prefetcher       345709                       # number of HardPFReq MSHR misses
system.l2.HardPFReq_mshr_misses::total         345709                       # number of HardPFReq MSHR misses
system.l2.ReadCleanReq_accesses::.cpu.inst      7003114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_accesses::total        7003114                       # number of ReadCleanReq accesses(hits+misses)
system.l2.ReadCleanReq_avg_miss_latency::.cpu.inst 108846.661231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_miss_latency::total 108846.661231                       # average ReadCleanReq miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::.cpu.inst 89511.035653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_avg_mshr_miss_latency::total 89511.035653                       # average ReadCleanReq mshr miss latency
system.l2.ReadCleanReq_hits::.cpu.inst        6724163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_hits::total            6724163                       # number of ReadCleanReq hits
system.l2.ReadCleanReq_miss_latency::.cpu.inst  30362884997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_latency::total  30362884997                       # number of ReadCleanReq miss cycles
system.l2.ReadCleanReq_miss_rate::.cpu.inst     0.039832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_miss_rate::total      0.039832                       # miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_misses::.cpu.inst       278951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_misses::total           278951                       # number of ReadCleanReq misses
system.l2.ReadCleanReq_mshr_hits::.cpu.inst         3571                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_hits::total          3571                       # number of ReadCleanReq MSHR hits
system.l2.ReadCleanReq_mshr_miss_latency::.cpu.inst  24649548998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_latency::total  24649548998                       # number of ReadCleanReq MSHR miss cycles
system.l2.ReadCleanReq_mshr_miss_rate::.cpu.inst     0.039323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_miss_rate::total     0.039323                       # mshr miss rate for ReadCleanReq accesses
system.l2.ReadCleanReq_mshr_misses::.cpu.inst       275380                       # number of ReadCleanReq MSHR misses
system.l2.ReadCleanReq_mshr_misses::total       275380                       # number of ReadCleanReq MSHR misses
system.l2.ReadExReq_accesses::.cpu.data        160711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            160711                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_avg_miss_latency::.cpu.data 105451.664942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 105451.664942                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::.cpu.data 85455.793174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 85455.793174                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_hits::.cpu.data             94403                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 94403                       # number of ReadExReq hits
system.l2.ReadExReq_miss_latency::.cpu.data   6992288999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    6992288999                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_rate::.cpu.data     0.412592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.412592                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_misses::.cpu.data           66308                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               66308                       # number of ReadExReq misses
system.l2.ReadExReq_mshr_hits::.cpu.data            6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_hits::total                6                       # number of ReadExReq MSHR hits
system.l2.ReadExReq_mshr_miss_latency::.cpu.data   5665889999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   5665889999                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_rate::.cpu.data     0.412554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.412554                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_misses::.cpu.data        66302                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          66302                       # number of ReadExReq MSHR misses
system.l2.ReadSharedReq_accesses::.cpu.data       419952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_accesses::total        419952                       # number of ReadSharedReq accesses(hits+misses)
system.l2.ReadSharedReq_avg_miss_latency::.cpu.data 119421.925115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_miss_latency::total 119421.925115                       # average ReadSharedReq miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::.cpu.data 99641.209780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_avg_mshr_miss_latency::total 99641.209780                       # average ReadSharedReq mshr miss latency
system.l2.ReadSharedReq_hits::.cpu.data        287483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_hits::total            287483                       # number of ReadSharedReq hits
system.l2.ReadSharedReq_miss_latency::.cpu.data  15819702998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_latency::total  15819702998                       # number of ReadSharedReq miss cycles
system.l2.ReadSharedReq_miss_rate::.cpu.data     0.315438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_miss_rate::total     0.315438                       # miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_misses::.cpu.data       132469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_misses::total          132469                       # number of ReadSharedReq misses
system.l2.ReadSharedReq_mshr_hits::.cpu.data          612                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_hits::total          612                       # number of ReadSharedReq MSHR hits
system.l2.ReadSharedReq_mshr_miss_latency::.cpu.data  13138390998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_latency::total  13138390998                       # number of ReadSharedReq MSHR miss cycles
system.l2.ReadSharedReq_mshr_miss_rate::.cpu.data     0.313981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_miss_rate::total     0.313981                       # mshr miss rate for ReadSharedReq accesses
system.l2.ReadSharedReq_mshr_misses::.cpu.data       131857                       # number of ReadSharedReq MSHR misses
system.l2.ReadSharedReq_mshr_misses::total       131857                       # number of ReadSharedReq MSHR misses
system.l2.UpgradeReq_accesses::.cpu.data         1830                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total             1830                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_avg_miss_latency::.cpu.data  1170.068027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  1170.068027                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::.cpu.data 30224.489796                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 30224.489796                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_hits::.cpu.data             1242                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                 1242                       # number of UpgradeReq hits
system.l2.UpgradeReq_miss_latency::.cpu.data       688000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total       688000                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_rate::.cpu.data     0.321311                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.321311                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_misses::.cpu.data            588                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                588                       # number of UpgradeReq misses
system.l2.UpgradeReq_mshr_miss_latency::.cpu.data     17772000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     17772000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_rate::.cpu.data     0.321311                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.321311                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_misses::.cpu.data          588                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           588                       # number of UpgradeReq MSHR misses
system.l2.WritebackClean_accesses::.writebacks      6991479                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_accesses::total      6991479                       # number of WritebackClean accesses(hits+misses)
system.l2.WritebackClean_hits::.writebacks      6991479                       # number of WritebackClean hits
system.l2.WritebackClean_hits::total          6991479                       # number of WritebackClean hits
system.l2.WritebackDirty_accesses::.writebacks       355056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_accesses::total       355056                       # number of WritebackDirty accesses(hits+misses)
system.l2.WritebackDirty_hits::.writebacks       355056                       # number of WritebackDirty hits
system.l2.WritebackDirty_hits::total           355056                       # number of WritebackDirty hits
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.demand_accesses::.cpu.inst          7003114                       # number of demand (read+write) accesses
system.l2.demand_accesses::.cpu.data           580663                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              7583777                       # number of demand (read+write) accesses
system.l2.demand_avg_miss_latency::.cpu.inst 108846.661231                       # average overall miss latency
system.l2.demand_avg_miss_latency::.cpu.data 114761.727951                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 111307.850898                       # average overall miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.inst 89511.035653                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::.cpu.data 94894.912656                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 91763.994085                       # average overall mshr miss latency
system.l2.demand_hits::.cpu.inst              6724163                       # number of demand (read+write) hits
system.l2.demand_hits::.cpu.data               381886                       # number of demand (read+write) hits
system.l2.demand_hits::total                  7106049                       # number of demand (read+write) hits
system.l2.demand_miss_latency::.cpu.inst  30362884997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::.cpu.data  22811991997                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      53174876994                       # number of demand (read+write) miss cycles
system.l2.demand_miss_rate::.cpu.inst        0.039832                       # miss rate for demand accesses
system.l2.demand_miss_rate::.cpu.data        0.342328                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.062993                       # miss rate for demand accesses
system.l2.demand_misses::.cpu.inst             278951                       # number of demand (read+write) misses
system.l2.demand_misses::.cpu.data             198777                       # number of demand (read+write) misses
system.l2.demand_misses::total                 477728                       # number of demand (read+write) misses
system.l2.demand_mshr_hits::.cpu.inst            3571                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::.cpu.data             618                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                4189                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_miss_latency::.cpu.inst  24649548998                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::.cpu.data  18804280997                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  43453829995                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_rate::.cpu.inst     0.039323                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::.cpu.data     0.341263                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.062441                       # mshr miss rate for demand accesses
system.l2.demand_mshr_misses::.cpu.inst        275380                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::.cpu.data        198159                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total            473539                       # number of demand (read+write) MSHR misses
system.l2.overall_accesses::.cpu.inst         7003114                       # number of overall (read+write) accesses
system.l2.overall_accesses::.cpu.data          580663                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             7583777                       # number of overall (read+write) accesses
system.l2.overall_avg_miss_latency::.cpu.inst 108846.661231                       # average overall miss latency
system.l2.overall_avg_miss_latency::.cpu.data 114761.727951                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 111307.850898                       # average overall miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.inst 89511.035653                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.cpu.data 94894.912656                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::.l2.prefetcher 72696.186932                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 83717.697307                       # average overall mshr miss latency
system.l2.overall_hits::.cpu.inst             6724163                       # number of overall hits
system.l2.overall_hits::.cpu.data              381886                       # number of overall hits
system.l2.overall_hits::total                 7106049                       # number of overall hits
system.l2.overall_miss_latency::.cpu.inst  30362884997                       # number of overall miss cycles
system.l2.overall_miss_latency::.cpu.data  22811991997                       # number of overall miss cycles
system.l2.overall_miss_latency::total     53174876994                       # number of overall miss cycles
system.l2.overall_miss_rate::.cpu.inst       0.039832                       # miss rate for overall accesses
system.l2.overall_miss_rate::.cpu.data       0.342328                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.062993                       # miss rate for overall accesses
system.l2.overall_misses::.cpu.inst            278951                       # number of overall misses
system.l2.overall_misses::.cpu.data            198777                       # number of overall misses
system.l2.overall_misses::total                477728                       # number of overall misses
system.l2.overall_mshr_hits::.cpu.inst           3571                       # number of overall MSHR hits
system.l2.overall_mshr_hits::.cpu.data            618                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total               4189                       # number of overall MSHR hits
system.l2.overall_mshr_miss_latency::.cpu.inst  24649548998                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.cpu.data  18804280997                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::.l2.prefetcher  25131726088                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  68585556083                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_rate::.cpu.inst     0.039323                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.cpu.data     0.341263                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::.l2.prefetcher          inf                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.108026                       # mshr miss rate for overall accesses
system.l2.overall_mshr_misses::.cpu.inst       275380                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.cpu.data       198159                       # number of overall MSHR misses
system.l2.overall_mshr_misses::.l2.prefetcher       345709                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total           819248                       # number of overall MSHR misses
system.l2.prefetcher.num_hwpf_issued           460935                       # number of hwpf issued
system.l2.prefetcher.perceptron_unit.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.l2.prefetcher.pfBufferHit                    2                       # number of redundant prefetches already in prefetch queue
system.l2.prefetcher.pfIdentified              461022                       # number of prefetch candidates identified
system.l2.prefetcher.pfInCache                      0                       # number of redundant prefetches already in cache/mshr dropped
system.l2.prefetcher.pfRemovedFull                  0                       # number of prefetches dropped due to prefetch queue size
system.l2.prefetcher.pfSpanPage                 16914                       # number of prefetches not generated due to page crossing
system.l2.prefetcher.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.l2.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.l2.replacements                         900326                       # number of replacements
system.l2.tags.age_task_id_blocks_1022::0            4                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::1           31                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::2          832                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::3          190                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1022::4           98                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::0            5                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::1           72                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::2         1713                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::3          624                       # Occupied blocks per task id
system.l2.tags.age_task_id_blocks_1024::4          527                       # Occupied blocks per task id
system.l2.tags.avg_refs                     17.062247                       # Average number of references to valid blocks.
system.l2.tags.data_accesses                122150726                       # Number of data accesses
system.l2.tags.occ_blocks::.writebacks     370.799668                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.inst      1699.660319                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.cpu.data       730.441171                       # Average occupied blocks per requestor
system.l2.tags.occ_blocks::.l2.prefetcher  1292.727057                       # Average occupied blocks per requestor
system.l2.tags.occ_percent::.writebacks      0.090527                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.inst        0.414956                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.cpu.data        0.178330                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::.l2.prefetcher     0.315607                       # Average percentage of cache occupancy
system.l2.tags.occ_percent::total            0.999421                       # Average percentage of cache occupancy
system.l2.tags.occ_task_id_blocks::1022          1155                       # Occupied blocks per task id
system.l2.tags.occ_task_id_blocks::1024          2941                       # Occupied blocks per task id
system.l2.tags.occ_task_id_percent::1022     0.281982                       # Percentage of cache occupancy per task id
system.l2.tags.occ_task_id_percent::1024     0.718018                       # Percentage of cache occupancy per task id
system.l2.tags.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.l2.tags.sampled_refs                    904422                       # Sample count of references to valid blocks.
system.l2.tags.tag_accesses                 122150726                       # Number of tag accesses
system.l2.tags.tagsinuse                  4093.628216                       # Cycle average of tags in use
system.l2.tags.total_refs                    15431472                       # Total number of references to valid blocks.
system.l2.tags.warmup_cycle                     77000                       # Cycle when the warmup percentage was hit.
system.l2.unused_prefetches                    141967                       # number of HardPF blocks evicted w/o reference
system.l2.writebacks::.writebacks              164551                       # number of writebacks
system.l2.writebacks::total                    164551                       # number of writebacks
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgGap                     263872.26                       # Average gap between requests
system.mem_ctrls.avgMemAccLat                42220.02                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgPriority_.writebacks::samples    164483.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.inst::samples    275378.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.cpu.data::samples    195557.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgPriority_.l2.prefetcher::samples    334909.00                       # Average QoS priority value for accepted requests
system.mem_ctrls.avgQLat                     23470.02                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgRdBW                       200.80                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    201.54                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgRdQLen                       1.70                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrBW                        40.98                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     41.00                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.avgWrQLen                      24.96                       # Average write queue length when enqueuing
system.mem_ctrls.busUtil                         1.89                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     1.57                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.32                       # Data bus utilization in percentage for writes
system.mem_ctrls.bw_inst_read::.cpu.inst     68620011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total         68620011                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.inst          68620011                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.cpu.data          49376356                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::.l2.prefetcher     83541586                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             201537953                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::.writebacks       41003309                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.inst         68620011                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.cpu.data         49376356                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::.l2.prefetcher     83541586                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            242541262                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_write::.writebacks       41003309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             41003309                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bytesPerActivate::samples       294874                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    210.593108                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   150.750799                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   213.956785                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        84876     28.78%     28.78% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       124724     42.30%     71.08% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        42715     14.49%     85.57% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        14434      4.89%     90.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639         8615      2.92%     93.38% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         4736      1.61%     94.99% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         3400      1.15%     96.14% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         2339      0.79%     96.94% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151         9035      3.06%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       294874                       # Bytes accessed per row activation
system.mem_ctrls.bytesReadDRAM               51574016                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadSys                51762880                       # Total read bytes from the system interface side
system.mem_ctrls.bytesReadWrQ                  188864                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                10524992                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesWrittenSys             10531264                       # Total written bytes from the system interface side
system.mem_ctrls.bytes_inst_read::.cpu.inst     17624320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total      17624320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.inst       17624320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.cpu.data       12681792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::.l2.prefetcher     21456768                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total           51762880                       # Number of bytes read from this memory
system.mem_ctrls.bytes_written::.writebacks     10531264                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        10531264                       # Number of bytes written to this memory
system.mem_ctrls.masterReadAccesses::.cpu.inst       275380                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.cpu.data       198153                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAccesses::.l2.prefetcher       335262                       # Per-master read serviced memory accesses
system.mem_ctrls.masterReadAvgLat::.cpu.inst     38117.70                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.cpu.data     43599.01                       # Per-master read average memory access latency
system.mem_ctrls.masterReadAvgLat::.l2.prefetcher     44402.95                       # Per-master read average memory access latency
system.mem_ctrls.masterReadBytes::.cpu.inst     17624192                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.cpu.data     12515648                       # Per-master bytes read from memory
system.mem_ctrls.masterReadBytes::.l2.prefetcher     21434176                       # Per-master bytes read from memory
system.mem_ctrls.masterReadRate::.cpu.inst 68619512.166215196252                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.cpu.data 48729477.084910728037                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadRate::.l2.prefetcher 83453624.472815424204                       # Per-master bytes read from memory rate (Bytes/sec)
system.mem_ctrls.masterReadTotalLat::.cpu.inst  10496853000                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.cpu.data   8639275003                       # Per-master read total memory access latency
system.mem_ctrls.masterReadTotalLat::.l2.prefetcher  14886622495                       # Per-master read total memory access latency
system.mem_ctrls.masterWriteAccesses::.writebacks       164551                       # Per-master write serviced memory accesses
system.mem_ctrls.masterWriteAvgLat::.writebacks  37284117.99                       # Per-master write average memory access latency
system.mem_ctrls.masterWriteBytes::.writebacks     10524992                       # Per-master bytes write to memory
system.mem_ctrls.masterWriteRate::.writebacks 40978889.505590818822                       # Per-master bytes write to memory rate (Bytes/sec)
system.mem_ctrls.masterWriteTotalLat::.writebacks 6135138899500                       # Per-master write total memory access latency
system.mem_ctrls.mergedWrBursts                    68                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numReadWriteTurnArounds         9673                       # Number of turnarounds from READ to WRITE
system.mem_ctrls.numStayReadState             1806909                       # Number of times bus staying in READ state
system.mem_ctrls.numStayWriteState             155365                       # Number of times bus staying in WRITE state
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.numWriteReadTurnArounds         9673                       # Number of turnarounds from WRITE to READ
system.mem_ctrls.num_reads::.cpu.inst          275380                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.cpu.data          198153                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::.l2.prefetcher       335262                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total              808795                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::.writebacks       164551                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             164551                       # Number of write requests responded to by this memory
system.mem_ctrls.pageHitRate                    69.61                       # Row buffer hit rate, read and write combined
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.perBankRdBursts::0             52453                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             58247                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             70693                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             63640                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             43241                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             41357                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6             34575                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7             39450                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             49578                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             43918                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            41158                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            52425                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12            53076                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13            49561                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            54841                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            57631                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0             10356                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1             10321                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              8893                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3             10426                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4              9637                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5              9221                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              9450                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             10414                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8             10524                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9              9779                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10            10726                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11            11372                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12            10381                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13            10594                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14            11696                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15            10663                       # Per bank write bursts
system.mem_ctrls.priorityMaxLatency      0.004260143750                       # per QoS priority maximum request to response latency (s)
system.mem_ctrls.priorityMinLatency      0.000000018750                       # per QoS priority minimum request to response latency (s)
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.rdPerTurnAround::samples         9673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean      83.300734                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean     69.234072                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev     65.195949                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-127          8284     85.64%     85.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::128-255         1324     13.69%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-383           44      0.45%     99.78% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::384-511           10      0.10%     99.89% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-639            7      0.07%     99.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::640-767            1      0.01%     99.97% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::896-1023            1      0.01%     99.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1151            1      0.01%     99.99% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3968-4095            1      0.01%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          9673                       # Reads before turning the bus around for writes
system.mem_ctrls.rdQLenPdf::0                  405956                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                  315235                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                   58271                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                   19617                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                    4332                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                    1732                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                     515                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                     137                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                      37                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                      10                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      2                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.readBursts                    808795                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                808795                       # Read request sizes (log2)
system.mem_ctrls.readReqs                      808795                       # Number of read requests accepted
system.mem_ctrls.readRowHitRate                 71.30                       # Row buffer hit rate for reads
system.mem_ctrls.readRowHits                   574542                       # Number of row buffer hits during reads
system.mem_ctrls.servicedByWrQ                   2951                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.totBusLat                 4029220000                       # Total ticks spent in databus transfers
system.mem_ctrls.totGap                  256839005000                       # Total gap between requests
system.mem_ctrls.totMemAccLat             34022750498                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totQLat                  18913175498                       # Total ticks spent queuing
system.mem_ctrls.wrPerTurnAround::samples         9673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      17.001241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.963235                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      1.149855                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             5240     54.17%     54.17% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              123      1.27%     55.44% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18             3519     36.38%     91.82% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19              683      7.06%     98.88% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::20               74      0.77%     99.65% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::21               27      0.28%     99.93% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::22                6      0.06%     99.99% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::24                1      0.01%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          9673                       # Writes before turning the bus around for reads
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                   4265                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                   4436                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   8491                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   9558                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   9685                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   9730                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   9768                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   9752                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   9808                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   9793                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   9833                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   9846                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   9940                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                  10017                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                  10019                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                  10082                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   9707                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   9692                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                     38                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      7                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.writeBursts                   164551                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6               164551                       # Write request sizes (log2)
system.mem_ctrls.writeReqs                     164551                       # Number of write requests accepted
system.mem_ctrls.writeRowHitRate                61.33                       # Row buffer hit rate for writes
system.mem_ctrls.writeRowHits                  100877                       # Number of row buffer hits during writes
system.mem_ctrls_0.actBackEnergy          11290365630                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.actEnergy               1056091680                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     67093334280                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.averagePower            516.282134                       # Core power per rank (mW)
system.mem_ctrls_0.memoryStateTime::IDLE   1007492500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7781540000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF  23001744750                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN  60096773250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   17817349250                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 147134466250                       # Time in different power states
system.mem_ctrls_0.preBackEnergy            702437760                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.preEnergy                561318450                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy     23077175520                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.readEnergy              2882103840                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         18395560560.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy       7124449980                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           132601575990                       # Total energy per rank (pJ)
system.mem_ctrls_0.totalIdleTime         230232556000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.writeEnergy              410907960                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          11738309250                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.actEnergy               1049337240                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     64243508130                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.averagePower            513.341098                       # Core power per rank (mW)
system.mem_ctrls_1.memoryStateTime::IDLE   1149539250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    7693920000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF  25532605000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  62711588500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   18867019246                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 140884694004                       # Time in different power states
system.mem_ctrls_1.preBackEnergy            748929120                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.preEnergy                557728380                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     24081252480                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.readEnergy              2871622320                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         18188426880.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       7911471480                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           131846202210                       # Total energy per rank (pJ)
system.mem_ctrls_1.totalIdleTime         229124675004                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.writeEnergy              447536700                       # Energy for write commands per rank (pJ)
system.membus.pkt_count_system.l2.mem_side::system.mem_ctrls.port      2422162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.l2.mem_side::total      2422162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                2422162                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::system.mem_ctrls.port     62294144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.l2.mem_side::total     62294144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total                62294144                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.membus.reqLayer2.occupancy          2271584992                       # Layer occupancy (ticks)
system.membus.reqLayer2.utilization               0.9                       # Layer utilization (%)
system.membus.respLayer1.occupancy         4271816007                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              1.7                       # Layer utilization (%)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples            809390                       # Request fanout histogram
system.membus.snoop_fanout::mean                    0                       # Request fanout histogram
system.membus.snoop_fanout::stdev                   0                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                  809390    100.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::1                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               0                       # Request fanout histogram
system.membus.snoop_fanout::total              809390                       # Request fanout histogram
system.membus.snoop_filter.hit_multi_requests            0                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.hit_single_requests       804877                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.tot_requests       1613367                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoops                                0                       # Total snoops (count)
system.membus.trans_dist::ReadResp             742499                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       164551                       # Transaction distribution
system.membus.trans_dist::CleanEvict           639426                       # Transaction distribution
system.membus.trans_dist::UpgradeReq              595                       # Transaction distribution
system.membus.trans_dist::ReadExReq             66296                       # Transaction distribution
system.membus.trans_dist::ReadExResp            66296                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq        742499                       # Transaction distribution
system.tol2bus.pkt_count_system.cpu.icache.mem_side::system.l2.cpu_side     21011674                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count_system.cpu.dcache.mem_side::system.l2.cpu_side      1744625                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_count::total              22756299                       # Packet count per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.icache.mem_side::system.l2.cpu_side    896424704                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size_system.cpu.dcache.mem_side::system.l2.cpu_side     59886016                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pkt_size::total              956310720                       # Cumulative packet size per connected master and slave (bytes)
system.tol2bus.pwrStateResidencyTicks::UNDEFINED 256839366000                       # Cumulative time (in ticks) in various power states
system.tol2bus.reqLayer0.occupancy        29887908976                       # Layer occupancy (ticks)
system.tol2bus.reqLayer0.utilization             11.6                       # Layer utilization (%)
system.tol2bus.respLayer0.occupancy       21016084029                       # Layer occupancy (ticks)
system.tol2bus.respLayer0.utilization             8.2                       # Layer utilization (%)
system.tol2bus.respLayer1.occupancy        1746409407                       # Layer occupancy (ticks)
system.tol2bus.respLayer1.utilization             0.7                       # Layer utilization (%)
system.tol2bus.snoopTraffic                  10654400                       # Total snoop traffic (bytes)
system.tol2bus.snoop_fanout::samples          8870409                       # Request fanout histogram
system.tol2bus.snoop_fanout::mean            0.020752                       # Request fanout histogram
system.tol2bus.snoop_fanout::stdev           0.143589                       # Request fanout histogram
system.tol2bus.snoop_fanout::underflows             0      0.00%      0.00% # Request fanout histogram
system.tol2bus.snoop_fanout::0                8687649     97.94%     97.94% # Request fanout histogram
system.tol2bus.snoop_fanout::1                 181444      2.05%     99.99% # Request fanout histogram
system.tol2bus.snoop_fanout::2                   1316      0.01%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::3                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::4                      0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::overflows              0      0.00%    100.00% # Request fanout histogram
system.tol2bus.snoop_fanout::min_value              0                       # Request fanout histogram
system.tol2bus.snoop_fanout::max_value              2                       # Request fanout histogram
system.tol2bus.snoop_fanout::total            8870409                       # Request fanout histogram
system.tol2bus.snoop_filter.hit_multi_requests        19294                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_multi_snoops         1316                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.tol2bus.snoop_filter.hit_single_requests      7583790                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.hit_single_snoops       162135                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.tol2bus.snoop_filter.tot_requests     15170729                       # Total number of requests made to the snoop filter.
system.tol2bus.snoop_filter.tot_snoops         163451                       # Total number of snoops made to the snoop filter.
system.tol2bus.snoops                         1284793                       # Total snoops (count)
system.tol2bus.trans_dist::ReadResp           7424990                       # Transaction distribution
system.tol2bus.trans_dist::WritebackDirty       519607                       # Transaction distribution
system.tol2bus.trans_dist::WritebackClean      7003522                       # Transaction distribution
system.tol2bus.trans_dist::CleanEvict          960358                       # Transaction distribution
system.tol2bus.trans_dist::HardPFReq           382543                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeReq            1830                       # Transaction distribution
system.tol2bus.trans_dist::UpgradeResp           1830                       # Transaction distribution
system.tol2bus.trans_dist::ReadExReq           160711                       # Transaction distribution
system.tol2bus.trans_dist::ReadExResp          160711                       # Transaction distribution
system.tol2bus.trans_dist::ReadCleanReq       7005038                       # Transaction distribution
system.tol2bus.trans_dist::ReadSharedReq       419952                       # Transaction distribution
system.voltage_domain.voltage                       1                       # Voltage in Volts

---------- End Simulation Statistics   ----------
