timestamp=1756333446974

[~A]
D:/Tareas/Otoño 25/Sistemas Embebidos/Practica1/Practica1/src/four_bit_adder.v=0*737*1223
D:/Tareas/Otoño 25/Sistemas Embebidos/Practica1/Practica1/src/testbench.v=0*2171*2796
LastVerilogToplevel=tb_half_adder
ModifyID=2
Version=74

[~MFT]
0=4|0Practica1.mgf|2796|0
1=3|1Practica1.mgf|2737|390
3=6|3Practica1.mgf|2144|183

[$root]
A/$root=22|||1*2347
BinW64/$root=3*1150
SLP=3*1265
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|c73a565f2ade592f8ac1c68f484c9216adaba1482bc23f485353aa1d2185f1ad

[four_bit_adder]
A/four_bit_adder=22|../src/four_bit_adder.v|16|1*1820
BinW64/four_bit_adder=3*939
R=../src/four_bit_adder.v|16
SLP=3*1063
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|bac176bb450095e1b63aef2ea83dde04ac8ab1f5213ede218e21cf60b5ea15244d84cd41419cfe4981923e2a45c26fab

[full_adder]
A/full_adder=22|../src/four_bit_adder.v|12|1*1309
BinW64/full_adder=3*740
R=../src/four_bit_adder.v|12
SLP=3*860
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|b6bc4c72c6b4732d30366d04e0b9d81ca93b35da59acef6f28d70118359e933e99263efe34b503992d5244df2548c7a1

[half_adder]
A/half_adder=22|../src/four_bit_adder.v|1|1*390
BinW64/half_adder=3*183
R=../src/four_bit_adder.v|1
SLP=3*550
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|9d478890ab412e42d6b75255d560236f41ab0ed49771ee80612b3666c997a9c22a546a0454d270c340178cd9be08f6dc

[tb_half_adder]
A/tb_half_adder=22|../src/testbench.v|3|1*2737
BinW64/tb_half_adder=3*1333
R=../src/testbench.v|3
SLP=3*2144
Version=15.0.261.9132 (Windows64)|0000000b789cd3f53752d02d2e33ca3634070010af02ea|967c5c6647f17151693a52f249b4c6fe3f800c1d40121ec757fa4759f7894fac9c5ac71e1079385b1a1a746b96aabebc

[~U]
$root=12|0*1782|
four_bit_adder=12|0*569||0x10
full_adder=12|0*409||0x10
half_adder=12|0*198||0x10
tb_half_adder=12|0*1996||0x10
