\hypertarget{class_a_l_u___control__tb_1_1behavior}{\section{behavior \-Architecture \-Reference}
\label{class_a_l_u___control__tb_1_1behavior}\index{behavior@{behavior}}
}
\*
\*
\subsection*{\-Processes}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u___control__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}{clk\-\_\-process}{\bfseries  (  )}
\item 
\hyperlink{class_a_l_u___control__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{stim\-\_\-proc}{\bfseries  (  )}
\end{DoxyCompactItemize}
\subsection*{\-Components}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u___control__tb_1_1behavior_abf60193336988d744deadd38bbf9d27a}{\-A\-L\-U\-\_\-\-Control}  {\bfseries }  
\end{DoxyCompactItemize}
\subsection*{\-Constants}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u___control__tb_1_1behavior_a8a175a7f832828463d31be056e0be9a5}{clk\-\_\-period} {\bfseries time  \-:=  10  ns } 
\end{DoxyCompactItemize}
\subsection*{\-Signals}
 \begin{DoxyCompactItemize}
\item 
\hyperlink{class_a_l_u___control__tb_1_1behavior_a815bf9e542a3c49c6651f755d08a4ac9}{\-A\-L\-U\-\_\-\-O\-P} {\bfseries std\-\_\-logic\-\_\-vector (   1    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } 
\item 
\hyperlink{class_a_l_u___control__tb_1_1behavior_afe12d1d11e7ef94c862d25007711d671}{\-A\-L\-U\-\_\-\-Funct\-\_\-\-In} {\bfseries std\-\_\-logic\-\_\-vector (   5    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } 
\item 
\hyperlink{class_a_l_u___control__tb_1_1behavior_a1b3e29926e973200886940842ebe8876}{\-A\-L\-U\-\_\-\-Control\-\_\-out} {\bfseries std\-\_\-logic\-\_\-vector (   3    downto    0  ) } 
\item 
\hyperlink{class_a_l_u___control__tb_1_1behavior_a94eb3ba5e2f4df12778cb4b26b5f9f2e}{clk} {\bfseries std\-\_\-logic } 
\end{DoxyCompactItemize}


\subsection{\-Member \-Function \-Documentation}
\hypertarget{class_a_l_u___control__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}{\index{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}!clk\-\_\-process@{clk\-\_\-process}}
\index{clk\-\_\-process@{clk\-\_\-process}!ALU_Control_tb::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}}
\subsubsection[{clk\-\_\-process}]{\setlength{\rightskip}{0pt plus 5cm}clk\-\_\-process (
\begin{DoxyParamCaption}
{}
\end{DoxyParamCaption}
)\hspace{0.3cm}{\ttfamily  \mbox{[}get\mbox{]}}}}\label{class_a_l_u___control__tb_1_1behavior_ac5bb218131b813f7908ec89476b31fca}
\hypertarget{class_a_l_u___control__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}{\index{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}!stim\-\_\-proc@{stim\-\_\-proc}}
\index{stim\-\_\-proc@{stim\-\_\-proc}!ALU_Control_tb::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}}
\subsubsection[{stim\-\_\-proc}]{\setlength{\rightskip}{0pt plus 5cm} {\bfseries  } stim\-\_\-proc ( ) \hspace{0.3cm}{\ttfamily  \mbox{[}\-Process\mbox{]}}}}\label{class_a_l_u___control__tb_1_1behavior_ad2efa6785cff833c341e27596b21aeb5}


\subsection{\-Member \-Data \-Documentation}
\hypertarget{class_a_l_u___control__tb_1_1behavior_abf60193336988d744deadd38bbf9d27a}{\index{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-Control@{\-A\-L\-U\-\_\-\-Control}}
\index{\-A\-L\-U\-\_\-\-Control@{\-A\-L\-U\-\_\-\-Control}!ALU_Control_tb::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-Control}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Control} {\bfseries  } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Component\mbox{]}}}}\label{class_a_l_u___control__tb_1_1behavior_abf60193336988d744deadd38bbf9d27a}
\hypertarget{class_a_l_u___control__tb_1_1behavior_a815bf9e542a3c49c6651f755d08a4ac9}{\index{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-O\-P@{\-A\-L\-U\-\_\-\-O\-P}}
\index{\-A\-L\-U\-\_\-\-O\-P@{\-A\-L\-U\-\_\-\-O\-P}!ALU_Control_tb::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-O\-P}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-O\-P} {\bfseries std\-\_\-logic\-\_\-vector (   1    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u___control__tb_1_1behavior_a815bf9e542a3c49c6651f755d08a4ac9}
\hypertarget{class_a_l_u___control__tb_1_1behavior_afe12d1d11e7ef94c862d25007711d671}{\index{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-Funct\-\_\-\-In@{\-A\-L\-U\-\_\-\-Funct\-\_\-\-In}}
\index{\-A\-L\-U\-\_\-\-Funct\-\_\-\-In@{\-A\-L\-U\-\_\-\-Funct\-\_\-\-In}!ALU_Control_tb::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-Funct\-\_\-\-In}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Funct\-\_\-\-In} {\bfseries std\-\_\-logic\-\_\-vector (   5    downto    0  )  \-:= (  others  = $>$ '  0  '  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u___control__tb_1_1behavior_afe12d1d11e7ef94c862d25007711d671}
\hypertarget{class_a_l_u___control__tb_1_1behavior_a1b3e29926e973200886940842ebe8876}{\index{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}!\-A\-L\-U\-\_\-\-Control\-\_\-out@{\-A\-L\-U\-\_\-\-Control\-\_\-out}}
\index{\-A\-L\-U\-\_\-\-Control\-\_\-out@{\-A\-L\-U\-\_\-\-Control\-\_\-out}!ALU_Control_tb::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}}
\subsubsection[{\-A\-L\-U\-\_\-\-Control\-\_\-out}]{\setlength{\rightskip}{0pt plus 5cm}{\bf \-A\-L\-U\-\_\-\-Control\-\_\-out} {\bfseries std\-\_\-logic\-\_\-vector (   3    downto    0  ) } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u___control__tb_1_1behavior_a1b3e29926e973200886940842ebe8876}
\hypertarget{class_a_l_u___control__tb_1_1behavior_a94eb3ba5e2f4df12778cb4b26b5f9f2e}{\index{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}!clk@{clk}}
\index{clk@{clk}!ALU_Control_tb::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}}
\subsubsection[{clk}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk} {\bfseries std\-\_\-logic } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Signal\mbox{]}}}}\label{class_a_l_u___control__tb_1_1behavior_a94eb3ba5e2f4df12778cb4b26b5f9f2e}
\hypertarget{class_a_l_u___control__tb_1_1behavior_a8a175a7f832828463d31be056e0be9a5}{\index{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}!clk\-\_\-period@{clk\-\_\-period}}
\index{clk\-\_\-period@{clk\-\_\-period}!ALU_Control_tb::behavior@{\-A\-L\-U\-\_\-\-Control\-\_\-tb\-::behavior}}
\subsubsection[{clk\-\_\-period}]{\setlength{\rightskip}{0pt plus 5cm}{\bf clk\-\_\-period} {\bfseries time  \-:=  10  ns } \hspace{0.3cm}{\ttfamily  \mbox{[}\-Constant\mbox{]}}}}\label{class_a_l_u___control__tb_1_1behavior_a8a175a7f832828463d31be056e0be9a5}


\-The documentation for this class was generated from the following files\-:\begin{DoxyCompactItemize}
\item 
testbenches/\hyperlink{_a_l_u___control__tb_8vhd}{\-A\-L\-U\-\_\-\-Control\-\_\-tb.\-vhd}\end{DoxyCompactItemize}
