1.	A, B, MDR, aluOut, IR

2.	a.	MUX_pcIncr = 1
		MUX_pc = 1
	b.	MUX_tgt = 1
		WE_reg = enable
		MUX_r1 = 1
	c.	WE_ram = enable
		MUX_addr = 1

3.	jr $reg

4.	lw $1, addr($0)
	lw $2, 0($1)
	halt
	addr: .fill 8193

5.  001 000 001 000 0001 >> addi $1, $0, 1
	001 000 010 000 0010 >> addi $2, $0, 2
	001 000 011 000 0011 >> addi $3, $0, 3
	010 000 000 000 0011 >> j 3
	$1 = 1, $2 = 2, $3 = 3
