{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition " "Info: Version 9.1 Build 350 03/24/2010 Service Pack 2 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu May 14 21:11:14 2015 " "Info: Processing started: Thu May 14 21:11:14 2015" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off stopky -c stopky --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off stopky -c stopky --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTDB_ANALYZE_COMB_LATCHES" "" "Warning: Timing Analysis is analyzing one or more combinational loops as latches" { { "Warning" "WTDB_COMB_LATCH_NODE" "pauza_0~latch " "Warning: Node \"pauza_0~latch\" is a latch" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "Node \"%1!s!\" is a latch" 0 0 "" 0 -1}  } {  } 0 0 "Timing Analysis is analyzing one or more combinational loops as latches" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "clk " "Info: Assuming node \"clk\" is an undefined clock" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Warning" "WTAN_RIPPLE_OR_GATED_CLOCKS_FOUND" "2 " "Warning: Found 2 node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" { { "Info" "ITAN_RIPPLE_CLK" "registr\[15\] " "Info: Detected ripple clock \"registr\[15\]\" as buffer" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 54 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "registr\[15\]" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1} { "Info" "ITAN_RIPPLE_CLK" "clk_sec " "Info: Detected ripple clock \"clk_sec\" as buffer" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } } { "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" "" { Assignment "//room1/38/quartus/91sp2/quartus/bin/Assignment Editor.qase" 1 { { 0 "clk_sec" } } } }  } 0 0 "Detected ripple clock \"%1!s!\" as buffer" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! node(s) in clock paths which may be acting as ripple and/or gated clocks -- node(s) analyzed as buffer(s) resulting in clock skew" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_CLOCK_REG_RESULT" "clk register count\[4\] register count\[20\] 160.9 MHz 6.215 ns Internal " "Info: Clock \"clk\" has Internal fmax of 160.9 MHz between source register \"count\[4\]\" and destination register \"count\[20\]\" (period= 6.215 ns)" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "5.915 ns + Longest register register " "Info: + Longest register to register delay is 5.915 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns count\[4\] 1 REG LCFF_X8_Y11_N9 4 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X8_Y11_N9; Fanout = 4; REG Node = 'count\[4\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { count[4] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.139 ns) + CELL(0.534 ns) 1.673 ns Equal0~1 2 COMB LCCOMB_X7_Y11_N10 1 " "Info: 2: + IC(1.139 ns) + CELL(0.534 ns) = 1.673 ns; Loc. = LCCOMB_X7_Y11_N10; Fanout = 1; COMB Node = 'Equal0~1'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.673 ns" { count[4] Equal0~1 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.433 ns) + CELL(0.614 ns) 2.720 ns Equal0~4 3 COMB LCCOMB_X7_Y11_N24 1 " "Info: 3: + IC(0.433 ns) + CELL(0.614 ns) = 2.720 ns; Loc. = LCCOMB_X7_Y11_N24; Fanout = 1; COMB Node = 'Equal0~4'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.047 ns" { Equal0~1 Equal0~4 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.398 ns) + CELL(0.614 ns) 3.732 ns Equal0~10 4 COMB LCCOMB_X7_Y11_N6 11 " "Info: 4: + IC(0.398 ns) + CELL(0.614 ns) = 3.732 ns; Loc. = LCCOMB_X7_Y11_N6; Fanout = 11; COMB Node = 'Equal0~10'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.012 ns" { Equal0~4 Equal0~10 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 63 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.705 ns) + CELL(0.370 ns) 5.807 ns count~7 5 COMB LCCOMB_X5_Y6_N18 1 " "Info: 5: + IC(1.705 ns) + CELL(0.370 ns) = 5.807 ns; Loc. = LCCOMB_X5_Y6_N18; Fanout = 1; COMB Node = 'count~7'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.075 ns" { Equal0~10 count~7 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 26 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 5.915 ns count\[20\] 6 REG LCFF_X5_Y6_N19 3 " "Info: 6: + IC(0.000 ns) + CELL(0.108 ns) = 5.915 ns; Loc. = LCFF_X5_Y6_N19; Fanout = 3; REG Node = 'count\[20\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { count~7 count[20] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.240 ns ( 37.87 % ) " "Info: Total cell delay = 2.240 ns ( 37.87 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "3.675 ns ( 62.13 % ) " "Info: Total interconnect delay = 3.675 ns ( 62.13 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { count[4] Equal0~1 Equal0~4 Equal0~10 count~7 count[20] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { count[4] {} Equal0~1 {} Equal0~4 {} Equal0~10 {} count~7 {} count[20] {} } { 0.000ns 1.139ns 0.433ns 0.398ns 1.705ns 0.000ns } { 0.000ns 0.534ns 0.614ns 0.614ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_SKEW_RESULT" "-0.036 ns - Smallest " "Info: - Smallest clock skew is -0.036 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 2.722 ns + Shortest register " "Info: + Shortest clock path from clock \"clk\" to destination register is 2.722 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.813 ns) + CELL(0.666 ns) 2.722 ns count\[20\] 3 REG LCFF_X5_Y6_N19 3 " "Info: 3: + IC(0.813 ns) + CELL(0.666 ns) = 2.722 ns; Loc. = LCFF_X5_Y6_N19; Fanout = 3; REG Node = 'count\[20\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.479 ns" { clk~clkctrl count[20] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.88 % ) " "Info: Total cell delay = 1.766 ns ( 64.88 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.956 ns ( 35.12 % ) " "Info: Total interconnect delay = 0.956 ns ( 35.12 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { clk clk~clkctrl count[20] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { clk {} clk~combout {} clk~clkctrl {} count[20] {} } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 2.758 ns - Longest register " "Info: - Longest clock path from clock \"clk\" to source register is 2.758 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.143 ns) + CELL(0.000 ns) 1.243 ns clk~clkctrl 2 COMB CLKCTRL_G2 39 " "Info: 2: + IC(0.143 ns) + CELL(0.000 ns) = 1.243 ns; Loc. = CLKCTRL_G2; Fanout = 39; COMB Node = 'clk~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.143 ns" { clk clk~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.849 ns) + CELL(0.666 ns) 2.758 ns count\[4\] 3 REG LCFF_X8_Y11_N9 4 " "Info: 3: + IC(0.849 ns) + CELL(0.666 ns) = 2.758 ns; Loc. = LCFF_X8_Y11_N9; Fanout = 4; REG Node = 'count\[4\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.515 ns" { clk~clkctrl count[4] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 61 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.766 ns ( 64.03 % ) " "Info: Total cell delay = 1.766 ns ( 64.03 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "0.992 ns ( 35.97 % ) " "Info: Total interconnect delay = 0.992 ns ( 35.97 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl count[4] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { clk clk~clkctrl count[20] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { clk {} clk~combout {} clk~clkctrl {} count[20] {} } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl count[4] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "%2!c! %3!s! clock skew is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 61 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "5.915 ns" { count[4] Equal0~1 Equal0~4 Equal0~10 count~7 count[20] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "5.915 ns" { count[4] {} Equal0~1 {} Equal0~4 {} Equal0~10 {} count~7 {} count[20] {} } { 0.000ns 1.139ns 0.433ns 0.398ns 1.705ns 0.000ns } { 0.000ns 0.534ns 0.614ns 0.614ns 0.370ns 0.108ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.722 ns" { clk clk~clkctrl count[20] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.722 ns" { clk {} clk~combout {} clk~clkctrl {} count[20] {} } { 0.000ns 0.000ns 0.143ns 0.813ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.758 ns" { clk clk~clkctrl count[4] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "2.758 ns" { clk {} clk~combout {} clk~clkctrl {} count[4] {} } { 0.000ns 0.000ns 0.143ns 0.849ns } { 0.000ns 1.100ns 0.000ns 0.666ns } "" } }  } 0 0 "Clock \"%1!s!\" has %8!s! fmax of %6!s! between source %2!s! \"%3!s!\" and destination %4!s! \"%5!s!\" (period= %7!s!)" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "sec3\[0\] pause_run clk 5.017 ns register " "Info: tsu for register \"sec3\[0\]\" (data pin = \"pause_run\", clock pin = \"clk\") is 5.017 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "12.243 ns + Longest pin register " "Info: + Longest pin to register delay is 12.243 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.954 ns) 0.954 ns pause_run 1 PIN PIN_144 2 " "Info: 1: + IC(0.000 ns) + CELL(0.954 ns) = 0.954 ns; Loc. = PIN_144; Fanout = 2; PIN Node = 'pause_run'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { pause_run } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 12 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.455 ns) + CELL(0.651 ns) 8.060 ns pauza_0~5 2 COMB LCCOMB_X8_Y13_N26 3 " "Info: 2: + IC(6.455 ns) + CELL(0.651 ns) = 8.060 ns; Loc. = LCCOMB_X8_Y13_N26; Fanout = 3; COMB Node = 'pauza_0~5'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.106 ns" { pause_run pauza_0~5 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.624 ns) 9.078 ns pauza_0~head_lut 3 COMB LCCOMB_X8_Y13_N14 9 " "Info: 3: + IC(0.394 ns) + CELL(0.624 ns) = 9.078 ns; Loc. = LCCOMB_X8_Y13_N14; Fanout = 9; COMB Node = 'pauza_0~head_lut'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { pauza_0~5 pauza_0~head_lut } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.655 ns) + CELL(0.650 ns) 10.383 ns sec3\[3\]~6 4 COMB LCCOMB_X9_Y13_N18 7 " "Info: 4: + IC(0.655 ns) + CELL(0.650 ns) = 10.383 ns; Loc. = LCCOMB_X9_Y13_N18; Fanout = 7; COMB Node = 'sec3\[3\]~6'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.305 ns" { pauza_0~head_lut sec3[3]~6 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.005 ns) + CELL(0.855 ns) 12.243 ns sec3\[0\] 5 REG LCFF_X12_Y13_N25 10 " "Info: 5: + IC(1.005 ns) + CELL(0.855 ns) = 12.243 ns; Loc. = LCFF_X12_Y13_N25; Fanout = 10; REG Node = 'sec3\[0\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.860 ns" { sec3[3]~6 sec3[0] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "3.734 ns ( 30.50 % ) " "Info: Total cell delay = 3.734 ns ( 30.50 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "8.509 ns ( 69.50 % ) " "Info: Total interconnect delay = 8.509 ns ( 69.50 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.243 ns" { pause_run pauza_0~5 pauza_0~head_lut sec3[3]~6 sec3[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "12.243 ns" { pause_run {} pause_run~combout {} pauza_0~5 {} pauza_0~head_lut {} sec3[3]~6 {} sec3[0] {} } { 0.000ns 0.000ns 6.455ns 0.394ns 0.655ns 1.005ns } { 0.000ns 0.954ns 0.651ns 0.624ns 0.650ns 0.855ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.040 ns + " "Info: + Micro setup delay of destination is -0.040 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.186 ns - Shortest register " "Info: - Shortest clock path from clock \"clk\" to destination register is 7.186 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.404 ns clk_sec 2 REG LCFF_X5_Y6_N11 2 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.404 ns; Loc. = LCFF_X5_Y6_N11; Fanout = 2; REG Node = 'clk_sec'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk clk_sec } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.000 ns) 5.659 ns clk_sec~clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(2.255 ns) + CELL(0.000 ns) = 5.659 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'clk_sec~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { clk_sec clk_sec~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.861 ns) + CELL(0.666 ns) 7.186 ns sec3\[0\] 4 REG LCFF_X12_Y13_N25 10 " "Info: 4: + IC(0.861 ns) + CELL(0.666 ns) = 7.186 ns; Loc. = LCFF_X12_Y13_N25; Fanout = 10; REG Node = 'sec3\[0\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.527 ns" { clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 81 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.07 % ) " "Info: Total cell delay = 2.736 ns ( 38.07 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.450 ns ( 61.93 % ) " "Info: Total interconnect delay = 4.450 ns ( 61.93 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { clk clk_sec clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.186 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[0] {} } { 0.000ns 0.000ns 1.334ns 2.255ns 0.861ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "12.243 ns" { pause_run pauza_0~5 pauza_0~head_lut sec3[3]~6 sec3[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "12.243 ns" { pause_run {} pause_run~combout {} pauza_0~5 {} pauza_0~head_lut {} sec3[3]~6 {} sec3[0] {} } { 0.000ns 0.000ns 6.455ns 0.394ns 0.655ns 1.005ns } { 0.000ns 0.954ns 0.651ns 0.624ns 0.650ns 0.855ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.186 ns" { clk clk_sec clk_sec~clkctrl sec3[0] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.186 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} sec3[0] {} } { 0.000ns 0.000ns 1.334ns 2.255ns 0.861ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "clk segment\[5\] regs\[2\] 23.787 ns register " "Info: tco from clock \"clk\" to destination pin \"segment\[5\]\" through register \"regs\[2\]\" is 23.787 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk source 8.134 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to source register is 8.134 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.827 ns) + CELL(0.970 ns) 3.897 ns registr\[15\] 2 REG LCFF_X9_Y11_N29 2 " "Info: 2: + IC(1.827 ns) + CELL(0.970 ns) = 3.897 ns; Loc. = LCFF_X9_Y11_N29; Fanout = 2; REG Node = 'registr\[15\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.797 ns" { clk registr[15] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.740 ns) + CELL(0.000 ns) 6.637 ns registr\[15\]~clkctrl 3 COMB CLKCTRL_G4 4 " "Info: 3: + IC(2.740 ns) + CELL(0.000 ns) = 6.637 ns; Loc. = CLKCTRL_G4; Fanout = 4; COMB Node = 'registr\[15\]~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.740 ns" { registr[15] registr[15]~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 54 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.831 ns) + CELL(0.666 ns) 8.134 ns regs\[2\] 4 REG LCFF_X6_Y5_N5 18 " "Info: 4: + IC(0.831 ns) + CELL(0.666 ns) = 8.134 ns; Loc. = LCFF_X6_Y5_N5; Fanout = 18; REG Node = 'regs\[2\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.497 ns" { registr[15]~clkctrl regs[2] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 33.64 % ) " "Info: Total cell delay = 2.736 ns ( 33.64 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "5.398 ns ( 66.36 % ) " "Info: Total interconnect delay = 5.398 ns ( 66.36 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.134 ns" { clk registr[15] registr[15]~clkctrl regs[2] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "8.134 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regs[2] {} } { 0.000ns 0.000ns 1.827ns 2.740ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.304 ns + " "Info: + Micro clock to output delay of source is 0.304 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 47 -1 0 } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "15.349 ns + Longest register pin " "Info: + Longest register to pin delay is 15.349 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns regs\[2\] 1 REG LCFF_X6_Y5_N5 18 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X6_Y5_N5; Fanout = 18; REG Node = 'regs\[2\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { regs[2] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 47 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.806 ns) + CELL(0.624 ns) 3.430 ns Mux2~2 2 COMB LCCOMB_X15_Y12_N20 1 " "Info: 2: + IC(2.806 ns) + CELL(0.624 ns) = 3.430 ns; Loc. = LCCOMB_X15_Y12_N20; Fanout = 1; COMB Node = 'Mux2~2'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.430 ns" { regs[2] Mux2~2 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.782 ns) + CELL(0.647 ns) 6.859 ns Mux2~3 3 COMB LCCOMB_X6_Y1_N2 1 " "Info: 3: + IC(2.782 ns) + CELL(0.647 ns) = 6.859 ns; Loc. = LCCOMB_X6_Y1_N2; Fanout = 1; COMB Node = 'Mux2~3'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "3.429 ns" { Mux2~2 Mux2~3 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.942 ns) + CELL(0.370 ns) 9.171 ns Mux2 4 COMB LCCOMB_X7_Y13_N20 1 " "Info: 4: + IC(1.942 ns) + CELL(0.370 ns) = 9.171 ns; Loc. = LCCOMB_X7_Y13_N20; Fanout = 1; COMB Node = 'Mux2'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.312 ns" { Mux2~3 Mux2 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 119 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.952 ns) + CELL(3.226 ns) 15.349 ns segment\[5\] 5 PIN PIN_58 0 " "Info: 5: + IC(2.952 ns) + CELL(3.226 ns) = 15.349 ns; Loc. = PIN_58; Fanout = 0; PIN Node = 'segment\[5\]'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.178 ns" { Mux2 segment[5] } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 10 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "4.867 ns ( 31.71 % ) " "Info: Total cell delay = 4.867 ns ( 31.71 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "10.482 ns ( 68.29 % ) " "Info: Total interconnect delay = 10.482 ns ( 68.29 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.349 ns" { regs[2] Mux2~2 Mux2~3 Mux2 segment[5] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "15.349 ns" { regs[2] {} Mux2~2 {} Mux2~3 {} Mux2 {} segment[5] {} } { 0.000ns 2.806ns 2.782ns 1.942ns 2.952ns } { 0.000ns 0.624ns 0.647ns 0.370ns 3.226ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "8.134 ns" { clk registr[15] registr[15]~clkctrl regs[2] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "8.134 ns" { clk {} clk~combout {} registr[15] {} registr[15]~clkctrl {} regs[2] {} } { 0.000ns 0.000ns 1.827ns 2.740ns 0.831ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "15.349 ns" { regs[2] Mux2~2 Mux2~3 Mux2 segment[5] } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "15.349 ns" { regs[2] {} Mux2~2 {} Mux2~3 {} Mux2 {} segment[5] {} } { 0.000ns 2.806ns 2.782ns 1.942ns 2.952ns } { 0.000ns 0.624ns 0.647ns 0.370ns 3.226ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "pauza_0~_emulated reset clk -1.730 ns register " "Info: th for register \"pauza_0~_emulated\" (data pin = \"reset\", clock pin = \"clk\") is -1.730 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "clk destination 7.182 ns + Longest register " "Info: + Longest clock path from clock \"clk\" to destination register is 7.182 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(1.100 ns) 1.100 ns clk 1 CLK PIN_17 3 " "Info: 1: + IC(0.000 ns) + CELL(1.100 ns) = 1.100 ns; Loc. = PIN_17; Fanout = 3; CLK Node = 'clk'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { clk } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 9 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.334 ns) + CELL(0.970 ns) 3.404 ns clk_sec 2 REG LCFF_X5_Y6_N11 2 " "Info: 2: + IC(1.334 ns) + CELL(0.970 ns) = 3.404 ns; Loc. = LCFF_X5_Y6_N11; Fanout = 2; REG Node = 'clk_sec'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.304 ns" { clk clk_sec } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.255 ns) + CELL(0.000 ns) 5.659 ns clk_sec~clkctrl 3 COMB CLKCTRL_G7 17 " "Info: 3: + IC(2.255 ns) + CELL(0.000 ns) = 5.659 ns; Loc. = CLKCTRL_G7; Fanout = 17; COMB Node = 'clk_sec~clkctrl'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "2.255 ns" { clk_sec clk_sec~clkctrl } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 27 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.857 ns) + CELL(0.666 ns) 7.182 ns pauza_0~_emulated 4 REG LCFF_X8_Y13_N13 1 " "Info: 4: + IC(0.857 ns) + CELL(0.666 ns) = 7.182 ns; Loc. = LCFF_X8_Y13_N13; Fanout = 1; REG Node = 'pauza_0~_emulated'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.523 ns" { clk_sec~clkctrl pauza_0~_emulated } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.736 ns ( 38.10 % ) " "Info: Total cell delay = 2.736 ns ( 38.10 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "4.446 ns ( 61.90 % ) " "Info: Total interconnect delay = 4.446 ns ( 61.90 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { clk clk_sec clk_sec~clkctrl pauza_0~_emulated } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.182 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} pauza_0~_emulated {} } { 0.000ns 0.000ns 1.334ns 2.255ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.306 ns + " "Info: + Micro hold delay of destination is 0.306 ns" {  } { { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "9.218 ns - Shortest pin register " "Info: - Shortest pin to register delay is 9.218 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.965 ns) 0.965 ns reset 1 PIN PIN_3 17 " "Info: 1: + IC(0.000 ns) + CELL(0.965 ns) = 0.965 ns; Loc. = PIN_3; Fanout = 17; PIN Node = 'reset'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "" { reset } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 14 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(5.992 ns) + CELL(0.370 ns) 7.327 ns pauza_0~5 2 COMB LCCOMB_X8_Y13_N26 3 " "Info: 2: + IC(5.992 ns) + CELL(0.370 ns) = 7.327 ns; Loc. = LCCOMB_X8_Y13_N26; Fanout = 3; COMB Node = 'pauza_0~5'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "6.362 ns" { reset pauza_0~5 } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.394 ns) + CELL(0.624 ns) 8.345 ns pauza_0~head_lut 3 COMB LCCOMB_X8_Y13_N14 9 " "Info: 3: + IC(0.394 ns) + CELL(0.624 ns) = 8.345 ns; Loc. = LCCOMB_X8_Y13_N14; Fanout = 9; COMB Node = 'pauza_0~head_lut'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "1.018 ns" { pauza_0~5 pauza_0~head_lut } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.395 ns) + CELL(0.370 ns) 9.110 ns pauza_0~data_lut 4 COMB LCCOMB_X8_Y13_N12 1 " "Info: 4: + IC(0.395 ns) + CELL(0.370 ns) = 9.110 ns; Loc. = LCCOMB_X8_Y13_N12; Fanout = 1; COMB Node = 'pauza_0~data_lut'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.765 ns" { pauza_0~head_lut pauza_0~data_lut } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.108 ns) 9.218 ns pauza_0~_emulated 5 REG LCFF_X8_Y13_N13 1 " "Info: 5: + IC(0.000 ns) + CELL(0.108 ns) = 9.218 ns; Loc. = LCFF_X8_Y13_N13; Fanout = 1; REG Node = 'pauza_0~_emulated'" {  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "0.108 ns" { pauza_0~data_lut pauza_0~_emulated } "NODE_NAME" } } { "stopky.vhd" "" { Text "Z:/CST - Stopky/stopky.vhd" 39 -1 0 } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.437 ns ( 26.44 % ) " "Info: Total cell delay = 2.437 ns ( 26.44 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.781 ns ( 73.56 % ) " "Info: Total interconnect delay = 6.781 ns ( 73.56 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.218 ns" { reset pauza_0~5 pauza_0~head_lut pauza_0~data_lut pauza_0~_emulated } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "9.218 ns" { reset {} reset~combout {} pauza_0~5 {} pauza_0~head_lut {} pauza_0~data_lut {} pauza_0~_emulated {} } { 0.000ns 0.000ns 5.992ns 0.394ns 0.395ns 0.000ns } { 0.000ns 0.965ns 0.370ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "7.182 ns" { clk clk_sec clk_sec~clkctrl pauza_0~_emulated } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "7.182 ns" { clk {} clk~combout {} clk_sec {} clk_sec~clkctrl {} pauza_0~_emulated {} } { 0.000ns 0.000ns 1.334ns 2.255ns 0.857ns } { 0.000ns 1.100ns 0.970ns 0.000ns 0.666ns } "" } } { "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" { Floorplan "//room1/38/quartus/91sp2/quartus/bin/TimingClosureFloorplan.fld" "" "9.218 ns" { reset pauza_0~5 pauza_0~head_lut pauza_0~data_lut pauza_0~_emulated } "NODE_NAME" } } { "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "//room1/38/quartus/91sp2/quartus/bin/Technology_Viewer.qrui" "9.218 ns" { reset {} reset~combout {} pauza_0~5 {} pauza_0~head_lut {} pauza_0~data_lut {} pauza_0~_emulated {} } { 0.000ns 0.000ns 5.992ns 0.394ns 0.395ns 0.000ns } { 0.000ns 0.965ns 0.370ns 0.624ns 0.370ns 0.108ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 4 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 4 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "128 " "Info: Peak virtual memory: 128 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Thu May 14 21:11:16 2015 " "Info: Processing ended: Thu May 14 21:11:16 2015" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
