# Tiny Tapeout project information
project:
  title:        "Test-7-segment-display"      # Project title
  author:       "UABC"      # Your name
  discord:      "armval"      # Your discord username, for communication and automatically assigning you a Tapeout role (optional)
  description:  "Displays a message on a 7-segment display. Each letter is displayed in a time, one by one."      # One line description of what your project does
  language:     "Verilog" # other examples include SystemVerilog, Amaranth, VHDL, etc
  clock_hz:     10000000 # Clock frequency in Hz (or 0 if not applicable)

  # How many tiles your design occupies? A single tile is about 167x108 uM.
  tiles: "1x1"          # Valid values: 1x1, 1x2, 2x2, 3x2, 4x2, 6x2 or 8x2

  # Your top module name must start with "tt_um_". Make it unique by including your github username:
  top_module:  "tt_um_uabc_test2024"

  # List your project's source files here.
  # Source files must be in ./src and you must list each source file separately, one per line.
  # Don't forget to also update `PROJECT_SOURCES` in test/Makefile.
  source_files:
    - "tt_um_uabc_test2024.v"
    - "decoder.v"

# The pinout of your project. Leave unused pins blank. DO NOT delete or add any pins.
pinout:
  # Inputs
  ui[0]: "IN[0]"
  ui[1]: "IN[1]"
  ui[2]: "IN[2]"
  ui[3]: "IN[3]"
  ui[4]: "IN[4]"
  ui[5]: "IN[5]"
  ui[6]: "IN[6]"
  ui[7]: "IN[7]"

  # Outputs
  uo[0]: "OUT[0]"
  uo[1]: "OUT[1]"
  uo[2]: "OUT[2]"
  uo[3]: "OUT[3]"
  uo[4]: "OUT[4]"
  uo[5]: "OUT[5]"
  uo[6]: "OUT[6]"
  uo[7]: "OUT[7]"

  # Bidirectional pins
  uio[0]: "INOUT[0]"
  uio[1]: "INOUT[1]"
  uio[2]: "INOUT[2]"
  uio[3]: "INOUT[3]"
  uio[4]: "INOUT[4]"
  uio[5]: "INOUT[5]"
  uio[6]: "INOUT[6]"
  uio[7]: "INOUT[7]"

# Do not change!
yaml_version: 6
