Copyright 1986-2016 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2016.4 (win64) Build 1756540 Mon Jan 23 19:11:23 MST 2017
| Date         : Mon Jun 05 14:43:00 2017
| Host         : Inator running 64-bit major release  (build 9200)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file ex7_top_wrapper_timing_summary_routed.rpt -rpx ex7_top_wrapper_timing_summary_routed.rpx
| Design       : ex7_top_wrapper
| Device       : 7a100t-csg324
| Speed File   : -3  PRODUCTION 1.16 2016-11-09
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 3 register/latch pins with no clock driven by root clock pin: ex7_top_i/counter_generic_0/U0/clk_dvr1/clkOut_reg/Q (HIGH)


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 3 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 31 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
    -11.528     -251.100                     22                  667        0.162        0.000                      0                  667        4.500        0.000                       0                   368  


Timing constraints are not met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin       -11.528     -251.100                     22                  667        0.162        0.000                      0                  667        4.500        0.000                       0                   368  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :           22  Failing Endpoints,  Worst Slack      -11.528ns,  Total Violation     -251.100ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.162ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (VIOLATED) :        -11.528ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.547ns  (logic 9.295ns (43.138%)  route 12.252ns (56.862%))
  Logic Levels:           41  (CARRY4=21 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.042ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.984ns = ( 13.984 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.714    22.378    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X72Y84         LUT5 (Prop_lut5_I3_O)        0.242    22.620 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_1/O
                         net (fo=4, routed)           0.454    23.074    ex7_top_i/sort_0/dataOut[105]_INST_0_i_1_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.245    23.319 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_8/O
                         net (fo=1, routed)           0.358    23.677    ex7_top_i/sort_0/dataOut[109]_INST_0_i_8_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.400    24.077 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.692    24.769    ex7_top_i/sort_0/U0/onSort[4]118_in
    SLICE_X75Y85         LUT3 (Prop_lut3_I1_O)        0.237    25.006 r  ex7_top_i/sort_0/dataOut[74]_INST_0/O
                         net (fo=1, routed)           0.527    25.534    ex7_top_i/SliceMemory_0/U0/dataIn[74]
    SLICE_X76Y85         LUT6 (Prop_lut6_I0_O)        0.097    25.631 r  ex7_top_i/SliceMemory_0/U0/dataOut[8]_i_2/O
                         net (fo=1, routed)           0.000    25.631    ex7_top_i/SliceMemory_0/U0/dataOut[8]_i_2_n_0
    SLICE_X76Y85         MUXF7 (Prop_muxf7_I0_O)      0.156    25.787 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[8]_i_1/O
                         net (fo=1, routed)           0.000    25.787    ex7_top_i/SliceMemory_0/U0/dataOut_reg[8]_i_1_n_0
    SLICE_X76Y85         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.206    13.984    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X76Y85         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[8]/C
                         clock pessimism              0.214    14.198    
                         clock uncertainty           -0.035    14.162    
    SLICE_X76Y85         FDRE (Setup_fdre_C_D)        0.096    14.258    ex7_top_i/SliceMemory_0/U0/dataOut_reg[8]
  -------------------------------------------------------------------
                         required time                         14.258    
                         arrival time                         -25.787    
  -------------------------------------------------------------------
                         slack                                -11.528    

Slack (VIOLATED) :        -11.471ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.389ns  (logic 9.302ns (43.491%)  route 12.087ns (56.509%))
  Logic Levels:           41  (CARRY4=21 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.714    22.378    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X72Y84         LUT5 (Prop_lut5_I3_O)        0.242    22.620 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_1/O
                         net (fo=4, routed)           0.454    23.074    ex7_top_i/sort_0/dataOut[105]_INST_0_i_1_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.245    23.319 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_8/O
                         net (fo=1, routed)           0.358    23.677    ex7_top_i/sort_0/dataOut[109]_INST_0_i_8_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.400    24.077 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.656    24.733    ex7_top_i/sort_0/U0/onSort[4]118_in
    SLICE_X71Y88         LUT3 (Prop_lut3_I1_O)        0.237    24.970 r  ex7_top_i/sort_0/dataOut[81]_INST_0/O
                         net (fo=1, routed)           0.398    25.368    ex7_top_i/SliceMemory_0/U0/dataIn[81]
    SLICE_X71Y88         LUT6 (Prop_lut6_I0_O)        0.097    25.465 r  ex7_top_i/SliceMemory_0/U0/dataOut[15]_i_2/O
                         net (fo=1, routed)           0.000    25.465    ex7_top_i/SliceMemory_0/U0/dataOut[15]_i_2_n_0
    SLICE_X71Y88         MUXF7 (Prop_muxf7_I0_O)      0.163    25.628 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[15]_i_1/O
                         net (fo=1, routed)           0.000    25.628    ex7_top_i/SliceMemory_0/U0/dataOut_reg[15]_i_1_n_0
    SLICE_X71Y88         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.144    13.922    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X71Y88         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[15]/C
                         clock pessimism              0.214    14.136    
                         clock uncertainty           -0.035    14.100    
    SLICE_X71Y88         FDRE (Setup_fdre_C_D)        0.057    14.157    ex7_top_i/SliceMemory_0/U0/dataOut_reg[15]
  -------------------------------------------------------------------
                         required time                         14.157    
                         arrival time                         -25.628    
  -------------------------------------------------------------------
                         slack                                -11.471    

Slack (VIOLATED) :        -11.465ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.377ns  (logic 9.302ns (43.513%)  route 12.075ns (56.487%))
  Logic Levels:           41  (CARRY4=21 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.714    22.378    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X72Y84         LUT5 (Prop_lut5_I3_O)        0.242    22.620 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_1/O
                         net (fo=4, routed)           0.454    23.074    ex7_top_i/sort_0/dataOut[105]_INST_0_i_1_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.245    23.319 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_8/O
                         net (fo=1, routed)           0.358    23.677    ex7_top_i/sort_0/dataOut[109]_INST_0_i_8_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.400    24.077 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.629    24.706    ex7_top_i/sort_0/U0/onSort[4]118_in
    SLICE_X64Y83         LUT3 (Prop_lut3_I1_O)        0.237    24.943 r  ex7_top_i/sort_0/dataOut[66]_INST_0/O
                         net (fo=1, routed)           0.414    25.357    ex7_top_i/SliceMemory_0/U0/dataIn[66]
    SLICE_X63Y83         LUT6 (Prop_lut6_I0_O)        0.097    25.454 r  ex7_top_i/SliceMemory_0/U0/dataOut[0]_i_2/O
                         net (fo=1, routed)           0.000    25.454    ex7_top_i/SliceMemory_0/U0/dataOut[0]_i_2_n_0
    SLICE_X63Y83         MUXF7 (Prop_muxf7_I0_O)      0.163    25.617 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]_i_1/O
                         net (fo=1, routed)           0.000    25.617    ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]_i_1_n_0
    SLICE_X63Y83         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.139    13.917    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X63Y83         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]/C
                         clock pessimism              0.214    14.131    
                         clock uncertainty           -0.035    14.095    
    SLICE_X63Y83         FDRE (Setup_fdre_C_D)        0.057    14.152    ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -25.617    
  -------------------------------------------------------------------
                         slack                                -11.465    

Slack (VIOLATED) :        -11.464ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.382ns  (logic 9.302ns (43.504%)  route 12.080ns (56.496%))
  Logic Levels:           41  (CARRY4=21 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.714    22.378    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X72Y84         LUT5 (Prop_lut5_I3_O)        0.242    22.620 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_1/O
                         net (fo=4, routed)           0.454    23.074    ex7_top_i/sort_0/dataOut[105]_INST_0_i_1_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.245    23.319 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_8/O
                         net (fo=1, routed)           0.358    23.677    ex7_top_i/sort_0/dataOut[109]_INST_0_i_8_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.400    24.077 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.647    24.724    ex7_top_i/sort_0/U0/onSort[4]118_in
    SLICE_X68Y86         LUT3 (Prop_lut3_I1_O)        0.237    24.961 r  ex7_top_i/sort_0/dataOut[68]_INST_0/O
                         net (fo=1, routed)           0.400    25.361    ex7_top_i/SliceMemory_0/U0/dataIn[68]
    SLICE_X71Y87         LUT6 (Prop_lut6_I0_O)        0.097    25.458 r  ex7_top_i/SliceMemory_0/U0/dataOut[2]_i_2/O
                         net (fo=1, routed)           0.000    25.458    ex7_top_i/SliceMemory_0/U0/dataOut[2]_i_2_n_0
    SLICE_X71Y87         MUXF7 (Prop_muxf7_I0_O)      0.163    25.621 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[2]_i_1/O
                         net (fo=1, routed)           0.000    25.621    ex7_top_i/SliceMemory_0/U0/dataOut_reg[2]_i_1_n_0
    SLICE_X71Y87         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.144    13.922    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X71Y87         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[2]/C
                         clock pessimism              0.214    14.136    
                         clock uncertainty           -0.035    14.100    
    SLICE_X71Y87         FDRE (Setup_fdre_C_D)        0.057    14.157    ex7_top_i/SliceMemory_0/U0/dataOut_reg[2]
  -------------------------------------------------------------------
                         required time                         14.157    
                         arrival time                         -25.621    
  -------------------------------------------------------------------
                         slack                                -11.464    

Slack (VIOLATED) :        -11.464ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.378ns  (logic 9.327ns (43.628%)  route 12.051ns (56.372%))
  Logic Levels:           41  (CARRY4=21 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.107ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.919ns = ( 13.919 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.714    22.378    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X72Y84         LUT5 (Prop_lut5_I3_O)        0.242    22.620 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_1/O
                         net (fo=4, routed)           0.454    23.074    ex7_top_i/sort_0/dataOut[105]_INST_0_i_1_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.245    23.319 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_8/O
                         net (fo=1, routed)           0.358    23.677    ex7_top_i/sort_0/dataOut[109]_INST_0_i_8_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.400    24.077 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.719    24.796    ex7_top_i/sort_0/U0/onSort[4]118_in
    SLICE_X64Y85         LUT3 (Prop_lut3_I1_O)        0.237    25.033 r  ex7_top_i/sort_0/dataOut[94]_INST_0/O
                         net (fo=1, routed)           0.300    25.333    ex7_top_i/SliceMemory_0/U0/dataIn[94]
    SLICE_X63Y86         LUT6 (Prop_lut6_I5_O)        0.097    25.430 r  ex7_top_i/SliceMemory_0/U0/dataOut[6]_i_3/O
                         net (fo=1, routed)           0.000    25.430    ex7_top_i/SliceMemory_0/U0/dataOut[6]_i_3_n_0
    SLICE_X63Y86         MUXF7 (Prop_muxf7_I1_O)      0.188    25.618 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]_i_1/O
                         net (fo=1, routed)           0.000    25.618    ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]_i_1_n_0
    SLICE_X63Y86         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.141    13.919    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X63Y86         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]/C
                         clock pessimism              0.214    14.133    
                         clock uncertainty           -0.035    14.097    
    SLICE_X63Y86         FDRE (Setup_fdre_C_D)        0.057    14.154    ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]
  -------------------------------------------------------------------
                         required time                         14.154    
                         arrival time                         -25.618    
  -------------------------------------------------------------------
                         slack                                -11.464    

Slack (VIOLATED) :        -11.463ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.376ns  (logic 9.306ns (43.535%)  route 12.070ns (56.465%))
  Logic Levels:           41  (CARRY4=21 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.109ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.917ns = ( 13.917 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.714    22.378    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X72Y84         LUT5 (Prop_lut5_I3_O)        0.242    22.620 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_1/O
                         net (fo=4, routed)           0.454    23.074    ex7_top_i/sort_0/dataOut[105]_INST_0_i_1_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.245    23.319 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_8/O
                         net (fo=1, routed)           0.358    23.677    ex7_top_i/sort_0/dataOut[109]_INST_0_i_8_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.400    24.077 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.661    24.738    ex7_top_i/sort_0/U0/onSort[4]118_in
    SLICE_X65Y82         LUT3 (Prop_lut3_I1_O)        0.237    24.975 r  ex7_top_i/sort_0/dataOut[93]_INST_0/O
                         net (fo=1, routed)           0.377    25.352    ex7_top_i/SliceMemory_0/U0/dataIn[93]
    SLICE_X64Y84         LUT6 (Prop_lut6_I5_O)        0.097    25.449 r  ex7_top_i/SliceMemory_0/U0/dataOut[5]_i_3/O
                         net (fo=1, routed)           0.000    25.449    ex7_top_i/SliceMemory_0/U0/dataOut[5]_i_3_n_0
    SLICE_X64Y84         MUXF7 (Prop_muxf7_I1_O)      0.167    25.616 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]_i_1/O
                         net (fo=1, routed)           0.000    25.616    ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]_i_1_n_0
    SLICE_X64Y84         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.139    13.917    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X64Y84         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]/C
                         clock pessimism              0.214    14.131    
                         clock uncertainty           -0.035    14.095    
    SLICE_X64Y84         FDRE (Setup_fdre_C_D)        0.057    14.152    ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]
  -------------------------------------------------------------------
                         required time                         14.152    
                         arrival time                         -25.616    
  -------------------------------------------------------------------
                         slack                                -11.463    

Slack (VIOLATED) :        -11.454ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.474ns  (logic 9.355ns (43.564%)  route 12.119ns (56.436%))
  Logic Levels:           42  (CARRY4=22 LUT3=5 LUT4=4 LUT5=4 LUT6=6 MUXF7=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.986ns = ( 13.986 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.247    18.484 r  ex7_top_i/sort_0/dataOut[101]_INST_0_i_3/O
                         net (fo=5, routed)           0.475    18.959    ex7_top_i/sort_0/dataOut[101]_INST_0_i_3_n_0
    SLICE_X74Y78         LUT4 (Prop_lut4_I0_O)        0.240    19.199 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_61/O
                         net (fo=1, routed)           0.000    19.199    ex7_top_i/sort_0/dataOut[153]_INST_0_i_61_n_0
    SLICE_X74Y78         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.286    19.485 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_20/CO[3]
                         net (fo=1, routed)           0.000    19.485    ex7_top_i/sort_0/dataOut[153]_INST_0_i_20_n_0
    SLICE_X74Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.659 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_4/CO[2]
                         net (fo=141, routed)         0.625    20.284    ex7_top_i/sort_0/U0/onSort[6]112_in
    SLICE_X66Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.507 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_82/O
                         net (fo=2, routed)           0.112    20.619    ex7_top_i/sort_0/dataOut[105]_INST_0_i_82_n_0
    SLICE_X66Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.716 r  ex7_top_i/sort_0/dataOut[105]_INST_0_i_44/O
                         net (fo=1, routed)           0.330    21.046    ex7_top_i/sort_0/dataOut[105]_INST_0_i_44_n_0
    SLICE_X71Y80         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374    21.420 r  ex7_top_i/sort_0/dataOut[105]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    21.420    ex7_top_i/sort_0/dataOut[105]_INST_0_i_18_n_0
    SLICE_X71Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.509 r  ex7_top_i/sort_0/dataOut[105]_INST_0_i_6/CO[3]
                         net (fo=1, routed)           0.000    21.509    ex7_top_i/sort_0/dataOut[105]_INST_0_i_6_n_0
    SLICE_X71Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.682 r  ex7_top_i/sort_0/dataOut[105]_INST_0_i_3/CO[2]
                         net (fo=76, routed)          0.774    22.455    ex7_top_i/sort_0/U0/onSort[4]114_in
    SLICE_X75Y84         LUT5 (Prop_lut5_I1_O)        0.237    22.692 r  ex7_top_i/sort_0/dataOut[52]_INST_0_i_2/O
                         net (fo=4, routed)           0.626    23.319    ex7_top_i/sort_0/dataOut[52]_INST_0_i_2_n_0
    SLICE_X69Y84         LUT3 (Prop_lut3_I2_O)        0.097    23.416 r  ex7_top_i/sort_0/dataOut[65]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    23.416    ex7_top_i/sort_0/dataOut[65]_INST_0_i_19_n_0
    SLICE_X69Y84         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.395    23.811 r  ex7_top_i/sort_0/dataOut[65]_INST_0_i_4/CO[3]
                         net (fo=1, routed)           0.000    23.811    ex7_top_i/sort_0/dataOut[65]_INST_0_i_4_n_0
    SLICE_X69Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    23.984 r  ex7_top_i/sort_0/dataOut[65]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.559    24.542    ex7_top_i/sort_0/U0/onSort[2]117_in
    SLICE_X70Y87         LUT3 (Prop_lut3_I1_O)        0.237    24.779 r  ex7_top_i/sort_0/dataOut[48]_INST_0/O
                         net (fo=1, routed)           0.656    25.435    ex7_top_i/SliceMemory_0/U0/dataIn[48]
    SLICE_X76Y87         LUT6 (Prop_lut6_I1_O)        0.097    25.532 r  ex7_top_i/SliceMemory_0/U0/dataOut[4]_i_2/O
                         net (fo=1, routed)           0.000    25.532    ex7_top_i/SliceMemory_0/U0/dataOut[4]_i_2_n_0
    SLICE_X76Y87         MUXF7 (Prop_muxf7_I0_O)      0.182    25.714 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[4]_i_1/O
                         net (fo=1, routed)           0.000    25.714    ex7_top_i/SliceMemory_0/U0/dataOut_reg[4]_i_1_n_0
    SLICE_X76Y87         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.208    13.986    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X76Y87         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[4]/C
                         clock pessimism              0.214    14.200    
                         clock uncertainty           -0.035    14.164    
    SLICE_X76Y87         FDRE (Setup_fdre_C_D)        0.096    14.260    ex7_top_i/SliceMemory_0/U0/dataOut_reg[4]
  -------------------------------------------------------------------
                         required time                         14.260    
                         arrival time                         -25.714    
  -------------------------------------------------------------------
                         slack                                -11.454    

Slack (VIOLATED) :        -11.423ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.403ns  (logic 9.476ns (44.274%)  route 11.927ns (55.726%))
  Logic Levels:           43  (CARRY4=23 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.985ns = ( 13.985 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.544    22.208    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X75Y82         LUT5 (Prop_lut5_I1_O)        0.245    22.453 f  ex7_top_i/sort_0/dataOut[139]_INST_0_i_1/O
                         net (fo=4, routed)           0.438    22.891    ex7_top_i/sort_0/dataOut[139]_INST_0_i_1_n_0
    SLICE_X66Y82         LUT6 (Prop_lut6_I4_O)        0.247    23.138 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_95/O
                         net (fo=1, routed)           0.339    23.478    ex7_top_i/sort_0/dataOut[153]_INST_0_i_95_n_0
    SLICE_X70Y83         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.292    23.770 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_37/CO[3]
                         net (fo=1, routed)           0.000    23.770    ex7_top_i/sort_0/dataOut[153]_INST_0_i_37_n_0
    SLICE_X70Y84         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    23.862 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_10/CO[3]
                         net (fo=1, routed)           0.000    23.862    ex7_top_i/sort_0/dataOut[153]_INST_0_i_10_n_0
    SLICE_X70Y85         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    24.036 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.751    24.786    ex7_top_i/sort_0/U0/onSort[6]119_in
    SLICE_X74Y86         LUT3 (Prop_lut3_I1_O)        0.223    25.009 r  ex7_top_i/sort_0/dataOut[133]_INST_0/O
                         net (fo=1, routed)           0.348    25.358    ex7_top_i/SliceMemory_0/U0/dataIn[133]
    SLICE_X75Y86         LUT6 (Prop_lut6_I1_O)        0.097    25.455 r  ex7_top_i/SliceMemory_0/U0/dataOut[1]_i_3/O
                         net (fo=1, routed)           0.000    25.455    ex7_top_i/SliceMemory_0/U0/dataOut[1]_i_3_n_0
    SLICE_X75Y86         MUXF7 (Prop_muxf7_I1_O)      0.188    25.643 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[1]_i_1/O
                         net (fo=1, routed)           0.000    25.643    ex7_top_i/SliceMemory_0/U0/dataOut_reg[1]_i_1_n_0
    SLICE_X75Y86         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.207    13.985    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X75Y86         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[1]/C
                         clock pessimism              0.214    14.199    
                         clock uncertainty           -0.035    14.163    
    SLICE_X75Y86         FDRE (Setup_fdre_C_D)        0.057    14.220    ex7_top_i/SliceMemory_0/U0/dataOut_reg[1]
  -------------------------------------------------------------------
                         required time                         14.220    
                         arrival time                         -25.643    
  -------------------------------------------------------------------
                         slack                                -11.423    

Slack (VIOLATED) :        -11.420ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.337ns  (logic 9.306ns (43.614%)  route 12.031ns (56.386%))
  Logic Levels:           41  (CARRY4=21 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.104ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.922ns = ( 13.922 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.714    22.378    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X72Y84         LUT5 (Prop_lut5_I3_O)        0.242    22.620 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_1/O
                         net (fo=4, routed)           0.454    23.074    ex7_top_i/sort_0/dataOut[105]_INST_0_i_1_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.245    23.319 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_8/O
                         net (fo=1, routed)           0.358    23.677    ex7_top_i/sort_0/dataOut[109]_INST_0_i_8_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.400    24.077 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.898    24.975    ex7_top_i/sort_0/U0/onSort[4]118_in
    SLICE_X68Y87         LUT3 (Prop_lut3_I1_O)        0.237    25.212 r  ex7_top_i/sort_0/dataOut[102]_INST_0/O
                         net (fo=1, routed)           0.101    25.313    ex7_top_i/SliceMemory_0/U0/dataIn[102]
    SLICE_X68Y87         LUT6 (Prop_lut6_I5_O)        0.097    25.410 r  ex7_top_i/SliceMemory_0/U0/dataOut[14]_i_3/O
                         net (fo=1, routed)           0.000    25.410    ex7_top_i/SliceMemory_0/U0/dataOut[14]_i_3_n_0
    SLICE_X68Y87         MUXF7 (Prop_muxf7_I1_O)      0.167    25.577 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[14]_i_1/O
                         net (fo=1, routed)           0.000    25.577    ex7_top_i/SliceMemory_0/U0/dataOut_reg[14]_i_1_n_0
    SLICE_X68Y87         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.144    13.922    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X68Y87         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[14]/C
                         clock pessimism              0.214    14.136    
                         clock uncertainty           -0.035    14.100    
    SLICE_X68Y87         FDRE (Setup_fdre_C_D)        0.057    14.157    ex7_top_i/SliceMemory_0/U0/dataOut_reg[14]
  -------------------------------------------------------------------
                         required time                         14.157    
                         arrival time                         -25.577    
  -------------------------------------------------------------------
                         slack                                -11.420    

Slack (VIOLATED) :        -11.418ns  (required time - arrival time)
  Source:                 ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/SliceMemory_0/U0/dataOut_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        21.334ns  (logic 9.306ns (43.621%)  route 12.028ns (56.379%))
  Logic Levels:           41  (CARRY4=21 LUT3=4 LUT4=4 LUT5=4 LUT6=7 MUXF7=1)
  Clock Path Skew:        -0.106ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    3.920ns = ( 13.920 - 10.000 ) 
    Source Clock Delay      (SCD):    4.240ns
    Clock Pessimism Removal (CPR):    0.214ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.330     1.330 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.525     2.855    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.076     2.931 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.309     4.240    ex7_top_i/concat_memory_0/U0/clk
    SLICE_X78Y68         FDRE                                         r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y68         FDRE (Prop_fdre_C_Q)         0.393     4.633 r  ex7_top_i/concat_memory_0/U0/vector_s_reg[3][1]/Q
                         net (fo=9, routed)           0.608     5.241    ex7_top_i/sort_0/dataIn[67]
    SLICE_X78Y69         LUT4 (Prop_lut4_I0_O)        0.097     5.338 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_122/O
                         net (fo=1, routed)           0.000     5.338    ex7_top_i/sort_0/dataOut[21]_INST_0_i_122_n_0
    SLICE_X78Y69         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.379     5.717 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_74/CO[3]
                         net (fo=1, routed)           0.000     5.717    ex7_top_i/sort_0/dataOut[21]_INST_0_i_74_n_0
    SLICE_X78Y70         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092     5.809 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_34/CO[3]
                         net (fo=1, routed)           0.000     5.809    ex7_top_i/sort_0/dataOut[21]_INST_0_i_34_n_0
    SLICE_X78Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174     5.983 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_9/CO[2]
                         net (fo=121, routed)         0.735     6.718    ex7_top_i/sort_0/U0/onSort[2]1
    SLICE_X79Y70         LUT5 (Prop_lut5_I3_O)        0.227     6.945 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_68/O
                         net (fo=1, routed)           0.000     6.945    ex7_top_i/sort_0/dataOut[21]_INST_0_i_68_n_0
    SLICE_X79Y70         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.348     7.293 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_27/CO[3]
                         net (fo=1, routed)           0.000     7.293    ex7_top_i/sort_0/dataOut[21]_INST_0_i_27_n_0
    SLICE_X79Y71         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173     7.466 r  ex7_top_i/sort_0/dataOut[21]_INST_0_i_8/CO[2]
                         net (fo=110, routed)         0.531     7.997    ex7_top_i/sort_0/U0/onSort[3]1
    SLICE_X79Y72         LUT4 (Prop_lut4_I0_O)        0.245     8.242 r  ex7_top_i/sort_0/dataOut[164]_INST_0_i_4/O
                         net (fo=4, routed)           0.785     9.027    ex7_top_i/sort_0/dataOut[164]_INST_0_i_4_n_0
    SLICE_X82Y74         LUT4 (Prop_lut4_I2_O)        0.239     9.266 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_163/O
                         net (fo=1, routed)           0.346     9.612    ex7_top_i/sort_0/dataOut[175]_INST_0_i_163_n_0
    SLICE_X83Y72         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.374     9.986 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_68/CO[3]
                         net (fo=1, routed)           0.000     9.986    ex7_top_i/sort_0/dataOut[175]_INST_0_i_68_n_0
    SLICE_X83Y73         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    10.159 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_16/CO[2]
                         net (fo=103, routed)         0.532    10.690    ex7_top_i/sort_0/U0/onSort[3]13_in
    SLICE_X86Y74         LUT6 (Prop_lut6_I4_O)        0.237    10.927 f  ex7_top_i/sort_0/dataOut[157]_INST_0_i_1/O
                         net (fo=7, routed)           0.349    11.276    ex7_top_i/sort_0/dataOut[157]_INST_0_i_1_n_0
    SLICE_X86Y75         LUT6 (Prop_lut6_I0_O)        0.097    11.373 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_176/O
                         net (fo=1, routed)           0.250    11.623    ex7_top_i/sort_0/dataOut[175]_INST_0_i_176_n_0
    SLICE_X88Y74         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    12.009 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_75/CO[3]
                         net (fo=1, routed)           0.007    12.016    ex7_top_i/sort_0/dataOut[175]_INST_0_i_75_n_0
    SLICE_X88Y75         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    12.108 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_18/CO[3]
                         net (fo=1, routed)           0.000    12.108    ex7_top_i/sort_0/dataOut[175]_INST_0_i_18_n_0
    SLICE_X88Y76         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    12.282 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_3/CO[2]
                         net (fo=136, routed)         0.477    12.759    ex7_top_i/sort_0/U0/onSort[3]14_in
    SLICE_X86Y77         LUT5 (Prop_lut5_I3_O)        0.223    12.982 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_276/O
                         net (fo=2, routed)           0.414    13.395    ex7_top_i/sort_0/dataOut[175]_INST_0_i_276_n_0
    SLICE_X85Y77         LUT6 (Prop_lut6_I1_O)        0.097    13.492 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_193/O
                         net (fo=1, routed)           0.337    13.829    ex7_top_i/sort_0/dataOut[175]_INST_0_i_193_n_0
    SLICE_X84Y77         CARRY4 (Prop_carry4_DI[1]_CO[3])
                                                      0.386    14.215 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_92/CO[3]
                         net (fo=1, routed)           0.000    14.215    ex7_top_i/sort_0/dataOut[175]_INST_0_i_92_n_0
    SLICE_X84Y78         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.092    14.307 r  ex7_top_i/sort_0/dataOut[175]_INST_0_i_26/CO[3]
                         net (fo=1, routed)           0.000    14.307    ex7_top_i/sort_0/dataOut[175]_INST_0_i_26_n_0
    SLICE_X84Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    14.481 f  ex7_top_i/sort_0/dataOut[175]_INST_0_i_5/CO[2]
                         net (fo=123, routed)         0.682    15.163    ex7_top_i/sort_0/U0/onSort[7]19_in
    SLICE_X83Y77         LUT5 (Prop_lut5_I3_O)        0.240    15.403 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_15/O
                         net (fo=1, routed)           0.447    15.851    ex7_top_i/sort_0/dataOut[142]_INST_0_i_15_n_0
    SLICE_X82Y77         LUT6 (Prop_lut6_I0_O)        0.240    16.091 r  ex7_top_i/sort_0/dataOut[142]_INST_0_i_11/O
                         net (fo=4, routed)           0.819    16.910    ex7_top_i/sort_0/dataOut[142]_INST_0_i_11_n_0
    SLICE_X77Y76         LUT3 (Prop_lut3_I1_O)        0.097    17.007 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_135/O
                         net (fo=1, routed)           0.000    17.007    ex7_top_i/sort_0/dataOut[153]_INST_0_i_135_n_0
    SLICE_X77Y76         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.412    17.419 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_69/CO[3]
                         net (fo=1, routed)           0.000    17.419    ex7_top_i/sort_0/dataOut[153]_INST_0_i_69_n_0
    SLICE_X77Y77         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    17.592 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_28/CO[2]
                         net (fo=74, routed)          0.645    18.237    ex7_top_i/sort_0/U0/onSort[5]110_in
    SLICE_X75Y78         LUT3 (Prop_lut3_I1_O)        0.237    18.474 r  ex7_top_i/sort_0/dataOut[143]_INST_0_i_10/O
                         net (fo=8, routed)           0.548    19.022    ex7_top_i/sort_0/dataOut[143]_INST_0_i_10_n_0
    SLICE_X76Y78         LUT4 (Prop_lut4_I0_O)        0.097    19.119 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_19/O
                         net (fo=1, routed)           0.000    19.119    ex7_top_i/sort_0/dataOut[60]_INST_0_i_19_n_0
    SLICE_X76Y78         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.402    19.521 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_5/CO[3]
                         net (fo=1, routed)           0.000    19.521    ex7_top_i/sort_0/dataOut[60]_INST_0_i_5_n_0
    SLICE_X76Y79         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.174    19.695 r  ex7_top_i/sort_0/dataOut[60]_INST_0_i_2/CO[2]
                         net (fo=126, routed)         0.353    20.048    ex7_top_i/sort_0/U0/onSort[5]115_in
    SLICE_X77Y80         LUT3 (Prop_lut3_I1_O)        0.223    20.271 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_184/O
                         net (fo=2, routed)           0.208    20.479    ex7_top_i/sort_0/dataOut[153]_INST_0_i_184_n_0
    SLICE_X74Y80         LUT6 (Prop_lut6_I4_O)        0.097    20.576 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_143/O
                         net (fo=1, routed)           0.434    21.010    ex7_top_i/sort_0/dataOut[153]_INST_0_i_143_n_0
    SLICE_X73Y80         CARRY4 (Prop_carry4_DI[0]_CO[3])
                                                      0.392    21.402 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_79/CO[3]
                         net (fo=1, routed)           0.000    21.402    ex7_top_i/sort_0/dataOut[153]_INST_0_i_79_n_0
    SLICE_X73Y81         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.089    21.491 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_30/CO[3]
                         net (fo=1, routed)           0.000    21.491    ex7_top_i/sort_0/dataOut[153]_INST_0_i_30_n_0
    SLICE_X73Y82         CARRY4 (Prop_carry4_CI_CO[2])
                                                      0.173    21.664 r  ex7_top_i/sort_0/dataOut[153]_INST_0_i_7/CO[2]
                         net (fo=53, routed)          0.714    22.378    ex7_top_i/sort_0/U0/onSort[5]116_in
    SLICE_X72Y84         LUT5 (Prop_lut5_I3_O)        0.242    22.620 f  ex7_top_i/sort_0/dataOut[105]_INST_0_i_1/O
                         net (fo=4, routed)           0.454    23.074    ex7_top_i/sort_0/dataOut[105]_INST_0_i_1_n_0
    SLICE_X74Y84         LUT6 (Prop_lut6_I3_O)        0.245    23.319 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_8/O
                         net (fo=1, routed)           0.358    23.677    ex7_top_i/sort_0/dataOut[109]_INST_0_i_8_n_0
    SLICE_X72Y84         CARRY4 (Prop_carry4_DI[0]_CO[2])
                                                      0.400    24.077 r  ex7_top_i/sort_0/dataOut[109]_INST_0_i_2/CO[2]
                         net (fo=44, routed)          0.611    24.688    ex7_top_i/sort_0/U0/onSort[4]118_in
    SLICE_X72Y85         LUT3 (Prop_lut3_I1_O)        0.237    24.925 r  ex7_top_i/sort_0/dataOut[100]_INST_0/O
                         net (fo=1, routed)           0.384    25.309    ex7_top_i/SliceMemory_0/U0/dataIn[100]
    SLICE_X71Y85         LUT6 (Prop_lut6_I5_O)        0.097    25.406 r  ex7_top_i/SliceMemory_0/U0/dataOut[12]_i_3/O
                         net (fo=1, routed)           0.000    25.406    ex7_top_i/SliceMemory_0/U0/dataOut[12]_i_3_n_0
    SLICE_X71Y85         MUXF7 (Prop_muxf7_I1_O)      0.167    25.573 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[12]_i_1/O
                         net (fo=1, routed)           0.000    25.573    ex7_top_i/SliceMemory_0/U0/dataOut_reg[12]_i_1_n_0
    SLICE_X71Y85         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    E3                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         1.263    11.263 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.443    12.706    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.072    12.778 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         1.142    13.920    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X71Y85         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[12]/C
                         clock pessimism              0.214    14.134    
                         clock uncertainty           -0.035    14.098    
    SLICE_X71Y85         FDRE (Setup_fdre_C_D)        0.057    14.155    ex7_top_i/SliceMemory_0/U0/dataOut_reg[12]
  -------------------------------------------------------------------
                         required time                         14.155    
                         arrival time                         -25.573    
  -------------------------------------------------------------------
                         slack                                -11.418    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.162ns  (arrival time - required time)
  Source:                 ex7_top_i/SliceMemory_0/U0/dataOut_reg[13]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.528ns  (logic 0.164ns (31.083%)  route 0.364ns (68.917%))
  Logic Levels:           0  
  Clock Path Skew:        0.070ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.513ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.594     1.513    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X76Y87         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X76Y87         FDRE (Prop_fdre_C_Q)         0.164     1.677 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[13]/Q
                         net (fo=1, routed)           0.364     2.041    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[13]
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[2]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.898     2.063    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.583    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[2])
                                                      0.296     1.879    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.041    
  -------------------------------------------------------------------
                         slack                                  0.162    

Slack (MET) :             0.165ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_2/U0/int_rg_c_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_2/U0/int_rg_c_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.270ns  (logic 0.186ns (68.977%)  route 0.084ns (31.023%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.041ns
    Source Clock Delay      (SCD):    1.523ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.604     1.523    ex7_top_i/BinToBCD16_2/U0/clk
    SLICE_X82Y88         FDRE                                         r  ex7_top_i/BinToBCD16_2/U0/int_rg_c_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y88         FDRE (Prop_fdre_C_Q)         0.141     1.664 r  ex7_top_i/BinToBCD16_2/U0/int_rg_c_reg[3]/Q
                         net (fo=1, routed)           0.084     1.748    ex7_top_i/BinToBCD16_2/U0/int_rg_c[3]
    SLICE_X83Y88         LUT3 (Prop_lut3_I0_O)        0.045     1.793 r  ex7_top_i/BinToBCD16_2/U0/int_rg_c[4]_i_1/O
                         net (fo=1, routed)           0.000     1.793    ex7_top_i/BinToBCD16_2/U0/int_rg_n[4]
    SLICE_X83Y88         FDRE                                         r  ex7_top_i/BinToBCD16_2/U0/int_rg_c_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.876     2.041    ex7_top_i/BinToBCD16_2/U0/clk
    SLICE_X83Y88         FDRE                                         r  ex7_top_i/BinToBCD16_2/U0/int_rg_c_reg[4]/C
                         clock pessimism             -0.504     1.536    
    SLICE_X83Y88         FDRE (Hold_fdre_C_D)         0.092     1.628    ex7_top_i/BinToBCD16_2/U0/int_rg_c_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.628    
                         arrival time                           1.793    
  -------------------------------------------------------------------
                         slack                                  0.165    

Slack (MET) :             0.178ns  (arrival time - required time)
  Source:                 ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.141ns (24.560%)  route 0.433ns (75.440%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.564     1.483    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X64Y84         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X64Y84         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[5]/Q
                         net (fo=1, routed)           0.433     2.057    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[5]
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[5]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.898     2.063    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.583    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[5])
                                                      0.296     1.879    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.057    
  -------------------------------------------------------------------
                         slack                                  0.178    

Slack (MET) :             0.179ns  (arrival time - required time)
  Source:                 ex7_top_i/SliceMemory_0/U0/dataOut_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.526ns  (logic 0.141ns (26.794%)  route 0.385ns (73.206%))
  Logic Levels:           0  
  Clock Path Skew:        0.051ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.510ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.591     1.510    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X72Y86         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y86         FDRE (Prop_fdre_C_Q)         0.141     1.651 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[7]/Q
                         net (fo=1, routed)           0.385     2.037    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[7]
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[9]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.898     2.063    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.501     1.561    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[9])
                                                      0.296     1.857    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.857    
                         arrival time                           2.037    
  -------------------------------------------------------------------
                         slack                                  0.179    

Slack (MET) :             0.184ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_1/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_1/U0/index_c_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.186ns (58.641%)  route 0.131ns (41.359%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.601     1.520    ex7_top_i/BinToBCD16_1/U0/clk
    SLICE_X81Y90         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ex7_top_i/BinToBCD16_1/U0/c_s_reg[1]/Q
                         net (fo=31, routed)          0.131     1.793    ex7_top_i/BinToBCD16_1/U0/c_s[1]
    SLICE_X80Y90         LUT4 (Prop_lut4_I3_O)        0.045     1.838 r  ex7_top_i/BinToBCD16_1/U0/index_c[1]_i_1/O
                         net (fo=1, routed)           0.000     1.838    ex7_top_i/BinToBCD16_1/U0/index_c[1]_i_1_n_0
    SLICE_X80Y90         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/index_c_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.873     2.038    ex7_top_i/BinToBCD16_1/U0/clk
    SLICE_X80Y90         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/index_c_reg[1]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X80Y90         FDRE (Hold_fdre_C_D)         0.120     1.653    ex7_top_i/BinToBCD16_1/U0/index_c_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.653    
                         arrival time                           1.838    
  -------------------------------------------------------------------
                         slack                                  0.184    

Slack (MET) :             0.187ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_1/U0/c_s_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_1/U0/index_c_reg[2]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.321ns  (logic 0.186ns (57.910%)  route 0.135ns (42.090%))
  Logic Levels:           1  (LUT5=1)
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.038ns
    Source Clock Delay      (SCD):    1.520ns
    Clock Pessimism Removal (CPR):    0.504ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.601     1.520    ex7_top_i/BinToBCD16_1/U0/clk
    SLICE_X81Y90         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/c_s_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X81Y90         FDRE (Prop_fdre_C_Q)         0.141     1.661 r  ex7_top_i/BinToBCD16_1/U0/c_s_reg[1]/Q
                         net (fo=31, routed)          0.135     1.797    ex7_top_i/BinToBCD16_1/U0/c_s[1]
    SLICE_X80Y90         LUT5 (Prop_lut5_I4_O)        0.045     1.842 r  ex7_top_i/BinToBCD16_1/U0/index_c[2]_i_1/O
                         net (fo=1, routed)           0.000     1.842    ex7_top_i/BinToBCD16_1/U0/index_c[2]_i_1_n_0
    SLICE_X80Y90         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/index_c_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.873     2.038    ex7_top_i/BinToBCD16_1/U0/clk
    SLICE_X80Y90         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/index_c_reg[2]/C
                         clock pessimism             -0.504     1.533    
    SLICE_X80Y90         FDRE (Hold_fdre_C_D)         0.121     1.654    ex7_top_i/BinToBCD16_1/U0/index_c_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.654    
                         arrival time                           1.842    
  -------------------------------------------------------------------
                         slack                                  0.187    

Slack (MET) :             0.192ns  (arrival time - required time)
  Source:                 ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.141ns (23.953%)  route 0.448ns (76.047%))
  Logic Levels:           0  
  Clock Path Skew:        0.101ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.482ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.563     1.482    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X63Y83         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y83         FDRE (Prop_fdre_C_Q)         0.141     1.623 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[0]/Q
                         net (fo=1, routed)           0.448     2.071    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[0]
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.898     2.063    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.583    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[0])
                                                      0.296     1.879    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.071    
  -------------------------------------------------------------------
                         slack                                  0.192    

Slack (MET) :             0.203ns  (arrival time - required time)
  Source:                 ex7_top_i/SliceMemory_0/U0/dataOut_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.599ns  (logic 0.141ns (23.535%)  route 0.458ns (76.465%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.564     1.483    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X67Y84         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X67Y84         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[11]/Q
                         net (fo=1, routed)           0.458     2.082    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[11]
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIBDI[0]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.898     2.063    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.583    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIBDI[0])
                                                      0.296     1.879    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.082    
  -------------------------------------------------------------------
                         slack                                  0.203    

Slack (MET) :             0.208ns  (arrival time - required time)
  Source:                 ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
                            (rising edge-triggered cell RAMB18E1 clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.604ns  (logic 0.141ns (23.336%)  route 0.463ns (76.664%))
  Logic Levels:           0  
  Clock Path Skew:        0.100ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.063ns
    Source Clock Delay      (SCD):    1.483ns
    Clock Pessimism Removal (CPR):    0.479ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.564     1.483    ex7_top_i/SliceMemory_0/U0/clock
    SLICE_X63Y86         FDRE                                         r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X63Y86         FDRE (Prop_fdre_C_Q)         0.141     1.624 r  ex7_top_i/SliceMemory_0/U0/dataOut_reg[6]/Q
                         net (fo=1, routed)           0.463     2.088    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/dina[6]
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/DIADI[8]
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.898     2.063    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/clka
    RAMB18_X2Y34         RAMB18E1                                     r  ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
                         clock pessimism             -0.479     1.583    
    RAMB18_X2Y34         RAMB18E1 (Hold_ramb18e1_CLKBWRCLK_DIADI[8])
                                                      0.296     1.879    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram
  -------------------------------------------------------------------
                         required time                         -1.879    
                         arrival time                           2.088    
  -------------------------------------------------------------------
                         slack                                  0.208    

Slack (MET) :             0.212ns  (arrival time - required time)
  Source:                 ex7_top_i/BinToBCD16_1/U0/int_rg_c_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            ex7_top_i/BinToBCD16_1/U0/int_rg_c_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.319ns  (logic 0.229ns (71.722%)  route 0.090ns (28.278%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.512ns
    Clock Pessimism Removal (CPR):    0.517ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.593     1.512    ex7_top_i/BinToBCD16_1/U0/clk
    SLICE_X72Y88         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/int_rg_c_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y88         FDRE (Prop_fdre_C_Q)         0.128     1.640 r  ex7_top_i/BinToBCD16_1/U0/int_rg_c_reg[8]/Q
                         net (fo=1, routed)           0.090     1.731    ex7_top_i/BinToBCD16_1/U0/int_rg_c[8]
    SLICE_X72Y88         LUT3 (Prop_lut3_I0_O)        0.101     1.832 r  ex7_top_i/BinToBCD16_1/U0/int_rg_c[9]_i_1/O
                         net (fo=1, routed)           0.000     1.832    ex7_top_i/BinToBCD16_1/U0/int_rg_n[9]
    SLICE_X72Y88         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/int_rg_c_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    E3                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  clk_IBUF_BUFG_inst/O
                         net (fo=367, routed)         0.865     2.030    ex7_top_i/BinToBCD16_1/U0/clk
    SLICE_X72Y88         FDRE                                         r  ex7_top_i/BinToBCD16_1/U0/int_rg_c_reg[9]/C
                         clock pessimism             -0.517     1.512    
    SLICE_X72Y88         FDRE (Hold_fdre_C_D)         0.107     1.619    ex7_top_i/BinToBCD16_1/U0/int_rg_c_reg[9]
  -------------------------------------------------------------------
                         required time                         -1.619    
                         arrival time                           1.832    
  -------------------------------------------------------------------
                         slack                                  0.212    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y28    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X3Y28    ex7_top_i/blk_mem_gen_0/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y34    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            1.962         10.000      8.038      RAMB18_X2Y34    ex7_top_i/blk_mem_gen_1/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.WIDE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     BUFG/I              n/a            1.592         10.000      8.408      BUFGCTRL_X0Y16  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X85Y91    ex7_top_i/BinToBCD16_1/U0/BCD0_c_reg[0]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y92    ex7_top_i/BinToBCD16_1/U0/BCD0_c_reg[1]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X83Y92    ex7_top_i/BinToBCD16_1/U0/BCD0_c_reg[2]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X84Y92    ex7_top_i/BinToBCD16_1/U0/BCD0_c_reg[3]/C
Min Period        n/a     FDRE/C              n/a            1.000         10.000      9.000      SLICE_X87Y91    ex7_top_i/BinToBCD16_1/U0/BCD0_reg[0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y69    ex7_top_i/concat_memory_0/U0/address_s_reg[1]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y69    ex7_top_i/concat_memory_0/U0/address_s_reg[2]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y70    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][0]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X86Y71    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][11]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y72    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][12]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y72    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][16]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X87Y72    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][17]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y80    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][19]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y80    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][21]/C
Low Pulse Width   Fast    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y79    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y70    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][0]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y79    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][2]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y79    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][4]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y79    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][9]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X84Y79    ex7_top_i/concat_memory_0/U0/vector_s_reg[7][12]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y70    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][1]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X85Y70    ex7_top_i/concat_memory_0/U0/vector_s_reg[0][5]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X83Y79    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][10]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y79    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][11]/C
High Pulse Width  Slow    FDRE/C              n/a            0.500         5.000       4.500      SLICE_X82Y79    ex7_top_i/concat_memory_0/U0/vector_s_reg[6][12]/C



