IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.31        Core1: 176.64        
Core2: 22.29        Core3: 175.82        
Core4: 20.77        Core5: 171.03        
Core6: 18.50        Core7: 142.17        
Core8: 18.98        Core9: 65.43        
Core10: 21.54        Core11: 186.00        
Core12: 23.30        Core13: 202.51        
Core14: 23.33        Core15: 194.77        
Core16: 22.19        Core17: 143.40        
Core18: 24.52        Core19: 138.90        
Core20: 23.26        Core21: 149.75        
Core22: 24.44        Core23: 140.70        
Core24: 23.30        Core25: 141.77        
Core26: 12.19        Core27: 200.33        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 168.79
DDR read Latency(ns)
Socket0: 74778.25
Socket1: 232.30


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.38        Core1: 175.18        
Core2: 14.11        Core3: 170.39        
Core4: 19.78        Core5: 166.24        
Core6: 19.26        Core7: 138.80        
Core8: 19.05        Core9: 63.02        
Core10: 21.10        Core11: 182.70        
Core12: 23.25        Core13: 201.10        
Core14: 23.96        Core15: 193.47        
Core16: 21.38        Core17: 147.40        
Core18: 23.86        Core19: 139.53        
Core20: 21.97        Core21: 147.10        
Core22: 22.41        Core23: 140.50        
Core24: 22.16        Core25: 141.19        
Core26: 10.65        Core27: 199.18        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 16.51
Socket1: 167.16
DDR read Latency(ns)
Socket0: 79420.91
Socket1: 233.63


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.45        Core1: 176.19        
Core2: 25.02        Core3: 171.99        
Core4: 21.58        Core5: 168.96        
Core6: 22.25        Core7: 142.35        
Core8: 16.17        Core9: 62.41        
Core10: 22.96        Core11: 183.65        
Core12: 22.23        Core13: 201.56        
Core14: 22.68        Core15: 194.63        
Core16: 20.65        Core17: 146.41        
Core18: 23.73        Core19: 141.74        
Core20: 20.78        Core21: 145.44        
Core22: 21.08        Core23: 140.73        
Core24: 22.22        Core25: 140.32        
Core26: 9.94        Core27: 198.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.79
Socket1: 167.84
DDR read Latency(ns)
Socket0: 76375.01
Socket1: 232.32


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.04        Core1: 173.69        
Core2: 25.36        Core3: 171.36        
Core4: 26.94        Core5: 168.56        
Core6: 18.99        Core7: 137.53        
Core8: 21.94        Core9: 62.28        
Core10: 20.80        Core11: 181.89        
Core12: 20.11        Core13: 200.26        
Core14: 22.21        Core15: 193.01        
Core16: 25.42        Core17: 148.99        
Core18: 26.27        Core19: 140.18        
Core20: 25.68        Core21: 147.55        
Core22: 15.53        Core23: 138.12        
Core24: 26.13        Core25: 141.06        
Core26: 24.64        Core27: 197.53        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.13
Socket1: 166.94
DDR read Latency(ns)
Socket0: 83487.46
Socket1: 236.88


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.70        Core1: 174.19        
Core2: 23.88        Core3: 172.35        
Core4: 21.62        Core5: 167.44        
Core6: 23.28        Core7: 140.25        
Core8: 19.04        Core9: 63.13        
Core10: 20.57        Core11: 182.20        
Core12: 21.89        Core13: 200.11        
Core14: 22.57        Core15: 193.38        
Core16: 22.61        Core17: 144.05        
Core18: 24.16        Core19: 139.24        
Core20: 23.06        Core21: 149.08        
Core22: 13.61        Core23: 137.64        
Core24: 20.26        Core25: 140.11        
Core26: 10.59        Core27: 198.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.65
Socket1: 166.84
DDR read Latency(ns)
Socket0: 78061.77
Socket1: 236.82


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.26        Core1: 177.39        
Core2: 20.92        Core3: 172.62        
Core4: 19.79        Core5: 167.03        
Core6: 21.23        Core7: 140.04        
Core8: 21.65        Core9: 62.98        
Core10: 22.56        Core11: 184.59        
Core12: 25.59        Core13: 201.23        
Core14: 22.40        Core15: 193.35        
Core16: 22.67        Core17: 146.93        
Core18: 24.17        Core19: 138.95        
Core20: 22.77        Core21: 146.01        
Core22: 23.21        Core23: 142.52        
Core24: 22.78        Core25: 141.37        
Core26: 10.72        Core27: 199.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.70
Socket1: 167.83
DDR read Latency(ns)
Socket0: 77787.35
Socket1: 236.89
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.93        Core1: 177.21        
Core2: 23.27        Core3: 173.64        
Core4: 21.09        Core5: 173.75        
Core6: 19.60        Core7: 141.86        
Core8: 10.74        Core9: 85.83        
Core10: 18.37        Core11: 199.45        
Core12: 19.72        Core13: 201.06        
Core14: 18.42        Core15: 201.06        
Core16: 20.88        Core17: 153.06        
Core18: 19.51        Core19: 145.89        
Core20: 22.14        Core21: 143.11        
Core22: 21.63        Core23: 138.48        
Core24: 19.85        Core25: 142.48        
Core26: 23.70        Core27: 198.40        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.09
Socket1: 170.79
DDR read Latency(ns)
Socket0: 66119.90
Socket1: 233.26


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.62        Core1: 177.20        
Core2: 23.65        Core3: 170.07        
Core4: 21.66        Core5: 173.75        
Core6: 17.20        Core7: 140.84        
Core8: 12.28        Core9: 85.67        
Core10: 20.47        Core11: 199.54        
Core12: 20.26        Core13: 196.26        
Core14: 20.28        Core15: 200.03        
Core16: 19.44        Core17: 149.92        
Core18: 24.60        Core19: 148.62        
Core20: 21.81        Core21: 141.81        
Core22: 22.28        Core23: 131.28        
Core24: 21.63        Core25: 140.55        
Core26: 22.53        Core27: 196.67        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.89
Socket1: 168.98
DDR read Latency(ns)
Socket0: 70675.68
Socket1: 235.70


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 177.57        
Core2: 25.82        Core3: 170.19        
Core4: 20.92        Core5: 175.38        
Core6: 10.42        Core7: 137.08        
Core8: 26.21        Core9: 82.69        
Core10: 14.44        Core11: 198.94        
Core12: 18.08        Core13: 195.58        
Core14: 18.86        Core15: 200.25        
Core16: 19.84        Core17: 151.19        
Core18: 21.31        Core19: 142.29        
Core20: 22.07        Core21: 144.93        
Core22: 22.31        Core23: 133.60        
Core24: 22.28        Core25: 144.21        
Core26: 22.48        Core27: 198.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 19.33
Socket1: 169.27
DDR read Latency(ns)
Socket0: 64766.88
Socket1: 233.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.81        Core1: 177.26        
Core2: 23.79        Core3: 171.27        
Core4: 20.80        Core5: 173.14        
Core6: 10.86        Core7: 132.65        
Core8: 23.02        Core9: 79.85        
Core10: 17.73        Core11: 198.46        
Core12: 19.10        Core13: 196.74        
Core14: 19.15        Core15: 198.10        
Core16: 22.39        Core17: 150.83        
Core18: 21.54        Core19: 138.37        
Core20: 22.31        Core21: 145.74        
Core22: 21.87        Core23: 139.45        
Core24: 21.49        Core25: 140.93        
Core26: 23.19        Core27: 196.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.52
Socket1: 168.34
DDR read Latency(ns)
Socket0: 70824.52
Socket1: 236.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.04        Core1: 175.11        
Core2: 22.41        Core3: 170.06        
Core4: 23.71        Core5: 172.93        
Core6: 13.56        Core7: 141.86        
Core8: 20.04        Core9: 84.58        
Core10: 10.37        Core11: 197.58        
Core12: 18.48        Core13: 196.26        
Core14: 17.72        Core15: 198.26        
Core16: 19.48        Core17: 148.63        
Core18: 22.76        Core19: 139.41        
Core20: 22.28        Core21: 139.25        
Core22: 22.32        Core23: 133.27        
Core24: 21.36        Core25: 140.99        
Core26: 22.77        Core27: 195.08        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.19
Socket1: 167.50
DDR read Latency(ns)
Socket0: 70185.95
Socket1: 235.16


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.96        Core1: 177.70        
Core2: 23.29        Core3: 172.07        
Core4: 19.71        Core5: 174.31        
Core6: 24.26        Core7: 138.71        
Core8: 10.63        Core9: 86.99        
Core10: 12.33        Core11: 201.24        
Core12: 19.34        Core13: 197.71        
Core14: 19.84        Core15: 200.67        
Core16: 19.16        Core17: 151.22        
Core18: 18.50        Core19: 142.42        
Core20: 21.60        Core21: 147.68        
Core22: 21.94        Core23: 139.28        
Core24: 21.70        Core25: 142.20        
Core26: 22.91        Core27: 197.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.29
Socket1: 170.23
DDR read Latency(ns)
Socket0: 68737.02
Socket1: 234.10
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 170.87        
Core2: 26.74        Core3: 167.21        
Core4: 25.68        Core5: 171.22        
Core6: 25.58        Core7: 133.01        
Core8: 12.32        Core9: 83.71        
Core10: 19.79        Core11: 200.14        
Core12: 17.35        Core13: 194.72        
Core14: 20.01        Core15: 193.57        
Core16: 21.73        Core17: 150.24        
Core18: 22.82        Core19: 136.29        
Core20: 24.96        Core21: 146.80        
Core22: 26.00        Core23: 134.75        
Core24: 21.34        Core25: 144.50        
Core26: 25.99        Core27: 192.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.30
Socket1: 167.29
DDR read Latency(ns)
Socket0: 74664.76
Socket1: 231.36


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.39        Core1: 168.64        
Core2: 26.10        Core3: 165.55        
Core4: 20.71        Core5: 170.52        
Core6: 19.67        Core7: 141.46        
Core8: 10.19        Core9: 82.12        
Core10: 17.89        Core11: 199.22        
Core12: 23.58        Core13: 192.88        
Core14: 18.73        Core15: 195.00        
Core16: 21.55        Core17: 144.80        
Core18: 22.17        Core19: 141.27        
Core20: 22.83        Core21: 139.92        
Core22: 20.66        Core23: 124.23        
Core24: 20.37        Core25: 136.92        
Core26: 26.40        Core27: 192.10        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.45
Socket1: 165.60
DDR read Latency(ns)
Socket0: 73842.46
Socket1: 234.74


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.86        Core1: 171.15        
Core2: 22.22        Core3: 165.95        
Core4: 23.43        Core5: 170.20        
Core6: 19.87        Core7: 143.80        
Core8: 10.06        Core9: 83.74        
Core10: 15.27        Core11: 199.57        
Core12: 18.15        Core13: 195.01        
Core14: 18.42        Core15: 195.03        
Core16: 20.59        Core17: 146.08        
Core18: 22.40        Core19: 143.34        
Core20: 23.43        Core21: 140.55        
Core22: 21.16        Core23: 126.38        
Core24: 18.26        Core25: 135.91        
Core26: 24.13        Core27: 193.16        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 166.70
DDR read Latency(ns)
Socket0: 71032.52
Socket1: 234.92


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.19        Core1: 171.45        
Core2: 23.91        Core3: 169.57        
Core4: 22.29        Core5: 174.12        
Core6: 20.50        Core7: 135.56        
Core8: 12.56        Core9: 87.20        
Core10: 10.26        Core11: 202.04        
Core12: 19.69        Core13: 195.61        
Core14: 18.60        Core15: 197.88        
Core16: 21.43        Core17: 150.16        
Core18: 20.16        Core19: 145.56        
Core20: 22.53        Core21: 147.04        
Core22: 22.83        Core23: 135.92        
Core24: 18.25        Core25: 142.55        
Core26: 23.12        Core27: 192.90        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.78
Socket1: 169.18
DDR read Latency(ns)
Socket0: 77230.95
Socket1: 235.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.28        Core1: 169.64        
Core2: 23.66        Core3: 166.20        
Core4: 19.94        Core5: 174.63        
Core6: 21.90        Core7: 130.23        
Core8: 9.75        Core9: 83.74        
Core10: 12.81        Core11: 201.09        
Core12: 17.61        Core13: 195.65        
Core14: 23.82        Core15: 194.94        
Core16: 21.59        Core17: 146.76        
Core18: 21.56        Core19: 136.19        
Core20: 21.69        Core21: 146.69        
Core22: 19.92        Core23: 139.08        
Core24: 19.10        Core25: 141.92        
Core26: 23.61        Core27: 191.75        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.94
Socket1: 167.10
DDR read Latency(ns)
Socket0: 76641.35
Socket1: 235.20


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.14        Core1: 167.19        
Core2: 21.61        Core3: 162.29        
Core4: 17.92        Core5: 168.30        
Core6: 9.59        Core7: 132.22        
Core8: 12.91        Core9: 85.23        
Core10: 18.29        Core11: 197.97        
Core12: 18.51        Core13: 191.84        
Core14: 18.75        Core15: 191.21        
Core16: 21.86        Core17: 149.12        
Core18: 22.60        Core19: 140.45        
Core20: 20.61        Core21: 141.38        
Core22: 22.90        Core23: 129.37        
Core24: 23.01        Core25: 137.32        
Core26: 25.34        Core27: 190.43        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.97
Socket1: 164.46
DDR read Latency(ns)
Socket0: 72477.82
Socket1: 235.33
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 21.29        Core1: 169.99        
Core2: 20.90        Core3: 170.95        
Core4: 26.60        Core5: 172.47        
Core6: 24.04        Core7: 134.72        
Core8: 24.25        Core9: 85.90        
Core10: 17.19        Core11: 200.04        
Core12: 22.74        Core13: 198.90        
Core14: 17.53        Core15: 193.89        
Core16: 22.64        Core17: 149.86        
Core18: 21.97        Core19: 124.72        
Core20: 22.78        Core21: 145.23        
Core22: 24.09        Core23: 137.53        
Core24: 12.15        Core25: 143.20        
Core26: 23.04        Core27: 182.32        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.86
Socket1: 165.71
DDR read Latency(ns)
Socket0: 70554.84
Socket1: 229.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.98        Core1: 169.42        
Core2: 20.68        Core3: 168.52        
Core4: 19.58        Core5: 167.48        
Core6: 20.80        Core7: 135.65        
Core8: 22.59        Core9: 84.68        
Core10: 23.88        Core11: 197.87        
Core12: 22.28        Core13: 196.84        
Core14: 9.86        Core15: 192.35        
Core16: 17.42        Core17: 144.94        
Core18: 18.18        Core19: 122.68        
Core20: 16.38        Core21: 143.78        
Core22: 22.03        Core23: 134.88        
Core24: 14.09        Core25: 143.52        
Core26: 21.95        Core27: 183.86        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.81
Socket1: 164.10
DDR read Latency(ns)
Socket0: 72127.84
Socket1: 233.64


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.24        Core1: 166.33        
Core2: 23.22        Core3: 169.30        
Core4: 21.98        Core5: 169.18        
Core6: 16.66        Core7: 139.71        
Core8: 17.77        Core9: 86.31        
Core10: 16.72        Core11: 198.13        
Core12: 10.10        Core13: 197.62        
Core14: 14.31        Core15: 192.79        
Core16: 18.09        Core17: 150.19        
Core18: 17.45        Core19: 124.06        
Core20: 18.65        Core21: 137.50        
Core22: 18.51        Core23: 138.34        
Core24: 21.00        Core25: 141.68        
Core26: 21.96        Core27: 181.56        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.66
Socket1: 164.41
DDR read Latency(ns)
Socket0: 66258.68
Socket1: 234.14


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.91        Core1: 164.80        
Core2: 21.88        Core3: 168.90        
Core4: 22.16        Core5: 168.46        
Core6: 23.54        Core7: 129.70        
Core8: 22.52        Core9: 86.73        
Core10: 10.48        Core11: 196.51        
Core12: 12.21        Core13: 196.14        
Core14: 16.84        Core15: 191.02        
Core16: 17.22        Core17: 148.72        
Core18: 19.10        Core19: 123.86        
Core20: 18.36        Core21: 140.32        
Core22: 20.33        Core23: 134.28        
Core24: 23.27        Core25: 144.15        
Core26: 21.90        Core27: 180.66        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.95
Socket1: 162.81
DDR read Latency(ns)
Socket0: 73037.71
Socket1: 235.37


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.99        Core1: 165.34        
Core2: 23.78        Core3: 167.64        
Core4: 22.23        Core5: 167.25        
Core6: 21.68        Core7: 127.17        
Core8: 19.48        Core9: 85.76        
Core10: 11.47        Core11: 195.27        
Core12: 10.36        Core13: 195.59        
Core14: 16.77        Core15: 189.59        
Core16: 16.80        Core17: 145.63        
Core18: 17.91        Core19: 122.07        
Core20: 18.07        Core21: 140.64        
Core22: 21.07        Core23: 137.47        
Core24: 22.69        Core25: 137.70        
Core26: 21.58        Core27: 177.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 161.41
DDR read Latency(ns)
Socket0: 72520.76
Socket1: 236.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.11        Core1: 171.11        
Core2: 23.23        Core3: 171.17        
Core4: 21.63        Core5: 171.89        
Core6: 22.25        Core7: 139.37        
Core8: 23.67        Core9: 85.94        
Core10: 23.09        Core11: 200.10        
Core12: 12.35        Core13: 199.60        
Core14: 19.42        Core15: 194.29        
Core16: 19.35        Core17: 147.65        
Core18: 19.13        Core19: 127.66        
Core20: 19.40        Core21: 143.15        
Core22: 25.42        Core23: 138.48        
Core24: 21.94        Core25: 143.07        
Core26: 21.20        Core27: 182.85        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.97
Socket1: 166.34
DDR read Latency(ns)
Socket0: 75877.52
Socket1: 237.06
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.64        Core1: 175.43        
Core2: 22.59        Core3: 174.75        
Core4: 23.16        Core5: 178.50        
Core6: 10.34        Core7: 125.11        
Core8: 12.63        Core9: 85.68        
Core10: 21.34        Core11: 195.38        
Core12: 19.48        Core13: 192.17        
Core14: 20.03        Core15: 200.50        
Core16: 22.10        Core17: 146.42        
Core18: 22.75        Core19: 153.32        
Core20: 20.65        Core21: 142.11        
Core22: 19.77        Core23: 148.15        
Core24: 20.75        Core25: 144.87        
Core26: 20.19        Core27: 201.19        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.43
Socket1: 170.27
DDR read Latency(ns)
Socket0: 72900.35
Socket1: 226.39


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.81        Core1: 178.19        
Core2: 21.90        Core3: 172.08        
Core4: 21.82        Core5: 175.36        
Core6: 13.18        Core7: 125.20        
Core8: 21.69        Core9: 79.13        
Core10: 20.70        Core11: 194.33        
Core12: 19.75        Core13: 189.84        
Core14: 18.16        Core15: 198.41        
Core16: 10.14        Core17: 145.06        
Core18: 19.66        Core19: 152.08        
Core20: 23.93        Core21: 142.91        
Core22: 20.91        Core23: 143.40        
Core24: 18.50        Core25: 145.26        
Core26: 21.29        Core27: 199.39        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.97
Socket1: 168.94
DDR read Latency(ns)
Socket0: 75552.56
Socket1: 233.07


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.09        Core1: 173.71        
Core2: 27.14        Core3: 170.27        
Core4: 22.06        Core5: 175.26        
Core6: 12.11        Core7: 125.22        
Core8: 20.51        Core9: 79.61        
Core10: 21.25        Core11: 193.98        
Core12: 10.41        Core13: 185.45        
Core14: 19.97        Core15: 197.41        
Core16: 12.98        Core17: 144.15        
Core18: 19.56        Core19: 146.38        
Core20: 20.90        Core21: 141.22        
Core22: 19.92        Core23: 143.84        
Core24: 19.87        Core25: 143.36        
Core26: 20.95        Core27: 197.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.18
Socket1: 167.15
DDR read Latency(ns)
Socket0: 60872.85
Socket1: 232.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.03        Core1: 177.33        
Core2: 26.35        Core3: 172.21        
Core4: 22.31        Core5: 177.94        
Core6: 22.35        Core7: 119.26        
Core8: 21.58        Core9: 89.19        
Core10: 21.89        Core11: 194.66        
Core12: 10.93        Core13: 189.51        
Core14: 18.60        Core15: 200.12        
Core16: 18.88        Core17: 148.21        
Core18: 19.18        Core19: 149.24        
Core20: 19.54        Core21: 145.39        
Core22: 20.71        Core23: 150.45        
Core24: 22.21        Core25: 141.44        
Core26: 20.43        Core27: 200.34        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.38
Socket1: 169.23
DDR read Latency(ns)
Socket0: 77436.32
Socket1: 236.41


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.36        Core1: 178.21        
Core2: 22.18        Core3: 172.12        
Core4: 21.80        Core5: 176.92        
Core6: 22.48        Core7: 125.59        
Core8: 22.10        Core9: 80.54        
Core10: 21.44        Core11: 194.35        
Core12: 12.48        Core13: 189.11        
Core14: 10.56        Core15: 200.62        
Core16: 17.22        Core17: 145.91        
Core18: 18.77        Core19: 150.46        
Core20: 17.91        Core21: 147.29        
Core22: 20.54        Core23: 147.55        
Core24: 19.20        Core25: 140.80        
Core26: 20.81        Core27: 200.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.05
Socket1: 169.45
DDR read Latency(ns)
Socket0: 78263.72
Socket1: 235.69


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.24        Core1: 177.69        
Core2: 25.29        Core3: 171.69        
Core4: 22.71        Core5: 176.66        
Core6: 21.65        Core7: 124.65        
Core8: 22.75        Core9: 88.64        
Core10: 22.98        Core11: 192.15        
Core12: 25.64        Core13: 188.20        
Core14: 13.00        Core15: 199.05        
Core16: 29.12        Core17: 145.52        
Core18: 25.59        Core19: 149.14        
Core20: 24.58        Core21: 140.95        
Core22: 25.99        Core23: 145.71        
Core24: 27.75        Core25: 138.44        
Core26: 27.05        Core27: 198.60        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 23.16
Socket1: 168.06
DDR read Latency(ns)
Socket0: 79710.43
Socket1: 235.48
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.20        Core1: 168.76        
Core2: 23.06        Core3: 152.50        
Core4: 22.94        Core5: 165.15        
Core6: 22.75        Core7: 112.76        
Core8: 22.39        Core9: 88.35        
Core10: 22.43        Core11: 196.47        
Core12: 22.87        Core13: 196.75        
Core14: 10.95        Core15: 182.37        
Core16: 19.24        Core17: 138.25        
Core18: 19.81        Core19: 142.16        
Core20: 19.96        Core21: 134.63        
Core22: 21.47        Core23: 138.29        
Core24: 18.80        Core25: 146.42        
Core26: 19.26        Core27: 175.25        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.55
Socket1: 160.74
DDR read Latency(ns)
Socket0: 66648.84
Socket1: 230.01


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.86        Core1: 170.32        
Core2: 23.18        Core3: 155.25        
Core4: 22.29        Core5: 162.45        
Core6: 22.68        Core7: 128.27        
Core8: 21.66        Core9: 85.66        
Core10: 22.68        Core11: 195.77        
Core12: 21.96        Core13: 197.00        
Core14: 10.57        Core15: 181.06        
Core16: 18.27        Core17: 138.57        
Core18: 19.78        Core19: 140.22        
Core20: 18.93        Core21: 134.79        
Core22: 21.07        Core23: 137.75        
Core24: 19.53        Core25: 146.19        
Core26: 19.38        Core27: 176.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 161.93
DDR read Latency(ns)
Socket0: 70481.39
Socket1: 234.51


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.03        Core1: 168.72        
Core2: 24.62        Core3: 155.25        
Core4: 21.94        Core5: 160.80        
Core6: 22.39        Core7: 132.86        
Core8: 24.87        Core9: 85.44        
Core10: 16.27        Core11: 194.60        
Core12: 21.49        Core13: 195.80        
Core14: 12.01        Core15: 181.87        
Core16: 19.12        Core17: 138.10        
Core18: 10.63        Core19: 131.44        
Core20: 20.74        Core21: 137.35        
Core22: 18.10        Core23: 133.84        
Core24: 17.72        Core25: 143.50        
Core26: 18.42        Core27: 173.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.55
Socket1: 160.64
DDR read Latency(ns)
Socket0: 63425.45
Socket1: 234.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.27        Core1: 169.34        
Core2: 23.42        Core3: 155.85        
Core4: 20.78        Core5: 159.45        
Core6: 22.66        Core7: 131.94        
Core8: 25.08        Core9: 88.37        
Core10: 25.41        Core11: 194.67        
Core12: 25.94        Core13: 195.10        
Core14: 29.12        Core15: 178.58        
Core16: 26.31        Core17: 141.00        
Core18: 13.07        Core19: 130.52        
Core20: 18.75        Core21: 139.26        
Core22: 21.41        Core23: 137.18        
Core24: 19.76        Core25: 139.67        
Core26: 26.75        Core27: 175.37        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.73
Socket1: 160.68
DDR read Latency(ns)
Socket0: 72182.35
Socket1: 235.15


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 26.15        Core1: 173.26        
Core2: 23.24        Core3: 158.25        
Core4: 21.07        Core5: 165.22        
Core6: 22.60        Core7: 135.21        
Core8: 22.78        Core9: 89.07        
Core10: 21.44        Core11: 197.47        
Core12: 10.26        Core13: 197.94        
Core14: 23.50        Core15: 179.31        
Core16: 19.81        Core17: 141.41        
Core18: 20.44        Core19: 136.32        
Core20: 18.64        Core21: 136.08        
Core22: 22.52        Core23: 131.69        
Core24: 21.21        Core25: 145.12        
Core26: 20.98        Core27: 178.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.83
Socket1: 162.95
DDR read Latency(ns)
Socket0: 70250.44
Socket1: 235.49


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 27.35        Core1: 167.47        
Core2: 21.12        Core3: 156.79        
Core4: 22.07        Core5: 159.31        
Core6: 23.57        Core7: 144.15        
Core8: 22.69        Core9: 86.88        
Core10: 20.34        Core11: 194.56        
Core12: 14.47        Core13: 195.02        
Core14: 20.82        Core15: 180.42        
Core16: 21.34        Core17: 138.02        
Core18: 20.60        Core19: 130.60        
Core20: 20.91        Core21: 138.17        
Core22: 21.21        Core23: 122.75        
Core24: 10.31        Core25: 142.21        
Core26: 18.68        Core27: 173.95        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.38
Socket1: 160.26
DDR read Latency(ns)
Socket0: 67184.24
Socket1: 234.38
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.58        Core1: 167.83        
Core2: 24.01        Core3: 163.93        
Core4: 21.75        Core5: 169.13        
Core6: 24.98        Core7: 130.90        
Core8: 22.52        Core9: 80.26        
Core10: 22.10        Core11: 195.10        
Core12: 10.57        Core13: 196.01        
Core14: 13.39        Core15: 186.49        
Core16: 17.47        Core17: 142.44        
Core18: 17.85        Core19: 126.10        
Core20: 22.68        Core21: 136.01        
Core22: 22.73        Core23: 123.86        
Core24: 19.57        Core25: 139.22        
Core26: 20.99        Core27: 191.93        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.36
Socket1: 161.73
DDR read Latency(ns)
Socket0: 59449.20
Socket1: 234.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.02        Core1: 165.08        
Core2: 23.95        Core3: 162.04        
Core4: 20.86        Core5: 167.94        
Core6: 23.59        Core7: 120.31        
Core8: 22.17        Core9: 77.34        
Core10: 19.10        Core11: 193.73        
Core12: 11.63        Core13: 193.99        
Core14: 9.93        Core15: 184.13        
Core16: 16.17        Core17: 137.63        
Core18: 17.32        Core19: 126.47        
Core20: 22.77        Core21: 132.51        
Core22: 18.63        Core23: 126.79        
Core24: 19.84        Core25: 138.13        
Core26: 23.96        Core27: 190.59        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.68
Socket1: 159.56
DDR read Latency(ns)
Socket0: 61760.94
Socket1: 232.65


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.21        Core1: 166.62        
Core2: 19.52        Core3: 165.32        
Core4: 19.55        Core5: 167.49        
Core6: 16.67        Core7: 129.61        
Core8: 21.61        Core9: 81.13        
Core10: 20.13        Core11: 195.68        
Core12: 19.04        Core13: 196.49        
Core14: 16.24        Core15: 185.14        
Core16: 18.95        Core17: 144.53        
Core18: 23.74        Core19: 130.26        
Core20: 22.16        Core21: 138.69        
Core22: 15.15        Core23: 128.01        
Core24: 21.75        Core25: 139.19        
Core26: 20.96        Core27: 192.57        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.05
Socket1: 162.55
DDR read Latency(ns)
Socket0: 61321.48
Socket1: 232.62


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.62        Core1: 163.83        
Core2: 24.20        Core3: 165.80        
Core4: 24.59        Core5: 168.79        
Core6: 26.44        Core7: 123.87        
Core8: 25.52        Core9: 78.71        
Core10: 24.48        Core11: 195.19        
Core12: 20.42        Core13: 195.90        
Core14: 13.14        Core15: 185.95        
Core16: 17.13        Core17: 140.49        
Core18: 19.17        Core19: 130.05        
Core20: 22.28        Core21: 138.70        
Core22: 23.43        Core23: 127.27        
Core24: 21.55        Core25: 142.58        
Core26: 24.49        Core27: 191.74        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.27
Socket1: 161.81
DDR read Latency(ns)
Socket0: 63467.00
Socket1: 233.29


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.47        Core1: 167.84        
Core2: 24.35        Core3: 162.52        
Core4: 20.40        Core5: 168.98        
Core6: 24.08        Core7: 124.28        
Core8: 22.39        Core9: 77.98        
Core10: 18.42        Core11: 194.41        
Core12: 22.89        Core13: 195.88        
Core14: 11.41        Core15: 185.25        
Core16: 16.06        Core17: 136.65        
Core18: 17.16        Core19: 123.55        
Core20: 19.25        Core21: 132.83        
Core22: 23.67        Core23: 128.88        
Core24: 22.67        Core25: 143.39        
Core26: 22.28        Core27: 192.42        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.61
Socket1: 160.90
DDR read Latency(ns)
Socket0: 63349.91
Socket1: 234.08


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.91        Core1: 170.14        
Core2: 21.07        Core3: 164.29        
Core4: 21.49        Core5: 169.53        
Core6: 23.06        Core7: 127.08        
Core8: 22.95        Core9: 81.16        
Core10: 20.93        Core11: 196.05        
Core12: 20.94        Core13: 196.77        
Core14: 13.45        Core15: 185.07        
Core16: 19.98        Core17: 142.80        
Core18: 10.49        Core19: 135.95        
Core20: 18.51        Core21: 135.44        
Core22: 17.35        Core23: 127.67        
Core24: 22.96        Core25: 140.54        
Core26: 22.18        Core27: 194.26        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.20
Socket1: 163.09
DDR read Latency(ns)
Socket0: 61142.79
Socket1: 235.35
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 22.83        Core1: 170.97        
Core2: 20.10        Core3: 171.10        
Core4: 18.56        Core5: 159.99        
Core6: 21.32        Core7: 138.66        
Core8: 22.38        Core9: 74.69        
Core10: 19.36        Core11: 192.54        
Core12: 21.17        Core13: 193.83        
Core14: 21.43        Core15: 194.19        
Core16: 22.99        Core17: 148.79        
Core18: 22.00        Core19: 138.18        
Core20: 21.82        Core21: 144.87        
Core22: 21.80        Core23: 134.36        
Core24: 11.44        Core25: 139.36        
Core26: 18.39        Core27: 187.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.21
Socket1: 165.31
DDR read Latency(ns)
Socket0: 53708.52
Socket1: 226.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.89        Core1: 168.32        
Core2: 24.82        Core3: 167.02        
Core4: 25.09        Core5: 160.32        
Core6: 27.25        Core7: 122.90        
Core8: 21.99        Core9: 73.41        
Core10: 23.36        Core11: 191.56        
Core12: 20.64        Core13: 192.05        
Core14: 20.92        Core15: 192.13        
Core16: 21.43        Core17: 148.06        
Core18: 23.73        Core19: 141.15        
Core20: 24.84        Core21: 139.00        
Core22: 25.42        Core23: 136.60        
Core24: 24.99        Core25: 133.96        
Core26: 21.37        Core27: 184.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 22.41
Socket1: 162.42
DDR read Latency(ns)
Socket0: 59751.36
Socket1: 234.24


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.79        Core1: 170.31        
Core2: 20.53        Core3: 169.00        
Core4: 22.56        Core5: 161.98        
Core6: 16.07        Core7: 128.20        
Core8: 22.25        Core9: 74.65        
Core10: 18.43        Core11: 191.04        
Core12: 21.13        Core13: 194.18        
Core14: 21.05        Core15: 193.89        
Core16: 21.43        Core17: 144.54        
Core18: 23.06        Core19: 143.71        
Core20: 21.41        Core21: 145.13        
Core22: 19.42        Core23: 132.45        
Core24: 10.51        Core25: 135.76        
Core26: 10.12        Core27: 187.00        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.61
Socket1: 163.86
DDR read Latency(ns)
Socket0: 55013.58
Socket1: 234.21


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.73        Core1: 168.03        
Core2: 21.11        Core3: 166.33        
Core4: 19.22        Core5: 160.81        
Core6: 9.39        Core7: 130.60        
Core8: 19.86        Core9: 74.20        
Core10: 18.35        Core11: 191.63        
Core12: 20.64        Core13: 191.90        
Core14: 21.06        Core15: 192.96        
Core16: 20.39        Core17: 148.85        
Core18: 21.90        Core19: 141.00        
Core20: 22.82        Core21: 141.20        
Core22: 22.25        Core23: 132.88        
Core24: 21.28        Core25: 132.86        
Core26: 12.54        Core27: 185.31        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.62
Socket1: 162.84
DDR read Latency(ns)
Socket0: 58303.18
Socket1: 234.22


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.77        Core1: 171.62        
Core2: 11.06        Core3: 170.11        
Core4: 19.61        Core5: 161.95        
Core6: 13.39        Core7: 129.47        
Core8: 19.70        Core9: 72.79        
Core10: 18.85        Core11: 193.86        
Core12: 21.69        Core13: 194.18        
Core14: 19.22        Core15: 194.20        
Core16: 21.70        Core17: 148.22        
Core18: 21.37        Core19: 136.46        
Core20: 21.21        Core21: 142.78        
Core22: 21.87        Core23: 139.77        
Core24: 20.98        Core25: 137.21        
Core26: 22.50        Core27: 186.83        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.08
Socket1: 164.74
DDR read Latency(ns)
Socket0: 59043.15
Socket1: 233.35


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.21        Core1: 173.37        
Core2: 11.45        Core3: 170.15        
Core4: 18.65        Core5: 163.93        
Core6: 19.86        Core7: 132.53        
Core8: 19.51        Core9: 73.66        
Core10: 18.33        Core11: 192.72        
Core12: 21.94        Core13: 194.35        
Core14: 21.71        Core15: 195.39        
Core16: 21.24        Core17: 149.15        
Core18: 22.01        Core19: 141.64        
Core20: 22.30        Core21: 146.15        
Core22: 22.21        Core23: 136.55        
Core24: 22.99        Core25: 135.63        
Core26: 22.32        Core27: 187.76        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.26
Socket1: 165.55
DDR read Latency(ns)
Socket0: 58558.86
Socket1: 232.21
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.52        Core1: 171.45        
Core2: 23.92        Core3: 167.44        
Core4: 24.03        Core5: 169.87        
Core6: 24.34        Core7: 136.46        
Core8: 24.08        Core9: 84.28        
Core10: 22.65        Core11: 195.40        
Core12: 23.74        Core13: 179.96        
Core14: 22.10        Core15: 192.02        
Core16: 13.44        Core17: 140.92        
Core18: 21.84        Core19: 130.77        
Core20: 19.74        Core21: 135.84        
Core22: 19.84        Core23: 148.54        
Core24: 19.08        Core25: 138.76        
Core26: 25.47        Core27: 185.52        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 21.24
Socket1: 163.61
DDR read Latency(ns)
Socket0: 63533.09
Socket1: 230.98


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.32        Core1: 174.04        
Core2: 11.08        Core3: 164.97        
Core4: 23.19        Core5: 170.32        
Core6: 22.28        Core7: 134.85        
Core8: 19.22        Core9: 83.16        
Core10: 19.69        Core11: 197.57        
Core12: 17.93        Core13: 185.17        
Core14: 20.43        Core15: 195.67        
Core16: 24.22        Core17: 138.73        
Core18: 22.01        Core19: 138.08        
Core20: 22.18        Core21: 136.85        
Core22: 23.03        Core23: 139.25        
Core24: 21.80        Core25: 142.90        
Core26: 21.51        Core27: 188.01        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.46
Socket1: 164.90
DDR read Latency(ns)
Socket0: 65548.49
Socket1: 235.66


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.08        Core1: 174.42        
Core2: 11.04        Core3: 171.35        
Core4: 21.87        Core5: 170.92        
Core6: 18.95        Core7: 138.48        
Core8: 18.80        Core9: 92.90        
Core10: 19.09        Core11: 198.59        
Core12: 19.78        Core13: 186.21        
Core14: 17.88        Core15: 196.09        
Core16: 22.57        Core17: 148.94        
Core18: 17.70        Core19: 137.67        
Core20: 22.05        Core21: 140.60        
Core22: 22.29        Core23: 147.65        
Core24: 22.13        Core25: 139.55        
Core26: 17.58        Core27: 188.48        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.69
Socket1: 167.29
DDR read Latency(ns)
Socket0: 62271.80
Socket1: 235.93


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.26        Core1: 172.66        
Core2: 14.04        Core3: 172.25        
Core4: 23.62        Core5: 168.10        
Core6: 19.27        Core7: 139.25        
Core8: 10.80        Core9: 83.55        
Core10: 17.99        Core11: 196.37        
Core12: 21.57        Core13: 181.72        
Core14: 18.03        Core15: 193.07        
Core16: 21.44        Core17: 151.82        
Core18: 21.92        Core19: 132.33        
Core20: 21.39        Core21: 142.04        
Core22: 22.68        Core23: 142.56        
Core24: 22.71        Core25: 136.97        
Core26: 21.45        Core27: 188.21        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.10
Socket1: 165.29
DDR read Latency(ns)
Socket0: 64016.06
Socket1: 235.99


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.71        Core1: 171.86        
Core2: 23.72        Core3: 169.18        
Core4: 10.02        Core5: 167.25        
Core6: 18.32        Core7: 141.72        
Core8: 12.37        Core9: 85.07        
Core10: 18.20        Core11: 195.61        
Core12: 20.55        Core13: 181.96        
Core14: 19.42        Core15: 191.08        
Core16: 20.33        Core17: 149.45        
Core18: 20.63        Core19: 130.67        
Core20: 22.17        Core21: 148.00        
Core22: 22.92        Core23: 140.03        
Core24: 21.82        Core25: 136.97        
Core26: 22.19        Core27: 187.79        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.08
Socket1: 164.72
DDR read Latency(ns)
Socket0: 64402.22
Socket1: 235.89


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.56        Core1: 170.55        
Core2: 24.81        Core3: 171.13        
Core4: 12.79        Core5: 168.55        
Core6: 9.40        Core7: 139.19        
Core8: 17.27        Core9: 86.67        
Core10: 18.56        Core11: 196.47        
Core12: 18.28        Core13: 182.87        
Core14: 18.16        Core15: 194.06        
Core16: 20.03        Core17: 140.68        
Core18: 21.38        Core19: 132.82        
Core20: 22.20        Core21: 141.13        
Core22: 22.63        Core23: 138.54        
Core24: 21.43        Core25: 139.21        
Core26: 19.97        Core27: 185.63        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.76
Socket1: 164.17
DDR read Latency(ns)
Socket0: 64314.62
Socket1: 235.39
IBRS and IBPB supported  : yes
STIBP supported          : yes
Spec arch caps supported : no
IBRS enabled in the kernel   : no
STIBP enabled in the kernel  : no

 Processor Counter Monitor  ($Format:%ci ID=%h$)

 This utility measures Latency information



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 23.05        Core1: 175.63        
Core2: 24.97        Core3: 168.44        
Core4: 22.26        Core5: 172.05        
Core6: 24.65        Core7: 130.83        
Core8: 21.90        Core9: 85.09        
Core10: 21.43        Core11: 195.47        
Core12: 21.10        Core13: 196.42        
Core14: 13.22        Core15: 183.83        
Core16: 23.29        Core17: 136.24        
Core18: 23.96        Core19: 146.23        
Core20: 19.80        Core21: 145.98        
Core22: 17.53        Core23: 126.67        
Core24: 24.68        Core25: 146.09        
Core26: 25.14        Core27: 196.69        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 20.81
Socket1: 165.73
DDR read Latency(ns)
Socket0: 63236.65
Socket1: 229.44


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 10.88        Core1: 177.25        
Core2: 19.23        Core3: 169.83        
Core4: 20.81        Core5: 174.16        
Core6: 18.07        Core7: 122.02        
Core8: 21.09        Core9: 83.74        
Core10: 21.61        Core11: 196.34        
Core12: 20.99        Core13: 197.64        
Core14: 13.99        Core15: 184.97        
Core16: 20.92        Core17: 138.82        
Core18: 19.95        Core19: 143.65        
Core20: 20.05        Core21: 149.56        
Core22: 20.02        Core23: 136.64        
Core24: 24.53        Core25: 147.28        
Core26: 22.83        Core27: 197.54        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.09
Socket1: 166.87
DDR read Latency(ns)
Socket0: 62695.43
Socket1: 235.73


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 16.69        Core1: 174.20        
Core2: 18.06        Core3: 173.00        
Core4: 22.65        Core5: 174.37        
Core6: 15.74        Core7: 136.58        
Core8: 18.98        Core9: 86.21        
Core10: 10.32        Core11: 195.10        
Core12: 20.99        Core13: 196.29        
Core14: 20.84        Core15: 183.75        
Core16: 20.55        Core17: 140.30        
Core18: 21.16        Core19: 138.44        
Core20: 20.58        Core21: 144.92        
Core22: 19.63        Core23: 132.92        
Core24: 23.97        Core25: 145.69        
Core26: 24.08        Core27: 194.91        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.58
Socket1: 166.45
DDR read Latency(ns)
Socket0: 60398.13
Socket1: 235.91


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.94        Core1: 174.49        
Core2: 25.10        Core3: 168.78        
Core4: 22.86        Core5: 172.86        
Core6: 9.99        Core7: 130.23        
Core8: 17.99        Core9: 86.94        
Core10: 12.34        Core11: 194.22        
Core12: 19.18        Core13: 197.53        
Core14: 22.31        Core15: 184.00        
Core16: 20.73        Core17: 140.13        
Core18: 20.38        Core19: 141.37        
Core20: 18.83        Core21: 141.85        
Core22: 18.81        Core23: 131.21        
Core24: 19.66        Core25: 148.48        
Core26: 24.13        Core27: 195.99        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.56
Socket1: 165.96
DDR read Latency(ns)
Socket0: 63075.21
Socket1: 232.86


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 25.24        Core1: 175.31        
Core2: 22.84        Core3: 168.69        
Core4: 22.13        Core5: 174.47        
Core6: 12.60        Core7: 127.78        
Core8: 17.76        Core9: 87.53        
Core10: 19.37        Core11: 194.45        
Core12: 10.78        Core13: 197.42        
Core14: 18.34        Core15: 183.25        
Core16: 21.04        Core17: 140.27        
Core18: 20.71        Core19: 145.42        
Core20: 20.31        Core21: 146.68        
Core22: 18.28        Core23: 133.34        
Core24: 18.51        Core25: 145.18        
Core26: 23.19        Core27: 196.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 17.57
Socket1: 166.40
DDR read Latency(ns)
Socket0: 62259.03
Socket1: 232.83


L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0 Thread0     Socket1 Thread0     
-----------------------------------------------------------------------------
Core0: 24.34        Core1: 174.77        
Core2: 23.25        Core3: 168.76        
Core4: 22.25        Core5: 172.73        
Core6: 20.96        Core7: 130.63        
Core8: 9.81        Core9: 85.58        
Core10: 25.40        Core11: 193.97        
Core12: 12.74        Core13: 196.88        
Core14: 17.86        Core15: 182.04        
Core16: 21.33        Core17: 140.57        
Core18: 21.35        Core19: 142.25        
Core20: 20.70        Core21: 144.86        
Core22: 24.77        Core23: 134.67        
Core24: 21.63        Core25: 145.95        
Core26: 25.64        Core27: 195.05        



L1 Cache Miss Latency(ns) [Adding 5 clocks for L1 Miss]

Socket0: 18.51
Socket1: 165.97
DDR read Latency(ns)
Socket0: 64249.84
Socket1: 231.43
