Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.3 (win64) Build 2018833 Wed Oct  4 19:58:22 MDT 2017
| Date         : Fri Jul 28 13:43:57 2023
| Host         : LAPTOP-3EOHKJBO running 64-bit major release  (build 9200)
| Command      : report_timing_summary -file pipecpu_timing_summary_routed.rpt -warn_on_violation -rpx pipecpu_timing_summary_routed.rpx
| Design       : pipecpu
| Device       : 7a35t-csg324
| Speed File   : -1  PRODUCTION 1.19 2017-08-11
-----------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  false

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 11 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      3.403        0.000                      0                68882        0.032        0.000                      0                68882        3.000        0.000                       0                 34866  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                   Waveform(ns)       Period(ns)      Frequency(MHz)
-----                   ------------       ----------      --------------
CLK                     {0.000 5.000}      10.000          100.000         
  clk_out1_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          
  clkfbout_clk_wiz_0_1  {0.000 10.000}     20.000          50.000          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                       WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                       -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
CLK                                                                                                                                                                       3.000        0.000                       0                     1  
  clk_out1_clk_wiz_0_1        3.403        0.000                      0                68882        0.032        0.000                      0                68882        9.500        0.000                       0                 34862  
  clkfbout_clk_wiz_0_1                                                                                                                                                   17.845        0.000                       0                     3  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  CLK
  To Clock:  CLK

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        3.000ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         CLK
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.249         10.000      8.751      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        10.000      42.633     PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            2.000         5.000       3.000      PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0_1
  To Clock:  clk_out1_clk_wiz_0_1

Setup :            0  Failing Endpoints,  Worst Slack        3.403ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.032ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        9.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             3.403ns  (required time - arrival time)
  Source:                 EX_MEM1/mem_write_register_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            EX_MEM1/mem_alu_out_reg[25]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            20.000ns  (clk_out1_clk_wiz_0_1 rise@20.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        16.490ns  (logic 8.294ns (50.296%)  route 8.196ns (49.704%))
  Logic Levels:           12  (CARRY4=2 DSP48E1=2 LUT2=2 LUT3=1 LUT5=1 LUT6=3 MUXF7=1)
  Clock Path Skew:        -0.033ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.054ns = ( 17.946 - 20.000 ) 
    Source Clock Delay      (SCD):    -2.449ns
    Clock Pessimism Removal (CPR):    -0.428ns
  Clock Uncertainty:      0.103ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.193ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.478     1.478 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.253     2.731    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -8.486    -5.754 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.660    -4.094    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096    -3.998 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=34860, routed)       1.549    -2.449    EX_MEM1/clk_out1
    SLICE_X10Y66         FDCE                                         r  EX_MEM1/mem_write_register_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X10Y66         FDCE (Prop_fdce_C_Q)         0.478    -1.971 r  EX_MEM1/mem_write_register_reg[2]/Q
                         net (fo=9, routed)           1.326    -0.645    ID_EX1/D[2]
    SLICE_X6Y70          LUT6 (Prop_lut6_I2_O)        0.298    -0.347 r  ID_EX1/mem_databus2[31]_i_5/O
                         net (fo=1, routed)           0.452     0.105    EX_MEM1/ex_rt_reg[0]
    SLICE_X6Y70          LUT6 (Prop_lut6_I1_O)        0.124     0.229 r  EX_MEM1/mem_databus2[31]_i_3/O
                         net (fo=32, routed)          1.405     1.634    EX_MEM1/mem_databus2[31]_i_3_n_0
    SLICE_X10Y88         LUT6 (Prop_lut6_I3_O)        0.124     1.758 r  EX_MEM1/mem_databus2[13]_i_1/O
                         net (fo=17, routed)          1.242     3.000    ID_EX1/ex_databus2[13]
    SLICE_X29Y73         LUT3 (Prop_lut3_I2_O)        0.124     3.124 r  ID_EX1/out0_i_19/O
                         net (fo=15, routed)          1.006     4.130    ALU1/ex_aludata2[13]
    DSP48_X0Y28          DSP48E1 (Prop_dsp48e1_B[13]_PCOUT[47])
                                                      3.851     7.981 r  ALU1/out0__0/PCOUT[47]
                         net (fo=1, routed)           0.002     7.983    ALU1/out0__0_n_106
    DSP48_X0Y29          DSP48E1 (Prop_dsp48e1_PCIN[47]_P[3])
                                                      1.518     9.501 r  ALU1/out0__1/P[3]
                         net (fo=2, routed)           1.261    10.762    ALU1/out0__1_n_102
    SLICE_X12Y77         LUT2 (Prop_lut2_I0_O)        0.124    10.886 r  ALU1/mem_alu_out[23]_i_18/O
                         net (fo=1, routed)           0.000    10.886    ALU1/mem_alu_out[23]_i_18_n_0
    SLICE_X12Y77         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.513    11.399 r  ALU1/mem_alu_out_reg[23]_i_10/CO[3]
                         net (fo=1, routed)           0.000    11.399    ALU1/mem_alu_out_reg[23]_i_10_n_0
    SLICE_X12Y78         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323    11.722 r  ALU1/mem_alu_out_reg[31]_i_12/O[1]
                         net (fo=1, routed)           0.697    12.419    ID_EX1/out0__1_0[1]
    SLICE_X14Y82         LUT2 (Prop_lut2_I0_O)        0.306    12.725 r  ID_EX1/mem_alu_out[25]_i_5/O
                         net (fo=1, routed)           0.000    12.725    ID_EX1/mem_alu_out[25]_i_5_n_0
    SLICE_X14Y82         MUXF7 (Prop_muxf7_I1_O)      0.214    12.939 r  ID_EX1/mem_alu_out_reg[25]_i_2/O
                         net (fo=1, routed)           0.806    13.744    ID_EX1/mem_alu_out_reg[25]_i_2_n_0
    SLICE_X13Y89         LUT5 (Prop_lut5_I2_O)        0.297    14.041 r  ID_EX1/mem_alu_out[25]_i_1/O
                         net (fo=1, routed)           0.000    14.041    EX_MEM1/ex_pc_plus4_reg[31][25]
    SLICE_X13Y89         FDCE                                         r  EX_MEM1/mem_alu_out_reg[25]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                     20.000    20.000 r  
    P17                                               0.000    20.000 r  clk1 (IN)
                         net (fo=0)                   0.000    20.000    clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         1.408    21.408 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           1.181    22.589    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.753    14.835 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.582    16.417    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    16.508 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=34860, routed)       1.438    17.946    EX_MEM1/clk_out1
    SLICE_X13Y89         FDCE                                         r  EX_MEM1/mem_alu_out_reg[25]/C
                         clock pessimism             -0.428    17.518    
                         clock uncertainty           -0.103    17.415    
    SLICE_X13Y89         FDCE (Setup_fdce_C_D)        0.029    17.444    EX_MEM1/mem_alu_out_reg[25]
  -------------------------------------------------------------------
                         required time                         17.444    
                         arrival time                         -14.041    
  -------------------------------------------------------------------
                         slack                                  3.403    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.032ns  (arrival time - required time)
  Source:                 EX_MEM1/mem_databus2_reg[28]_rep__10/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Destination:            DataMemory1/RAM_data_reg[686][28]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0_1  {rise@0.000ns fall@10.000ns period=20.000ns})
  Path Group:             clk_out1_clk_wiz_0_1
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0_1 rise@0.000ns - clk_out1_clk_wiz_0_1 rise@0.000ns)
  Data Path Delay:        0.301ns  (logic 0.128ns (42.583%)  route 0.173ns (57.417%))
  Logic Levels:           0  
  Clock Path Skew:        0.262ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.320ns
    Source Clock Delay      (SCD):    -0.548ns
    Clock Pessimism Removal (CPR):    -0.033ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.246     0.246 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.440     0.686    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.326    -1.639 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.504    -1.135    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026    -1.109 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=34860, routed)       0.561    -0.548    EX_MEM1/clk_out1
    SLICE_X37Y93         FDCE                                         r  EX_MEM1/mem_databus2_reg[28]_rep__10/C
  -------------------------------------------------------------------    -------------------
    SLICE_X37Y93         FDCE (Prop_fdce_C_Q)         0.128    -0.420 r  EX_MEM1/mem_databus2_reg[28]_rep__10/Q
                         net (fo=64, routed)          0.173    -0.248    DataMemory1/mem_databus2_reg[31]_rep__10[28]
    SLICE_X34Y92         FDCE                                         r  DataMemory1/RAM_data_reg[686][28]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0_1 rise edge)
                                                      0.000     0.000 r  
    P17                                               0.000     0.000 r  clk1 (IN)
                         net (fo=0)                   0.000     0.000    clk_wiz/inst/clk_in1
    P17                  IBUF (Prop_ibuf_I_O)         0.434     0.434 r  clk_wiz/inst/clkin1_ibufg/O
                         net (fo=1, routed)           0.481     0.915    clk_wiz/inst/clk_in1_clk_wiz_0
    PLLE2_ADV_X0Y0       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.641    -1.726 r  clk_wiz/inst/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.550    -1.176    clk_wiz/inst/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029    -1.147 r  clk_wiz/inst/clkout1_buf/O
                         net (fo=34860, routed)       0.827    -0.320    DataMemory1/clk_out1
    SLICE_X34Y92         FDCE                                         r  DataMemory1/RAM_data_reg[686][28]/C
                         clock pessimism              0.033    -0.287    
    SLICE_X34Y92         FDCE (Hold_fdce_C_D)         0.007    -0.280    DataMemory1/RAM_data_reg[686][28]
  -------------------------------------------------------------------
                         required time                          0.280    
                         arrival time                          -0.248    
  -------------------------------------------------------------------
                         slack                                  0.032    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y0   clk_wiz/inst/clkout1_buf/I
Max Period        n/a     PLLE2_ADV/CLKOUT0  n/a            160.000       20.000      140.000    PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X41Y28    DataMemory1/RAM_data_reg[354][3]/C
High Pulse Width  Slow    FDCE/C             n/a            0.500         10.000      9.500      SLICE_X53Y3     DataMemory1/RAM_data_reg[76][12]/C



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0_1
  To Clock:  clkfbout_clk_wiz_0_1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       17.845ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0_1
Waveform(ns):       { 0.000 10.000 }
Period(ns):         20.000
Sources:            { clk_wiz/inst/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin            Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I             n/a            2.155         20.000      17.845     BUFGCTRL_X0Y2   clk_wiz/inst/clkf_buf/I
Max Period  n/a     PLLE2_ADV/CLKFBIN  n/a            52.633        20.000      32.633     PLLE2_ADV_X0Y0  clk_wiz/inst/plle2_adv_inst/CLKFBIN



