$comment
	File created using the following command:
		vcd file FourCounter.msim.vcd -direction
$end
$date
	Sun Mar 24 22:07:19 2024
$end
$version
	ModelSim Version 2020.1
$end
$timescale
	1ps
$end

$scope module fourcounter_vhd_vec_tst $end
$var wire 1 ! CLK $end
$var wire 1 " count [3] $end
$var wire 1 # count [2] $end
$var wire 1 $ count [1] $end
$var wire 1 % count [0] $end
$var wire 1 & RST $end

$scope module i1 $end
$var wire 1 ' gnd $end
$var wire 1 ( vcc $end
$var wire 1 ) unknown $end
$var wire 1 * devoe $end
$var wire 1 + devclrn $end
$var wire 1 , devpor $end
$var wire 1 - ww_devoe $end
$var wire 1 . ww_devclrn $end
$var wire 1 / ww_devpor $end
$var wire 1 0 ww_CLK $end
$var wire 1 1 ww_RST $end
$var wire 1 2 ww_count [3] $end
$var wire 1 3 ww_count [2] $end
$var wire 1 4 ww_count [1] $end
$var wire 1 5 ww_count [0] $end
$var wire 1 6 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [4] $end
$var wire 1 7 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [3] $end
$var wire 1 8 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [2] $end
$var wire 1 9 \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [1] $end
$var wire 1 : \~QUARTUS_CREATED_ADC1~_CHSEL_bus\ [0] $end
$var wire 1 ; \RST~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 < \RST~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 = \RST~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 > \RST~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 ? \CLK~inputclkctrl_INCLK_bus\ [3] $end
$var wire 1 @ \CLK~inputclkctrl_INCLK_bus\ [2] $end
$var wire 1 A \CLK~inputclkctrl_INCLK_bus\ [1] $end
$var wire 1 B \CLK~inputclkctrl_INCLK_bus\ [0] $end
$var wire 1 C \~QUARTUS_CREATED_GND~I_combout\ $end
$var wire 1 D \~QUARTUS_CREATED_UNVM~~busy\ $end
$var wire 1 E \~QUARTUS_CREATED_ADC1~~eoc\ $end
$var wire 1 F \count[0]~output_o\ $end
$var wire 1 G \count[1]~output_o\ $end
$var wire 1 H \count[2]~output_o\ $end
$var wire 1 I \count[3]~output_o\ $end
$var wire 1 J \CLK~input_o\ $end
$var wire 1 K \CLK~inputclkctrl_outclk\ $end
$var wire 1 L \counter[0]~3_combout\ $end
$var wire 1 M \RST~input_o\ $end
$var wire 1 N \RST~inputclkctrl_outclk\ $end
$var wire 1 O \counter[2]~1_combout\ $end
$var wire 1 P \counter~2_combout\ $end
$var wire 1 Q \counter~0_combout\ $end
$var wire 1 R counter [3] $end
$var wire 1 S counter [2] $end
$var wire 1 T counter [1] $end
$var wire 1 U counter [0] $end
$var wire 1 V \ALT_INV_RST~inputclkctrl_outclk\ $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0&
0'
1(
x)
1*
1+
1,
1-
1.
1/
00
01
0C
zD
zE
0F
0G
0H
0I
0J
0K
1L
0M
0N
0O
0P
0Q
1V
02
03
04
05
0R
0S
0T
0U
1?
1@
1A
0B
1;
1<
1=
0>
06
07
08
09
0:
0"
0#
0$
0%
$end
#50000
1!
10
1J
1B
1K
1U
1F
0L
1Q
15
1%
#100000
0!
00
0J
0B
0K
#150000
1!
10
1J
1B
1K
0U
1T
1G
0F
1L
14
05
0%
1$
#200000
0!
00
0J
0B
0K
#250000
1!
10
1J
1B
1K
1U
1F
0L
1O
0Q
15
1%
#300000
0!
00
0J
0B
0K
#350000
1!
10
1J
1B
1K
0U
1S
0T
0G
1H
0F
1L
04
13
05
0%
0$
1#
#400000
0!
00
0J
0B
0K
#450000
1!
10
1J
1B
1K
1U
1F
0L
1Q
15
1%
#500000
0!
00
0J
0B
0K
#550000
1!
10
1J
1B
1K
0U
1T
1G
0F
1L
14
05
0%
1$
#600000
0!
00
0J
0B
0K
#650000
1!
10
1J
1B
1K
1U
1F
0L
0O
1P
0Q
15
1%
#700000
0!
00
0J
0B
0K
#750000
1!
10
1J
1B
1K
0U
0S
1R
0T
0G
1I
0H
0F
1L
04
12
03
05
0%
0$
0#
1"
#800000
0!
00
0J
0B
0K
#850000
1!
10
1J
1B
1K
1U
1F
0L
0P
15
1%
#900000
0!
00
0J
0B
0K
#950000
1!
10
1J
1B
1K
0U
0R
0I
0F
1L
02
05
0%
0"
#1000000
