$date
	Thu Nov  8 16:02:11 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module jkflipflop_tb $end
$var wire 1 ! q $end
$var wire 1 " q1 $end
$var reg 1 # c $end
$var reg 1 $ j $end
$var reg 1 % k $end
$scope module jkf $end
$var wire 1 & c $end
$var wire 1 ' j $end
$var wire 1 ( k $end
$var reg 1 ) q $end
$var reg 1 * q1 $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
1*
0)
0(
0'
1&
0%
0$
1#
1"
0!
$end
#3
0#
0&
#5
1$
1'
#6
0*
0"
1)
1!
1#
1&
#9
0#
0&
#10
0$
0'
#12
1#
1&
#15
0#
0&
1$
1'
#18
1#
1&
#20
0$
0'
#21
0#
0&
#24
1#
1&
#25
1$
1'
#27
0#
0&
#30
1#
1&
0$
0'
#33
0#
0&
#35
1$
1'
#36
1#
1&
#39
0#
0&
#40
0$
0'
#42
1#
1&
#45
0#
0&
1$
1'
#48
1#
1&
#50
0$
0'
#51
0#
0&
#54
1#
1&
#55
1$
1'
#57
0#
0&
#60
1#
1&
0$
0'
#63
0#
0&
#65
1$
1'
#66
1#
1&
#69
0#
0&
#70
0$
0'
#72
1#
1&
#75
0#
0&
1$
1'
#78
1#
1&
#80
0$
0'
#81
0#
0&
#84
1#
1&
#85
1$
1'
#87
0#
0&
#90
1#
1&
0$
0'
#93
0#
0&
#95
1$
1'
#96
1#
1&
#99
0#
0&
#100
0$
0'
#102
1#
1&
#105
0#
0&
1$
1'
