TRACE::2021-04-19.14:33:57::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:33:57::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:33:57::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:00::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:00::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:00::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:00::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-19.14:34:11::SCWPlatform::Opened new HwDB with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	""
}
TRACE::2021-04-19.14:34:11::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo"
		}]
}
TRACE::2021-04-19.14:34:11::SCWPlatform::Boot application domains not present, creating them
TRACE::2021-04-19.14:34:11::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-19.14:34:11::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-19.14:34:11::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-19.14:34:11::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-19.14:34:11::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:11::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:11::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:11::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:11::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:11::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:11::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:11::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:11::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:11::SCWPlatform::Boot application domain added for zynqmp_fsbl
TRACE::2021-04-19.14:34:11::SCWPlatform::Generating the sources  .
TRACE::2021-04-19.14:34:11::SCWBDomain::Generating boot domain sources.
TRACE::2021-04-19.14:34:11::SCWBDomain:: Generating the zynqmp_fsbl Application.
TRACE::2021-04-19.14:34:11::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:11::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:11::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:11::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:11::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:11::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:11::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-19.14:34:11::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:11::SCWMssOS::mss does not exists at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:11::SCWMssOS::Creating sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:11::SCWMssOS::Adding the swdes entry, created swdb C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:11::SCWMssOS::updating the scw layer changes to swdes at   C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:11::SCWMssOS::Writing mss at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:11::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-04-19.14:34:11::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-04-19.14:34:12::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-04-19.14:34:12::SCWBDomain::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-04-19.14:34:17::SCWPlatform::Generating sources Done.
TRACE::2021-04-19.14:34:17::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-19.14:34:17::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-19.14:34:17::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-19.14:34:17::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-19.14:34:17::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:17::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:17::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:17::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:17::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:17::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:17::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:17::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:17::SCWPlatform::Boot application domain added for zynqmp_pmufw
TRACE::2021-04-19.14:34:17::SCWPlatform::Generating the sources  .
TRACE::2021-04-19.14:34:17::SCWBDomain::Generating boot domain sources.
TRACE::2021-04-19.14:34:17::SCWBDomain:: Generating the zynqmp_pmufw Application.
TRACE::2021-04-19.14:34:17::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:17::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:17::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:17::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:17::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:17::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:17::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:17::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:17::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:17::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:17::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||

TRACE::2021-04-19.14:34:17::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:17::SCWMssOS::mss does not exists at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:17::SCWMssOS::Creating sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:17::SCWMssOS::Adding the swdes entry, created swdb C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:17::SCWMssOS::updating the scw layer changes to swdes at   C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:17::SCWMssOS::Writing mss at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:17::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-04-19.14:34:17::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-04-19.14:34:18::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-04-19.14:34:18::SCWBDomain::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-04-19.14:34:21::SCWPlatform::Generating sources Done.
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss||

KEYINFO::2021-04-19.14:34:21::SCWMssOS::Could not open the swdb for C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
KEYINFO::2021-04-19.14:34:21::SCWMssOS::Could not open the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss is not found

TRACE::2021-04-19.14:34:21::SCWMssOS::Cleared the swdb table entry
KEYINFO::2021-04-19.14:34:21::SCWMssOS::Could not open the swdb for C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
KEYINFO::2021-04-19.14:34:21::SCWMssOS::Could not open the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss is not found

TRACE::2021-04-19.14:34:21::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-19.14:34:21::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-04-19.14:34:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:34:21::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:21::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-04-19.14:34:21::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:34:21::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:21::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:21::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:21::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:21::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:21::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:21::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:21::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:21::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:21::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:21::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:21::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"zynqmp_pmufw",
			"sysDefaultDom":	"",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"1eabbf09f3a75f5c722f1bc78f92423b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"deaa7ffae06fc037da7010e794988993",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-19.14:34:21::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-19.14:34:21::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-19.14:34:21::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-19.14:34:21::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:21::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:21::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:21::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:21::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:22::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:22::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:22::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:22::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:22::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:22::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:22::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:22::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:22::SCWMssOS::mss does not exists at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:22::SCWMssOS::Creating sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:22::SCWMssOS::Adding the swdes entry, created swdb C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:22::SCWMssOS::updating the scw layer changes to swdes at   C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:22::SCWMssOS::Writing mss at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:22::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-04-19.14:34:22::SCWMssOS::Picking up changes from newly written mss file into SCW Layer. 
TRACE::2021-04-19.14:34:22::SCWMssOS::Updated the changes from newly written mss file into SCW Layer. 
TRACE::2021-04-19.14:34:22::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-04-19.14:34:22::SCWMssOS::Forcing BSP Sources regeneration.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Running validate of swdbs.
KEYINFO::2021-04-19.14:34:25::SCWMssOS::Could not open the swdb for C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
KEYINFO::2021-04-19.14:34:25::SCWMssOS::Could not open the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
ERROR: [Hsi 55-1558] Software Design C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss is not found

TRACE::2021-04-19.14:34:25::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-19.14:34:25::SCWMssOS::Adding the swdes entry, mss present, able to open swdb C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-19.14:34:25::SCWMssOS::Writing the mss file completed C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"1eabbf09f3a75f5c722f1bc78f92423b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"deaa7ffae06fc037da7010e794988993",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6b0aea6646d4d3c2ad7bb9795b5a6aff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
LOG::2021-04-19.14:34:25::SCWPlatform::Started generating the artifacts platform zcu102_rxo
TRACE::2021-04-19.14:34:25::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-19.14:34:25::SCWPlatform::Started generating the artifacts for system configuration zcu102_rxo
LOG::2021-04-19.14:34:25::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-04-19.14:34:25::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-04-19.14:34:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-19.14:34:25::SCWDomain::Skipping the build for domain :  zynqmp_fsbl
LOG::2021-04-19.14:34:25::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-04-19.14:34:25::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-04-19.14:34:25::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-19.14:34:25::SCWDomain::Skipping the build for domain :  zynqmp_pmufw
LOG::2021-04-19.14:34:25::SCWSystem::Checking the domain standalone_domain
LOG::2021-04-19.14:34:25::SCWSystem::Not a boot domain 
LOG::2021-04-19.14:34:25::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-04-19.14:34:25::SCWDomain::Generating domain artifcats
TRACE::2021-04-19.14:34:25::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-19.14:34:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/qemu/
TRACE::2021-04-19.14:34:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/qemu/
TRACE::2021-04-19.14:34:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/standalone_domain/qemu/
TRACE::2021-04-19.14:34:25::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/standalone_domain/qemu/
TRACE::2021-04-19.14:34:25::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-04-19.14:34:25::SCWMssOS::Mss edits present, copying mssfile into export location C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-19.14:34:25::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-19.14:34:25::SCWDomain::Skipping the build for domain :  standalone_domain
TRACE::2021-04-19.14:34:25::SCWMssOS::skipping the bsp build ... 
TRACE::2021-04-19.14:34:25::SCWMssOS::Copying to export directory.
TRACE::2021-04-19.14:34:25::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-19.14:34:25::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
TRACE::2021-04-19.14:34:25::SCWMssOS:: Completed Standalone Artifacts creation 
LOG::2021-04-19.14:34:25::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-04-19.14:34:25::SCWSystem::Completed Processing the sysconfig zcu102_rxo
LOG::2021-04-19.14:34:25::SCWPlatform::Completed generating the artifacts for system configuration zcu102_rxo
TRACE::2021-04-19.14:34:25::SCWPlatform::Started preparing the platform 
TRACE::2021-04-19.14:34:25::SCWSystem::Writing the bif file for system config zcu102_rxo
TRACE::2021-04-19.14:34:25::SCWSystem::dir created 
TRACE::2021-04-19.14:34:25::SCWSystem::Writing the bif 
TRACE::2021-04-19.14:34:25::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-19.14:34:25::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-19.14:34:25::SCWPlatform::Completed generating the platform
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"1eabbf09f3a75f5c722f1bc78f92423b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"deaa7ffae06fc037da7010e794988993",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6b0aea6646d4d3c2ad7bb9795b5a6aff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-19.14:34:25::SCWPlatform::updated the xpfm file.
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"1eabbf09f3a75f5c722f1bc78f92423b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"deaa7ffae06fc037da7010e794988993",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone_domain",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6b0aea6646d4d3c2ad7bb9795b5a6aff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"1eabbf09f3a75f5c722f1bc78f92423b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"deaa7ffae06fc037da7010e794988993",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6b0aea6646d4d3c2ad7bb9795b5a6aff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:25::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:25::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:25::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:25::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:25::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_0
TRACE::2021-04-19.14:34:25::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:25::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:25::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:25::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"platFsblTarget":	"psu_cortexa53_0",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"1eabbf09f3a75f5c722f1bc78f92423b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"deaa7ffae06fc037da7010e794988993",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6b0aea6646d4d3c2ad7bb9795b5a6aff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
TRACE::2021-04-19.14:34:26::SCWPlatform::Clearing the existing platform
TRACE::2021-04-19.14:34:26::SCWSystem::Clearing the existing sysconfig
TRACE::2021-04-19.14:34:26::SCWBDomain::clearing the fsbl build
TRACE::2021-04-19.14:34:26::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:26::SCWBDomain::clearing the pmufw build
TRACE::2021-04-19.14:34:26::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:26::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:26::SCWSystem::Clearing the domains completed.
TRACE::2021-04-19.14:34:26::SCWPlatform::Clearing the opened hw db.
TRACE::2021-04-19.14:34:26::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:26::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:26::SCWPlatform:: Platform location is C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:26::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:26::SCWPlatform::Removing the HwDB with name C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:26::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:26::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:26::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:26::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:26::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:26::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:26::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened new HwDB with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWReader::Active system found as  zcu102_rxo
TRACE::2021-04-19.14:34:38::SCWReader::Handling sysconfig zcu102_rxo
TRACE::2021-04-19.14:34:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-19.14:34:38::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-04-19.14:34:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:34:38::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:38::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-19.14:34:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWReader::No isolation master present  
TRACE::2021-04-19.14:34:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-19.14:34:38::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-04-19.14:34:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:34:38::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-04-19.14:34:38::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:38::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-19.14:34:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWReader::No isolation master present  
TRACE::2021-04-19.14:34:38::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-19.14:34:38::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:38::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-19.14:34:38::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:34:38::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:38::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:38::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:38::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-19.14:34:38::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:38::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:38::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:38::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:38::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:38::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:38::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:34:38::SCWReader::No isolation master present  
TRACE::2021-04-19.14:34:47::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:47::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:47::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:47::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:47::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:47::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:47::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:47::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:47::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:47::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:47::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:47::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::In reload Mss file.
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-04-19.14:34:49::SCWMssOS::Could not open the swdb for system
KEYINFO::2021-04-19.14:34:49::SCWMssOS::Could not open the sw design at  system
ERROR: [Hsi 55-1558] Software Design system is not found

TRACE::2021-04-19.14:34:49::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-19.14:34:49::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-04-19.14:34:49::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:34:49::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:34:49::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:34:49::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:34:49::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:34:49::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:34:49::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:34:49::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:34:49::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:34:49::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:34:49::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:35:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:35:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:35:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:35:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:35:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:35:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::In reload Mss file.
TRACE::2021-04-19.14:35:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:35:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:35:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:35:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:35:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:35:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

KEYINFO::2021-04-19.14:35:08::SCWMssOS::Could not open the swdb for system_1
KEYINFO::2021-04-19.14:35:08::SCWMssOS::Could not open the sw design at  system_1
ERROR: [Hsi 55-1558] Software Design system_1 is not found

TRACE::2021-04-19.14:35:08::SCWMssOS::Cleared the swdb table entry
TRACE::2021-04-19.14:35:08::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system
TRACE::2021-04-19.14:35:08::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:35:08::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:35:08::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:35:08::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:35:08::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:35:08::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:35:08::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:35:08::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:35:08::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:35:08::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:35:08::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:35:08::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:35:08::SCWMssOS::Removing the swdes entry for  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
LOG::2021-04-19.14:38:37::SCWPlatform::Started generating the artifacts platform zcu102_rxo
TRACE::2021-04-19.14:38:37::SCWPlatform::Sanity checking of platform is completed
LOG::2021-04-19.14:38:37::SCWPlatform::Started generating the artifacts for system configuration zcu102_rxo
LOG::2021-04-19.14:38:37::SCWSystem::Checking the domain zynqmp_fsbl
LOG::2021-04-19.14:38:37::SCWSystem::Doing application build for :  zynqmp_fsbl
TRACE::2021-04-19.14:38:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-19.14:38:37::SCWDomain::Building the domain as part of full build :  zynqmp_fsbl
TRACE::2021-04-19.14:38:37::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:38:37::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:38:37::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:38:37::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:38:37::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:38:37::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:38:37::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:38:37::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:38:37::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:38:37::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:38:37::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:38:37::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:38:37::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:38:37::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:38:37::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-04-19.14:38:37::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:38:37::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:38:37::SCWBDomain::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp
TRACE::2021-04-19.14:38:37::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-19.14:38:37::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-19.14:38:37::SCWBDomain::System Command Ran  C:&  cd  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl & make 
TRACE::2021-04-19.14:38:39::SCWBDomain::make -C zynqmp_fsbl_bsp

TRACE::2021-04-19.14:38:39::SCWBDomain::make[1]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:38:39::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-19.14:38:39::SCWBDomain::cts"

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:38:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-19.14:38:39::SCWBDomain::jects"

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_4/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:38:39::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-19.14:38:39::SCWBDomain::cts"

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:38:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-19.14:38:39::SCWBDomain::jects"

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-04-19.14:38:39::SCWBDomain::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffa
TRACE::2021-04-19.14:38:39::SCWBDomain::t-lto-objects"

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-04-19.14:38:39::SCWBDomain::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-
TRACE::2021-04-19.14:38:39::SCWBDomain::lto-objects"

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:39::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:39::SCWBDomain::ects"

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:38:39::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-19.14:38:39::SCWBDomain::jects"

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:39::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:39::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-19.14:38:39::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-19.14:38:39::SCWBDomain::make -C psu_cortexa53_0/libsrc/dp14rxss_v6_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-04-19.14:38:39::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-04-19.14:38:39::SCWBDomain::bjects"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/dp14_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:38:40::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:38:40::SCWBDomain::ts"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:38:40::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-19.14:38:40::SCWBDomain::cts"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:38:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-19.14:38:40::SCWBDomain::jects"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:40::SCWBDomain::ects"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:40::SCWBDomain::ects"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/iic_v3_6/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:38:40::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:38:40::SCWBDomain::s"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iic_v3_6/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iic_v3_6/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:40::SCWBDomain::ects"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:38:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-19.14:38:40::SCWBDomain::jects"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-04-19.14:38:40::SCWBDomain::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-o
TRACE::2021-04-19.14:38:40::SCWBDomain::bjects"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:38:40::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-19.14:38:40::SCWBDomain::jects"

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-19.14:38:40::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-19.14:38:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:40::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:40::SCWBDomain::ects"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:41::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:41::SCWBDomain::ects"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:38:41::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:38:41::SCWBDomain::ts"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-04-19.14:38:41::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-04-19.14:38:41::SCWBDomain::-objects"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-19.14:38:41::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-04-19.14:38:41::SCWBDomain::objects"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:41::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:41::SCWBDomain::ects"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:41::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:41::SCWBDomain::ects"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:41::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:41::SCWBDomain::ects"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:41::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:41::SCWBDomain::ects"

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:41::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:41::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-19.14:38:41::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-19.14:38:41::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-04-19.14:38:41::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-04-19.14:38:41::SCWBDomain::to-objects"

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-19.14:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/vphy_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:38:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-19.14:38:42::SCWBDomain::cts"

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-19.14:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:38:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-19.14:38:42::SCWBDomain::cts"

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2021-04-19.14:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:38:42::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:38:42::SCWBDomain::ects"

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2021-04-19.14:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:38:42::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-19.14:38:42::SCWBDomain::cts"

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Include files for this library have already been copied."

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2021-04-19.14:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-19.14:38:42::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-04-19.14:38:42::SCWBDomain::objects"

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-19.14:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:38:42::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:38:42::SCWBDomain::ts"

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-19.14:38:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:38:42::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-19.14:38:42::SCWBDomain::"

TRACE::2021-04-19.14:38:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-19.14:38:42::SCWBDomain::"Compiling avbuf"

TRACE::2021-04-19.14:38:44::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:44::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-19.14:38:44::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-19.14:38:44::SCWBDomain::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:38:44::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:38:44::SCWBDomain::ts"

TRACE::2021-04-19.14:38:44::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:44::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-19.14:38:44::SCWBDomain::"Compiling axipmon"

TRACE::2021-04-19.14:38:46::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:46::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-19.14:38:46::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_4/src"

TRACE::2021-04-19.14:38:46::SCWBDomain::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:38:46::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-19.14:38:46::SCWBDomain::"

TRACE::2021-04-19.14:38:46::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:46::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-04-19.14:38:46::SCWBDomain::"Compiling canps"

TRACE::2021-04-19.14:38:48::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:48::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/canps_v3_4/src'

TRACE::2021-04-19.14:38:48::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-19.14:38:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:38:48::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:38:48::SCWBDomain::ts"

TRACE::2021-04-19.14:38:48::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:48::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-19.14:38:48::SCWBDomain::"Compiling clockps"

TRACE::2021-04-19.14:38:50::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:50::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-19.14:38:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-19.14:38:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-04-19.14:38:50::SCWBDomain::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-l
TRACE::2021-04-19.14:38:50::SCWBDomain::to-objects"

TRACE::2021-04-19.14:38:50::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:50::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-19.14:38:50::SCWBDomain::"Compiling coresightps_dcc"

TRACE::2021-04-19.14:38:51::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:51::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src'

TRACE::2021-04-19.14:38:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2021-04-19.14:38:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-04-19.14:38:51::SCWBDomain::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto
TRACE::2021-04-19.14:38:51::SCWBDomain::-objects"

TRACE::2021-04-19.14:38:51::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:51::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-04-19.14:38:51::SCWBDomain::"Compiling cpu_cortexa53"

TRACE::2021-04-19.14:38:51::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:51::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src'

TRACE::2021-04-19.14:38:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-19.14:38:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:38:51::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:38:51::SCWBDomain::s"

TRACE::2021-04-19.14:38:51::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:51::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-19.14:38:51::SCWBDomain::"Compiling csudma"

TRACE::2021-04-19.14:38:52::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:52::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-19.14:38:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-19.14:38:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:38:52::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:38:52::SCWBDomain::ts"

TRACE::2021-04-19.14:38:52::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:52::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-19.14:38:52::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-04-19.14:38:52::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:52::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-19.14:38:52::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-19.14:38:52::SCWBDomain::make -C psu_cortexa53_0/libsrc/dp14rxss_v6_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:38:52::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-19.14:38:52::SCWBDomain::cts"

TRACE::2021-04-19.14:38:52::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:52::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-19.14:38:52::SCWBDomain::"Compiling DisplayPort Receiver Subsystem"

TRACE::2021-04-19.14:38:55::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:55::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-19.14:38:55::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-19.14:38:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/dp14_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-19.14:38:55::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-04-19.14:38:55::SCWBDomain::

TRACE::2021-04-19.14:38:56::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:56::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-19.14:38:56::SCWBDomain::"Compiling dp"

TRACE::2021-04-19.14:38:58::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:58::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-19.14:38:58::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-19.14:38:58::SCWBDomain::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:38:58::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-19.14:38:58::SCWBDomain::"

TRACE::2021-04-19.14:38:58::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:58::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-19.14:38:58::SCWBDomain::"Compiling dpdma"

TRACE::2021-04-19.14:38:59::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:38:59::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-19.14:38:59::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-19.14:38:59::SCWBDomain::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:38:59::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:38:59::SCWBDomain::ts"

TRACE::2021-04-19.14:38:59::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:38:59::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-19.14:38:59::SCWBDomain::"Compiling emacps"

TRACE::2021-04-19.14:39:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:02::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-19.14:39:02::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-19.14:39:02::SCWBDomain::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:02::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:02::SCWBDomain::s"

TRACE::2021-04-19.14:39:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:02::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-19.14:39:02::SCWBDomain::"Compiling gpiops"

TRACE::2021-04-19.14:39:03::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:03::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-19.14:39:03::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-19.14:39:03::SCWBDomain::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:03::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:03::SCWBDomain::s"

TRACE::2021-04-19.14:39:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:04::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-19.14:39:04::SCWBDomain::"Compiling iicps"

TRACE::2021-04-19.14:39:06::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:06::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-19.14:39:06::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/iic_v3_6/src"

TRACE::2021-04-19.14:39:06::SCWBDomain::make -C psu_cortexa53_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2021-04-19.14:39:06::SCWBDomain::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:39:06::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:06::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/iic_v3_6/src'

TRACE::2021-04-19.14:39:06::SCWBDomain::"Compiling iic"

TRACE::2021-04-19.14:39:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:10::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/iic_v3_6/src'

TRACE::2021-04-19.14:39:10::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-19.14:39:10::SCWBDomain::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:10::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:10::SCWBDomain::s"

TRACE::2021-04-19.14:39:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:10::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-19.14:39:10::SCWBDomain::"Compiling ipipsu"

TRACE::2021-04-19.14:39:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:11::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-19.14:39:11::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-19.14:39:11::SCWBDomain::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:39:11::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:39:11::SCWBDomain::ts"

TRACE::2021-04-19.14:39:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:11::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-19.14:39:11::SCWBDomain::"Compiling pciepsu"

TRACE::2021-04-19.14:39:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:13::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-19.14:39:13::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-19.14:39:13::SCWBDomain::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:39:13::SCWBDomain::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obje
TRACE::2021-04-19.14:39:13::SCWBDomain::cts"

TRACE::2021-04-19.14:39:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:13::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-19.14:39:13::SCWBDomain::"Compiling qspipsu"

TRACE::2021-04-19.14:39:15::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:15::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-19.14:39:15::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-19.14:39:15::SCWBDomain::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:39:15::SCWBDomain::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objec
TRACE::2021-04-19.14:39:15::SCWBDomain::ts"

TRACE::2021-04-19.14:39:15::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:15::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-19.14:39:15::SCWBDomain::"Compiling resetps"

TRACE::2021-04-19.14:39:16::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:16::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-19.14:39:16::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-19.14:39:16::SCWBDomain::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:16::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:16::SCWBDomain::s"

TRACE::2021-04-19.14:39:16::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:16::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-19.14:39:16::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-04-19.14:39:17::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:17::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-19.14:39:17::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-19.14:39:17::SCWBDomain::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:17::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:17::SCWBDomain::s"

TRACE::2021-04-19.14:39:17::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:17::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-19.14:39:17::SCWBDomain::"Compiling scugic"

TRACE::2021-04-19.14:39:19::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:19::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/scugic_v4_2/src'

TRACE::2021-04-19.14:39:19::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-19.14:39:19::SCWBDomain::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-19.14:39:19::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-04-19.14:39:19::SCWBDomain::

TRACE::2021-04-19.14:39:19::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:19::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-19.14:39:19::SCWBDomain::"Compiling sdps"

TRACE::2021-04-19.14:39:21::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:21::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-19.14:39:21::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-19.14:39:21::SCWBDomain::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:39:21::SCWBDomain::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-ob
TRACE::2021-04-19.14:39:21::SCWBDomain::jects"

TRACE::2021-04-19.14:39:21::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:21::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-19.14:39:21::SCWBDomain::"Compiling standalone ARMv8 64 bit"

TRACE::2021-04-19.14:39:28::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:28::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-19.14:39:28::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-19.14:39:28::SCWBDomain::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:39:28::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:39:28::SCWBDomain::ects"

TRACE::2021-04-19.14:39:28::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:28::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-19.14:39:28::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-04-19.14:39:29::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:29::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-19.14:39:29::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-19.14:39:29::SCWBDomain::make -C psu_cortexa53_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:29::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:29::SCWBDomain::s"

TRACE::2021-04-19.14:39:29::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:29::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-19.14:39:29::SCWBDomain::"Compiling tmrctr"

TRACE::2021-04-19.14:39:32::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:32::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-19.14:39:32::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-19.14:39:32::SCWBDomain::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:32::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:32::SCWBDomain::s"

TRACE::2021-04-19.14:39:32::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:32::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-19.14:39:32::SCWBDomain::"Compiling ttcps"

TRACE::2021-04-19.14:39:33::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:33::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-19.14:39:33::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-19.14:39:33::SCWBDomain::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:33::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:33::SCWBDomain::s"

TRACE::2021-04-19.14:39:33::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:33::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-19.14:39:33::SCWBDomain::"Compiling uartps"

TRACE::2021-04-19.14:39:36::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:36::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-19.14:39:36::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-19.14:39:36::SCWBDomain::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:36::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:36::SCWBDomain::s"

TRACE::2021-04-19.14:39:36::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:36::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-19.14:39:36::SCWBDomain::"Compiling usbpsu"

TRACE::2021-04-19.14:39:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:40::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-19.14:39:40::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-19.14:39:40::SCWBDomain::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-19.14:39:40::SCWBDomain::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-
TRACE::2021-04-19.14:39:40::SCWBDomain::objects"

TRACE::2021-04-19.14:39:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:40::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-19.14:39:40::SCWBDomain::"Compiling video_common"

TRACE::2021-04-19.14:39:42::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:42::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-19.14:39:42::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-19.14:39:42::SCWBDomain::make -C psu_cortexa53_0/libsrc/vphy_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:39:42::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-19.14:39:42::SCWBDomain::"

TRACE::2021-04-19.14:39:42::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:42::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-19.14:39:42::SCWBDomain::"Compiling vphy"

TRACE::2021-04-19.14:39:48::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:48::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-19.14:39:48::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-19.14:39:48::SCWBDomain::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:39:48::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-19.14:39:48::SCWBDomain::"

TRACE::2021-04-19.14:39:48::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:48::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-19.14:39:48::SCWBDomain::"Compiling wdtps"

TRACE::2021-04-19.14:39:50::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:50::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-19.14:39:50::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilffs_v4_3/src"

TRACE::2021-04-19.14:39:50::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilffs_v4_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:39:50::SCWBDomain::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:39:50::SCWBDomain::s"

TRACE::2021-04-19.14:39:50::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:50::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-19.14:39:50::SCWBDomain::"Compiling XilFFs Library"

TRACE::2021-04-19.14:39:51::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:51::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilffs_v4_3/src'

TRACE::2021-04-19.14:39:51::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilpm_v3_1/src"

TRACE::2021-04-19.14:39:51::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilpm_v3_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:39:51::SCWBDomain::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects
TRACE::2021-04-19.14:39:51::SCWBDomain::"

TRACE::2021-04-19.14:39:51::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:51::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-04-19.14:39:51::SCWBDomain::"Compiling xilpm library"

TRACE::2021-04-19.14:39:53::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:53::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilpm_v3_1/src'

TRACE::2021-04-19.14:39:53::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/xilsecure_v4_2/src"

TRACE::2021-04-19.14:39:53::SCWBDomain::make -C psu_cortexa53_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:39:53::SCWBDomain::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-obj
TRACE::2021-04-19.14:39:53::SCWBDomain::ects"

TRACE::2021-04-19.14:39:53::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:53::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-19.14:39:53::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-04-19.14:39:55::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:55::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-19.14:39:55::SCWBDomain::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-19.14:39:55::SCWBDomain::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-19.14:39:55::SCWBDomain::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra -Os -flto -ffat-lto-objects"
TRACE::2021-04-19.14:39:55::SCWBDomain::

TRACE::2021-04-19.14:39:55::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqm
TRACE::2021-04-19.14:39:55::SCWBDomain::p_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-19.14:39:55::SCWBDomain::"Compiling zdma"

TRACE::2021-04-19.14:39:57::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:57::SCWBDomain::_fsbl_bsp/psu_cortexa53_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-19.14:39:57::SCWBDomain::'Finished building libraries'

TRACE::2021-04-19.14:39:57::SCWBDomain::make[1]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp
TRACE::2021-04-19.14:39:57::SCWBDomain::_fsbl_bsp'

TRACE::2021-04-19.14:39:57::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_qspi.c -
TRACE::2021-04-19.14:39:57::SCWBDomain::o xfsbl_qspi.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_csu_dma.
TRACE::2021-04-19.14:39:58::SCWBDomain::c -o xfsbl_csu_dma.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_nand.c -
TRACE::2021-04-19.14:39:58::SCWBDomain::o xfsbl_nand.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_sd.c -o 
TRACE::2021-04-19.14:39:58::SCWBDomain::xfsbl_sd.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:39:58::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_usb.c -o
TRACE::2021-04-19.14:39:58::SCWBDomain:: xfsbl_usb.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:39:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_hooks.c 
TRACE::2021-04-19.14:39:59::SCWBDomain::-o xfsbl_hooks.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:39:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_main.c -
TRACE::2021-04-19.14:39:59::SCWBDomain::o xfsbl_main.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:39:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_dfu_util
TRACE::2021-04-19.14:39:59::SCWBDomain::.c -o xfsbl_dfu_util.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:39:59::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_partitio
TRACE::2021-04-19.14:39:59::SCWBDomain::n_load.c -o xfsbl_partition_load.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_initiali
TRACE::2021-04-19.14:40:00::SCWBDomain::zation.c -o xfsbl_initialization.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:00::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_ddr_init
TRACE::2021-04-19.14:40:00::SCWBDomain::.c -o xfsbl_ddr_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:01::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_handoff.
TRACE::2021-04-19.14:40:01::SCWBDomain::c -o xfsbl_handoff.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c psu_init.c -o 
TRACE::2021-04-19.14:40:02::SCWBDomain::psu_init.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:02::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_board.c 
TRACE::2021-04-19.14:40:02::SCWBDomain::-o xfsbl_board.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc_dri
TRACE::2021-04-19.14:40:03::SCWBDomain::vers.c -o xfsbl_misc_drivers.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_bs.c -o 
TRACE::2021-04-19.14:40:03::SCWBDomain::xfsbl_bs.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_rsa_sha.
TRACE::2021-04-19.14:40:03::SCWBDomain::c -o xfsbl_rsa_sha.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:03::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_plpartit
TRACE::2021-04-19.14:40:03::SCWBDomain::ion_valid.c -o xfsbl_plpartition_valid.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_image_he
TRACE::2021-04-19.14:40:04::SCWBDomain::ader.c -o xfsbl_image_header.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_misc.c -
TRACE::2021-04-19.14:40:04::SCWBDomain::o xfsbl_misc.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_authenti
TRACE::2021-04-19.14:40:04::SCWBDomain::cation.c -o xfsbl_authentication.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:04::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_translat
TRACE::2021-04-19.14:40:04::SCWBDomain::ion_table.S -o xfsbl_translation_table.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:05::SCWBDomain::aarch64-none-elf-gcc -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects    -O2 -c -c xfsbl_exit.S -
TRACE::2021-04-19.14:40:05::SCWBDomain::o xfsbl_exit.o -Izynqmp_fsbl_bsp/psu_cortexa53_0/include -I.

TRACE::2021-04-19.14:40:05::SCWBDomain::aarch64-none-elf-gcc -o executable.elf  xfsbl_qspi.o  xfsbl_csu_dma.o  xfsbl_nand.o  xfsbl_sd.o  xfsbl_usb.o  xfsbl_hooks.o  xf
TRACE::2021-04-19.14:40:05::SCWBDomain::sbl_main.o  xfsbl_dfu_util.o  xfsbl_partition_load.o  xfsbl_initialization.o  xfsbl_ddr_init.o  xfsbl_handoff.o  psu_init.o  xf
TRACE::2021-04-19.14:40:05::SCWBDomain::sbl_board.o  xfsbl_misc_drivers.o  xfsbl_bs.o  xfsbl_rsa_sha.o  xfsbl_plpartition_valid.o  xfsbl_image_header.o  xfsbl_misc.o  
TRACE::2021-04-19.14:40:05::SCWBDomain::xfsbl_authentication.o  xfsbl_translation_table.o  xfsbl_exit.o -MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -f
TRACE::2021-04-19.14:40:05::SCWBDomain::fat-lto-objects    -Wl,--start-group,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilffs,-lxil,-lgcc,-lc,--end-group -Wl,--s
TRACE::2021-04-19.14:40:05::SCWBDomain::tart-group,-lxilsecure,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilpm,-lxil,-lgcc,-lc,--end-group                       
TRACE::2021-04-19.14:40:05::SCWBDomain::                                                                                                -n  -Wl,--gc-sections -Lzynqmp_
TRACE::2021-04-19.14:40:05::SCWBDomain::fsbl_bsp/psu_cortexa53_0/lib -Tlscript.ld

LOG::2021-04-19.14:40:10::SCWSystem::Checking the domain zynqmp_pmufw
LOG::2021-04-19.14:40:10::SCWSystem::Doing application build for :  zynqmp_pmufw
TRACE::2021-04-19.14:40:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-19.14:40:10::SCWDomain::Building the domain as part of full build :  zynqmp_pmufw
TRACE::2021-04-19.14:40:10::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:40:10::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:40:10::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:40:10::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:40:10::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:40:10::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:40:10::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:40:10::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:40:10::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:40:10::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:40:10::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:40:10::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:40:10::SCWBDomain::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp
TRACE::2021-04-19.14:40:10::SCWBDomain::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-19.14:40:10::SCWBDomain::Not a forced makefile updation, No changes are present. 
TRACE::2021-04-19.14:40:10::SCWBDomain::System Command Ran  C:&  cd  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw & make 
TRACE::2021-04-19.14:40:10::SCWBDomain::make -C zynqmp_pmufw_bsp

TRACE::2021-04-19.14:40:10::SCWBDomain::make[1]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:10::SCWBDomain::mp_pmufw_bsp'

TRACE::2021-04-19.14:40:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-19.14:40:10::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-19.14:40:10::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-19.14:40:10::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-19.14:40:10::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/canps_v3_4/src"

TRACE::2021-04-19.14:40:10::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_4/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-19.14:40:10::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-19.14:40:10::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-19.14:40:10::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:10::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:10::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2021-04-19.14:40:10::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:10::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:10::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-04-19.14:40:10::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-19.14:40:10::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/dp14rxss_v6_0/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-19.14:40:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-04-19.14:40:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/dp14_v7_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:11::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:11::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-19.14:40:11::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-19.14:40:11::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:11::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:11::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:11::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:11::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/iic_v3_6/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:11::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:11::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iic_v3_6/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iic_v3_6/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:11::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:11::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:11::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:11::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:11::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-19.14:40:11::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-19.14:40:11::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPIL
TRACE::2021-04-19.14:40:11::SCWBDomain::ER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ff
TRACE::2021-04-19.14:40:11::SCWBDomain::unction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:12::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:12::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:12::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:12::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMP
TRACE::2021-04-19.14:40:12::SCWBDomain::ILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -
TRACE::2021-04-19.14:40:12::SCWBDomain::ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[3]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[3]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-04-19.14:40:12::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-04-19.14:40:12::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:12::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:12::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:12::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:12::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-19.14:40:12::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-19.14:40:12::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "CO
TRACE::2021-04-19.14:40:12::SCWBDomain::MPILER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g
TRACE::2021-04-19.14:40:12::SCWBDomain:: -ffunction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-19.14:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/vphy_v1_10/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-19.14:40:13::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-19.14:40:13::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-19.14:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-19.14:40:13::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-19.14:40:13::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2021-04-19.14:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2021-04-19.14:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-04-19.14:40:13::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-04-19.14:40:13::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2021-04-19.14:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:13::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:13::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::"Running Make include in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-19.14:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-19.14:40:13::SCWBDomain::make -C psu_pmu_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-19.14:40:13::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-19.14:40:13::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-19.14:40:13::SCWBDomain::"Compiling avbuf"

TRACE::2021-04-19.14:40:16::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:16::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/avbuf_v2_3/src'

TRACE::2021-04-19.14:40:16::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-19.14:40:16::SCWBDomain::make -C psu_pmu_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:16::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:16::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:16::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:16::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-19.14:40:16::SCWBDomain::"Compiling axipmon"

TRACE::2021-04-19.14:40:18::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:18::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/axipmon_v6_8/src'

TRACE::2021-04-19.14:40:18::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/canps_v3_4/src"

TRACE::2021-04-19.14:40:18::SCWBDomain::make -C psu_pmu_0/libsrc/canps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-19.14:40:18::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-19.14:40:18::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:18::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:18::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-04-19.14:40:18::SCWBDomain::"Compiling canps"

TRACE::2021-04-19.14:40:19::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:19::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/canps_v3_4/src'

TRACE::2021-04-19.14:40:19::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-19.14:40:19::SCWBDomain::make -C psu_pmu_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:19::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:19::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:19::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:19::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-19.14:40:19::SCWBDomain::"Compiling clockps"

TRACE::2021-04-19.14:40:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:22::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/clockps_v1_2/src'

TRACE::2021-04-19.14:40:22::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/cpu_v2_11/src"

TRACE::2021-04-19.14:40:22::SCWBDomain::make -C psu_pmu_0/libsrc/cpu_v2_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-04-19.14:40:22::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-04-19.14:40:22::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-04-19.14:40:22::SCWBDomain::"Compiling cpu"

TRACE::2021-04-19.14:40:22::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:22::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/cpu_v2_11/src'

TRACE::2021-04-19.14:40:22::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-19.14:40:22::SCWBDomain::make -C psu_pmu_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:22::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:22::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:22::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-19.14:40:22::SCWBDomain::"Compiling csudma"

TRACE::2021-04-19.14:40:23::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:23::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/csudma_v1_6/src'

TRACE::2021-04-19.14:40:24::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-19.14:40:24::SCWBDomain::make -C psu_pmu_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:24::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:24::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:24::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-19.14:40:24::SCWBDomain::"Compiling ddrcpsu"

TRACE::2021-04-19.14:40:24::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:24::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ddrcpsu_v1_2/src'

TRACE::2021-04-19.14:40:24::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-19.14:40:24::SCWBDomain::make -C psu_pmu_0/libsrc/dp14rxss_v6_0/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-19.14:40:24::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-19.14:40:24::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:24::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:24::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-19.14:40:24::SCWBDomain::"Compiling DisplayPort Receiver Subsystem"

TRACE::2021-04-19.14:40:26::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:26::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dp14rxss_v6_0/src'

TRACE::2021-04-19.14:40:27::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-19.14:40:27::SCWBDomain::make -C psu_pmu_0/libsrc/dp14_v7_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-04-19.14:40:27::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-04-19.14:40:27::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:27::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:27::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-19.14:40:27::SCWBDomain::"Compiling dp"

TRACE::2021-04-19.14:40:29::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:29::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dp14_v7_3/src'

TRACE::2021-04-19.14:40:29::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-19.14:40:29::SCWBDomain::make -C psu_pmu_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-19.14:40:29::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-19.14:40:29::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:29::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:29::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-19.14:40:29::SCWBDomain::"Compiling dpdma"

TRACE::2021-04-19.14:40:30::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:30::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/dpdma_v1_2/src'

TRACE::2021-04-19.14:40:30::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-19.14:40:30::SCWBDomain::make -C psu_pmu_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:30::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:30::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:30::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:30::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-19.14:40:30::SCWBDomain::"Compiling emacps"

TRACE::2021-04-19.14:40:32::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:32::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/emacps_v3_11/src'

TRACE::2021-04-19.14:40:32::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-19.14:40:32::SCWBDomain::make -C psu_pmu_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:32::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:32::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:32::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:32::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-19.14:40:32::SCWBDomain::"Compiling gpiops"

TRACE::2021-04-19.14:40:33::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:33::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/gpiops_v3_7/src'

TRACE::2021-04-19.14:40:33::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-19.14:40:33::SCWBDomain::make -C psu_pmu_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:33::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:33::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:34::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:34::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-19.14:40:34::SCWBDomain::"Compiling iicps"

TRACE::2021-04-19.14:40:36::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:36::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iicps_v3_11/src'

TRACE::2021-04-19.14:40:36::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/iic_v3_6/src"

TRACE::2021-04-19.14:40:36::SCWBDomain::make -C psu_pmu_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAGS
TRACE::2021-04-19.14:40:36::SCWBDomain::=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction-
TRACE::2021-04-19.14:40:36::SCWBDomain::sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:36::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:36::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/iic_v3_6/src'

TRACE::2021-04-19.14:40:36::SCWBDomain::"Compiling iic"

TRACE::2021-04-19.14:40:39::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:39::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/iic_v3_6/src'

TRACE::2021-04-19.14:40:39::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-19.14:40:39::SCWBDomain::make -C psu_pmu_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:39::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:39::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:39::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:39::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-19.14:40:39::SCWBDomain::"Compiling ipipsu"

TRACE::2021-04-19.14:40:40::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:40::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ipipsu_v2_6/src'

TRACE::2021-04-19.14:40:40::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-19.14:40:40::SCWBDomain::make -C psu_pmu_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:40::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:40::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:40::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:40::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-19.14:40:40::SCWBDomain::"Compiling pciepsu"

TRACE::2021-04-19.14:40:41::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:41::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/pciepsu_v1_1/src'

TRACE::2021-04-19.14:40:41::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-19.14:40:41::SCWBDomain::make -C psu_pmu_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_
TRACE::2021-04-19.14:40:41::SCWBDomain::FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunc
TRACE::2021-04-19.14:40:41::SCWBDomain::tion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:41::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:41::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-19.14:40:41::SCWBDomain::"Compiling qspipsu"

TRACE::2021-04-19.14:40:43::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:43::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/qspipsu_v1_11/src'

TRACE::2021-04-19.14:40:43::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-19.14:40:43::SCWBDomain::make -C psu_pmu_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:40:43::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:40:43::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:43::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:43::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-19.14:40:43::SCWBDomain::"Compiling resetps"

TRACE::2021-04-19.14:40:44::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:44::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/resetps_v1_3/src'

TRACE::2021-04-19.14:40:44::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-19.14:40:44::SCWBDomain::make -C psu_pmu_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:44::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:44::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:44::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:44::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-19.14:40:44::SCWBDomain::"Compiling rtcpsu"

TRACE::2021-04-19.14:40:45::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:45::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/rtcpsu_v1_9/src'

TRACE::2021-04-19.14:40:45::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-19.14:40:45::SCWBDomain::make -C psu_pmu_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-04-19.14:40:45::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-04-19.14:40:45::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:45::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:45::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-19.14:40:45::SCWBDomain::"Compiling sdps"

TRACE::2021-04-19.14:40:47::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:47::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sdps_v3_9/src'

TRACE::2021-04-19.14:40:47::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-19.14:40:47::SCWBDomain::make -C psu_pmu_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILE
TRACE::2021-04-19.14:40:47::SCWBDomain::R_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffu
TRACE::2021-04-19.14:40:47::SCWBDomain::nction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:47::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:47::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-19.14:40:47::SCWBDomain::"Compiling standalone";

TRACE::2021-04-19.14:40:52::SCWBDomain::make[3]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-19.14:40:52::SCWBDomain::make[3]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:52::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src/profile'

TRACE::2021-04-19.14:40:52::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:52::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/standalone_v7_2/src'

TRACE::2021-04-19.14:40:52::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-19.14:40:52::SCWBDomain::make -C psu_pmu_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:40:52::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:40:52::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:52::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:52::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-19.14:40:52::SCWBDomain::"Compiling sysmonpsu"

TRACE::2021-04-19.14:40:54::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:54::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/sysmonpsu_v2_6/src'

TRACE::2021-04-19.14:40:54::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-19.14:40:54::SCWBDomain::make -C psu_pmu_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:54::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:54::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:54::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:54::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-19.14:40:54::SCWBDomain::"Compiling tmrctr"

TRACE::2021-04-19.14:40:56::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:56::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/tmrctr_v4_6/src'

TRACE::2021-04-19.14:40:56::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-19.14:40:56::SCWBDomain::make -C psu_pmu_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:56::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:56::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:56::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:56::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-19.14:40:56::SCWBDomain::"Compiling ttcps"

TRACE::2021-04-19.14:40:57::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:57::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/ttcps_v3_11/src'

TRACE::2021-04-19.14:40:57::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-19.14:40:57::SCWBDomain::make -C psu_pmu_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:57::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:57::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:57::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:57::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-19.14:40:57::SCWBDomain::"Compiling uartps"

TRACE::2021-04-19.14:40:59::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:40:59::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/uartps_v3_9/src'

TRACE::2021-04-19.14:40:59::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-19.14:40:59::SCWBDomain::make -C psu_pmu_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FL
TRACE::2021-04-19.14:40:59::SCWBDomain::AGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffuncti
TRACE::2021-04-19.14:40:59::SCWBDomain::on-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:40:59::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:40:59::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-19.14:40:59::SCWBDomain::"Compiling usbpsu"

TRACE::2021-04-19.14:41:02::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:02::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/usbpsu_v1_7/src'

TRACE::2021-04-19.14:41:02::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-19.14:41:02::SCWBDomain::make -C psu_pmu_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPI
TRACE::2021-04-19.14:41:02::SCWBDomain::LER_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -f
TRACE::2021-04-19.14:41:02::SCWBDomain::function-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:41:02::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:41:02::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-19.14:41:02::SCWBDomain::"Compiling video_common"

TRACE::2021-04-19.14:41:04::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:04::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/video_common_v4_9/src'

TRACE::2021-04-19.14:41:04::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-19.14:41:04::SCWBDomain::make -C psu_pmu_0/libsrc/vphy_v1_10/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-19.14:41:04::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-19.14:41:04::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:41:04::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:41:04::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-19.14:41:04::SCWBDomain::"Compiling vphy"

TRACE::2021-04-19.14:41:09::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:09::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/vphy_v1_10/src'

TRACE::2021-04-19.14:41:09::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-19.14:41:09::SCWBDomain::make -C psu_pmu_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLA
TRACE::2021-04-19.14:41:09::SCWBDomain::GS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunctio
TRACE::2021-04-19.14:41:09::SCWBDomain::n-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:41:09::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:41:09::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-19.14:41:09::SCWBDomain::"Compiling wdtps"

TRACE::2021-04-19.14:41:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/wdtps_v3_3/src'

TRACE::2021-04-19.14:41:10::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilfpga_v5_2/src"

TRACE::2021-04-19.14:41:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilfpga_v5_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:41:10::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:41:10::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:41:10::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:41:10::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-04-19.14:41:10::SCWBDomain::"Compiling xilfpga Library"

TRACE::2021-04-19.14:41:10::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:10::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilfpga_v5_2/src'

TRACE::2021-04-19.14:41:10::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilsecure_v4_2/src"

TRACE::2021-04-19.14:41:10::SCWBDomain::make -C psu_pmu_0/libsrc/xilsecure_v4_2/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER
TRACE::2021-04-19.14:41:10::SCWBDomain::_FLAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffun
TRACE::2021-04-19.14:41:10::SCWBDomain::ction-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:41:11::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:41:11::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-19.14:41:11::SCWBDomain::"Compiling XilSecure Library"

TRACE::2021-04-19.14:41:13::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:13::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilsecure_v4_2/src'

TRACE::2021-04-19.14:41:13::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/xilskey_v6_9/src"

TRACE::2021-04-19.14:41:13::SCWBDomain::make -C psu_pmu_0/libsrc/xilskey_v6_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_F
TRACE::2021-04-19.14:41:13::SCWBDomain::LAGS=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunct
TRACE::2021-04-19.14:41:13::SCWBDomain::ion-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:41:13::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:41:13::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-04-19.14:41:13::SCWBDomain::"Compiling Xilskey Library"

TRACE::2021-04-19.14:41:14::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:14::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/xilskey_v6_9/src'

TRACE::2021-04-19.14:41:14::SCWBDomain::"Running Make libs in psu_pmu_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-19.14:41:14::SCWBDomain::make -C psu_pmu_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=mb-gcc" "ASSEMBLER=mb-as" "ARCHIVER=mb-ar" "COMPILER_FLAG
TRACE::2021-04-19.14:41:14::SCWBDomain::S=  -O2 -c -mcpu=v9.2 -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul" "EXTRA_COMPILER_FLAGS=-g -ffunction
TRACE::2021-04-19.14:41:14::SCWBDomain::-sections -fdata-sections -Wall -Wextra -Os -flto -ffat-lto-objects"

TRACE::2021-04-19.14:41:14::SCWBDomain::make[2]: Entering directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynq
TRACE::2021-04-19.14:41:14::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-19.14:41:14::SCWBDomain::"Compiling zdma"

TRACE::2021-04-19.14:41:15::SCWBDomain::make[2]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:15::SCWBDomain::p_pmufw_bsp/psu_pmu_0/libsrc/zdma_v1_9/src'

TRACE::2021-04-19.14:41:15::SCWBDomain::'Finished building libraries'

TRACE::2021-04-19.14:41:15::SCWBDomain::make[1]: Leaving directory 'C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqm
TRACE::2021-04-19.14:41:15::SCWBDomain::p_pmufw_bsp'

TRACE::2021-04-19.14:41:15::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:15::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_clock.c -o pm_clock.o -Izynqmp_pmufw
TRACE::2021-04-19.14:41:15::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_proc.c -o pm_proc.o -Izynqmp_pmufw_b
TRACE::2021-04-19.14:41:16::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_csudma.c -o pm_csudma.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:16::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_em.c -o xpfw_mod_em.o -Izynqmp
TRACE::2021-04-19.14:41:16::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_main.c -o xpfw_main.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:16::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:16::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:16::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_power.c -o pm_power.o -Izynqmp_pmufw
TRACE::2021-04-19.14:41:16::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rpu.c -o xpfw_mod_rpu.o -Izynq
TRACE::2021-04-19.14:41:17::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gpp.c -o pm_gpp.o -Izynqmp_pmufw_bsp
TRACE::2021-04-19.14:41:17::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:17::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:17::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_hooks.c -o pm_hooks.o -Izynqmp_pmufw
TRACE::2021-04-19.14:41:17::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_util.c -o xpfw_util.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:18::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pll.c -o pm_pll.o -Izynqmp_pmufw_bsp
TRACE::2021-04-19.14:41:18::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_common.c -o xpfw_mod_common.o 
TRACE::2021-04-19.14:41:18::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_periph.c -o pm_periph.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:18::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:18::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:18::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c idle_hooks.c -o idle_hooks.o -Izynqmp_p
TRACE::2021-04-19.14:41:18::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_resets.c -o xpfw_resets.o -Izynqmp
TRACE::2021-04-19.14:41:19::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_core.c -o xpfw_core.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node.c -o pm_node.o -Izynqmp_pmufw_b
TRACE::2021-04-19.14:41:19::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:19::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:19::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_extern.c -o pm_extern.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:19::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_usb.c -o pm_usb.o -Izynqmp_pmufw_bsp
TRACE::2021-04-19.14:41:20::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_ultra96.c -o xpfw_mod_ultra96.
TRACE::2021-04-19.14:41:20::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_dap.c -o xpfw_mod_dap.o -Izynq
TRACE::2021-04-19.14:41:20::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:20::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:20::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_interrupts.c -o xpfw_interrupts.o 
TRACE::2021-04-19.14:41:20::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_ipi_manager.c -o xpfw_ipi_manager.
TRACE::2021-04-19.14:41:21::SCWBDomain::o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_crc.c -o xpfw_crc.o -Izynqmp_pmufw
TRACE::2021-04-19.14:41:21::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_user_startup.c -o xpfw_user_startu
TRACE::2021-04-19.14:41:21::SCWBDomain::p.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_stl.c -o xpfw_mod_stl.o -Izynq
TRACE::2021-04-19.14:41:21::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:21::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:21::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_callbacks.c -o pm_callbacks.o -Izynq
TRACE::2021-04-19.14:41:21::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_reset.c -o pm_reset.o -Izynqmp_pmufw
TRACE::2021-04-19.14:41:22::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_wdt.c -o xpfw_mod_wdt.o -Izynq
TRACE::2021-04-19.14:41:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_rom_interface.c -o xpfw_rom_interf
TRACE::2021-04-19.14:41:22::SCWBDomain::ace.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:22::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:22::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_rtc.c -o xpfw_mod_rtc.o -Izynq
TRACE::2021-04-19.14:41:22::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_sched.c -o xpfw_mod_sched.o -I
TRACE::2021-04-19.14:41:23::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_sram.c -o pm_sram.o -Izynqmp_pmufw_b
TRACE::2021-04-19.14:41:23::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_qspi.c -o pm_qspi.o -Izynqmp_pmufw_b
TRACE::2021-04-19.14:41:23::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:23::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:23::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_ddr.c -o pm_ddr.o -Izynqmp_pmufw_bsp
TRACE::2021-04-19.14:41:23::SCWBDomain::/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_pm.c -o xpfw_mod_pm.o -Izynqmp
TRACE::2021-04-19.14:41:24::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_platform.c -o xpfw_platform.o -Izy
TRACE::2021-04-19.14:41:24::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_pinctrl.c -o pm_pinctrl.o -Izynqmp_p
TRACE::2021-04-19.14:41:24::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:24::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:24::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_slave.c -o pm_slave.o -Izynqmp_pmufw
TRACE::2021-04-19.14:41:24::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_scheduler.c -o xpfw_scheduler.o -I
TRACE::2021-04-19.14:41:25::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_binding.c -o pm_binding.o -Izynqmp_p
TRACE::2021-04-19.14:41:25::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_events.c -o xpfw_events.o -Izynqmp
TRACE::2021-04-19.14:41:25::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_aib.c -o xpfw_aib.o -Izynqmp_pmufw
TRACE::2021-04-19.14:41:25::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:25::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:25::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_notifier.c -o pm_notifier.o -Izynqmp
TRACE::2021-04-19.14:41:25::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_gic_proxy.c -o pm_gic_proxy.o -Izynq
TRACE::2021-04-19.14:41:26::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_xpu.c -o xpfw_xpu.o -Izynqmp_pmufw
TRACE::2021-04-19.14:41:26::SCWBDomain::_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_core.c -o pm_core.o -Izynqmp_pmufw_b
TRACE::2021-04-19.14:41:26::SCWBDomain::sp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:26::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:26::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_config.c -o pm_config.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:26::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_system.c -o pm_system.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:27::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_mmio_access.c -o pm_mmio_access.o -I
TRACE::2021-04-19.14:41:27::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_node_reset.c -o pm_node_reset.o -Izy
TRACE::2021-04-19.14:41:27::SCWBDomain::nqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:27::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:27::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_requirement.c -o pm_requirement.o -I
TRACE::2021-04-19.14:41:27::SCWBDomain::zynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_module.c -o xpfw_module.o -Izynqmp
TRACE::2021-04-19.14:41:28::SCWBDomain::_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_restart.c -o xpfw_restart.o -Izynq
TRACE::2021-04-19.14:41:28::SCWBDomain::mp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_error_manager.c -o xpfw_error_mana
TRACE::2021-04-19.14:41:28::SCWBDomain::ger.o -Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:28::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:28::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_mod_legacy.c -o xpfw_mod_legacy.o 
TRACE::2021-04-19.14:41:28::SCWBDomain::-Izynqmp_pmufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c pm_master.c -o pm_master.o -Izynqmp_pmu
TRACE::2021-04-19.14:41:29::SCWBDomain::fw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:29::SCWBDomain::mb-gcc -MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-object
TRACE::2021-04-19.14:41:29::SCWBDomain::s    -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mxl-soft-mul -mcpu=v9.2 -c xpfw_start.S -o xpfw_start.o -Izynqmp_p
TRACE::2021-04-19.14:41:29::SCWBDomain::mufw_bsp/psu_pmu_0/include -I.

TRACE::2021-04-19.14:41:29::SCWBDomain::mb-gcc -o executable.elf  pm_clock.o  pm_proc.o  pm_csudma.o  xpfw_mod_em.o  xpfw_main.o  pm_power.o  xpfw_mod_rpu.o  pm_gpp.o 
TRACE::2021-04-19.14:41:29::SCWBDomain:: pm_hooks.o  xpfw_util.o  pm_pll.o  xpfw_mod_common.o  pm_periph.o  idle_hooks.o  xpfw_resets.o  xpfw_core.o  pm_node.o  pm_ext
TRACE::2021-04-19.14:41:29::SCWBDomain::ern.o  pm_usb.o  xpfw_mod_ultra96.o  xpfw_mod_dap.o  xpfw_interrupts.o  xpfw_ipi_manager.o  xpfw_crc.o  xpfw_user_startup.o  xp
TRACE::2021-04-19.14:41:29::SCWBDomain::fw_mod_stl.o  pm_callbacks.o  pm_reset.o  xpfw_mod_wdt.o  xpfw_rom_interface.o  xpfw_mod_rtc.o  xpfw_mod_sched.o  pm_sram.o  pm
TRACE::2021-04-19.14:41:29::SCWBDomain::_qspi.o  pm_ddr.o  xpfw_mod_pm.o  xpfw_platform.o  pm_pinctrl.o  pm_slave.o  xpfw_scheduler.o  pm_binding.o  xpfw_events.o  xpf
TRACE::2021-04-19.14:41:29::SCWBDomain::w_aib.o  pm_notifier.o  pm_gic_proxy.o  xpfw_xpu.o  pm_core.o  pm_config.o  pm_system.o  pm_mmio_access.o  pm_node_reset.o  pm_
TRACE::2021-04-19.14:41:29::SCWBDomain::requirement.o  xpfw_module.o  xpfw_restart.o  xpfw_error_manager.o  xpfw_mod_legacy.o  pm_master.o  xpfw_start.o -MMD -MP      
TRACE::2021-04-19.14:41:29::SCWBDomain::-mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects    -Wl,--start-grou
TRACE::2021-04-19.14:41:29::SCWBDomain::p,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilfpga,-lxil,-lgcc,-lc,--end-group -Wl,--start-group,-lxilsecure,-lxil,-lgcc
TRACE::2021-04-19.14:41:29::SCWBDomain::,-lc,--end-group -Wl,--start-group,-lxilskey,-lxil,-lgcc,-lc,--end-group                                                       
TRACE::2021-04-19.14:41:29::SCWBDomain::                                                                   -nostartfiles -Wl,--no-relax -Wl,--gc-sections -Lzynqmp_pmuf
TRACE::2021-04-19.14:41:29::SCWBDomain::w_bsp/psu_pmu_0/lib -Tlscript.ld

LOG::2021-04-19.14:41:33::SCWSystem::Checking the domain standalone_domain
LOG::2021-04-19.14:41:33::SCWSystem::Not a boot domain 
LOG::2021-04-19.14:41:33::SCWSystem::Started Processing the domain standalone_domain
TRACE::2021-04-19.14:41:33::SCWDomain::Generating domain artifcats
TRACE::2021-04-19.14:41:33::SCWMssOS::Generating standalone artifcats
TRACE::2021-04-19.14:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/qemu/
TRACE::2021-04-19.14:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/qemu/
TRACE::2021-04-19.14:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/standalone_domain/qemu/
TRACE::2021-04-19.14:41:33::SCWMssOS::Copying the qemu file from  C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt To C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/export/zcu102_rxo/sw/zcu102_rxo/standalone_domain/qemu/
TRACE::2021-04-19.14:41:33::SCWMssOS:: Copying the user libraries. 
TRACE::2021-04-19.14:41:33::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:41:33::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:41:33::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:41:33::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:41:33::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:41:33::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:41:33::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:41:33::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:41:33::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:41:33::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:41:33::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:41:33::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:41:33::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:41:33::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:41:33::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-19.14:41:33::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-19.14:41:33::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:41:33::SCWMssOS::Completed writing the mss file at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp
TRACE::2021-04-19.14:41:33::SCWMssOS::Mss edits present, copying mssfile into export location C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:41:33::SCWMssOS::bsp generated is upto date with the mss file. Skipping bsp generation.
TRACE::2021-04-19.14:41:33::SCWMssOS::BSP is already built. skipping the bsp build ... 
TRACE::2021-04-19.14:41:33::SCWDomain::Building the domain as part of full build :  standalone_domain
TRACE::2021-04-19.14:41:33::SCWMssOS::doing bsp build ... 
TRACE::2021-04-19.14:41:33::SCWMssOS::System Command Ran  C: & cd  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp & make 
TRACE::2021-04-19.14:41:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-19.14:41:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:41:33::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:33::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-19.14:41:33::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:41:33::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/canps_v3_4/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:41:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:41:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarc
TRACE::2021-04-19.14:41:34::SCWMssOS::h64-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch6
TRACE::2021-04-19.14:41:34::SCWMssOS::4-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:41:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dp14rxss_v6_0/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-04-19.14:41:34::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dp14_v7_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:41:34::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:41:34::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:41:34::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:34::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-19.14:41:34::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:34::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/iic_v3_6/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/iic_v3_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:41:35::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:41:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-non
TRACE::2021-04-19.14:41:35::SCWMssOS::e-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:41:35::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:35::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:41:35::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:35::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-19.14:41:35::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-04-19.14:41:35::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-19.14:41:36::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_6/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:41:36::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-04-19.14:41:36::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/vphy_v1_10/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:41:36::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:41:36::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make include in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s include  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:41:36::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/avbuf_v2_3/src"

TRACE::2021-04-19.14:41:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/avbuf_v2_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:41:36::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:36::SCWMssOS::"Compiling avbuf"

TRACE::2021-04-19.14:41:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/axipmon_v6_8/src"

TRACE::2021-04-19.14:41:38::SCWMssOS::make -C psu_cortexa53_0/libsrc/axipmon_v6_8/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:41:38::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:38::SCWMssOS::"Compiling axipmon"

TRACE::2021-04-19.14:41:39::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/canps_v3_4/src"

TRACE::2021-04-19.14:41:39::SCWMssOS::make -C psu_cortexa53_0/libsrc/canps_v3_4/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:41:39::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:39::SCWMssOS::"Compiling canps"

TRACE::2021-04-19.14:41:41::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/clockps_v1_2/src"

TRACE::2021-04-19.14:41:41::SCWMssOS::make -C psu_cortexa53_0/libsrc/clockps_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:41:41::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:41::SCWMssOS::"Compiling clockps"

TRACE::2021-04-19.14:41:43::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src"

TRACE::2021-04-19.14:41:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/coresightps_dcc_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64
TRACE::2021-04-19.14:41:43::SCWMssOS::-none-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:43::SCWMssOS::"Compiling coresightps_dcc"

TRACE::2021-04-19.14:41:43::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src"

TRACE::2021-04-19.14:41:43::SCWMssOS::make -C psu_cortexa53_0/libsrc/cpu_cortexa53_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-n
TRACE::2021-04-19.14:41:43::SCWMssOS::one-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:43::SCWMssOS::"Compiling cpu_cortexa53"

TRACE::2021-04-19.14:41:44::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/csudma_v1_6/src"

TRACE::2021-04-19.14:41:44::SCWMssOS::make -C psu_cortexa53_0/libsrc/csudma_v1_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:41:44::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:44::SCWMssOS::"Compiling csudma"

TRACE::2021-04-19.14:41:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src"

TRACE::2021-04-19.14:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/ddrcpsu_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:41:45::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:45::SCWMssOS::"Compiling ddrcpsu"

TRACE::2021-04-19.14:41:45::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dp14rxss_v6_0/src"

TRACE::2021-04-19.14:41:45::SCWMssOS::make -C psu_cortexa53_0/libsrc/dp14rxss_v6_0/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:41:45::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:45::SCWMssOS::"Compiling DisplayPort Receiver Subsystem"

TRACE::2021-04-19.14:41:48::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dp14_v7_3/src"

TRACE::2021-04-19.14:41:48::SCWMssOS::make -C psu_cortexa53_0/libsrc/dp14_v7_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-19.14:41:48::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:48::SCWMssOS::"Compiling dp"

TRACE::2021-04-19.14:41:50::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/dpdma_v1_2/src"

TRACE::2021-04-19.14:41:50::SCWMssOS::make -C psu_cortexa53_0/libsrc/dpdma_v1_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:41:50::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:50::SCWMssOS::"Compiling dpdma"

TRACE::2021-04-19.14:41:51::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/emacps_v3_11/src"

TRACE::2021-04-19.14:41:51::SCWMssOS::make -C psu_cortexa53_0/libsrc/emacps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:41:51::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:52::SCWMssOS::"Compiling emacps"

TRACE::2021-04-19.14:41:53::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/gpiops_v3_7/src"

TRACE::2021-04-19.14:41:53::SCWMssOS::make -C psu_cortexa53_0/libsrc/gpiops_v3_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:41:53::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:53::SCWMssOS::"Compiling gpiops"

TRACE::2021-04-19.14:41:55::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iicps_v3_11/src"

TRACE::2021-04-19.14:41:55::SCWMssOS::make -C psu_cortexa53_0/libsrc/iicps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:41:55::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:55::SCWMssOS::"Compiling iicps"

TRACE::2021-04-19.14:41:58::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/iic_v3_6/src"

TRACE::2021-04-19.14:41:58::SCWMssOS::make -C psu_cortexa53_0/libsrc/iic_v3_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-as
TRACE::2021-04-19.14:41:58::SCWMssOS::" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:41:58::SCWMssOS::"Compiling iic"

TRACE::2021-04-19.14:42:01::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ipipsu_v2_6/src"

TRACE::2021-04-19.14:42:01::SCWMssOS::make -C psu_cortexa53_0/libsrc/ipipsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:42:01::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:01::SCWMssOS::"Compiling ipipsu"

TRACE::2021-04-19.14:42:02::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/pciepsu_v1_1/src"

TRACE::2021-04-19.14:42:02::SCWMssOS::make -C psu_cortexa53_0/libsrc/pciepsu_v1_1/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:42:02::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:02::SCWMssOS::"Compiling pciepsu"

TRACE::2021-04-19.14:42:03::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/qspipsu_v1_11/src"

TRACE::2021-04-19.14:42:03::SCWMssOS::make -C psu_cortexa53_0/libsrc/qspipsu_v1_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-e
TRACE::2021-04-19.14:42:03::SCWMssOS::lf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:03::SCWMssOS::"Compiling qspipsu"

TRACE::2021-04-19.14:42:05::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/resetps_v1_3/src"

TRACE::2021-04-19.14:42:05::SCWMssOS::make -C psu_cortexa53_0/libsrc/resetps_v1_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-el
TRACE::2021-04-19.14:42:05::SCWMssOS::f-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:05::SCWMssOS::"Compiling resetps"

TRACE::2021-04-19.14:42:06::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/rtcpsu_v1_9/src"

TRACE::2021-04-19.14:42:06::SCWMssOS::make -C psu_cortexa53_0/libsrc/rtcpsu_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:42:06::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:06::SCWMssOS::"Compiling rtcpsu"

TRACE::2021-04-19.14:42:08::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/scugic_v4_2/src"

TRACE::2021-04-19.14:42:08::SCWMssOS::make -C psu_cortexa53_0/libsrc/scugic_v4_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:42:08::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:08::SCWMssOS::"Compiling scugic"

TRACE::2021-04-19.14:42:09::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sdps_v3_9/src"

TRACE::2021-04-19.14:42:09::SCWMssOS::make -C psu_cortexa53_0/libsrc/sdps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-19.14:42:09::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:09::SCWMssOS::"Compiling sdps"

TRACE::2021-04-19.14:42:11::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/standalone_v7_2/src"

TRACE::2021-04-19.14:42:11::SCWMssOS::make -C psu_cortexa53_0/libsrc/standalone_v7_2/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none
TRACE::2021-04-19.14:42:11::SCWMssOS::-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:11::SCWMssOS::"Compiling standalone ARMv8 64 bit"

TRACE::2021-04-19.14:42:17::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src"

TRACE::2021-04-19.14:42:17::SCWMssOS::make -C psu_cortexa53_0/libsrc/sysmonpsu_v2_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-
TRACE::2021-04-19.14:42:17::SCWMssOS::elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:18::SCWMssOS::"Compiling sysmonpsu"

TRACE::2021-04-19.14:42:19::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/tmrctr_v4_6/src"

TRACE::2021-04-19.14:42:19::SCWMssOS::make -C psu_cortexa53_0/libsrc/tmrctr_v4_6/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:42:19::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:19::SCWMssOS::"Compiling tmrctr"

TRACE::2021-04-19.14:42:21::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/ttcps_v3_11/src"

TRACE::2021-04-19.14:42:21::SCWMssOS::make -C psu_cortexa53_0/libsrc/ttcps_v3_11/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:42:21::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:21::SCWMssOS::"Compiling ttcps"

TRACE::2021-04-19.14:42:23::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/uartps_v3_9/src"

TRACE::2021-04-19.14:42:23::SCWMssOS::make -C psu_cortexa53_0/libsrc/uartps_v3_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:42:23::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:23::SCWMssOS::"Compiling uartps"

TRACE::2021-04-19.14:42:25::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/usbpsu_v1_7/src"

TRACE::2021-04-19.14:42:25::SCWMssOS::make -C psu_cortexa53_0/libsrc/usbpsu_v1_7/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf
TRACE::2021-04-19.14:42:25::SCWMssOS::-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:25::SCWMssOS::"Compiling usbpsu"

TRACE::2021-04-19.14:42:28::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/video_common_v4_9/src"

TRACE::2021-04-19.14:42:28::SCWMssOS::make -C psu_cortexa53_0/libsrc/video_common_v4_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-no
TRACE::2021-04-19.14:42:28::SCWMssOS::ne-elf-as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:29::SCWMssOS::"Compiling video_common"

TRACE::2021-04-19.14:42:30::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/vphy_v1_10/src"

TRACE::2021-04-19.14:42:30::SCWMssOS::make -C psu_cortexa53_0/libsrc/vphy_v1_10/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:42:30::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:30::SCWMssOS::"Compiling vphy"

TRACE::2021-04-19.14:42:36::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/wdtps_v3_3/src"

TRACE::2021-04-19.14:42:36::SCWMssOS::make -C psu_cortexa53_0/libsrc/wdtps_v3_3/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-
TRACE::2021-04-19.14:42:36::SCWMssOS::as" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:36::SCWMssOS::"Compiling wdtps"

TRACE::2021-04-19.14:42:37::SCWMssOS::"Running Make libs in psu_cortexa53_0/libsrc/zdma_v1_9/src"

TRACE::2021-04-19.14:42:37::SCWMssOS::make -C psu_cortexa53_0/libsrc/zdma_v1_9/src -s libs  "SHELL=CMD" "COMPILER=aarch64-none-elf-gcc" "ASSEMBLER=aarch64-none-elf-a
TRACE::2021-04-19.14:42:37::SCWMssOS::s" "ARCHIVER=aarch64-none-elf-ar" "COMPILER_FLAGS=  -O2 -c" "EXTRA_COMPILER_FLAGS=-g -Wall -Wextra"

TRACE::2021-04-19.14:42:37::SCWMssOS::"Compiling zdma"

TRACE::2021-04-19.14:42:39::SCWMssOS::'Finished building libraries'

TRACE::2021-04-19.14:42:39::SCWMssOS::Copying to export directory.
TRACE::2021-04-19.14:42:39::SCWMssOS:: Checking if to create the Supporting Applications
TRACE::2021-04-19.14:42:39::SCWMssOS:: No Linux domain exists, trying to generate FSBL 
LOG::2021-04-19.14:42:39::SCWSystem::Completed Processing the domain standalone_domain
LOG::2021-04-19.14:42:39::SCWSystem::Completed Processing the sysconfig zcu102_rxo
LOG::2021-04-19.14:42:39::SCWPlatform::Completed generating the artifacts for system configuration zcu102_rxo
TRACE::2021-04-19.14:42:39::SCWPlatform::Started preparing the platform 
TRACE::2021-04-19.14:42:39::SCWSystem::Writing the bif file for system config zcu102_rxo
TRACE::2021-04-19.14:42:39::SCWSystem::dir created 
TRACE::2021-04-19.14:42:39::SCWSystem::Writing the bif 
TRACE::2021-04-19.14:42:39::SCWPlatform::Started writing the spfm file 
TRACE::2021-04-19.14:42:39::SCWPlatform::Started writing the xpfm file 
TRACE::2021-04-19.14:42:39::SCWPlatform::Completed generating the platform
TRACE::2021-04-19.14:42:39::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:42:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:42:39::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:42:39::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:42:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:42:39::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:42:39::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-19.14:42:39::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-19.14:42:39::SCWMssOS::Commit changes completed.
TRACE::2021-04-19.14:42:39::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:42:39::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:42:39::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:42:39::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:42:39::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:42:39::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:42:39::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:42:39::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:42:39::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:42:39::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:42:39::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:42:39::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:42:39::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:42:39::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:42:39::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:42:39::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWWriter::formatted JSON is {
	"platformName":	"zcu102_rxo",
	"sprVersion":	"2.0",
	"mode":	"gui",
	"dsaType":	"Fixed",
	"platformDesc":	"zcu102_rxo",
	"platHandOff":	"C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/hw/dpss_zcu102_rx_wrapper.xsa",
	"platIntHandOff":	"<platformDir>/hw/dpss_zcu102_rx_wrapper.xsa",
	"deviceType":	"zynqMP",
	"platIsPrebuiltAutogen":	"false",
	"platIsNoBootBsp":	"false",
	"hasFsblMakeHasChanges":	"false",
	"hasPmufwMakeHasChanges":	"false",
	"fsblExtraCompilerFlags":	"-MMD -MP      -Wall -fmessage-length=0 -DARMA53_64 -Os -flto -ffat-lto-objects  ",
	"pmufwExtraCompilerFlags":	"-MMD -MP      -mlittle-endian -mxl-barrel-shift -mxl-pattern-compare -mcpu=v9.2 -mxl-soft-mul -Os -flto -ffat-lto-objects  ",
	"platPreBuiltFlag":	false,
	"platformSamplesDir":	"",
	"platActiveSys":	"zcu102_rxo",
	"systems":	[{
			"systemName":	"zcu102_rxo",
			"systemDesc":	"zcu102_rxo",
			"sysIsBootAutoGen":	"true",
			"systemDispName":	"zcu102_rxo",
			"sysActiveDom":	"standalone_domain",
			"sysDefaultDom":	"standalone_domain",
			"domains":	[{
					"domainName":	"zynqmp_fsbl",
					"domainDispName":	"zynqmp_fsbl",
					"domainDesc":	"FSBL Application BSP - Auto Generated.",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"1eabbf09f3a75f5c722f1bc78f92423b",
					"compatibleApp":	"zynqmp_fsbl",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilffs:4.3", "xilsecure:4.2", "xilpm:3.1"],
					"libOptions":	{
						"standalone":	{
							"zynqmp_fsbl_bsp":	"true",
							"libOptionNames":	["zynqmp_fsbl_bsp"]
						},
						"xilffs":	{
							"read_only":	"true",
							"use_mkfs":	"false",
							"libOptionNames":	["read_only", "use_mkfs"]
						},
						"libsContainingOptions":	["standalone", "xilffs"]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"zynqmp_pmufw",
					"domainDispName":	"zynqmp_pmufw",
					"domainDesc":	"PMUFW Application BSP - Auto Generated.",
					"processors":	"psu_pmu_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"debugEnable":	"",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"deaa7ffae06fc037da7010e794988993",
					"compatibleApp":	"zynqmp_pmufw",
					"domType":	"bootDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	["xilfpga:5.2", "xilsecure:4.2", "xilskey:6.9"],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}, {
					"domainName":	"standalone_domain",
					"domainDispName":	"standalone on psu_cortexa53_0",
					"domainDesc":	"standalone_domain",
					"processors":	"psu_cortexa53_0",
					"os":	"standalone",
					"sdxOs":	"standalone",
					"qemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt",
					"qemuData":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/",
					"pmuQemuArgs":	"C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt",
					"debugEnable":	"False",
					"domRuntimes":	["cpp"],
					"swRepo":	"",
					"mssOsVer":	"7.2",
					"mssFile":	"",
					"md5Digest":	"6b0aea6646d4d3c2ad7bb9795b5a6aff",
					"compatibleApp":	"",
					"domType":	"mssDomain",
					"arch":	"64-bit",
					"appSettings":	{
						"appCompilerFlags":	"",
						"appLinkerFlags":	""
					},
					"addedLibs":	[],
					"libOptions":	{
						"libsContainingOptions":	[]
					},
					"prebuiltLibs":	{
						"prebuiltIncPath":	[],
						"prebuiltLibPath":	[]
					},
					"isolation":	{
					}
				}]
		}]
}
KEYINFO::2021-04-19.14:42:39::SCWPlatform::updated the xpfm file.
TRACE::2021-04-19.14:42:39::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-19.14:42:39::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-19.14:42:39::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-19.14:42:39::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:42:39::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper_1
TRACE::2021-04-19.14:42:39::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-19.14:42:39::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-19.14:42:39::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-19.14:42:39::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:40::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:40::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:40::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:43::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:43::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:43::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:43::SCWPlatform::Do not have an existing db opened. 
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened new HwDB with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWReader::Active system found as  zcu102_rxo
TRACE::2021-04-20.10:51:54::SCWReader::Handling sysconfig zcu102_rxo
TRACE::2021-04-20.10:51:54::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-20.10:51:54::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-20.10:51:54::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-20.10:51:54::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWReader::Boot application domain added for zynqmp_fsbl
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::DEBUG:  swdes dump  
TRACE::2021-04-20.10:51:54::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss with des name system
TRACE::2021-04-20.10:51:54::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-20.10:51:54::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS:: library already available in sw design:  xilffs:4.3
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS:: library already available in sw design:  xilpm:3.1
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:54::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:54::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:54::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:54::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:54::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:54::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-20.10:51:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-20.10:51:55::SCWMssOS::Commit changes completed.
TRACE::2021-04-20.10:51:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-20.10:51:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWReader::No isolation master present  
TRACE::2021-04-20.10:51:55::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-20.10:51:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-20.10:51:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-20.10:51:55::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWReader::Boot application domain added for zynqmp_pmufw
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||

TRACE::2021-04-20.10:51:55::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss with des name system_0
TRACE::2021-04-20.10:51:55::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-20.10:51:55::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS:: library already available in sw design:  xilfpga:5.2
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS:: library already available in sw design:  xilsecure:4.2
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS:: library already available in sw design:  xilskey:6.9
TRACE::2021-04-20.10:51:55::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-20.10:51:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-20.10:51:55::SCWMssOS::Commit changes completed.
TRACE::2021-04-20.10:51:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-20.10:51:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWReader::No isolation master present  
TRACE::2021-04-20.10:51:55::SCWDomain::checking for install qemu data   : 
TRACE::2021-04-20.10:51:55::SCWDomain:: Using the QEMU Data from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/
TRACE::2021-04-20.10:51:55::SCWDomain:: Using the QEMU args  from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/qemu_args.txt
TRACE::2021-04-20.10:51:55::SCWDomain:: Using the PMUQEMU args from install at  : C:/Xilinx/Vitis/2020.1/data/emulation/platforms/zynqmp/qemu/pmu_args.txt
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-20.10:51:55::SCWMssOS::No sw design opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::mss exists loading the mss file  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Opened the sw design from mss  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Adding the swdes entry C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss with des name system_1
TRACE::2021-04-20.10:51:55::SCWMssOS::updating the scw layer about changes
TRACE::2021-04-20.10:51:55::SCWMssOS::Opened the sw design.  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Saving the mss changes C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::Found a swdesign opened with the mssfile.
TRACE::2021-04-20.10:51:55::SCWMssOS::Completed writemss as part of save.
TRACE::2021-04-20.10:51:55::SCWMssOS::Commit changes completed.
TRACE::2021-04-20.10:51:55::SCWReader::Adding prebuilt librarypaths as   
TRACE::2021-04-20.10:51:55::SCWReader::Adding prebuilt incpaths  as   
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to open the hw design at C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA given C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA absoulate path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform::DSA directory C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw
TRACE::2021-04-20.10:51:55::SCWPlatform:: Platform Path C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/hw/dpss_zcu102_rx_wrapper.xsa
TRACE::2021-04-20.10:51:55::SCWPlatform:: Unique name xilinx:zcu102::0.0
TRACE::2021-04-20.10:51:55::SCWPlatform::Trying to set the existing hwdb with name dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Opened existing hwdb dpss_zcu102_rx_wrapper
TRACE::2021-04-20.10:51:55::SCWPlatform::Found the Hw Db part of the input DSA
TRACE::2021-04-20.10:51:55::SCWMssOS::Checking the sw design at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWMssOS::DEBUG:  swdes dump  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss|system_1||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_fsbl/zynqmp_fsbl_bsp/system.mss|system||
C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/zynqmp_pmufw/zynqmp_pmufw_bsp/system.mss|system_0||

TRACE::2021-04-20.10:51:55::SCWMssOS::Sw design exists and opened at  C:/Projects/Xilinx/DisplayPort/DisplayPort_1_4_ss2_1_rx_ex_v2020p1/sw/zcu102_rxo/psu_cortexa53_0/standalone_domain/bsp/system.mss
TRACE::2021-04-20.10:51:55::SCWReader::No isolation master present  
