INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 4A More Adders/Labassignment5.srcs/sources_1/new/carry_select_adder.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module ripple_adder_4bit
INFO: [VRFC 10-311] analyzing module multiplexer2to1
INFO: [VRFC 10-311] analyzing module carry_select_adder
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 4A More Adders/Labassignment5.srcs/sim_1/new/select_adder_tb.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module select_adder_tb
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/birud/OneDrive - iitgn.ac.in/github/Digital-Systems/Lab codes/Labassignment - 4A More Adders/Labassignment5.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
