// ==============================================================
// RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
// Version: 2015.1
// Copyright (C) 2015 Xilinx Inc. All rights reserved.
// 
// ===========================================================

`timescale 1 ns / 1 ps 

module tcp_slowrttoe_probe_timer (
        ap_clk,
        ap_rst,
        ap_start,
        ap_done,
        ap_idle,
        ap_ready,
        rxEng2timer_clearProbeTimer_V_s_dout,
        rxEng2timer_clearProbeTimer_V_s_empty_n,
        rxEng2timer_clearProbeTimer_V_s_read,
        txEng2timer_setProbeTimer_V_V_dout,
        txEng2timer_setProbeTimer_V_V_empty_n,
        txEng2timer_setProbeTimer_V_V_read,
        probeTimer2eventEng_setEvent_V_din,
        probeTimer2eventEng_setEvent_V_full_n,
        probeTimer2eventEng_setEvent_V_write,
        ap_ce,
        txEng2timer_setProbeTimer_V_V_blk_n,
        rxEng2timer_clearProbeTimer_V_s_blk_n,
        probeTimer2eventEng_setEvent_V_blk_n
);

parameter    ap_const_logic_1 = 1'b1;
parameter    ap_const_logic_0 = 1'b0;
parameter    ap_ST_pp0_stg0_fsm_0 = 1'b1;
parameter    ap_const_lv32_0 = 32'b00000000000000000000000000000000;
parameter    ap_const_lv1_1 = 1'b1;
parameter    ap_const_lv1_0 = 1'b0;
parameter    ap_const_lv16_0 = 16'b0000000000000000;
parameter    ap_const_lv36_8000BEBC2 = 36'b100000000000000010111110101111000010;
parameter    ap_const_lv36_0 = 36'b000000000000000000000000000000000000;
parameter    ap_const_lv16_1 = 16'b1;
parameter    ap_const_lv16_64 = 16'b1100100;
parameter    ap_const_lv16_FFFF = 16'b1111111111111111;
parameter    ap_const_lv32_23 = 32'b100011;
parameter    ap_const_lv35_0 = 35'b00000000000000000000000000000000000;
parameter    ap_const_lv35_7FFFFFFFF = 35'b11111111111111111111111111111111111;
parameter    ap_const_lv32_22 = 32'b100010;
parameter    ap_const_lv3_0 = 3'b000;
parameter    ap_true = 1'b1;

input   ap_clk;
input   ap_rst;
input   ap_start;
output   ap_done;
output   ap_idle;
output   ap_ready;
input  [15:0] rxEng2timer_clearProbeTimer_V_s_dout;
input   rxEng2timer_clearProbeTimer_V_s_empty_n;
output   rxEng2timer_clearProbeTimer_V_s_read;
input  [15:0] txEng2timer_setProbeTimer_V_V_dout;
input   txEng2timer_setProbeTimer_V_V_empty_n;
output   txEng2timer_setProbeTimer_V_V_read;
output  [53:0] probeTimer2eventEng_setEvent_V_din;
input   probeTimer2eventEng_setEvent_V_full_n;
output   probeTimer2eventEng_setEvent_V_write;
input   ap_ce;
output   txEng2timer_setProbeTimer_V_V_blk_n;
output   rxEng2timer_clearProbeTimer_V_s_blk_n;
output   probeTimer2eventEng_setEvent_V_blk_n;

reg ap_done;
reg ap_idle;
reg ap_ready;
reg rxEng2timer_clearProbeTimer_V_s_read;
reg txEng2timer_setProbeTimer_V_V_read;
reg probeTimer2eventEng_setEvent_V_write;
reg txEng2timer_setProbeTimer_V_V_blk_n;
reg rxEng2timer_clearProbeTimer_V_s_blk_n;
reg probeTimer2eventEng_setEvent_V_blk_n;
(* fsm_encoding = "none" *) reg   [0:0] ap_CS_fsm = 1'b1;
reg    ap_sig_cseq_ST_pp0_stg0_fsm_0;
reg    ap_sig_bdd_19;
wire    ap_reg_ppiten_pp0_it0;
reg    ap_reg_ppiten_pp0_it1 = 1'b0;
reg    ap_reg_ppiten_pp0_it2 = 1'b0;
reg    ap_reg_ppiten_pp0_it3 = 1'b0;
wire   [0:0] tmp_128_nbreadreq_fu_102_p3;
wire   [0:0] tmp_129_nbreadreq_fu_110_p3;
reg    ap_sig_bdd_69;
reg   [0:0] pt_WaitForWrite_load_reg_341;
reg   [0:0] ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2;
reg   [0:0] tmp_128_reg_350;
reg   [0:0] ap_reg_ppstg_tmp_128_reg_350_pp0_it2;
reg   [0:0] tmp_520_reg_373;
wire   [0:0] tmp_130_nbwritereq_fu_130_p3;
wire   [0:0] brmerge_fu_306_p2;
reg    ap_sig_bdd_96;
reg   [0:0] pt_WaitForWrite = 1'b0;
reg   [15:0] pt_updSessionID_V = 16'b0000000000000000;
reg   [15:0] pt_prevSessionID_V = 16'b0000000000000000;
reg   [6:0] probeTimerTable_address0;
reg    probeTimerTable_ce0;
reg    probeTimerTable_we0;
wire   [35:0] probeTimerTable_d0;
wire   [35:0] probeTimerTable_q0;
wire   [6:0] probeTimerTable_address1;
reg    probeTimerTable_ce1;
reg    probeTimerTable_we1;
reg   [35:0] probeTimerTable_d1;
reg   [15:0] pt_currSessionID_V = 16'b0000000000000000;
reg   [15:0] tmp_sessionID_V_reg_170;
reg   [15:0] ap_reg_ppstg_tmp_sessionID_V_reg_170_pp0_it1;
reg   [15:0] ap_reg_ppstg_tmp_sessionID_V_reg_170_pp0_it2;
reg   [0:0] ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it1;
reg   [15:0] pt_updSessionID_V_load_reg_345;
reg   [0:0] ap_reg_ppstg_tmp_128_reg_350_pp0_it1;
wire   [0:0] tmp_fu_256_p2;
reg   [0:0] tmp_reg_357;
reg   [6:0] probeTimerTable_addr_1_reg_361;
reg   [6:0] ap_reg_ppstg_probeTimerTable_addr_1_reg_361_pp0_it2;
reg   [35:0] probeTimerTable_load_reg_367;
wire   [15:0] ap_reg_phiprechg_tmp_sessionID_V_reg_170pp0_it0;
reg   [15:0] tmp_sessionID_V_phi_fu_173_p4;
wire   [0:0] ap_reg_phiprechg_fastResume_reg_181pp0_it0;
reg   [0:0] ap_reg_phiprechg_fastResume_reg_181pp0_it1;
reg   [0:0] ap_reg_phiprechg_fastResume_reg_181pp0_it2;
reg   [0:0] ap_reg_phiprechg_fastResume_reg_181pp0_it3;
wire   [63:0] tmp_171_fu_280_p1;
wire   [63:0] tmp_s_fu_285_p1;
wire   [15:0] tmp_168_fu_268_p2;
wire   [15:0] p_tmp_s_fu_224_p3;
wire   [35:0] probeTimerTable_time_V_addr_s_fu_318_p5;
wire   [15:0] tmp_169_fu_212_p2;
wire   [0:0] tmp_170_fu_218_p2;
wire   [34:0] tmp_521_fu_297_p1;
wire   [0:0] tmp_172_fu_300_p2;
wire   [34:0] tmp_173_fu_312_p2;
reg   [0:0] ap_NS_fsm;
reg    ap_sig_pprstidle_pp0;
reg    ap_sig_bdd_176;
reg    ap_sig_bdd_57;
reg    ap_sig_bdd_105;
reg    ap_sig_bdd_161;
reg    ap_sig_bdd_200;
reg    ap_sig_bdd_185;
reg    ap_sig_bdd_327;
reg    ap_sig_bdd_65;
reg    ap_sig_bdd_210;
reg    ap_sig_bdd_53;
reg    ap_sig_bdd_221;


tcp_slowrttoe_probe_timer_probeTimerTable #(
    .DataWidth( 36 ),
    .AddressRange( 100 ),
    .AddressWidth( 7 ))
probeTimerTable_U(
    .clk( ap_clk ),
    .reset( ap_rst ),
    .address0( probeTimerTable_address0 ),
    .ce0( probeTimerTable_ce0 ),
    .we0( probeTimerTable_we0 ),
    .d0( probeTimerTable_d0 ),
    .q0( probeTimerTable_q0 ),
    .address1( probeTimerTable_address1 ),
    .ce1( probeTimerTable_ce1 ),
    .we1( probeTimerTable_we1 ),
    .d1( probeTimerTable_d1 )
);



/// the current state (ap_CS_fsm) of the state machine. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_CS_fsm
    if (ap_rst == 1'b1) begin
        ap_CS_fsm <= ap_ST_pp0_stg0_fsm_0;
    end else begin
        ap_CS_fsm <= ap_NS_fsm;
    end
end

/// ap_reg_ppiten_pp0_it1 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it1
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it1 <= ap_const_logic_0;
    end else begin
        if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96) | ~(ap_const_logic_1 == ap_ce)))) begin
            ap_reg_ppiten_pp0_it1 <= ap_reg_ppiten_pp0_it0;
        end
    end
end

/// ap_reg_ppiten_pp0_it2 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it2
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it2 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it2 <= ap_reg_ppiten_pp0_it1;
        end
    end
end

/// ap_reg_ppiten_pp0_it3 assign process. ///
always @ (posedge ap_clk)
begin : ap_ret_ap_reg_ppiten_pp0_it3
    if (ap_rst == 1'b1) begin
        ap_reg_ppiten_pp0_it3 <= ap_const_logic_0;
    end else begin
        if (~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96) | ~(ap_const_logic_1 == ap_ce))) begin
            ap_reg_ppiten_pp0_it3 <= ap_reg_ppiten_pp0_it2;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_105) begin
        if (ap_sig_bdd_57) begin
            ap_reg_phiprechg_fastResume_reg_181pp0_it1 <= ap_const_lv1_1;
        end else if (ap_sig_bdd_176) begin
            ap_reg_phiprechg_fastResume_reg_181pp0_it1 <= ap_const_lv1_0;
        end else if ((ap_true == ap_true)) begin
            ap_reg_phiprechg_fastResume_reg_181pp0_it1 <= ap_reg_phiprechg_fastResume_reg_181pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_105) begin
        if (ap_sig_bdd_210) begin
            pt_WaitForWrite <= ap_const_lv1_0;
        end else if (ap_sig_bdd_65) begin
            pt_WaitForWrite <= ap_const_lv1_1;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_105) begin
        if (~(pt_WaitForWrite == ap_const_lv1_0)) begin
            pt_prevSessionID_V <= tmp_168_fu_268_p2;
        end else if (ap_sig_bdd_53) begin
            pt_prevSessionID_V <= tmp_sessionID_V_phi_fu_173_p4;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (ap_sig_bdd_105) begin
        if (ap_sig_bdd_57) begin
            tmp_sessionID_V_reg_170 <= rxEng2timer_clearProbeTimer_V_s_dout;
        end else if (ap_sig_bdd_176) begin
            tmp_sessionID_V_reg_170 <= pt_currSessionID_V;
        end else if ((ap_true == ap_true)) begin
            tmp_sessionID_V_reg_170 <= ap_reg_phiprechg_tmp_sessionID_V_reg_170pp0_it0;
        end
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_fastResume_reg_181pp0_it2 <= ap_reg_phiprechg_fastResume_reg_181pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_phiprechg_fastResume_reg_181pp0_it3 <= ap_reg_phiprechg_fastResume_reg_181pp0_it2;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_ppstg_probeTimerTable_addr_1_reg_361_pp0_it2 <= probeTimerTable_addr_1_reg_361;
        ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2 <= ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it1;
        ap_reg_ppstg_tmp_128_reg_350_pp0_it2 <= ap_reg_ppstg_tmp_128_reg_350_pp0_it1;
        ap_reg_ppstg_tmp_sessionID_V_reg_170_pp0_it2 <= ap_reg_ppstg_tmp_sessionID_V_reg_170_pp0_it1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it1 <= pt_WaitForWrite_load_reg_341;
        ap_reg_ppstg_tmp_128_reg_350_pp0_it1 <= tmp_128_reg_350;
        ap_reg_ppstg_tmp_sessionID_V_reg_170_pp0_it1 <= tmp_sessionID_V_reg_170;
        pt_WaitForWrite_load_reg_341 <= pt_WaitForWrite;
        pt_updSessionID_V_load_reg_345 <= pt_updSessionID_V;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == pt_WaitForWrite_load_reg_341) & (ap_const_lv1_0 == tmp_128_reg_350))) begin
        probeTimerTable_addr_1_reg_361 <= tmp_171_fu_280_p1;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if ((~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it1) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it1))) begin
        probeTimerTable_load_reg_367 <= probeTimerTable_q0;
        tmp_520_reg_373 <= probeTimerTable_q0[ap_const_lv32_23];
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & (ap_const_lv1_0 == tmp_129_nbreadreq_fu_110_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        pt_currSessionID_V <= p_tmp_s_fu_224_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (pt_WaitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        pt_updSessionID_V <= txEng2timer_setProbeTimer_V_V_dout;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (pt_WaitForWrite == ap_const_lv1_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        tmp_128_reg_350 <= tmp_128_nbreadreq_fu_102_p3;
    end
end

/// assign process. ///
always @(posedge ap_clk)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce) & ~(pt_WaitForWrite == ap_const_lv1_0))) begin
        tmp_reg_357 <= tmp_fu_256_p2;
    end
end

/// ap_done assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or ap_sig_bdd_96 or ap_ce)
begin
    if (((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce)))) begin
        ap_done = ap_const_logic_1;
    end else begin
        ap_done = ap_const_logic_0;
    end
end

/// ap_idle assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2 or ap_reg_ppiten_pp0_it3)
begin
    if ((~(ap_const_logic_1 == ap_start) & (ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it3))) begin
        ap_idle = ap_const_logic_1;
    end else begin
        ap_idle = ap_const_logic_0;
    end
end

/// ap_ready assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or ap_sig_bdd_96 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        ap_ready = ap_const_logic_1;
    end else begin
        ap_ready = ap_const_logic_0;
    end
end

/// ap_sig_cseq_ST_pp0_stg0_fsm_0 assign process. ///
always @ (ap_sig_bdd_19)
begin
    if (ap_sig_bdd_19) begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_1;
    end else begin
        ap_sig_cseq_ST_pp0_stg0_fsm_0 = ap_const_logic_0;
    end
end

/// ap_sig_pprstidle_pp0 assign process. ///
always @ (ap_start or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it2)
begin
    if (((ap_const_logic_0 == ap_reg_ppiten_pp0_it0) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it1) & (ap_const_logic_0 == ap_reg_ppiten_pp0_it2) & (ap_const_logic_0 == ap_start))) begin
        ap_sig_pprstidle_pp0 = ap_const_logic_1;
    end else begin
        ap_sig_pprstidle_pp0 = ap_const_logic_0;
    end
end

/// probeTimer2eventEng_setEvent_V_blk_n assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or probeTimer2eventEng_setEvent_V_full_n or ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2 or ap_reg_ppstg_tmp_128_reg_350_pp0_it2 or tmp_520_reg_373 or tmp_130_nbwritereq_fu_130_p3 or brmerge_fu_306_p2)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it2) & ~(ap_const_lv1_0 == tmp_520_reg_373) & ~(ap_const_lv1_0 == tmp_130_nbwritereq_fu_130_p3) & ~(ap_const_lv1_0 == brmerge_fu_306_p2))) begin
        probeTimer2eventEng_setEvent_V_blk_n = probeTimer2eventEng_setEvent_V_full_n;
    end else begin
        probeTimer2eventEng_setEvent_V_blk_n = ap_const_logic_1;
    end
end

/// probeTimer2eventEng_setEvent_V_write assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2 or ap_reg_ppstg_tmp_128_reg_350_pp0_it2 or tmp_520_reg_373 or tmp_130_nbwritereq_fu_130_p3 or brmerge_fu_306_p2 or ap_sig_bdd_96 or ap_ce)
begin
    if (((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it2) & ~(ap_const_lv1_0 == tmp_520_reg_373) & ~(ap_const_lv1_0 == tmp_130_nbwritereq_fu_130_p3) & ~(ap_const_lv1_0 == brmerge_fu_306_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        probeTimer2eventEng_setEvent_V_write = ap_const_logic_1;
    end else begin
        probeTimer2eventEng_setEvent_V_write = ap_const_logic_0;
    end
end

/// probeTimerTable_address0 assign process. ///
always @ (tmp_171_fu_280_p1 or tmp_s_fu_285_p1 or ap_sig_bdd_161 or ap_sig_bdd_200 or ap_sig_bdd_185)
begin
    if (ap_sig_bdd_185) begin
        if (ap_sig_bdd_200) begin
            probeTimerTable_address0 = tmp_s_fu_285_p1;
        end else if (ap_sig_bdd_161) begin
            probeTimerTable_address0 = tmp_171_fu_280_p1;
        end else begin
            probeTimerTable_address0 = 'bx;
        end
    end else begin
        probeTimerTable_address0 = 'bx;
    end
end

/// probeTimerTable_ce0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or pt_WaitForWrite_load_reg_341 or tmp_128_reg_350 or ap_sig_bdd_96 or ap_ce or tmp_reg_357)
begin
    if ((((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce) & (ap_const_lv1_0 == pt_WaitForWrite_load_reg_341) & (ap_const_lv1_0 == tmp_128_reg_350)) | ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == pt_WaitForWrite_load_reg_341) & (ap_const_lv1_0 == tmp_reg_357)))) begin
        probeTimerTable_ce0 = ap_const_logic_1;
    end else begin
        probeTimerTable_ce0 = ap_const_logic_0;
    end
end

/// probeTimerTable_ce1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2 or ap_reg_ppstg_tmp_128_reg_350_pp0_it2 or tmp_520_reg_373 or tmp_130_nbwritereq_fu_130_p3 or brmerge_fu_306_p2 or ap_sig_bdd_96 or ap_ce)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it2) & ~(ap_const_lv1_0 == tmp_520_reg_373) & ~(ap_const_lv1_0 == tmp_130_nbwritereq_fu_130_p3) & ~(ap_const_lv1_0 == brmerge_fu_306_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it2) & ~(ap_const_lv1_0 == tmp_520_reg_373) & ~(ap_const_lv1_0 == tmp_130_nbwritereq_fu_130_p3) & (ap_const_lv1_0 == brmerge_fu_306_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce)))) begin
        probeTimerTable_ce1 = ap_const_logic_1;
    end else begin
        probeTimerTable_ce1 = ap_const_logic_0;
    end
end

/// probeTimerTable_d1 assign process. ///
always @ (brmerge_fu_306_p2 or probeTimerTable_time_V_addr_s_fu_318_p5 or ap_sig_bdd_327)
begin
    if (ap_sig_bdd_327) begin
        if (~(ap_const_lv1_0 == brmerge_fu_306_p2)) begin
            probeTimerTable_d1 = ap_const_lv36_0;
        end else if ((ap_const_lv1_0 == brmerge_fu_306_p2)) begin
            probeTimerTable_d1 = probeTimerTable_time_V_addr_s_fu_318_p5;
        end else begin
            probeTimerTable_d1 = 'bx;
        end
    end else begin
        probeTimerTable_d1 = 'bx;
    end
end

/// probeTimerTable_we0 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it1 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or pt_WaitForWrite_load_reg_341 or ap_sig_bdd_96 or ap_ce or tmp_reg_357)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce) & ~(ap_const_lv1_0 == pt_WaitForWrite_load_reg_341) & (ap_const_lv1_0 == tmp_reg_357))) begin
        probeTimerTable_we0 = ap_const_logic_1;
    end else begin
        probeTimerTable_we0 = ap_const_logic_0;
    end
end

/// probeTimerTable_we1 assign process. ///
always @ (ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2 or ap_reg_ppstg_tmp_128_reg_350_pp0_it2 or tmp_520_reg_373 or tmp_130_nbwritereq_fu_130_p3 or brmerge_fu_306_p2 or ap_sig_bdd_96 or ap_ce)
begin
    if ((((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it2) & ~(ap_const_lv1_0 == tmp_520_reg_373) & ~(ap_const_lv1_0 == tmp_130_nbwritereq_fu_130_p3) & ~(ap_const_lv1_0 == brmerge_fu_306_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce)) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it2) & ~(ap_const_lv1_0 == tmp_520_reg_373) & ~(ap_const_lv1_0 == tmp_130_nbwritereq_fu_130_p3) & (ap_const_lv1_0 == brmerge_fu_306_p2) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce)))) begin
        probeTimerTable_we1 = ap_const_logic_1;
    end else begin
        probeTimerTable_we1 = ap_const_logic_0;
    end
end

/// rxEng2timer_clearProbeTimer_V_s_blk_n assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or rxEng2timer_clearProbeTimer_V_s_empty_n or tmp_128_nbreadreq_fu_102_p3 or tmp_129_nbreadreq_fu_110_p3 or pt_WaitForWrite)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & ~(ap_const_lv1_0 == tmp_129_nbreadreq_fu_110_p3) & ~(ap_start == ap_const_logic_0))) begin
        rxEng2timer_clearProbeTimer_V_s_blk_n = rxEng2timer_clearProbeTimer_V_s_empty_n;
    end else begin
        rxEng2timer_clearProbeTimer_V_s_blk_n = ap_const_logic_1;
    end
end

/// rxEng2timer_clearProbeTimer_V_s_read assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or tmp_128_nbreadreq_fu_102_p3 or tmp_129_nbreadreq_fu_110_p3 or ap_sig_bdd_69 or ap_sig_bdd_96 or ap_ce or pt_WaitForWrite)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & ~(ap_const_lv1_0 == tmp_129_nbreadreq_fu_110_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        rxEng2timer_clearProbeTimer_V_s_read = ap_const_logic_1;
    end else begin
        rxEng2timer_clearProbeTimer_V_s_read = ap_const_logic_0;
    end
end

/// tmp_sessionID_V_phi_fu_173_p4 assign process. ///
always @ (rxEng2timer_clearProbeTimer_V_s_dout or tmp_129_nbreadreq_fu_110_p3 or pt_currSessionID_V or ap_reg_phiprechg_tmp_sessionID_V_reg_170pp0_it0 or ap_sig_bdd_221)
begin
    if (ap_sig_bdd_221) begin
        if (~(ap_const_lv1_0 == tmp_129_nbreadreq_fu_110_p3)) begin
            tmp_sessionID_V_phi_fu_173_p4 = rxEng2timer_clearProbeTimer_V_s_dout;
        end else if ((ap_const_lv1_0 == tmp_129_nbreadreq_fu_110_p3)) begin
            tmp_sessionID_V_phi_fu_173_p4 = pt_currSessionID_V;
        end else begin
            tmp_sessionID_V_phi_fu_173_p4 = ap_reg_phiprechg_tmp_sessionID_V_reg_170pp0_it0;
        end
    end else begin
        tmp_sessionID_V_phi_fu_173_p4 = ap_reg_phiprechg_tmp_sessionID_V_reg_170pp0_it0;
    end
end

/// txEng2timer_setProbeTimer_V_V_blk_n assign process. ///
always @ (ap_start or ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_128_nbreadreq_fu_102_p3 or txEng2timer_setProbeTimer_V_V_empty_n or pt_WaitForWrite)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (pt_WaitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & ~(ap_start == ap_const_logic_0))) begin
        txEng2timer_setProbeTimer_V_V_blk_n = txEng2timer_setProbeTimer_V_V_empty_n;
    end else begin
        txEng2timer_setProbeTimer_V_V_blk_n = ap_const_logic_1;
    end
end

/// txEng2timer_setProbeTimer_V_V_read assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or tmp_128_nbreadreq_fu_102_p3 or ap_sig_bdd_69 or ap_sig_bdd_96 or ap_ce or pt_WaitForWrite)
begin
    if (((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (pt_WaitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce))) begin
        txEng2timer_setProbeTimer_V_V_read = ap_const_logic_1;
    end else begin
        txEng2timer_setProbeTimer_V_V_read = ap_const_logic_0;
    end
end
/// the next state (ap_NS_fsm) of the state machine. ///
always @ (ap_CS_fsm or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or ap_sig_bdd_96 or ap_ce or ap_sig_pprstidle_pp0)
begin
    case (ap_CS_fsm)
        ap_ST_pp0_stg0_fsm_0 : 
        begin
            ap_NS_fsm = ap_ST_pp0_stg0_fsm_0;
        end
        default : 
        begin
            ap_NS_fsm = 'bx;
        end
    endcase
end

assign ap_reg_phiprechg_fastResume_reg_181pp0_it0 = 'bx;
assign ap_reg_phiprechg_tmp_sessionID_V_reg_170pp0_it0 = 'bx;
assign ap_reg_ppiten_pp0_it0 = ap_start;

/// ap_sig_bdd_105 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or ap_reg_ppiten_pp0_it3 or ap_sig_bdd_69 or ap_sig_bdd_96 or ap_ce)
begin
    ap_sig_bdd_105 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ~(((ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & ap_sig_bdd_69) | ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & ap_sig_bdd_96)) & (ap_const_logic_1 == ap_ce));
end

/// ap_sig_bdd_161 assign process. ///
always @ (pt_WaitForWrite_load_reg_341 or tmp_128_reg_350)
begin
    ap_sig_bdd_161 = ((ap_const_lv1_0 == pt_WaitForWrite_load_reg_341) & (ap_const_lv1_0 == tmp_128_reg_350));
end

/// ap_sig_bdd_176 assign process. ///
always @ (tmp_128_nbreadreq_fu_102_p3 or tmp_129_nbreadreq_fu_110_p3 or pt_WaitForWrite)
begin
    ap_sig_bdd_176 = ((pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & (ap_const_lv1_0 == tmp_129_nbreadreq_fu_110_p3));
end

/// ap_sig_bdd_185 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it1)
begin
    ap_sig_bdd_185 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it1));
end

/// ap_sig_bdd_19 assign process. ///
always @ (ap_CS_fsm)
begin
    ap_sig_bdd_19 = (ap_CS_fsm[ap_const_lv32_0] == ap_const_lv1_1);
end

/// ap_sig_bdd_200 assign process. ///
always @ (pt_WaitForWrite_load_reg_341 or tmp_reg_357)
begin
    ap_sig_bdd_200 = (~(ap_const_lv1_0 == pt_WaitForWrite_load_reg_341) & (ap_const_lv1_0 == tmp_reg_357));
end

/// ap_sig_bdd_210 assign process. ///
always @ (pt_WaitForWrite or tmp_fu_256_p2)
begin
    ap_sig_bdd_210 = (~(pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_fu_256_p2));
end

/// ap_sig_bdd_221 assign process. ///
always @ (ap_sig_cseq_ST_pp0_stg0_fsm_0 or ap_reg_ppiten_pp0_it0 or tmp_128_nbreadreq_fu_102_p3 or pt_WaitForWrite)
begin
    ap_sig_bdd_221 = ((ap_const_logic_1 == ap_sig_cseq_ST_pp0_stg0_fsm_0) & (ap_const_logic_1 == ap_reg_ppiten_pp0_it0) & (pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3));
end

/// ap_sig_bdd_327 assign process. ///
always @ (ap_reg_ppiten_pp0_it3 or ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2 or ap_reg_ppstg_tmp_128_reg_350_pp0_it2 or tmp_520_reg_373 or tmp_130_nbwritereq_fu_130_p3)
begin
    ap_sig_bdd_327 = ((ap_const_logic_1 == ap_reg_ppiten_pp0_it3) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it2) & ~(ap_const_lv1_0 == tmp_520_reg_373) & ~(ap_const_lv1_0 == tmp_130_nbwritereq_fu_130_p3));
end

/// ap_sig_bdd_53 assign process. ///
always @ (tmp_128_nbreadreq_fu_102_p3 or pt_WaitForWrite)
begin
    ap_sig_bdd_53 = ((pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3));
end

/// ap_sig_bdd_57 assign process. ///
always @ (tmp_128_nbreadreq_fu_102_p3 or tmp_129_nbreadreq_fu_110_p3 or pt_WaitForWrite)
begin
    ap_sig_bdd_57 = ((pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & ~(ap_const_lv1_0 == tmp_129_nbreadreq_fu_110_p3));
end

/// ap_sig_bdd_65 assign process. ///
always @ (tmp_128_nbreadreq_fu_102_p3 or pt_WaitForWrite)
begin
    ap_sig_bdd_65 = ((pt_WaitForWrite == ap_const_lv1_0) & ~(ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3));
end

/// ap_sig_bdd_69 assign process. ///
always @ (ap_start or rxEng2timer_clearProbeTimer_V_s_empty_n or tmp_128_nbreadreq_fu_102_p3 or tmp_129_nbreadreq_fu_110_p3 or txEng2timer_setProbeTimer_V_V_empty_n or pt_WaitForWrite)
begin
    ap_sig_bdd_69 = (((rxEng2timer_clearProbeTimer_V_s_empty_n == ap_const_logic_0) & (pt_WaitForWrite == ap_const_lv1_0) & (ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3) & ~(ap_const_lv1_0 == tmp_129_nbreadreq_fu_110_p3)) | ((pt_WaitForWrite == ap_const_lv1_0) & (txEng2timer_setProbeTimer_V_V_empty_n == ap_const_logic_0) & ~(ap_const_lv1_0 == tmp_128_nbreadreq_fu_102_p3)) | (ap_start == ap_const_logic_0));
end

/// ap_sig_bdd_96 assign process. ///
always @ (probeTimer2eventEng_setEvent_V_full_n or ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2 or ap_reg_ppstg_tmp_128_reg_350_pp0_it2 or tmp_520_reg_373 or tmp_130_nbwritereq_fu_130_p3 or brmerge_fu_306_p2)
begin
    ap_sig_bdd_96 = ((probeTimer2eventEng_setEvent_V_full_n == ap_const_logic_0) & (ap_const_lv1_0 == ap_reg_ppstg_pt_WaitForWrite_load_reg_341_pp0_it2) & (ap_const_lv1_0 == ap_reg_ppstg_tmp_128_reg_350_pp0_it2) & ~(ap_const_lv1_0 == tmp_520_reg_373) & ~(ap_const_lv1_0 == tmp_130_nbwritereq_fu_130_p3) & ~(ap_const_lv1_0 == brmerge_fu_306_p2));
end
assign brmerge_fu_306_p2 = (tmp_172_fu_300_p2 | ap_reg_phiprechg_fastResume_reg_181pp0_it3);
assign p_tmp_s_fu_224_p3 = ((tmp_170_fu_218_p2[0:0]===1'b1)? ap_const_lv16_0: tmp_169_fu_212_p2);
assign probeTimer2eventEng_setEvent_V_din = {{{{ap_const_lv35_0}, {ap_reg_ppstg_tmp_sessionID_V_reg_170_pp0_it2}}}, {ap_const_lv3_0}};
assign probeTimerTable_address1 = ap_reg_ppstg_probeTimerTable_addr_1_reg_361_pp0_it2;
assign probeTimerTable_d0 = ap_const_lv36_8000BEBC2;
assign probeTimerTable_time_V_addr_s_fu_318_p5 = {{probeTimerTable_load_reg_367[32'd35 : 32'd35]}, {tmp_173_fu_312_p2}};
assign tmp_128_nbreadreq_fu_102_p3 = txEng2timer_setProbeTimer_V_V_empty_n;
assign tmp_129_nbreadreq_fu_110_p3 = rxEng2timer_clearProbeTimer_V_s_empty_n;
assign tmp_130_nbwritereq_fu_130_p3 = probeTimer2eventEng_setEvent_V_full_n;
assign tmp_168_fu_268_p2 = ($signed(pt_prevSessionID_V) + $signed(ap_const_lv16_FFFF));
assign tmp_169_fu_212_p2 = (pt_currSessionID_V + ap_const_lv16_1);
assign tmp_170_fu_218_p2 = (tmp_169_fu_212_p2 == ap_const_lv16_64? 1'b1: 1'b0);
assign tmp_171_fu_280_p1 = tmp_sessionID_V_reg_170;
assign tmp_172_fu_300_p2 = (tmp_521_fu_297_p1 == ap_const_lv35_0? 1'b1: 1'b0);
assign tmp_173_fu_312_p2 = ($signed(tmp_521_fu_297_p1) + $signed(ap_const_lv35_7FFFFFFFF));
assign tmp_521_fu_297_p1 = probeTimerTable_load_reg_367[34:0];
assign tmp_fu_256_p2 = (pt_updSessionID_V == pt_prevSessionID_V? 1'b1: 1'b0);
assign tmp_s_fu_285_p1 = pt_updSessionID_V_load_reg_345;


endmodule //tcp_slowrttoe_probe_timer

