Analysis & Synthesis report for PICO16a_system
Tue Jan 14 16:51:39 2014
Quartus II 64-Bit Version 12.0 Build 178 05/31/2012 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Default Parameter Settings
  5. Parallel Compilation
  6. Analysis & Synthesis Source Files Read
  7. Analysis & Synthesis Resource Usage Summary
  8. Analysis & Synthesis Resource Utilization by Entity
  9. Analysis & Synthesis RAM Summary
 10. Analysis & Synthesis IP Cores Summary
 11. State Machine - |PICO16a_system|dev_cnt_timer:dev_cnt_timer|timer:timer|status
 12. State Machine - |PICO16a_system|dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|state_key3
 13. State Machine - |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|mLCD_ST
 14. State Machine - |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0|ST
 15. State Machine - |PICO16a_system|pico16a:pico|controller:cunit|state
 16. Registers Removed During Synthesis
 17. Removed Registers Triggering Further Register Optimizations
 18. General Register Statistics
 19. Inverted Register Statistics
 20. Multiplexer Restructuring Statistics (Restructuring Performed)
 21. Source assignments for memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1
 22. Source assignments for dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component|altsyncram_lua2:auto_generated
 23. Source assignments for dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1
 24. Source assignments for dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component|altsyncram_k1c1:auto_generated
 25. Source assignments for dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_h8b2:auto_generated
 26. Source assignments for dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1
 27. Parameter Settings for User Entity Instance: memory:rmem|mem:imem|altsyncram:altsyncram_component
 28. Parameter Settings for User Entity Instance: dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd
 29. Parameter Settings for User Entity Instance: dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component
 30. Parameter Settings for User Entity Instance: dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component
 31. Parameter Settings for User Entity Instance: dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0
 32. Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl
 33. Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl
 34. Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component
 35. Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component
 36. Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component
 37. altsyncram Parameter Settings by Entity Instance
 38. Port Connectivity Checks: "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram"
 39. Port Connectivity Checks: "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb"
 40. Port Connectivity Checks: "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl"
 41. Port Connectivity Checks: "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl"
 42. Port Connectivity Checks: "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram"
 43. Port Connectivity Checks: "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram"
 44. Port Connectivity Checks: "pico16a:pico"
 45. In-System Memory Content Editor Settings
 46. Elapsed Time Per Partition
 47. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2012 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+--------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                   ;
+------------------------------------+-------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Tue Jan 14 16:51:39 2014     ;
; Quartus II 64-Bit Version          ; 12.0 Build 178 05/31/2012 SJ Full Version ;
; Revision Name                      ; PICO16a_system                            ;
; Top-level Entity Name              ; PICO16a_system                            ;
; Family                             ; Cyclone IV E                              ;
; Total logic elements               ; 1,575                                     ;
;     Total combinational functions  ; 1,341                                     ;
;     Dedicated logic registers      ; 693                                       ;
; Total registers                    ; 693                                       ;
; Total pins                         ; 156                                       ;
; Total virtual pins                 ; 0                                         ;
; Total memory bits                  ; 156,160                                   ;
; Embedded Multiplier 9-bit elements ; 0                                         ;
; Total PLLs                         ; 0                                         ;
+------------------------------------+-------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; PICO16a_system     ; PICO16a_system     ;
; Family name                                                                ; Cyclone IV E       ; Cyclone IV GX      ;
; Optimization Technique                                                     ; Speed              ; Balanced           ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                                  ; Off                ; Off                ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
; Synthesis Seed                                                             ; 1                  ; 1                  ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+-------------------------------------------------+
; Analysis & Synthesis Default Parameter Settings ;
+----------------------+--------------------------+
; Name                 ; Setting                  ;
+----------------------+--------------------------+
; CYCLONEII_SAFE_WRITE ; RESTRUCTURE              ;
+----------------------+--------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 4           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 4           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2-4 processors         ; < 0.1%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                          ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                        ; File Name with Absolute Path                                                  ; Library ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+
; rtl/testram_vga.v                ; yes             ; User Wizard-Generated File       ; /home/student/s1190205/fpga/PICO16a_system/rtl/testram_vga.v                  ;         ;
; rtl/char_rom.mif                 ; yes             ; User Memory Initialization File  ; /home/student/s1190205/fpga/PICO16a_system/rtl/char_rom.mif                   ;         ;
; rtl/dev_cnt_VGA.v                ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_VGA.v                  ;         ;
; rtl/dev_interface_VGA.v          ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_VGA.v            ;         ;
; rtl/char_disp_ctrl.v             ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/char_disp_ctrl.v               ;         ;
; rtl/char_rom.v                   ; yes             ; User Wizard-Generated File       ; /home/student/s1190205/fpga/PICO16a_system/rtl/char_rom.v                     ;         ;
; rtl/frame_buffer.v               ; yes             ; User Wizard-Generated File       ; /home/student/s1190205/fpga/PICO16a_system/rtl/frame_buffer.v                 ;         ;
; rtl/VGA_controller.v             ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/VGA_controller.v               ;         ;
; rtl/timer.v                      ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/timer.v                        ;         ;
; rtl/dev_cnt_timer.v              ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_timer.v                ;         ;
; rtl/dev_cnt_key3int.v            ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_key3int.v              ;         ;
; rtl/key_int.v                    ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/key_int.v                      ;         ;
; rtl/testram.v                    ; yes             ; User Wizard-Generated File       ; /home/student/s1190205/fpga/PICO16a_system/rtl/testram.v                      ;         ;
; rtl/LCD_raw_controller.v         ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/LCD_raw_controller.v           ;         ;
; rtl/dpram8x32.v                  ; yes             ; User Wizard-Generated File       ; /home/student/s1190205/fpga/PICO16a_system/rtl/dpram8x32.v                    ;         ;
; rtl/dev_interface_LCD.v          ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_LCD.v            ;         ;
; rtl/dev_cnt_LCD.v                ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_LCD.v                  ;         ;
; rtl/dev_interface_7seg.v         ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dev_interface_7seg.v           ;         ;
; rtl/sevenseg_dec.v               ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/sevenseg_dec.v                 ;         ;
; rtl/adrs_dec_7seg.v              ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/adrs_dec_7seg.v                ;         ;
; rtl/dev_cnt_7seg.v               ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dev_cnt_7seg.v                 ;         ;
; rtl/memory.v                     ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/memory.v                       ;         ;
; rtl/memory_lpm.v                 ; yes             ; User Wizard-Generated File       ; /home/student/s1190205/fpga/PICO16a_system/rtl/memory_lpm.v                   ;         ;
; rtl/pico16a.v                    ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/pico16a.v                      ;         ;
; rtl/PICO16a_system.v             ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/PICO16a_system.v               ;         ;
; rtl/util_genClk.v                ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/util_genClk.v                  ;         ;
; rtl/util_register.v              ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/util_register.v                ;         ;
; rtl/util_register_1bit.v         ; yes             ; User Verilog HDL File            ; /home/student/s1190205/fpga/PICO16a_system/rtl/util_register_1bit.v           ;         ;
; altsyncram.tdf                   ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/altsyncram.tdf        ;         ;
; stratix_ram_block.inc            ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/stratix_ram_block.inc ;         ;
; lpm_mux.inc                      ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/lpm_mux.inc           ;         ;
; lpm_decode.inc                   ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/lpm_decode.inc        ;         ;
; aglobal120.inc                   ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/aglobal120.inc        ;         ;
; a_rdenreg.inc                    ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/a_rdenreg.inc         ;         ;
; altrom.inc                       ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/altrom.inc            ;         ;
; altram.inc                       ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/altram.inc            ;         ;
; altdpram.inc                     ; yes             ; Megafunction                     ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/altdpram.inc          ;         ;
; db/altsyncram_ofg1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_ofg1.tdf             ;         ;
; db/altsyncram_lrb2.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_lrb2.tdf             ;         ;
; sld_mod_ram_rom.vhd              ; yes             ; Encrypted Megafunction           ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/sld_mod_ram_rom.vhd   ;         ;
; sld_rom_sr.vhd                   ; yes             ; Encrypted Megafunction           ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/sld_rom_sr.vhd        ;         ;
; db/altsyncram_lua2.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_lua2.tdf             ;         ;
; db/altsyncram_vhf1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_vhf1.tdf             ;         ;
; db/altsyncram_kua2.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_kua2.tdf             ;         ;
; db/altsyncram_k1c1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_k1c1.tdf             ;         ;
; db/altsyncram_h8b2.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_h8b2.tdf             ;         ;
; db/altsyncram_8nf1.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_8nf1.tdf             ;         ;
; db/altsyncram_g8b2.tdf           ; yes             ; Auto-Generated Megafunction      ; /home/student/s1190205/fpga/PICO16a_system/db/altsyncram_g8b2.tdf             ;         ;
; sld_hub.vhd                      ; yes             ; Encrypted Megafunction           ; /usr/local/quartus-12.0/quartus/libraries/megafunctions/sld_hub.vhd           ;         ;
+----------------------------------+-----------------+----------------------------------+-------------------------------------------------------------------------------+---------+


+------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                ;
+---------------------------------------------+--------------+
; Resource                                    ; Usage        ;
+---------------------------------------------+--------------+
; Estimated Total logic elements              ; 1,575        ;
;                                             ;              ;
; Total combinational functions               ; 1341         ;
; Logic element usage by number of LUT inputs ;              ;
;     -- 4 input functions                    ; 766          ;
;     -- 3 input functions                    ; 300          ;
;     -- <=2 input functions                  ; 275          ;
;                                             ;              ;
; Logic elements by mode                      ;              ;
;     -- normal mode                          ; 1145         ;
;     -- arithmetic mode                      ; 196          ;
;                                             ;              ;
; Total registers                             ; 693          ;
;     -- Dedicated logic registers            ; 693          ;
;     -- I/O registers                        ; 0            ;
;                                             ;              ;
; I/O pins                                    ; 156          ;
; Total memory bits                           ; 156160       ;
; Maximum fan-out node                        ; KEY[0]~input ;
; Maximum fan-out                             ; 466          ;
; Total fan-out                               ; 8693         ;
; Average fan-out                             ; 3.59         ;
+---------------------------------------------+--------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                   ; LC Combinationals ; LC Registers ; Memory Bits ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; Full Hierarchy Name                                                                                                                                                                                                                                     ; Library Name ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |PICO16a_system                                                              ; 1341 (41)         ; 693 (0)      ; 156160      ; 0            ; 0       ; 0         ; 156  ; 0            ; |PICO16a_system                                                                                                                                                                                                                                         ;              ;
;    |dev_cnt_7seg:dev7seg|                                                    ; 46 (2)            ; 20 (0)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg                                                                                                                                                                                                                    ;              ;
;       |adrs_dec_7seg:adrs_dec|                                               ; 11 (11)           ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|adrs_dec_7seg:adrs_dec                                                                                                                                                                                             ;              ;
;       |dev_interface_7seg:for_hex0|                                          ; 8 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex0                                                                                                                                                                                        ;              ;
;          |sevenseg_dec:segment0|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex0|sevenseg_dec:segment0                                                                                                                                                                  ;              ;
;       |dev_interface_7seg:for_hex1|                                          ; 8 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex1                                                                                                                                                                                        ;              ;
;          |sevenseg_dec:segment0|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex1|sevenseg_dec:segment0                                                                                                                                                                  ;              ;
;       |dev_interface_7seg:for_hex2|                                          ; 8 (1)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex2                                                                                                                                                                                        ;              ;
;          |sevenseg_dec:segment0|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex2|sevenseg_dec:segment0                                                                                                                                                                  ;              ;
;       |dev_interface_7seg:for_hex3|                                          ; 9 (2)             ; 4 (4)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex3                                                                                                                                                                                        ;              ;
;          |sevenseg_dec:segment0|                                             ; 7 (7)             ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex3|sevenseg_dec:segment0                                                                                                                                                                  ;              ;
;    |dev_cnt_LCD:dev_cnt_LCD|                                                 ; 146 (1)           ; 84 (1)       ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD                                                                                                                                                                                                                 ;              ;
;       |dev_interface_LCD:lcd|                                                ; 145 (71)          ; 83 (39)      ; 512         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd                                                                                                                                                                                           ;              ;
;          |LCD_raw_controller:u0|                                             ; 22 (22)           ; 13 (13)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0                                                                                                                                                                     ;              ;
;          |dpram8x32:scan_ram|                                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram                                                                                                                                                                        ;              ;
;             |altsyncram:altsyncram_component|                                ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component                                                                                                                                        ;              ;
;                |altsyncram_lua2:auto_generated|                              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component|altsyncram_lua2:auto_generated                                                                                                         ;              ;
;          |testram:test_ram|                                                  ; 52 (0)            ; 31 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram                                                                                                                                                                          ;              ;
;             |altsyncram:altsyncram_component|                                ; 52 (0)            ; 31 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component                                                                                                                                          ;              ;
;                |altsyncram_vhf1:auto_generated|                              ; 52 (0)            ; 31 (0)       ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated                                                                                                           ;              ;
;                   |altsyncram_kua2:altsyncram1|                              ; 0 (0)             ; 0 (0)        ; 256         ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1                                                                               ;              ;
;                   |sld_mod_ram_rom:mgl_prim2|                                ; 52 (32)           ; 31 (22)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                 ;              ;
;                      |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|    ; 20 (20)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                              ;              ;
;    |dev_cnt_VGA:dev_cnt_VGA|                                                 ; 138 (2)           ; 64 (1)       ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA                                                                                                                                                                                                                 ;              ;
;       |dev_interface_VGA:vga|                                                ; 136 (1)           ; 63 (0)       ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga                                                                                                                                                                                           ;              ;
;          |VGA_controller:vga_ctrl|                                           ; 65 (65)           ; 24 (24)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl                                                                                                                                                                   ;              ;
;          |char_disp_ctrl:char_ctrl|                                          ; 70 (7)            ; 39 (0)       ; 147456      ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl                                                                                                                                                                  ;              ;
;             |char_rom:c_rom|                                                 ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom                                                                                                                                                   ;              ;
;                |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component                                                                                                                   ;              ;
;                   |altsyncram_k1c1:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 16384       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component|altsyncram_k1c1:auto_generated                                                                                    ;              ;
;             |frame_buffer:fb|                                                ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb                                                                                                                                                  ;              ;
;                |altsyncram:altsyncram_component|                             ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component                                                                                                                  ;              ;
;                   |altsyncram_h8b2:auto_generated|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_h8b2:auto_generated                                                                                   ;              ;
;             |testram_vga:test_ram|                                           ; 63 (0)            ; 39 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram                                                                                                                                             ;              ;
;                |altsyncram:altsyncram_component|                             ; 63 (0)            ; 39 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component                                                                                                             ;              ;
;                   |altsyncram_8nf1:auto_generated|                           ; 63 (0)            ; 39 (0)       ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated                                                                              ;              ;
;                      |altsyncram_g8b2:altsyncram1|                           ; 0 (0)             ; 0 (0)        ; 65536       ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1                                                  ;              ;
;                      |sld_mod_ram_rom:mgl_prim2|                             ; 63 (40)           ; 39 (30)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                    ;              ;
;                         |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr| ; 23 (23)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr ;              ;
;    |dev_cnt_key3int:dev_cnt_key3int|                                         ; 21 (2)            ; 21 (1)       ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_key3int:dev_cnt_key3int                                                                                                                                                                                                         ;              ;
;       |key_int:key3int_if|                                                   ; 19 (19)           ; 20 (20)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if                                                                                                                                                                                      ;              ;
;    |dev_cnt_timer:dev_cnt_timer|                                             ; 110 (14)          ; 123 (1)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_timer:dev_cnt_timer                                                                                                                                                                                                             ;              ;
;       |timer:timer|                                                          ; 96 (96)           ; 122 (122)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|dev_cnt_timer:dev_cnt_timer|timer:timer                                                                                                                                                                                                 ;              ;
;    |genClk:gclk|                                                             ; 60 (60)           ; 33 (33)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|genClk:gclk                                                                                                                                                                                                                             ;              ;
;    |memory:rmem|                                                             ; 75 (2)            ; 46 (1)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|memory:rmem                                                                                                                                                                                                                             ;              ;
;       |mem:imem|                                                             ; 73 (0)            ; 45 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|memory:rmem|mem:imem                                                                                                                                                                                                                    ;              ;
;          |altsyncram:altsyncram_component|                                   ; 73 (0)            ; 45 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component                                                                                                                                                                                    ;              ;
;             |altsyncram_ofg1:auto_generated|                                 ; 73 (0)            ; 45 (0)       ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated                                                                                                                                                     ;              ;
;                |altsyncram_lrb2:altsyncram1|                                 ; 0 (0)             ; 0 (0)        ; 8192        ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1                                                                                                                         ;              ;
;                |sld_mod_ram_rom:mgl_prim2|                                   ; 73 (51)           ; 45 (36)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2                                                                                                                           ;              ;
;                   |sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|       ; 22 (22)           ; 9 (9)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr                                                                        ;              ;
;    |pico16a:pico|                                                            ; 563 (0)           ; 214 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico                                                                                                                                                                                                                            ;              ;
;       |controller:cunit|                                                     ; 73 (73)           ; 5 (5)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|controller:cunit                                                                                                                                                                                                           ;              ;
;       |datapath:dp|                                                          ; 490 (203)         ; 209 (0)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp                                                                                                                                                                                                                ;              ;
;          |alu16:alu|                                                         ; 114 (114)         ; 0 (0)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp|alu16:alu                                                                                                                                                                                                      ;              ;
;          |regfile:rf|                                                        ; 152 (152)         ; 128 (128)    ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp|regfile:rf                                                                                                                                                                                                     ;              ;
;          |register:iar|                                                      ; 2 (2)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp|register:iar                                                                                                                                                                                                   ;              ;
;          |register:ir|                                                       ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp|register:ir                                                                                                                                                                                                    ;              ;
;          |register:pc|                                                       ; 16 (16)           ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp|register:pc                                                                                                                                                                                                    ;              ;
;          |register:reg1|                                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp|register:reg1                                                                                                                                                                                                  ;              ;
;          |register:reg2|                                                     ; 0 (0)             ; 16 (16)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp|register:reg2                                                                                                                                                                                                  ;              ;
;          |register_1bit:intrrupt_enable|                                     ; 3 (3)             ; 1 (1)        ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|pico16a:pico|datapath:dp|register_1bit:intrrupt_enable                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                        ; 141 (101)         ; 88 (59)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|sld_hub:auto_hub                                                                                                                                                                                                                        ;              ;
;       |sld_rom_sr:hub_info_reg|                                              ; 23 (23)           ; 10 (10)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                            ; 17 (17)           ; 19 (19)      ; 0           ; 0            ; 0       ; 0         ; 0    ; 0            ; |PICO16a_system|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                              ;              ;
+------------------------------------------------------------------------------+-------------------+--------------+-------------+--------------+---------+-----------+------+--------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis RAM Summary                                                                                                                                                                                                                                                                                 ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+
; Name                                                                                                                                                                                              ; Type ; Mode           ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Size  ; MIF              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+
; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component|altsyncram_lua2:auto_generated|ALTSYNCRAM                                                        ; AUTO ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; None             ;
; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1|ALTSYNCRAM                              ; AUTO ; True Dual Port ; 32           ; 8            ; 32           ; 8            ; 256   ; None             ;
; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component|altsyncram_k1c1:auto_generated|ALTSYNCRAM                                   ; AUTO ; ROM            ; 2048         ; 8            ; --           ; --           ; 16384 ; rtl/char_rom.mif ;
; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_h8b2:auto_generated|ALTSYNCRAM                                  ; AUTO ; True Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None             ;
; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1|ALTSYNCRAM ; AUTO ; True Dual Port ; 8192         ; 8            ; 8192         ; 8            ; 65536 ; None             ;
; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1|ALTSYNCRAM                                                                        ; AUTO ; True Dual Port ; 512          ; 16           ; 512          ; 16           ; 8192  ; None             ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+----------------+--------------+--------------+--------------+--------------+-------+------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                       ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                             ; IP Include File                                               ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram                            ; /home/student/s1190205/fpga/PICO16a_system/rtl/dpram8x32.v    ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram                              ; /home/student/s1190205/fpga/PICO16a_system/rtl/testram.v      ;
; Altera ; ROM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom       ; /home/student/s1190205/fpga/PICO16a_system/rtl/char_rom.v     ;
; Altera ; RAM: 2-PORT  ; N/A     ; N/A          ; N/A          ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb      ; /home/student/s1190205/fpga/PICO16a_system/rtl/frame_buffer.v ;
; Altera ; RAM: 1-PORT  ; N/A     ; N/A          ; N/A          ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram ; /home/student/s1190205/fpga/PICO16a_system/rtl/testram_vga.v  ;
; Altera ; ALTSYNCRAM   ; N/A     ; N/A          ; N/A          ; |PICO16a_system|memory:rmem|mem:imem                                                                        ; /home/student/s1190205/fpga/PICO16a_system/rtl/memory_lpm.v   ;
+--------+--------------+---------+--------------+--------------+-------------------------------------------------------------------------------------------------------------+---------------------------------------------------------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------+
; State Machine - |PICO16a_system|dev_cnt_timer:dev_cnt_timer|timer:timer|status ;
+-----------+-----------+-----------+-----------+--------------------------------+
; Name      ; status.11 ; status.10 ; status.01 ; status.00                      ;
+-----------+-----------+-----------+-----------+--------------------------------+
; status.00 ; 0         ; 0         ; 0         ; 0                              ;
; status.01 ; 0         ; 0         ; 1         ; 1                              ;
; status.10 ; 0         ; 1         ; 0         ; 1                              ;
; status.11 ; 1         ; 0         ; 0         ; 1                              ;
+-----------+-----------+-----------+-----------+--------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------------------+
; State Machine - |PICO16a_system|dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|state_key3 ;
+---------------+-------------------------------------------------------------------------------+
; Name          ; state_key3.10                                                                 ;
+---------------+-------------------------------------------------------------------------------+
; state_key3.01 ; 0                                                                             ;
; state_key3.10 ; 1                                                                             ;
+---------------+-------------------------------------------------------------------------------+


Encoding Type:  One-Hot
+---------------------------------------------------------------------------------------+
; State Machine - |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|mLCD_ST ;
+-------------+-------------+-------------+-------------+-------------+-----------------+
; Name        ; mLCD_ST.011 ; mLCD_ST.010 ; mLCD_ST.001 ; mLCD_ST.000 ; mLCD_ST.100     ;
+-------------+-------------+-------------+-------------+-------------+-----------------+
; mLCD_ST.000 ; 0           ; 0           ; 0           ; 0           ; 0               ;
; mLCD_ST.001 ; 0           ; 0           ; 1           ; 1           ; 0               ;
; mLCD_ST.010 ; 0           ; 1           ; 0           ; 1           ; 0               ;
; mLCD_ST.011 ; 1           ; 0           ; 0           ; 1           ; 0               ;
; mLCD_ST.100 ; 0           ; 0           ; 0           ; 1           ; 1               ;
+-------------+-------------+-------------+-------------+-------------+-----------------+


Encoding Type:  One-Hot
+--------------------------------------------------------------------------------------------------------+
; State Machine - |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0|ST ;
+-------+-------+-------+-------+------------------------------------------------------------------------+
; Name  ; ST.11 ; ST.10 ; ST.01 ; ST.00                                                                  ;
+-------+-------+-------+-------+------------------------------------------------------------------------+
; ST.00 ; 0     ; 0     ; 0     ; 0                                                                      ;
; ST.01 ; 0     ; 0     ; 1     ; 1                                                                      ;
; ST.10 ; 0     ; 1     ; 0     ; 1                                                                      ;
; ST.11 ; 1     ; 0     ; 0     ; 1                                                                      ;
+-------+-------+-------+-------+------------------------------------------------------------------------+


Encoding Type:  One-Hot
+-----------------------------------------------------------------------------------+
; State Machine - |PICO16a_system|pico16a:pico|controller:cunit|state               ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; Name        ; state.10000 ; state.01000 ; state.00100 ; state.00010 ; state.00001 ;
+-------------+-------------+-------------+-------------+-------------+-------------+
; state.00001 ; 0           ; 0           ; 0           ; 0           ; 0           ;
; state.00010 ; 0           ; 0           ; 0           ; 1           ; 1           ;
; state.00100 ; 0           ; 0           ; 1           ; 0           ; 1           ;
; state.01000 ; 0           ; 1           ; 0           ; 0           ; 1           ;
; state.10000 ; 1           ; 0           ; 0           ; 0           ; 1           ;
+-------------+-------------+-------------+-------------+-------------+-------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                                                                                                                                                                                                           ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; Register name                                                                                                                                                                                                       ; Reason for Removal                     ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+
; dev_cnt_timer:dev_cnt_timer|timer:timer|status~4                                                                                                                                                                    ; Lost fanout                            ;
; dev_cnt_timer:dev_cnt_timer|timer:timer|status~5                                                                                                                                                                    ; Lost fanout                            ;
; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|state_key3~6                                                                                                                                                     ; Lost fanout                            ;
; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|mLCD_ST~9                                                                                                                                                             ; Lost fanout                            ;
; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|mLCD_ST~10                                                                                                                                                            ; Lost fanout                            ;
; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0|ST~8                                                                                                                                            ; Lost fanout                            ;
; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0|ST~9                                                                                                                                            ; Lost fanout                            ;
; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[4..19]                                                                                                                                                 ; Lost fanout                            ;
; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                              ; Stuck at GND due to stuck port data_in ;
; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3] ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 25                                                                                                                                                                              ;                                        ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------+
; Removed Registers Triggering Further Register Optimizations                                                                                               ;
+------------------------------------------------------------------+--------------------+-------------------------------------------------------------------+
; Register name                                                    ; Reason for Removal ; Registers Removed due to This Register                            ;
+------------------------------------------------------------------+--------------------+-------------------------------------------------------------------+
; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[19] ; Lost Fanouts       ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[18], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[17], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[16], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[15], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[14], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[13], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[12], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[11], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[10], ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[9],  ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[8],  ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[7],  ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[6],  ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[5],  ;
;                                                                  ;                    ; dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[4]   ;
+------------------------------------------------------------------+--------------------+-------------------------------------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 693   ;
; Number of registers using Synchronous Clear  ; 102   ;
; Number of registers using Synchronous Load   ; 79    ;
; Number of registers using Asynchronous Clear ; 569   ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 528   ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+-----------------------------------------------------------------------------------------+
; Inverted Register Statistics                                                            ;
+-------------------------------------------------------------------------------+---------+
; Inverted Register                                                             ; Fan out ;
+-------------------------------------------------------------------------------+---------+
; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl|oVGA_HS ; 14      ;
; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl|oVGA_VS ; 2       ;
; sld_hub:auto_hub|tdo                                                          ; 2       ;
; Total number of inverted registers = 3                                        ;         ;
+-------------------------------------------------------------------------------+---------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                                                                                                                                                                                                                                                                        ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered                                                                                                                                                                                                                                                              ; Example Multiplexer Output ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                                                            ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 16 LEs               ; 16 LEs                 ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[11]                                                                                                                      ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[2]                                                                  ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[6]                                                                             ;                            ;
; 3:1                ; 4 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_shift_cntr_reg[3]                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 8 LEs                ; 8 LEs                  ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_data_reg[2]                                                ;                            ;
; 3:1                ; 9 bits    ; 18 LEs        ; 9 LEs                ; 9 LEs                  ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                                                                                       ;                            ;
; 3:1                ; 5 bits    ; 10 LEs        ; 5 LEs                ; 5 LEs                  ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[4]                                                                             ;                            ;
; 3:1                ; 13 bits   ; 26 LEs        ; 13 LEs               ; 13 LEs                 ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|ram_rom_addr_reg[0]                                                ;                            ;
; 8:1                ; 11 bits   ; 55 LEs        ; 22 LEs               ; 33 LEs                 ; |PICO16a_system|dev_cnt_timer:dev_cnt_timer|timer:timer|to_cpu[8]                                                                                                                                                                                                       ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 4 LEs                ; 6 LEs                  ; |PICO16a_system|dev_cnt_timer:dev_cnt_timer|timer:timer|to_cpu[2]                                                                                                                                                                                                       ;                            ;
; 3:1                ; 32 bits   ; 64 LEs        ; 32 LEs               ; 32 LEs                 ; |PICO16a_system|dev_cnt_timer:dev_cnt_timer|timer:timer|counter[12]                                                                                                                                                                                                     ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0|mStart                                                                                                                                                                              ;                            ;
; 4:1                ; 19 bits   ; 38 LEs        ; 19 LEs               ; 19 LEs                 ; |PICO16a_system|dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if|clk_count[16]                                                                                                                                                                                        ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[4]                                                                        ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0]                              ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 5 LEs                ; 10 LEs                 ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|word_counter[0] ;                            ;
; 5:1                ; 32 bits   ; 96 LEs        ; 32 LEs               ; 64 LEs                 ; |PICO16a_system|genClk:gclk|count[29]                                                                                                                                                                                                                                   ;                            ;
; 39:1               ; 2 bits    ; 52 LEs        ; 12 LEs               ; 40 LEs                 ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|mLCD_DATA[7]                                                                                                                                                                                              ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 40 LEs               ; 24 LEs                 ; |PICO16a_system|memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                                                             ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 36 LEs               ; 28 LEs                 ; |PICO16a_system|dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[2]                                   ;                            ;
; 24:1               ; 4 bits    ; 64 LEs        ; 48 LEs               ; 16 LEs                 ; |PICO16a_system|dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr|WORD_SR[3]      ;                            ;
; 3:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |PICO16a_system|pico16a:pico|controller:cunit|pcSel                                                                                                                                                                                                                     ;                            ;
; 3:1                ; 8 bits    ; 16 LEs        ; 16 LEs               ; 0 LEs                  ; |PICO16a_system|pico16a:pico|datapath:dp|smux2_out[0]                                                                                                                                                                                                                   ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |PICO16a_system|pico16a:pico|datapath:dp|regfile:rf|Mux23                                                                                                                                                                                                               ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 4 LEs                ; 0 LEs                  ; |PICO16a_system|pico16a:pico|controller:cunit|reg2_we                                                                                                                                                                                                                   ;                            ;
; 8:1                ; 16 bits   ; 80 LEs        ; 80 LEs               ; 0 LEs                  ; |PICO16a_system|pico16a:pico|datapath:dp|regfile:rf|Mux13                                                                                                                                                                                                               ;                            ;
; 4:1                ; 2 bits    ; 4 LEs         ; 2 LEs                ; 2 LEs                  ; |PICO16a_system|pico16a:pico|controller:cunit|aluSrc1                                                                                                                                                                                                                   ;                            ;
; 3:1                ; 15 bits   ; 30 LEs        ; 30 LEs               ; 0 LEs                  ; |PICO16a_system|pico16a:pico|datapath:dp|dmux_out[0]                                                                                                                                                                                                                    ;                            ;
; 3:1                ; 16 bits   ; 32 LEs        ; 32 LEs               ; 0 LEs                  ; |PICO16a_system|pico16a:pico|datapath:dp|smux1_out[13]                                                                                                                                                                                                                  ;                            ;
; 5:1                ; 5 bits    ; 15 LEs        ; 10 LEs               ; 5 LEs                  ; |PICO16a_system|pico16a:pico|datapath:dp|smux2_out[11]                                                                                                                                                                                                                  ;                            ;
; 6:1                ; 2 bits    ; 8 LEs         ; 4 LEs                ; 4 LEs                  ; |PICO16a_system|pico16a:pico|datapath:dp|smux2_out[8]                                                                                                                                                                                                                   ;                            ;
; 6:1                ; 4 bits    ; 16 LEs        ; 12 LEs               ; 4 LEs                  ; |PICO16a_system|to_cpu[4]                                                                                                                                                                                                                                               ;                            ;
; 8:1                ; 2 bits    ; 10 LEs        ; 6 LEs                ; 4 LEs                  ; |PICO16a_system|pico16a:pico|controller:cunit|alu_func                                                                                                                                                                                                                  ;                            ;
; 13:1               ; 14 bits   ; 112 LEs       ; 98 LEs               ; 14 LEs                 ; |PICO16a_system|pico16a:pico|datapath:dp|alu16:alu|Mux7                                                                                                                                                                                                                 ;                            ;
; 9:1                ; 3 bits    ; 18 LEs        ; 18 LEs               ; 0 LEs                  ; |PICO16a_system|to_cpu[1]                                                                                                                                                                                                                                               ;                            ;
+--------------------+-----------+---------------+----------------------+------------------------+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                       ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                        ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component|altsyncram_lua2:auto_generated ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                       ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                        ;
+---------------------------------+--------------------+------+------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                 ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                  ;
+---------------------------------+--------------------+------+--------------------------------------------------------------------------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component|altsyncram_k1c1:auto_generated ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                            ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                             ;
+---------------------------------+--------------------+------+---------------------------------------------------------------------------------------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_h8b2:auto_generated ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                             ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                              ;
+---------------------------------+--------------------+------+----------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Source assignments for dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1 ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; Assignment                      ; Value              ; From ; To                                                                                                                                              ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+
; OPTIMIZE_POWER_DURING_SYNTHESIS ; NORMAL_COMPILATION ; -    ; -                                                                                                                                               ;
+---------------------------------+--------------------+------+-------------------------------------------------------------------------------------------------------------------------------------------------+


+---------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: memory:rmem|mem:imem|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------+
; Parameter Name                     ; Value                ; Type                                  ;
+------------------------------------+----------------------+---------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                               ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                            ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                          ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                          ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                        ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                               ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                               ;
; WIDTH_A                            ; 16                   ; Signed Integer                        ;
; WIDTHAD_A                          ; 9                    ; Signed Integer                        ;
; NUMWORDS_A                         ; 512                  ; Signed Integer                        ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                               ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                               ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                               ;
; WIDTH_B                            ; 1                    ; Untyped                               ;
; WIDTHAD_B                          ; 1                    ; Untyped                               ;
; NUMWORDS_B                         ; 1                    ; Untyped                               ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                               ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                               ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                               ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                               ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                               ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                               ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                               ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                               ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                               ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                               ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                               ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                        ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                               ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                               ;
; BYTE_SIZE                          ; 8                    ; Untyped                               ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                               ;
; INIT_FILE                          ; UNUSED               ; Untyped                               ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                               ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                               ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                               ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                               ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                               ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                               ;
; ENABLE_ECC                         ; FALSE                ; Untyped                               ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                               ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                               ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                               ;
; CBXI_PARAMETER                     ; altsyncram_ofg1      ; Untyped                               ;
+------------------------------------+----------------------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd ;
+------------------+------------+------------------------------------------------------------+
; Parameter Name   ; Value      ; Type                                                       ;
+------------------+------------+------------------------------------------------------------+
; ST_LCD_INIT      ; 0          ; Signed Integer                                             ;
; ST_LCD_SCAN      ; 1          ; Signed Integer                                             ;
; LCD_LOOP         ; 4          ; Signed Integer                                             ;
; LCD_END          ; 37         ; Signed Integer                                             ;
; ClearDisplay     ; 0000000001 ; Unsigned Binary                                            ;
; ReturnHome       ; 0000000010 ; Unsigned Binary                                            ;
; MoveToFirstLine  ; 0010000000 ; Unsigned Binary                                            ;
; MoveToSecondLine ; 0011000000 ; Unsigned Binary                                            ;
+------------------+------------+------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                              ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                           ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                        ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                      ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                      ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                    ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                           ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                           ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                    ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                    ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                           ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                           ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                    ;
; WIDTHAD_B                          ; 5                    ; Signed Integer                                                                    ;
; NUMWORDS_B                         ; 32                   ; Signed Integer                                                                    ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                           ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                           ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                           ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                           ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                           ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                           ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                           ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                           ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                    ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                    ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                           ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                           ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                           ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                           ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                           ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                           ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                           ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                           ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                           ;
; CBXI_PARAMETER                     ; altsyncram_lua2      ; Untyped                                                                           ;
+------------------------------------+----------------------+-----------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                            ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                         ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                      ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                    ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                    ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                  ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                         ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                         ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                  ;
; WIDTHAD_A                          ; 5                    ; Signed Integer                                                                  ;
; NUMWORDS_A                         ; 32                   ; Signed Integer                                                                  ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                         ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                         ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_B                            ; 1                    ; Untyped                                                                         ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                         ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                         ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                         ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                         ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                         ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                         ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                         ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                         ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                         ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                         ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                  ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                         ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                         ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                         ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                         ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                         ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                         ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                         ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                         ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                         ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                         ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                         ;
; CBXI_PARAMETER                     ; altsyncram_vhf1      ; Untyped                                                                         ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0 ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                    ;
+----------------+-------+-----------------------------------------------------------------------------------------+
; CLK_Divide     ; 9     ; Signed Integer                                                                          ;
+----------------+-------+-----------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                      ;
+----------------+-------+-------------------------------------------------------------------------------------------+
; H_FRONT        ; 16    ; Signed Integer                                                                            ;
; H_SYNC         ; 96    ; Signed Integer                                                                            ;
; H_BACK         ; 48    ; Signed Integer                                                                            ;
; H_ACT          ; 640   ; Signed Integer                                                                            ;
; H_BLANK        ; 160   ; Signed Integer                                                                            ;
; H_TOTAL        ; 800   ; Signed Integer                                                                            ;
; V_FRONT        ; 11    ; Signed Integer                                                                            ;
; V_SYNC         ; 2     ; Signed Integer                                                                            ;
; V_BACK         ; 31    ; Signed Integer                                                                            ;
; V_ACT          ; 480   ; Signed Integer                                                                            ;
; V_BLANK        ; 44    ; Signed Integer                                                                            ;
; V_TOTAL        ; 524   ; Signed Integer                                                                            ;
+----------------+-------+-------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; Parameter Name ; Value ; Type                                                                                       ;
+----------------+-------+--------------------------------------------------------------------------------------------+
; VGA_H_SIZE     ; 80    ; Signed Integer                                                                             ;
; VGA_V_SIZE     ; 60    ; Signed Integer                                                                             ;
; VGA_ON_RED     ; 0     ; Signed Integer                                                                             ;
; VGA_ON_GREEN   ; 0     ; Signed Integer                                                                             ;
; VGA_ON_BLUE    ; 0     ; Signed Integer                                                                             ;
; VGA_OFF_RED    ; 1023  ; Signed Integer                                                                             ;
; VGA_OFF_GREEN  ; 1023  ; Signed Integer                                                                             ;
; VGA_OFF_BLUE   ; 1023  ; Signed Integer                                                                             ;
+----------------+-------+--------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                   ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                             ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                           ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                           ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                         ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                ;
; OPERATION_MODE                     ; ROM                  ; Untyped                                                                                                ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                         ;
; WIDTHAD_A                          ; 11                   ; Signed Integer                                                                                         ;
; NUMWORDS_A                         ; 2048                 ; Signed Integer                                                                                         ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                         ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                ;
; INIT_FILE                          ; rtl/char_rom.mif     ; Untyped                                                                                                ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                ;
; CBXI_PARAMETER                     ; altsyncram_k1c1      ; Untyped                                                                                                ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                    ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                 ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                              ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                            ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                            ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                          ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                 ;
; OPERATION_MODE                     ; BIDIR_DUAL_PORT      ; Untyped                                                                                                 ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                          ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                          ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                          ;
; OUTDATA_REG_A                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                 ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_B                            ; 8                    ; Signed Integer                                                                                          ;
; WIDTHAD_B                          ; 13                   ; Signed Integer                                                                                          ;
; NUMWORDS_B                         ; 8192                 ; Signed Integer                                                                                          ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                 ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                 ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                 ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                 ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                 ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                 ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                 ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                 ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                          ;
; WIDTH_BYTEENA_B                    ; 1                    ; Signed Integer                                                                                          ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                 ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                 ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                 ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                 ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_INPUT_B               ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_OUTPUT_B              ; BYPASS               ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                 ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                 ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                 ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                 ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                 ;
; CBXI_PARAMETER                     ; altsyncram_h8b2      ; Untyped                                                                                                 ;
+------------------------------------+----------------------+---------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; Parameter Name                     ; Value                ; Type                                                                                                         ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
; BYTE_SIZE_BLOCK                    ; 8                    ; Untyped                                                                                                      ;
; AUTO_CARRY_CHAINS                  ; ON                   ; AUTO_CARRY                                                                                                   ;
; IGNORE_CARRY_BUFFERS               ; OFF                  ; IGNORE_CARRY                                                                                                 ;
; AUTO_CASCADE_CHAINS                ; ON                   ; AUTO_CASCADE                                                                                                 ;
; IGNORE_CASCADE_BUFFERS             ; OFF                  ; IGNORE_CASCADE                                                                                               ;
; WIDTH_BYTEENA                      ; 1                    ; Untyped                                                                                                      ;
; OPERATION_MODE                     ; SINGLE_PORT          ; Untyped                                                                                                      ;
; WIDTH_A                            ; 8                    ; Signed Integer                                                                                               ;
; WIDTHAD_A                          ; 13                   ; Signed Integer                                                                                               ;
; NUMWORDS_A                         ; 8192                 ; Signed Integer                                                                                               ;
; OUTDATA_REG_A                      ; CLOCK0               ; Untyped                                                                                                      ;
; ADDRESS_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_A                   ; NONE                 ; Untyped                                                                                                      ;
; INDATA_ACLR_A                      ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_A                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_B                            ; 1                    ; Untyped                                                                                                      ;
; WIDTHAD_B                          ; 1                    ; Untyped                                                                                                      ;
; NUMWORDS_B                         ; 1                    ; Untyped                                                                                                      ;
; INDATA_REG_B                       ; CLOCK1               ; Untyped                                                                                                      ;
; WRCONTROL_WRADDRESS_REG_B          ; CLOCK1               ; Untyped                                                                                                      ;
; RDCONTROL_REG_B                    ; CLOCK1               ; Untyped                                                                                                      ;
; ADDRESS_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; OUTDATA_REG_B                      ; UNREGISTERED         ; Untyped                                                                                                      ;
; BYTEENA_REG_B                      ; CLOCK1               ; Untyped                                                                                                      ;
; INDATA_ACLR_B                      ; NONE                 ; Untyped                                                                                                      ;
; WRCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; ADDRESS_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; OUTDATA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; RDCONTROL_ACLR_B                   ; NONE                 ; Untyped                                                                                                      ;
; BYTEENA_ACLR_B                     ; NONE                 ; Untyped                                                                                                      ;
; WIDTH_BYTEENA_A                    ; 1                    ; Signed Integer                                                                                               ;
; WIDTH_BYTEENA_B                    ; 1                    ; Untyped                                                                                                      ;
; RAM_BLOCK_TYPE                     ; AUTO                 ; Untyped                                                                                                      ;
; BYTE_SIZE                          ; 8                    ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE            ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_A      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; READ_DURING_WRITE_MODE_PORT_B      ; NEW_DATA_NO_NBE_READ ; Untyped                                                                                                      ;
; INIT_FILE                          ; UNUSED               ; Untyped                                                                                                      ;
; INIT_FILE_LAYOUT                   ; PORT_A               ; Untyped                                                                                                      ;
; MAXIMUM_DEPTH                      ; 0                    ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_A               ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_INPUT_B               ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_A              ; BYPASS               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_OUTPUT_B              ; NORMAL               ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_A                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; CLOCK_ENABLE_CORE_B                ; USE_INPUT_CLKEN      ; Untyped                                                                                                      ;
; ENABLE_ECC                         ; FALSE                ; Untyped                                                                                                      ;
; ECC_PIPELINE_STAGE_ENABLED         ; FALSE                ; Untyped                                                                                                      ;
; WIDTH_ECCSTATUS                    ; 3                    ; Untyped                                                                                                      ;
; DEVICE_FAMILY                      ; Cyclone IV E         ; Untyped                                                                                                      ;
; CBXI_PARAMETER                     ; altsyncram_8nf1      ; Untyped                                                                                                      ;
+------------------------------------+----------------------+--------------------------------------------------------------------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; altsyncram Parameter Settings by Entity Instance                                                                                                                        ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Name                                      ; Value                                                                                                                       ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+
; Number of entity instances                ; 6                                                                                                                           ;
; Entity Instance                           ; memory:rmem|mem:imem|altsyncram:altsyncram_component                                                                        ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 16                                                                                                                          ;
;     -- NUMWORDS_A                         ; 512                                                                                                                         ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component                            ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 32                                                                                                                          ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component                              ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 32                                                                                                                          ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component       ;
;     -- OPERATION_MODE                     ; ROM                                                                                                                         ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 2048                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component      ;
;     -- OPERATION_MODE                     ; BIDIR_DUAL_PORT                                                                                                             ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; UNREGISTERED                                                                                                                ;
;     -- WIDTH_B                            ; 8                                                                                                                           ;
;     -- NUMWORDS_B                         ; 8192                                                                                                                        ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
; Entity Instance                           ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component ;
;     -- OPERATION_MODE                     ; SINGLE_PORT                                                                                                                 ;
;     -- WIDTH_A                            ; 8                                                                                                                           ;
;     -- NUMWORDS_A                         ; 8192                                                                                                                        ;
;     -- OUTDATA_REG_A                      ; CLOCK0                                                                                                                      ;
;     -- WIDTH_B                            ; 1                                                                                                                           ;
;     -- NUMWORDS_B                         ; 1                                                                                                                           ;
;     -- ADDRESS_REG_B                      ; CLOCK1                                                                                                                      ;
;     -- OUTDATA_REG_B                      ; UNREGISTERED                                                                                                                ;
;     -- RAM_BLOCK_TYPE                     ; AUTO                                                                                                                        ;
;     -- READ_DURING_WRITE_MODE_MIXED_PORTS ; DONT_CARE                                                                                                                   ;
+-------------------------------------------+-----------------------------------------------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram"                      ;
+------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; Port ; Type    ; Severity         ; Details                                                                                                  ;
+------+---------+------------------+----------------------------------------------------------------------------------------------------------+
; q_a  ; Unknown ; Critical Warning ; Named port was not declared by the instantiated entity                                                   ;
; q    ; Output  ; Warning          ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed. ;
+------+---------+------------------+----------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb" ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                ;
+--------+-------+----------+----------------------------------------------------------------------------------------+
; data_b ; Input ; Info     ; Explicitly unconnected                                                                 ;
; wren_b ; Input ; Info     ; Explicitly unconnected                                                                 ;
+--------+-------+----------+----------------------------------------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl"                                                                         ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; Port     ; Type  ; Severity ; Details                                                                                                                                      ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+
; wCoord_X ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
; wCoord_Y ; Input ; Warning  ; Declared by entity but not connected by instance. If a default value exists, it will be used.  Otherwise, the port will be connected to GND. ;
+----------+-------+----------+----------------------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl"                                                                  ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; Port       ; Type   ; Severity ; Details                                                                                                                           ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+
; oCurrent_X ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "oCurrent_X[10..10]" have no fanouts ;
; oCurrent_Y ; Output ; Warning  ; Output or bidir port (11 bits) is wider than the port expression (10 bits) it drives; bit(s) "oCurrent_Y[10..10]" have no fanouts ;
; oAddress   ; Output ; Warning  ; Declared by entity but not connected by instance. Logic that only feeds a dangling port will be removed.                          ;
+------------+--------+----------+-----------------------------------------------------------------------------------------------------------------------------------+


+--------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram" ;
+------+--------+----------+-----------------------------------------------------------------+
; Port ; Type   ; Severity ; Details                                                         ;
+------+--------+----------+-----------------------------------------------------------------+
; q    ; Output ; Info     ; Explicitly unconnected                                          ;
+------+--------+----------+-----------------------------------------------------------------+


+----------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram" ;
+--------+-------+----------+------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                          ;
+--------+-------+----------+------------------------------------------------------------------+
; data_b ; Input ; Info     ; Explicitly unconnected                                           ;
; wren_b ; Input ; Info     ; Explicitly unconnected                                           ;
+--------+-------+----------+------------------------------------------------------------------+


+----------------------------------------------------+
; Port Connectivity Checks: "pico16a:pico"           ;
+-------+--------+----------+------------------------+
; Port  ; Type   ; Severity ; Details                ;
+-------+--------+----------+------------------------+
; irout ; Output ; Info     ; Explicitly unconnected ;
+-------+--------+----------+------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; In-System Memory Content Editor Settings                                                                                                                                                                               ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Instance Index ; Instance ID ; Width ; Depth ; Mode       ; Hierarchy Location                                                                                                                                         ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+
; 0              ; rmem        ; 16    ; 512   ; Read/Write ; memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated                                                                        ;
; 1              ; LCD         ; 8     ; 32    ; Read/Write ; dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated                              ;
; 2              ; vga         ; 8     ; 8192  ; Read/Write ; dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated ;
+----------------+-------------+-------+-------+------------+------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:04     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Analysis & Synthesis
    Info: Version 12.0 Build 178 05/31/2012 SJ Full Version
    Info: Processing started: Tue Jan 14 16:51:25 2014
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off PICO16a_system -c PICO16a_system
Info (20030): Parallel compilation is enabled and will use 4 of the 4 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file rtl/testram_vga.v
    Info (12023): Found entity 1: testram_vga
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dev_cnt_VGA.v
    Info (12023): Found entity 1: dev_cnt_VGA
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dev_interface_VGA.v
    Info (12023): Found entity 1: dev_interface_VGA
Warning (10275): Verilog HDL Module Instantiation warning at char_disp_ctrl.v(62): ignored dangling comma in List of Port Connections
Info (12021): Found 1 design units, including 1 entities, in source file rtl/char_disp_ctrl.v
    Info (12023): Found entity 1: char_disp_ctrl
Info (12021): Found 1 design units, including 1 entities, in source file rtl/char_rom.v
    Info (12023): Found entity 1: char_rom
Info (12021): Found 1 design units, including 1 entities, in source file rtl/frame_buffer.v
    Info (12023): Found entity 1: frame_buffer
Info (12021): Found 1 design units, including 1 entities, in source file rtl/VGA_controller.v
    Info (12023): Found entity 1: VGA_controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/timer.v
    Info (12023): Found entity 1: timer
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dev_cnt_timer.v
    Info (12023): Found entity 1: dev_cnt_timer
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dev_cnt_key3int.v
    Info (12023): Found entity 1: dev_cnt_key3int
Info (12021): Found 1 design units, including 1 entities, in source file rtl/key_int.v
    Info (12023): Found entity 1: key_int
Info (12021): Found 1 design units, including 1 entities, in source file rtl/testram.v
    Info (12023): Found entity 1: testram
Info (12021): Found 1 design units, including 1 entities, in source file rtl/LCD_raw_controller.v
    Info (12023): Found entity 1: LCD_raw_controller
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dpram8x32.v
    Info (12023): Found entity 1: dpram8x32
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dev_interface_LCD.v
    Info (12023): Found entity 1: dev_interface_LCD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dev_cnt_LCD.v
    Info (12023): Found entity 1: dev_cnt_LCD
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dev_interface_7seg.v
    Info (12023): Found entity 1: dev_interface_7seg
Info (12021): Found 1 design units, including 1 entities, in source file rtl/sevenseg_dec.v
    Info (12023): Found entity 1: sevenseg_dec
Info (12021): Found 1 design units, including 1 entities, in source file rtl/adrs_dec_7seg.v
    Info (12023): Found entity 1: adrs_dec_7seg
Info (12021): Found 1 design units, including 1 entities, in source file rtl/dev_cnt_7seg.v
    Info (12023): Found entity 1: dev_cnt_7seg
Warning (10238): Verilog Module Declaration warning at memory.v(20): ignored anonymous port(s) indicated by duplicate or dangling comma(s) in the port list for module "memory"
Info (12021): Found 1 design units, including 1 entities, in source file rtl/memory.v
    Info (12023): Found entity 1: memory
Info (12021): Found 1 design units, including 1 entities, in source file rtl/memory_lpm.v
    Info (12023): Found entity 1: mem
Info (12021): Found 5 design units, including 5 entities, in source file rtl/pico16a.v
    Info (12023): Found entity 1: pico16a
    Info (12023): Found entity 2: datapath
    Info (12023): Found entity 3: controller
    Info (12023): Found entity 4: alu16
    Info (12023): Found entity 5: regfile
Info (12021): Found 1 design units, including 1 entities, in source file rtl/PICO16a_system.v
    Info (12023): Found entity 1: PICO16a_system
Info (12021): Found 1 design units, including 1 entities, in source file rtl/util_genClk.v
    Info (12023): Found entity 1: genClk
Info (12021): Found 1 design units, including 1 entities, in source file rtl/util_register.v
    Info (12023): Found entity 1: register
Info (12021): Found 1 design units, including 1 entities, in source file rtl/util_register_1bit.v
    Info (12023): Found entity 1: register_1bit
Warning (10236): Verilog HDL Implicit Net warning at key_int.v(113): created implicit net for "intreq_key3"
Warning (10236): Verilog HDL Implicit Net warning at PICO16a_system.v(125): created implicit net for "td_reset"
Info (12127): Elaborating entity "PICO16a_system" for the top level hierarchy
Warning (10036): Verilog HDL or VHDL warning at PICO16a_system.v(125): object "td_reset" assigned a value but never read
Warning (10036): Verilog HDL or VHDL warning at PICO16a_system.v(103): object "irout" assigned a value but never read
Warning (10034): Output port "HEX4" at PICO16a_system.v(61) has no driver
Warning (10034): Output port "HEX5" at PICO16a_system.v(62) has no driver
Warning (10034): Output port "HEX6" at PICO16a_system.v(63) has no driver
Warning (10034): Output port "HEX7" at PICO16a_system.v(64) has no driver
Info (12128): Elaborating entity "genClk" for hierarchy "genClk:gclk"
Info (12128): Elaborating entity "pico16a" for hierarchy "pico16a:pico"
Info (12128): Elaborating entity "datapath" for hierarchy "pico16a:pico|datapath:dp"
Info (12128): Elaborating entity "register" for hierarchy "pico16a:pico|datapath:dp|register:ir"
Info (12128): Elaborating entity "regfile" for hierarchy "pico16a:pico|datapath:dp|regfile:rf"
Info (12128): Elaborating entity "alu16" for hierarchy "pico16a:pico|datapath:dp|alu16:alu"
Info (12128): Elaborating entity "register_1bit" for hierarchy "pico16a:pico|datapath:dp|register_1bit:intrrupt_enable"
Info (12128): Elaborating entity "controller" for hierarchy "pico16a:pico|controller:cunit"
Info (12128): Elaborating entity "memory" for hierarchy "memory:rmem"
Info (12128): Elaborating entity "mem" for hierarchy "memory:rmem|mem:imem"
Info (12128): Elaborating entity "altsyncram" for hierarchy "memory:rmem|mem:imem|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "memory:rmem|mem:imem|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "memory:rmem|mem:imem|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES,INSTANCE_NAME=rmem"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "512"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "9"
    Info (12134): Parameter "width_a" = "16"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_ofg1.tdf
    Info (12023): Found entity 1: altsyncram_ofg1
Info (12128): Elaborating entity "altsyncram_ofg1" for hierarchy "memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lrb2.tdf
    Info (12023): Found entity 1: altsyncram_lrb2
Info (12128): Elaborating entity "altsyncram_lrb2" for hierarchy "memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|altsyncram_lrb2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "0000000000000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1919772013"
    Info (12134): Parameter "NUMWORDS" = "512"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "5"
    Info (12134): Parameter "WIDTH_WORD" = "16"
    Info (12134): Parameter "WIDTHAD" = "9"
Info (12128): Elaborating entity "sld_rom_sr" for hierarchy "memory:rmem|mem:imem|altsyncram:altsyncram_component|altsyncram_ofg1:auto_generated|sld_mod_ram_rom:mgl_prim2|sld_rom_sr:\ram_rom_logic_gen:name_gen:info_rom_sr"
Info (12128): Elaborating entity "dev_cnt_7seg" for hierarchy "dev_cnt_7seg:dev7seg"
Info (12128): Elaborating entity "adrs_dec_7seg" for hierarchy "dev_cnt_7seg:dev7seg|adrs_dec_7seg:adrs_dec"
Info (12128): Elaborating entity "dev_interface_7seg" for hierarchy "dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex0"
Info (12128): Elaborating entity "sevenseg_dec" for hierarchy "dev_cnt_7seg:dev7seg|dev_interface_7seg:for_hex0|sevenseg_dec:segment0"
Info (12128): Elaborating entity "dev_cnt_LCD" for hierarchy "dev_cnt_LCD:dev_cnt_LCD"
Info (12128): Elaborating entity "dev_interface_LCD" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd"
Warning (10230): Verilog HDL assignment warning at dev_interface_LCD.v(108): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at dev_interface_LCD.v(114): truncated value with size 32 to match size of target (18)
Warning (10230): Verilog HDL assignment warning at dev_interface_LCD.v(122): truncated value with size 32 to match size of target (6)
Warning (10230): Verilog HDL assignment warning at dev_interface_LCD.v(123): truncated value with size 32 to match size of target (6)
Info (12128): Elaborating entity "dpram8x32" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "numwords_b" = "32"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "widthad_b" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_lua2.tdf
    Info (12023): Found entity 1: altsyncram_lua2
Info (12128): Elaborating entity "altsyncram_lua2" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|dpram8x32:scan_ram|altsyncram:altsyncram_component|altsyncram_lua2:auto_generated"
Info (12128): Elaborating entity "testram" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=LCD"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "32"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "5"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_vhf1.tdf
    Info (12023): Found entity 1: altsyncram_vhf1
Info (12128): Elaborating entity "altsyncram_vhf1" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_kua2.tdf
    Info (12023): Found entity 1: altsyncram_kua2
Info (12128): Elaborating entity "altsyncram_kua2" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|altsyncram_kua2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|testram:test_ram|altsyncram:altsyncram_component|altsyncram_vhf1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1279476736"
    Info (12134): Parameter "NUMWORDS" = "32"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "5"
Info (12128): Elaborating entity "LCD_raw_controller" for hierarchy "dev_cnt_LCD:dev_cnt_LCD|dev_interface_LCD:lcd|LCD_raw_controller:u0"
Warning (10230): Verilog HDL assignment warning at LCD_raw_controller.v(73): truncated value with size 32 to match size of target (5)
Info (12128): Elaborating entity "dev_cnt_key3int" for hierarchy "dev_cnt_key3int:dev_cnt_key3int"
Info (12128): Elaborating entity "key_int" for hierarchy "dev_cnt_key3int:dev_cnt_key3int|key_int:key3int_if"
Info (12128): Elaborating entity "dev_cnt_timer" for hierarchy "dev_cnt_timer:dev_cnt_timer"
Info (12128): Elaborating entity "timer" for hierarchy "dev_cnt_timer:dev_cnt_timer|timer:timer"
Info (12128): Elaborating entity "dev_cnt_VGA" for hierarchy "dev_cnt_VGA:dev_cnt_VGA"
Info (12128): Elaborating entity "dev_interface_VGA" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga"
Info (12128): Elaborating entity "VGA_controller" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|VGA_controller:vga_ctrl"
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(53): truncated value with size 32 to match size of target (22)
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(56): truncated value with size 32 to match size of target (11)
Warning (10230): Verilog HDL assignment warning at VGA_controller.v(57): truncated value with size 32 to match size of target (11)
Info (12128): Elaborating entity "char_disp_ctrl" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl"
Warning (10230): Verilog HDL assignment warning at char_disp_ctrl.v(64): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at char_disp_ctrl.v(65): truncated value with size 32 to match size of target (10)
Warning (10230): Verilog HDL assignment warning at char_disp_ctrl.v(66): truncated value with size 32 to match size of target (10)
Info (12128): Elaborating entity "char_rom" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "init_file" = "rtl/char_rom.mif"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=NO"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "2048"
    Info (12134): Parameter "operation_mode" = "ROM"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "widthad_a" = "11"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_k1c1.tdf
    Info (12023): Found entity 1: altsyncram_k1c1
Info (12128): Elaborating entity "altsyncram_k1c1" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|char_rom:c_rom|altsyncram:altsyncram_component|altsyncram_k1c1:auto_generated"
Info (12128): Elaborating entity "frame_buffer" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "address_reg_b" = "CLOCK1"
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_input_b" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_b" = "BYPASS"
    Info (12134): Parameter "indata_reg_b" = "CLOCK1"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "numwords_b" = "8192"
    Info (12134): Parameter "operation_mode" = "BIDIR_DUAL_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_aclr_b" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "UNREGISTERED"
    Info (12134): Parameter "outdata_reg_b" = "UNREGISTERED"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "read_during_write_mode_mixed_ports" = "DONT_CARE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "widthad_b" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_b" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
    Info (12134): Parameter "width_byteena_b" = "1"
    Info (12134): Parameter "wrcontrol_wraddress_reg_b" = "CLOCK1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_h8b2.tdf
    Info (12023): Found entity 1: altsyncram_h8b2
Info (12128): Elaborating entity "altsyncram_h8b2" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|frame_buffer:fb|altsyncram:altsyncram_component|altsyncram_h8b2:auto_generated"
Info (12128): Elaborating entity "testram_vga" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram"
Info (12128): Elaborating entity "altsyncram" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component"
Info (12130): Elaborated megafunction instantiation "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component"
Info (12133): Instantiated megafunction "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component" with the following parameter:
    Info (12134): Parameter "clock_enable_input_a" = "BYPASS"
    Info (12134): Parameter "clock_enable_output_a" = "BYPASS"
    Info (12134): Parameter "intended_device_family" = "Cyclone II"
    Info (12134): Parameter "lpm_hint" = "ENABLE_RUNTIME_MOD=YES, INSTANCE_NAME=vga"
    Info (12134): Parameter "lpm_type" = "altsyncram"
    Info (12134): Parameter "numwords_a" = "8192"
    Info (12134): Parameter "operation_mode" = "SINGLE_PORT"
    Info (12134): Parameter "outdata_aclr_a" = "NONE"
    Info (12134): Parameter "outdata_reg_a" = "CLOCK0"
    Info (12134): Parameter "power_up_uninitialized" = "FALSE"
    Info (12134): Parameter "widthad_a" = "13"
    Info (12134): Parameter "width_a" = "8"
    Info (12134): Parameter "width_byteena_a" = "1"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_8nf1.tdf
    Info (12023): Found entity 1: altsyncram_8nf1
Info (12128): Elaborating entity "altsyncram_8nf1" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated"
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_g8b2.tdf
    Info (12023): Found entity 1: altsyncram_g8b2
Info (12128): Elaborating entity "altsyncram_g8b2" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|altsyncram_g8b2:altsyncram1"
Info (12128): Elaborating entity "sld_mod_ram_rom" for hierarchy "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12130): Elaborated megafunction instantiation "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2"
Info (12133): Instantiated megafunction "dev_cnt_VGA:dev_cnt_VGA|dev_interface_VGA:vga|char_disp_ctrl:char_ctrl|testram_vga:test_ram|altsyncram:altsyncram_component|altsyncram_8nf1:auto_generated|sld_mod_ram_rom:mgl_prim2" with the following parameter:
    Info (12134): Parameter "CVALUE" = "00000000"
    Info (12134): Parameter "IS_DATA_IN_RAM" = "1"
    Info (12134): Parameter "IS_READABLE" = "1"
    Info (12134): Parameter "NODE_NAME" = "1986486528"
    Info (12134): Parameter "NUMWORDS" = "8192"
    Info (12134): Parameter "SHIFT_COUNT_BITS" = "4"
    Info (12134): Parameter "WIDTH_WORD" = "8"
    Info (12134): Parameter "WIDTHAD" = "13"
Warning (19016): Clock multiplexers are found and protected
    Warning (19017): Found clock multiplexer clk
    Warning (19017): Found clock multiplexer clk~synth
    Warning (19017): Found clock multiplexer clk~synth
Warning (13046): Tri-state node(s) do not directly drive top-level pin(s)
    Warning (13048): Converted tri-state node "to_cpu[15]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[14]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[13]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[12]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[11]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[10]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[9]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[8]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[7]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[6]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[5]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[4]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[3]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[2]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[1]" into a selector
    Warning (13048): Converted tri-state node "to_cpu[0]" into a selector
Info (286031): Timing-Driven Synthesis is running on partition "Top"
Warning (12241): 3 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning (13034): The following nodes have both tri-state and non-tri-state drivers
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[0]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[1]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[2]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[3]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[4]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[5]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[6]" and its non-tri-state driver.
    Warning (13035): Inserted always-enabled tri-state buffer between "LCD_DATA[7]" and its non-tri-state driver.
Info (13000): Registers with preset signals will power-up high
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13009): TRI or OPNDRN buffers permanently enabled
    Warning (13010): Node "LCD_DATA[0]~synth"
    Warning (13010): Node "LCD_DATA[1]~synth"
    Warning (13010): Node "LCD_DATA[2]~synth"
    Warning (13010): Node "LCD_DATA[3]~synth"
    Warning (13010): Node "LCD_DATA[4]~synth"
    Warning (13010): Node "LCD_DATA[5]~synth"
    Warning (13010): Node "LCD_DATA[6]~synth"
    Warning (13010): Node "LCD_DATA[7]~synth"
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "HEX4[0]" is stuck at GND
    Warning (13410): Pin "HEX4[1]" is stuck at GND
    Warning (13410): Pin "HEX4[2]" is stuck at GND
    Warning (13410): Pin "HEX4[3]" is stuck at GND
    Warning (13410): Pin "HEX4[4]" is stuck at GND
    Warning (13410): Pin "HEX4[5]" is stuck at GND
    Warning (13410): Pin "HEX4[6]" is stuck at GND
    Warning (13410): Pin "HEX5[0]" is stuck at GND
    Warning (13410): Pin "HEX5[1]" is stuck at GND
    Warning (13410): Pin "HEX5[2]" is stuck at GND
    Warning (13410): Pin "HEX5[3]" is stuck at GND
    Warning (13410): Pin "HEX5[4]" is stuck at GND
    Warning (13410): Pin "HEX5[5]" is stuck at GND
    Warning (13410): Pin "HEX5[6]" is stuck at GND
    Warning (13410): Pin "HEX6[0]" is stuck at GND
    Warning (13410): Pin "HEX6[1]" is stuck at GND
    Warning (13410): Pin "HEX6[2]" is stuck at GND
    Warning (13410): Pin "HEX6[3]" is stuck at GND
    Warning (13410): Pin "HEX6[4]" is stuck at GND
    Warning (13410): Pin "HEX6[5]" is stuck at GND
    Warning (13410): Pin "HEX6[6]" is stuck at GND
    Warning (13410): Pin "HEX7[0]" is stuck at GND
    Warning (13410): Pin "HEX7[1]" is stuck at GND
    Warning (13410): Pin "HEX7[2]" is stuck at GND
    Warning (13410): Pin "HEX7[3]" is stuck at GND
    Warning (13410): Pin "HEX7[4]" is stuck at GND
    Warning (13410): Pin "HEX7[5]" is stuck at GND
    Warning (13410): Pin "HEX7[6]" is stuck at GND
    Warning (13410): Pin "LEDG[0]" is stuck at GND
    Warning (13410): Pin "LEDG[1]" is stuck at GND
    Warning (13410): Pin "LEDG[2]" is stuck at GND
    Warning (13410): Pin "LEDG[3]" is stuck at GND
    Warning (13410): Pin "LEDG[4]" is stuck at GND
    Warning (13410): Pin "LEDG[5]" is stuck at GND
    Warning (13410): Pin "LEDG[6]" is stuck at GND
    Warning (13410): Pin "LEDG[7]" is stuck at GND
    Warning (13410): Pin "LEDG[8]" is stuck at GND
    Warning (13410): Pin "LEDR[0]" is stuck at GND
    Warning (13410): Pin "LEDR[1]" is stuck at GND
    Warning (13410): Pin "LEDR[2]" is stuck at GND
    Warning (13410): Pin "LEDR[3]" is stuck at GND
    Warning (13410): Pin "LEDR[4]" is stuck at GND
    Warning (13410): Pin "LEDR[5]" is stuck at GND
    Warning (13410): Pin "LEDR[6]" is stuck at GND
    Warning (13410): Pin "LEDR[7]" is stuck at GND
    Warning (13410): Pin "LEDR[8]" is stuck at GND
    Warning (13410): Pin "LEDR[9]" is stuck at GND
    Warning (13410): Pin "LEDR[10]" is stuck at GND
    Warning (13410): Pin "LEDR[11]" is stuck at GND
    Warning (13410): Pin "LEDR[12]" is stuck at GND
    Warning (13410): Pin "LEDR[13]" is stuck at GND
    Warning (13410): Pin "LEDR[14]" is stuck at GND
    Warning (13410): Pin "LEDR[15]" is stuck at GND
    Warning (13410): Pin "LCD_ON" is stuck at VCC
    Warning (13410): Pin "LCD_BLON" is stuck at VCC
    Warning (13410): Pin "LCD_RW" is stuck at GND
    Warning (13410): Pin "VGA_SYNC" is stuck at VCC
Info (17049): 23 registers lost all their fanouts during netlist optimizations.
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 18 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "EXT_CLOCK"
    Warning (15610): No output dependent on input pin "KEY[2]"
    Warning (15610): No output dependent on input pin "SW[0]"
    Warning (15610): No output dependent on input pin "SW[1]"
    Warning (15610): No output dependent on input pin "SW[2]"
    Warning (15610): No output dependent on input pin "SW[3]"
    Warning (15610): No output dependent on input pin "SW[4]"
    Warning (15610): No output dependent on input pin "SW[5]"
    Warning (15610): No output dependent on input pin "SW[6]"
    Warning (15610): No output dependent on input pin "SW[7]"
    Warning (15610): No output dependent on input pin "SW[8]"
    Warning (15610): No output dependent on input pin "SW[9]"
    Warning (15610): No output dependent on input pin "SW[10]"
    Warning (15610): No output dependent on input pin "SW[11]"
    Warning (15610): No output dependent on input pin "SW[12]"
    Warning (15610): No output dependent on input pin "SW[13]"
    Warning (15610): No output dependent on input pin "SW[14]"
    Warning (15610): No output dependent on input pin "SW[15]"
Info (21057): Implemented 1881 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 28 input pins
    Info (21059): Implemented 124 output pins
    Info (21060): Implemented 8 bidirectional pins
    Info (21061): Implemented 1664 logic cells
    Info (21064): Implemented 56 RAM segments
Info: Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 138 warnings
    Info: Peak virtual memory: 706 megabytes
    Info: Processing ended: Tue Jan 14 16:51:39 2014
    Info: Elapsed time: 00:00:14
    Info: Total CPU time (on all processors): 00:00:09


