// Seed: 1684553580
module module_0 (
    input tri0 id_0,
    input wand id_1,
    input wire id_2
);
  assign id_4[1'b0] = id_1;
endmodule
module module_1 (
    input  tri  id_0,
    input  tri0 id_1,
    output tri  id_2,
    input  wire id_3,
    input  wire id_4,
    input  wand id_5
    , id_9,
    output tri1 id_6,
    input  tri1 id_7
);
  always @(1) id_9 = 1;
  assign id_2 = 1;
  module_0(
      id_3, id_1, id_1
  );
  wire id_10, id_11;
  wire id_12;
  id_13 :
  assert property (@(posedge 1'b0) 1'b0)
  else begin
    $display(id_3);
  end
  integer id_14;
endmodule
