Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib simprims_ver -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -lib secureip -o C:/Users/seanm/Downloads/Pipeline EX/EX/cpu_tb_isim_translate.exe -prj C:/Users/seanm/Downloads/Pipeline EX/EX/cpu_tb_translate.prj work.cpu_tb work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 4
Turning on mult-threading, number of parallel sub-compilation jobs: 8 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Users/seanm/Downloads/Pipeline EX/EX/netgen/translate/cpu_translate.v" into library work
Analyzing Verilog file "C:/Users/seanm/Downloads/Pipeline EX/EX/cpu_tb.v" into library work
Starting static elaboration
Completed static elaboration
Compiling module X_ONE
Compiling module X_ZERO
Compiling module mux
Compiling module X_MUX2
Compiling module X_XOR2
Compiling module x_lut2_mux4
Compiling module X_LUT2(INIT=4'b0110)
Compiling module ffsrce
Compiling module X_FF
Compiling module latchsre
Compiling module X_LATCHE
Compiling module x_lut3_mux4
Compiling module X_LUT3(INIT=8'b010)
Compiling module X_LUT5(INIT=32'b0101000001010100...
Compiling module X_LUT6(INIT=64'b0100010011110101...
Compiling module X_BUF
Compiling module X_LUT4(INIT=16'b1010110001010011...
Compiling module X_INV
Compiling module X_SRLC16E
Compiling module X_IPAD
Compiling module X_OPAD
Compiling module X_RAMD32
Compiling module X_RAMS32
Compiling module X_CKBUF
Compiling module X_OBUF
Compiling module cpu
Compiling module cpu_tb
Compiling module glbl
Time Resolution for simulation is 1ps.
Waiting for 7 sub-compilation(s) to finish...
Compiled 85 Verilog Units
Built simulation executable C:/Users/seanm/Downloads/Pipeline EX/EX/cpu_tb_isim_translate.exe
Fuse Memory Usage: 35032 KB
Fuse CPU Usage: 2702 ms
