
G431.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000d728  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       0000e944  0800d908  0800d908  0000e908  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0801c24c  0801c24c  0001e2f8  2**0
                  CONTENTS, READONLY
  4 .ARM          00000008  0801c24c  0801c24c  0001d24c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801c254  0801c254  0001e2f8  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801c254  0801c254  0001d254  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  0801c258  0801c258  0001d258  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         000002f8  20000000  0801c25c  0001e000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00001730  200002f8  0801c554  0001e2f8  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20001a28  0801c554  0001ea28  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0001e2f8  2**0
                  CONTENTS, READONLY
 12 .debug_info   00022612  00000000  00000000  0001e328  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 000053a9  00000000  00000000  0004093a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001ee8  00000000  00000000  00045ce8  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000017fa  00000000  00000000  00047bd0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  000235fb  00000000  00000000  000493ca  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002461d  00000000  00000000  0006c9c5  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d5ded  00000000  00000000  00090fe2  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  00166dcf  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00009174  00000000  00000000  00166e14  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 0000005f  00000000  00000000  0016ff88  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200002f8 	.word	0x200002f8
 80001fc:	00000000 	.word	0x00000000
 8000200:	0800d8f0 	.word	0x0800d8f0

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200002fc 	.word	0x200002fc
 800021c:	0800d8f0 	.word	0x0800d8f0

08000220 <memchr>:
 8000220:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000224:	2a10      	cmp	r2, #16
 8000226:	db2b      	blt.n	8000280 <memchr+0x60>
 8000228:	f010 0f07 	tst.w	r0, #7
 800022c:	d008      	beq.n	8000240 <memchr+0x20>
 800022e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000232:	3a01      	subs	r2, #1
 8000234:	428b      	cmp	r3, r1
 8000236:	d02d      	beq.n	8000294 <memchr+0x74>
 8000238:	f010 0f07 	tst.w	r0, #7
 800023c:	b342      	cbz	r2, 8000290 <memchr+0x70>
 800023e:	d1f6      	bne.n	800022e <memchr+0xe>
 8000240:	b4f0      	push	{r4, r5, r6, r7}
 8000242:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000246:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800024a:	f022 0407 	bic.w	r4, r2, #7
 800024e:	f07f 0700 	mvns.w	r7, #0
 8000252:	2300      	movs	r3, #0
 8000254:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000258:	3c08      	subs	r4, #8
 800025a:	ea85 0501 	eor.w	r5, r5, r1
 800025e:	ea86 0601 	eor.w	r6, r6, r1
 8000262:	fa85 f547 	uadd8	r5, r5, r7
 8000266:	faa3 f587 	sel	r5, r3, r7
 800026a:	fa86 f647 	uadd8	r6, r6, r7
 800026e:	faa5 f687 	sel	r6, r5, r7
 8000272:	b98e      	cbnz	r6, 8000298 <memchr+0x78>
 8000274:	d1ee      	bne.n	8000254 <memchr+0x34>
 8000276:	bcf0      	pop	{r4, r5, r6, r7}
 8000278:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800027c:	f002 0207 	and.w	r2, r2, #7
 8000280:	b132      	cbz	r2, 8000290 <memchr+0x70>
 8000282:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000286:	3a01      	subs	r2, #1
 8000288:	ea83 0301 	eor.w	r3, r3, r1
 800028c:	b113      	cbz	r3, 8000294 <memchr+0x74>
 800028e:	d1f8      	bne.n	8000282 <memchr+0x62>
 8000290:	2000      	movs	r0, #0
 8000292:	4770      	bx	lr
 8000294:	3801      	subs	r0, #1
 8000296:	4770      	bx	lr
 8000298:	2d00      	cmp	r5, #0
 800029a:	bf06      	itte	eq
 800029c:	4635      	moveq	r5, r6
 800029e:	3803      	subeq	r0, #3
 80002a0:	3807      	subne	r0, #7
 80002a2:	f015 0f01 	tst.w	r5, #1
 80002a6:	d107      	bne.n	80002b8 <memchr+0x98>
 80002a8:	3001      	adds	r0, #1
 80002aa:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ae:	bf02      	ittt	eq
 80002b0:	3001      	addeq	r0, #1
 80002b2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002b6:	3001      	addeq	r0, #1
 80002b8:	bcf0      	pop	{r4, r5, r6, r7}
 80002ba:	3801      	subs	r0, #1
 80002bc:	4770      	bx	lr
 80002be:	bf00      	nop

080002c0 <strlen>:
 80002c0:	4603      	mov	r3, r0
 80002c2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002c6:	2a00      	cmp	r2, #0
 80002c8:	d1fb      	bne.n	80002c2 <strlen+0x2>
 80002ca:	1a18      	subs	r0, r3, r0
 80002cc:	3801      	subs	r0, #1
 80002ce:	4770      	bx	lr

080002d0 <__aeabi_drsub>:
 80002d0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002d4:	e002      	b.n	80002dc <__adddf3>
 80002d6:	bf00      	nop

080002d8 <__aeabi_dsub>:
 80002d8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002dc <__adddf3>:
 80002dc:	b530      	push	{r4, r5, lr}
 80002de:	ea4f 0441 	mov.w	r4, r1, lsl #1
 80002e2:	ea4f 0543 	mov.w	r5, r3, lsl #1
 80002e6:	ea94 0f05 	teq	r4, r5
 80002ea:	bf08      	it	eq
 80002ec:	ea90 0f02 	teqeq	r0, r2
 80002f0:	bf1f      	itttt	ne
 80002f2:	ea54 0c00 	orrsne.w	ip, r4, r0
 80002f6:	ea55 0c02 	orrsne.w	ip, r5, r2
 80002fa:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 80002fe:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000302:	f000 80e2 	beq.w	80004ca <__adddf3+0x1ee>
 8000306:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800030a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800030e:	bfb8      	it	lt
 8000310:	426d      	neglt	r5, r5
 8000312:	dd0c      	ble.n	800032e <__adddf3+0x52>
 8000314:	442c      	add	r4, r5
 8000316:	ea80 0202 	eor.w	r2, r0, r2
 800031a:	ea81 0303 	eor.w	r3, r1, r3
 800031e:	ea82 0000 	eor.w	r0, r2, r0
 8000322:	ea83 0101 	eor.w	r1, r3, r1
 8000326:	ea80 0202 	eor.w	r2, r0, r2
 800032a:	ea81 0303 	eor.w	r3, r1, r3
 800032e:	2d36      	cmp	r5, #54	@ 0x36
 8000330:	bf88      	it	hi
 8000332:	bd30      	pophi	{r4, r5, pc}
 8000334:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000338:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800033c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000340:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000344:	d002      	beq.n	800034c <__adddf3+0x70>
 8000346:	4240      	negs	r0, r0
 8000348:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800034c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000350:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000354:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000358:	d002      	beq.n	8000360 <__adddf3+0x84>
 800035a:	4252      	negs	r2, r2
 800035c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000360:	ea94 0f05 	teq	r4, r5
 8000364:	f000 80a7 	beq.w	80004b6 <__adddf3+0x1da>
 8000368:	f1a4 0401 	sub.w	r4, r4, #1
 800036c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000370:	db0d      	blt.n	800038e <__adddf3+0xb2>
 8000372:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000376:	fa22 f205 	lsr.w	r2, r2, r5
 800037a:	1880      	adds	r0, r0, r2
 800037c:	f141 0100 	adc.w	r1, r1, #0
 8000380:	fa03 f20e 	lsl.w	r2, r3, lr
 8000384:	1880      	adds	r0, r0, r2
 8000386:	fa43 f305 	asr.w	r3, r3, r5
 800038a:	4159      	adcs	r1, r3
 800038c:	e00e      	b.n	80003ac <__adddf3+0xd0>
 800038e:	f1a5 0520 	sub.w	r5, r5, #32
 8000392:	f10e 0e20 	add.w	lr, lr, #32
 8000396:	2a01      	cmp	r2, #1
 8000398:	fa03 fc0e 	lsl.w	ip, r3, lr
 800039c:	bf28      	it	cs
 800039e:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003a2:	fa43 f305 	asr.w	r3, r3, r5
 80003a6:	18c0      	adds	r0, r0, r3
 80003a8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003ac:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003b0:	d507      	bpl.n	80003c2 <__adddf3+0xe6>
 80003b2:	f04f 0e00 	mov.w	lr, #0
 80003b6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003ba:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003be:	eb6e 0101 	sbc.w	r1, lr, r1
 80003c2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003c6:	d31b      	bcc.n	8000400 <__adddf3+0x124>
 80003c8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003cc:	d30c      	bcc.n	80003e8 <__adddf3+0x10c>
 80003ce:	0849      	lsrs	r1, r1, #1
 80003d0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003d4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003d8:	f104 0401 	add.w	r4, r4, #1
 80003dc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 80003e0:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 80003e4:	f080 809a 	bcs.w	800051c <__adddf3+0x240>
 80003e8:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 80003ec:	bf08      	it	eq
 80003ee:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80003f2:	f150 0000 	adcs.w	r0, r0, #0
 80003f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80003fa:	ea41 0105 	orr.w	r1, r1, r5
 80003fe:	bd30      	pop	{r4, r5, pc}
 8000400:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000404:	4140      	adcs	r0, r0
 8000406:	eb41 0101 	adc.w	r1, r1, r1
 800040a:	3c01      	subs	r4, #1
 800040c:	bf28      	it	cs
 800040e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000412:	d2e9      	bcs.n	80003e8 <__adddf3+0x10c>
 8000414:	f091 0f00 	teq	r1, #0
 8000418:	bf04      	itt	eq
 800041a:	4601      	moveq	r1, r0
 800041c:	2000      	moveq	r0, #0
 800041e:	fab1 f381 	clz	r3, r1
 8000422:	bf08      	it	eq
 8000424:	3320      	addeq	r3, #32
 8000426:	f1a3 030b 	sub.w	r3, r3, #11
 800042a:	f1b3 0220 	subs.w	r2, r3, #32
 800042e:	da0c      	bge.n	800044a <__adddf3+0x16e>
 8000430:	320c      	adds	r2, #12
 8000432:	dd08      	ble.n	8000446 <__adddf3+0x16a>
 8000434:	f102 0c14 	add.w	ip, r2, #20
 8000438:	f1c2 020c 	rsb	r2, r2, #12
 800043c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000440:	fa21 f102 	lsr.w	r1, r1, r2
 8000444:	e00c      	b.n	8000460 <__adddf3+0x184>
 8000446:	f102 0214 	add.w	r2, r2, #20
 800044a:	bfd8      	it	le
 800044c:	f1c2 0c20 	rsble	ip, r2, #32
 8000450:	fa01 f102 	lsl.w	r1, r1, r2
 8000454:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000458:	bfdc      	itt	le
 800045a:	ea41 010c 	orrle.w	r1, r1, ip
 800045e:	4090      	lslle	r0, r2
 8000460:	1ae4      	subs	r4, r4, r3
 8000462:	bfa2      	ittt	ge
 8000464:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000468:	4329      	orrge	r1, r5
 800046a:	bd30      	popge	{r4, r5, pc}
 800046c:	ea6f 0404 	mvn.w	r4, r4
 8000470:	3c1f      	subs	r4, #31
 8000472:	da1c      	bge.n	80004ae <__adddf3+0x1d2>
 8000474:	340c      	adds	r4, #12
 8000476:	dc0e      	bgt.n	8000496 <__adddf3+0x1ba>
 8000478:	f104 0414 	add.w	r4, r4, #20
 800047c:	f1c4 0220 	rsb	r2, r4, #32
 8000480:	fa20 f004 	lsr.w	r0, r0, r4
 8000484:	fa01 f302 	lsl.w	r3, r1, r2
 8000488:	ea40 0003 	orr.w	r0, r0, r3
 800048c:	fa21 f304 	lsr.w	r3, r1, r4
 8000490:	ea45 0103 	orr.w	r1, r5, r3
 8000494:	bd30      	pop	{r4, r5, pc}
 8000496:	f1c4 040c 	rsb	r4, r4, #12
 800049a:	f1c4 0220 	rsb	r2, r4, #32
 800049e:	fa20 f002 	lsr.w	r0, r0, r2
 80004a2:	fa01 f304 	lsl.w	r3, r1, r4
 80004a6:	ea40 0003 	orr.w	r0, r0, r3
 80004aa:	4629      	mov	r1, r5
 80004ac:	bd30      	pop	{r4, r5, pc}
 80004ae:	fa21 f004 	lsr.w	r0, r1, r4
 80004b2:	4629      	mov	r1, r5
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f094 0f00 	teq	r4, #0
 80004ba:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004be:	bf06      	itte	eq
 80004c0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004c4:	3401      	addeq	r4, #1
 80004c6:	3d01      	subne	r5, #1
 80004c8:	e74e      	b.n	8000368 <__adddf3+0x8c>
 80004ca:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ce:	bf18      	it	ne
 80004d0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004d4:	d029      	beq.n	800052a <__adddf3+0x24e>
 80004d6:	ea94 0f05 	teq	r4, r5
 80004da:	bf08      	it	eq
 80004dc:	ea90 0f02 	teqeq	r0, r2
 80004e0:	d005      	beq.n	80004ee <__adddf3+0x212>
 80004e2:	ea54 0c00 	orrs.w	ip, r4, r0
 80004e6:	bf04      	itt	eq
 80004e8:	4619      	moveq	r1, r3
 80004ea:	4610      	moveq	r0, r2
 80004ec:	bd30      	pop	{r4, r5, pc}
 80004ee:	ea91 0f03 	teq	r1, r3
 80004f2:	bf1e      	ittt	ne
 80004f4:	2100      	movne	r1, #0
 80004f6:	2000      	movne	r0, #0
 80004f8:	bd30      	popne	{r4, r5, pc}
 80004fa:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 80004fe:	d105      	bne.n	800050c <__adddf3+0x230>
 8000500:	0040      	lsls	r0, r0, #1
 8000502:	4149      	adcs	r1, r1
 8000504:	bf28      	it	cs
 8000506:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800050a:	bd30      	pop	{r4, r5, pc}
 800050c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000510:	bf3c      	itt	cc
 8000512:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000516:	bd30      	popcc	{r4, r5, pc}
 8000518:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800051c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000520:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000524:	f04f 0000 	mov.w	r0, #0
 8000528:	bd30      	pop	{r4, r5, pc}
 800052a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800052e:	bf1a      	itte	ne
 8000530:	4619      	movne	r1, r3
 8000532:	4610      	movne	r0, r2
 8000534:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000538:	bf1c      	itt	ne
 800053a:	460b      	movne	r3, r1
 800053c:	4602      	movne	r2, r0
 800053e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000542:	bf06      	itte	eq
 8000544:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000548:	ea91 0f03 	teqeq	r1, r3
 800054c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000550:	bd30      	pop	{r4, r5, pc}
 8000552:	bf00      	nop

08000554 <__aeabi_ui2d>:
 8000554:	f090 0f00 	teq	r0, #0
 8000558:	bf04      	itt	eq
 800055a:	2100      	moveq	r1, #0
 800055c:	4770      	bxeq	lr
 800055e:	b530      	push	{r4, r5, lr}
 8000560:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000564:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000568:	f04f 0500 	mov.w	r5, #0
 800056c:	f04f 0100 	mov.w	r1, #0
 8000570:	e750      	b.n	8000414 <__adddf3+0x138>
 8000572:	bf00      	nop

08000574 <__aeabi_i2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 800058c:	bf48      	it	mi
 800058e:	4240      	negmi	r0, r0
 8000590:	f04f 0100 	mov.w	r1, #0
 8000594:	e73e      	b.n	8000414 <__adddf3+0x138>
 8000596:	bf00      	nop

08000598 <__aeabi_f2d>:
 8000598:	0042      	lsls	r2, r0, #1
 800059a:	ea4f 01e2 	mov.w	r1, r2, asr #3
 800059e:	ea4f 0131 	mov.w	r1, r1, rrx
 80005a2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005a6:	bf1f      	itttt	ne
 80005a8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005ac:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005b0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005b4:	4770      	bxne	lr
 80005b6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005ba:	bf08      	it	eq
 80005bc:	4770      	bxeq	lr
 80005be:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005c2:	bf04      	itt	eq
 80005c4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005c8:	4770      	bxeq	lr
 80005ca:	b530      	push	{r4, r5, lr}
 80005cc:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005d0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005d4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005d8:	e71c      	b.n	8000414 <__adddf3+0x138>
 80005da:	bf00      	nop

080005dc <__aeabi_ul2d>:
 80005dc:	ea50 0201 	orrs.w	r2, r0, r1
 80005e0:	bf08      	it	eq
 80005e2:	4770      	bxeq	lr
 80005e4:	b530      	push	{r4, r5, lr}
 80005e6:	f04f 0500 	mov.w	r5, #0
 80005ea:	e00a      	b.n	8000602 <__aeabi_l2d+0x16>

080005ec <__aeabi_l2d>:
 80005ec:	ea50 0201 	orrs.w	r2, r0, r1
 80005f0:	bf08      	it	eq
 80005f2:	4770      	bxeq	lr
 80005f4:	b530      	push	{r4, r5, lr}
 80005f6:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 80005fa:	d502      	bpl.n	8000602 <__aeabi_l2d+0x16>
 80005fc:	4240      	negs	r0, r0
 80005fe:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000602:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000606:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800060a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800060e:	f43f aed8 	beq.w	80003c2 <__adddf3+0xe6>
 8000612:	f04f 0203 	mov.w	r2, #3
 8000616:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800061a:	bf18      	it	ne
 800061c:	3203      	addne	r2, #3
 800061e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000622:	bf18      	it	ne
 8000624:	3203      	addne	r2, #3
 8000626:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800062a:	f1c2 0320 	rsb	r3, r2, #32
 800062e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000632:	fa20 f002 	lsr.w	r0, r0, r2
 8000636:	fa01 fe03 	lsl.w	lr, r1, r3
 800063a:	ea40 000e 	orr.w	r0, r0, lr
 800063e:	fa21 f102 	lsr.w	r1, r1, r2
 8000642:	4414      	add	r4, r2
 8000644:	e6bd      	b.n	80003c2 <__adddf3+0xe6>
 8000646:	bf00      	nop

08000648 <__aeabi_dmul>:
 8000648:	b570      	push	{r4, r5, r6, lr}
 800064a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800064e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000652:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000656:	bf1d      	ittte	ne
 8000658:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800065c:	ea94 0f0c 	teqne	r4, ip
 8000660:	ea95 0f0c 	teqne	r5, ip
 8000664:	f000 f8de 	bleq	8000824 <__aeabi_dmul+0x1dc>
 8000668:	442c      	add	r4, r5
 800066a:	ea81 0603 	eor.w	r6, r1, r3
 800066e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000672:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000676:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800067a:	bf18      	it	ne
 800067c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 8000680:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000684:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8000688:	d038      	beq.n	80006fc <__aeabi_dmul+0xb4>
 800068a:	fba0 ce02 	umull	ip, lr, r0, r2
 800068e:	f04f 0500 	mov.w	r5, #0
 8000692:	fbe1 e502 	umlal	lr, r5, r1, r2
 8000696:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 800069a:	fbe0 e503 	umlal	lr, r5, r0, r3
 800069e:	f04f 0600 	mov.w	r6, #0
 80006a2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006a6:	f09c 0f00 	teq	ip, #0
 80006aa:	bf18      	it	ne
 80006ac:	f04e 0e01 	orrne.w	lr, lr, #1
 80006b0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006b4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006b8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006bc:	d204      	bcs.n	80006c8 <__aeabi_dmul+0x80>
 80006be:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006c2:	416d      	adcs	r5, r5
 80006c4:	eb46 0606 	adc.w	r6, r6, r6
 80006c8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006cc:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006d0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006d4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006d8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006dc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80006e0:	bf88      	it	hi
 80006e2:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80006e6:	d81e      	bhi.n	8000726 <__aeabi_dmul+0xde>
 80006e8:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 80006ec:	bf08      	it	eq
 80006ee:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 80006f2:	f150 0000 	adcs.w	r0, r0, #0
 80006f6:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80006fa:	bd70      	pop	{r4, r5, r6, pc}
 80006fc:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000700:	ea46 0101 	orr.w	r1, r6, r1
 8000704:	ea40 0002 	orr.w	r0, r0, r2
 8000708:	ea81 0103 	eor.w	r1, r1, r3
 800070c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000710:	bfc2      	ittt	gt
 8000712:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000716:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800071a:	bd70      	popgt	{r4, r5, r6, pc}
 800071c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000720:	f04f 0e00 	mov.w	lr, #0
 8000724:	3c01      	subs	r4, #1
 8000726:	f300 80ab 	bgt.w	8000880 <__aeabi_dmul+0x238>
 800072a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800072e:	bfde      	ittt	le
 8000730:	2000      	movle	r0, #0
 8000732:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000736:	bd70      	pople	{r4, r5, r6, pc}
 8000738:	f1c4 0400 	rsb	r4, r4, #0
 800073c:	3c20      	subs	r4, #32
 800073e:	da35      	bge.n	80007ac <__aeabi_dmul+0x164>
 8000740:	340c      	adds	r4, #12
 8000742:	dc1b      	bgt.n	800077c <__aeabi_dmul+0x134>
 8000744:	f104 0414 	add.w	r4, r4, #20
 8000748:	f1c4 0520 	rsb	r5, r4, #32
 800074c:	fa00 f305 	lsl.w	r3, r0, r5
 8000750:	fa20 f004 	lsr.w	r0, r0, r4
 8000754:	fa01 f205 	lsl.w	r2, r1, r5
 8000758:	ea40 0002 	orr.w	r0, r0, r2
 800075c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000760:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000764:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000768:	fa21 f604 	lsr.w	r6, r1, r4
 800076c:	eb42 0106 	adc.w	r1, r2, r6
 8000770:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000774:	bf08      	it	eq
 8000776:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800077a:	bd70      	pop	{r4, r5, r6, pc}
 800077c:	f1c4 040c 	rsb	r4, r4, #12
 8000780:	f1c4 0520 	rsb	r5, r4, #32
 8000784:	fa00 f304 	lsl.w	r3, r0, r4
 8000788:	fa20 f005 	lsr.w	r0, r0, r5
 800078c:	fa01 f204 	lsl.w	r2, r1, r4
 8000790:	ea40 0002 	orr.w	r0, r0, r2
 8000794:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000798:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 800079c:	f141 0100 	adc.w	r1, r1, #0
 80007a0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007a4:	bf08      	it	eq
 80007a6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007aa:	bd70      	pop	{r4, r5, r6, pc}
 80007ac:	f1c4 0520 	rsb	r5, r4, #32
 80007b0:	fa00 f205 	lsl.w	r2, r0, r5
 80007b4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007b8:	fa20 f304 	lsr.w	r3, r0, r4
 80007bc:	fa01 f205 	lsl.w	r2, r1, r5
 80007c0:	ea43 0302 	orr.w	r3, r3, r2
 80007c4:	fa21 f004 	lsr.w	r0, r1, r4
 80007c8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007cc:	fa21 f204 	lsr.w	r2, r1, r4
 80007d0:	ea20 0002 	bic.w	r0, r0, r2
 80007d4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007d8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007dc:	bf08      	it	eq
 80007de:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007e2:	bd70      	pop	{r4, r5, r6, pc}
 80007e4:	f094 0f00 	teq	r4, #0
 80007e8:	d10f      	bne.n	800080a <__aeabi_dmul+0x1c2>
 80007ea:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 80007ee:	0040      	lsls	r0, r0, #1
 80007f0:	eb41 0101 	adc.w	r1, r1, r1
 80007f4:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80007f8:	bf08      	it	eq
 80007fa:	3c01      	subeq	r4, #1
 80007fc:	d0f7      	beq.n	80007ee <__aeabi_dmul+0x1a6>
 80007fe:	ea41 0106 	orr.w	r1, r1, r6
 8000802:	f095 0f00 	teq	r5, #0
 8000806:	bf18      	it	ne
 8000808:	4770      	bxne	lr
 800080a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800080e:	0052      	lsls	r2, r2, #1
 8000810:	eb43 0303 	adc.w	r3, r3, r3
 8000814:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3d01      	subeq	r5, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1c6>
 800081e:	ea43 0306 	orr.w	r3, r3, r6
 8000822:	4770      	bx	lr
 8000824:	ea94 0f0c 	teq	r4, ip
 8000828:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800082c:	bf18      	it	ne
 800082e:	ea95 0f0c 	teqne	r5, ip
 8000832:	d00c      	beq.n	800084e <__aeabi_dmul+0x206>
 8000834:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000838:	bf18      	it	ne
 800083a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800083e:	d1d1      	bne.n	80007e4 <__aeabi_dmul+0x19c>
 8000840:	ea81 0103 	eor.w	r1, r1, r3
 8000844:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000848:	f04f 0000 	mov.w	r0, #0
 800084c:	bd70      	pop	{r4, r5, r6, pc}
 800084e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000852:	bf06      	itte	eq
 8000854:	4610      	moveq	r0, r2
 8000856:	4619      	moveq	r1, r3
 8000858:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085c:	d019      	beq.n	8000892 <__aeabi_dmul+0x24a>
 800085e:	ea94 0f0c 	teq	r4, ip
 8000862:	d102      	bne.n	800086a <__aeabi_dmul+0x222>
 8000864:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000868:	d113      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800086a:	ea95 0f0c 	teq	r5, ip
 800086e:	d105      	bne.n	800087c <__aeabi_dmul+0x234>
 8000870:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000874:	bf1c      	itt	ne
 8000876:	4610      	movne	r0, r2
 8000878:	4619      	movne	r1, r3
 800087a:	d10a      	bne.n	8000892 <__aeabi_dmul+0x24a>
 800087c:	ea81 0103 	eor.w	r1, r1, r3
 8000880:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000884:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000888:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800088c:	f04f 0000 	mov.w	r0, #0
 8000890:	bd70      	pop	{r4, r5, r6, pc}
 8000892:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 8000896:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 800089a:	bd70      	pop	{r4, r5, r6, pc}

0800089c <__aeabi_ddiv>:
 800089c:	b570      	push	{r4, r5, r6, lr}
 800089e:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008a2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008a6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008aa:	bf1d      	ittte	ne
 80008ac:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008b0:	ea94 0f0c 	teqne	r4, ip
 80008b4:	ea95 0f0c 	teqne	r5, ip
 80008b8:	f000 f8a7 	bleq	8000a0a <__aeabi_ddiv+0x16e>
 80008bc:	eba4 0405 	sub.w	r4, r4, r5
 80008c0:	ea81 0e03 	eor.w	lr, r1, r3
 80008c4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008c8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008cc:	f000 8088 	beq.w	80009e0 <__aeabi_ddiv+0x144>
 80008d0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008d4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008d8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008dc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 80008e0:	ea4f 2202 	mov.w	r2, r2, lsl #8
 80008e4:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 80008e8:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 80008ec:	ea4f 2600 	mov.w	r6, r0, lsl #8
 80008f0:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 80008f4:	429d      	cmp	r5, r3
 80008f6:	bf08      	it	eq
 80008f8:	4296      	cmpeq	r6, r2
 80008fa:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 80008fe:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000902:	d202      	bcs.n	800090a <__aeabi_ddiv+0x6e>
 8000904:	085b      	lsrs	r3, r3, #1
 8000906:	ea4f 0232 	mov.w	r2, r2, rrx
 800090a:	1ab6      	subs	r6, r6, r2
 800090c:	eb65 0503 	sbc.w	r5, r5, r3
 8000910:	085b      	lsrs	r3, r3, #1
 8000912:	ea4f 0232 	mov.w	r2, r2, rrx
 8000916:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800091a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800091e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000922:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000926:	bf22      	ittt	cs
 8000928:	1ab6      	subcs	r6, r6, r2
 800092a:	4675      	movcs	r5, lr
 800092c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	ebb6 0e02 	subs.w	lr, r6, r2
 800093a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800093e:	bf22      	ittt	cs
 8000940:	1ab6      	subcs	r6, r6, r2
 8000942:	4675      	movcs	r5, lr
 8000944:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000948:	085b      	lsrs	r3, r3, #1
 800094a:	ea4f 0232 	mov.w	r2, r2, rrx
 800094e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000952:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000956:	bf22      	ittt	cs
 8000958:	1ab6      	subcs	r6, r6, r2
 800095a:	4675      	movcs	r5, lr
 800095c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000960:	085b      	lsrs	r3, r3, #1
 8000962:	ea4f 0232 	mov.w	r2, r2, rrx
 8000966:	ebb6 0e02 	subs.w	lr, r6, r2
 800096a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800096e:	bf22      	ittt	cs
 8000970:	1ab6      	subcs	r6, r6, r2
 8000972:	4675      	movcs	r5, lr
 8000974:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000978:	ea55 0e06 	orrs.w	lr, r5, r6
 800097c:	d018      	beq.n	80009b0 <__aeabi_ddiv+0x114>
 800097e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 8000982:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 8000986:	ea4f 1606 	mov.w	r6, r6, lsl #4
 800098a:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 800098e:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 8000992:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 8000996:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 800099a:	d1c0      	bne.n	800091e <__aeabi_ddiv+0x82>
 800099c:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009a0:	d10b      	bne.n	80009ba <__aeabi_ddiv+0x11e>
 80009a2:	ea41 0100 	orr.w	r1, r1, r0
 80009a6:	f04f 0000 	mov.w	r0, #0
 80009aa:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ae:	e7b6      	b.n	800091e <__aeabi_ddiv+0x82>
 80009b0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009b4:	bf04      	itt	eq
 80009b6:	4301      	orreq	r1, r0
 80009b8:	2000      	moveq	r0, #0
 80009ba:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009be:	bf88      	it	hi
 80009c0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009c4:	f63f aeaf 	bhi.w	8000726 <__aeabi_dmul+0xde>
 80009c8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009cc:	bf04      	itt	eq
 80009ce:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009d2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009d6:	f150 0000 	adcs.w	r0, r0, #0
 80009da:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009de:	bd70      	pop	{r4, r5, r6, pc}
 80009e0:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 80009e4:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 80009e8:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 80009ec:	bfc2      	ittt	gt
 80009ee:	ebd4 050c 	rsbsgt	r5, r4, ip
 80009f2:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 80009f6:	bd70      	popgt	{r4, r5, r6, pc}
 80009f8:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80009fc:	f04f 0e00 	mov.w	lr, #0
 8000a00:	3c01      	subs	r4, #1
 8000a02:	e690      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a04:	ea45 0e06 	orr.w	lr, r5, r6
 8000a08:	e68d      	b.n	8000726 <__aeabi_dmul+0xde>
 8000a0a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a0e:	ea94 0f0c 	teq	r4, ip
 8000a12:	bf08      	it	eq
 8000a14:	ea95 0f0c 	teqeq	r5, ip
 8000a18:	f43f af3b 	beq.w	8000892 <__aeabi_dmul+0x24a>
 8000a1c:	ea94 0f0c 	teq	r4, ip
 8000a20:	d10a      	bne.n	8000a38 <__aeabi_ddiv+0x19c>
 8000a22:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a26:	f47f af34 	bne.w	8000892 <__aeabi_dmul+0x24a>
 8000a2a:	ea95 0f0c 	teq	r5, ip
 8000a2e:	f47f af25 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a32:	4610      	mov	r0, r2
 8000a34:	4619      	mov	r1, r3
 8000a36:	e72c      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a38:	ea95 0f0c 	teq	r5, ip
 8000a3c:	d106      	bne.n	8000a4c <__aeabi_ddiv+0x1b0>
 8000a3e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a42:	f43f aefd 	beq.w	8000840 <__aeabi_dmul+0x1f8>
 8000a46:	4610      	mov	r0, r2
 8000a48:	4619      	mov	r1, r3
 8000a4a:	e722      	b.n	8000892 <__aeabi_dmul+0x24a>
 8000a4c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a50:	bf18      	it	ne
 8000a52:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a56:	f47f aec5 	bne.w	80007e4 <__aeabi_dmul+0x19c>
 8000a5a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a5e:	f47f af0d 	bne.w	800087c <__aeabi_dmul+0x234>
 8000a62:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a66:	f47f aeeb 	bne.w	8000840 <__aeabi_dmul+0x1f8>
 8000a6a:	e712      	b.n	8000892 <__aeabi_dmul+0x24a>

08000a6c <__gedf2>:
 8000a6c:	f04f 3cff 	mov.w	ip, #4294967295	@ 0xffffffff
 8000a70:	e006      	b.n	8000a80 <__cmpdf2+0x4>
 8000a72:	bf00      	nop

08000a74 <__ledf2>:
 8000a74:	f04f 0c01 	mov.w	ip, #1
 8000a78:	e002      	b.n	8000a80 <__cmpdf2+0x4>
 8000a7a:	bf00      	nop

08000a7c <__cmpdf2>:
 8000a7c:	f04f 0c01 	mov.w	ip, #1
 8000a80:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000a84:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000a88:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000a8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000a90:	bf18      	it	ne
 8000a92:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000a96:	d01b      	beq.n	8000ad0 <__cmpdf2+0x54>
 8000a98:	b001      	add	sp, #4
 8000a9a:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000a9e:	bf0c      	ite	eq
 8000aa0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000aa4:	ea91 0f03 	teqne	r1, r3
 8000aa8:	bf02      	ittt	eq
 8000aaa:	ea90 0f02 	teqeq	r0, r2
 8000aae:	2000      	moveq	r0, #0
 8000ab0:	4770      	bxeq	lr
 8000ab2:	f110 0f00 	cmn.w	r0, #0
 8000ab6:	ea91 0f03 	teq	r1, r3
 8000aba:	bf58      	it	pl
 8000abc:	4299      	cmppl	r1, r3
 8000abe:	bf08      	it	eq
 8000ac0:	4290      	cmpeq	r0, r2
 8000ac2:	bf2c      	ite	cs
 8000ac4:	17d8      	asrcs	r0, r3, #31
 8000ac6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aca:	f040 0001 	orr.w	r0, r0, #1
 8000ace:	4770      	bx	lr
 8000ad0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ad4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ad8:	d102      	bne.n	8000ae0 <__cmpdf2+0x64>
 8000ada:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000ade:	d107      	bne.n	8000af0 <__cmpdf2+0x74>
 8000ae0:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ae4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ae8:	d1d6      	bne.n	8000a98 <__cmpdf2+0x1c>
 8000aea:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000aee:	d0d3      	beq.n	8000a98 <__cmpdf2+0x1c>
 8000af0:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000af4:	4770      	bx	lr
 8000af6:	bf00      	nop

08000af8 <__aeabi_cdrcmple>:
 8000af8:	4684      	mov	ip, r0
 8000afa:	4610      	mov	r0, r2
 8000afc:	4662      	mov	r2, ip
 8000afe:	468c      	mov	ip, r1
 8000b00:	4619      	mov	r1, r3
 8000b02:	4663      	mov	r3, ip
 8000b04:	e000      	b.n	8000b08 <__aeabi_cdcmpeq>
 8000b06:	bf00      	nop

08000b08 <__aeabi_cdcmpeq>:
 8000b08:	b501      	push	{r0, lr}
 8000b0a:	f7ff ffb7 	bl	8000a7c <__cmpdf2>
 8000b0e:	2800      	cmp	r0, #0
 8000b10:	bf48      	it	mi
 8000b12:	f110 0f00 	cmnmi.w	r0, #0
 8000b16:	bd01      	pop	{r0, pc}

08000b18 <__aeabi_dcmpeq>:
 8000b18:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b1c:	f7ff fff4 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b20:	bf0c      	ite	eq
 8000b22:	2001      	moveq	r0, #1
 8000b24:	2000      	movne	r0, #0
 8000b26:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b2a:	bf00      	nop

08000b2c <__aeabi_dcmplt>:
 8000b2c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b30:	f7ff ffea 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b34:	bf34      	ite	cc
 8000b36:	2001      	movcc	r0, #1
 8000b38:	2000      	movcs	r0, #0
 8000b3a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b3e:	bf00      	nop

08000b40 <__aeabi_dcmple>:
 8000b40:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b44:	f7ff ffe0 	bl	8000b08 <__aeabi_cdcmpeq>
 8000b48:	bf94      	ite	ls
 8000b4a:	2001      	movls	r0, #1
 8000b4c:	2000      	movhi	r0, #0
 8000b4e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b52:	bf00      	nop

08000b54 <__aeabi_dcmpge>:
 8000b54:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b58:	f7ff ffce 	bl	8000af8 <__aeabi_cdrcmple>
 8000b5c:	bf94      	ite	ls
 8000b5e:	2001      	movls	r0, #1
 8000b60:	2000      	movhi	r0, #0
 8000b62:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b66:	bf00      	nop

08000b68 <__aeabi_dcmpgt>:
 8000b68:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b6c:	f7ff ffc4 	bl	8000af8 <__aeabi_cdrcmple>
 8000b70:	bf34      	ite	cc
 8000b72:	2001      	movcc	r0, #1
 8000b74:	2000      	movcs	r0, #0
 8000b76:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b7a:	bf00      	nop

08000b7c <__aeabi_dcmpun>:
 8000b7c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000b80:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b84:	d102      	bne.n	8000b8c <__aeabi_dcmpun+0x10>
 8000b86:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000b8a:	d10a      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b8c:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b90:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b94:	d102      	bne.n	8000b9c <__aeabi_dcmpun+0x20>
 8000b96:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b9a:	d102      	bne.n	8000ba2 <__aeabi_dcmpun+0x26>
 8000b9c:	f04f 0000 	mov.w	r0, #0
 8000ba0:	4770      	bx	lr
 8000ba2:	f04f 0001 	mov.w	r0, #1
 8000ba6:	4770      	bx	lr

08000ba8 <__aeabi_d2iz>:
 8000ba8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bac:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bb0:	d215      	bcs.n	8000bde <__aeabi_d2iz+0x36>
 8000bb2:	d511      	bpl.n	8000bd8 <__aeabi_d2iz+0x30>
 8000bb4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bb8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bbc:	d912      	bls.n	8000be4 <__aeabi_d2iz+0x3c>
 8000bbe:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000bc2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000bc6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bca:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bce:	fa23 f002 	lsr.w	r0, r3, r2
 8000bd2:	bf18      	it	ne
 8000bd4:	4240      	negne	r0, r0
 8000bd6:	4770      	bx	lr
 8000bd8:	f04f 0000 	mov.w	r0, #0
 8000bdc:	4770      	bx	lr
 8000bde:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000be2:	d105      	bne.n	8000bf0 <__aeabi_d2iz+0x48>
 8000be4:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000be8:	bf08      	it	eq
 8000bea:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000bee:	4770      	bx	lr
 8000bf0:	f04f 0000 	mov.w	r0, #0
 8000bf4:	4770      	bx	lr
 8000bf6:	bf00      	nop

08000bf8 <__aeabi_uldivmod>:
 8000bf8:	b953      	cbnz	r3, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfa:	b94a      	cbnz	r2, 8000c10 <__aeabi_uldivmod+0x18>
 8000bfc:	2900      	cmp	r1, #0
 8000bfe:	bf08      	it	eq
 8000c00:	2800      	cmpeq	r0, #0
 8000c02:	bf1c      	itt	ne
 8000c04:	f04f 31ff 	movne.w	r1, #4294967295	@ 0xffffffff
 8000c08:	f04f 30ff 	movne.w	r0, #4294967295	@ 0xffffffff
 8000c0c:	f000 b988 	b.w	8000f20 <__aeabi_idiv0>
 8000c10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000c14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000c18:	f000 f806 	bl	8000c28 <__udivmoddi4>
 8000c1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000c20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000c24:	b004      	add	sp, #16
 8000c26:	4770      	bx	lr

08000c28 <__udivmoddi4>:
 8000c28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000c2c:	9d08      	ldr	r5, [sp, #32]
 8000c2e:	468e      	mov	lr, r1
 8000c30:	4604      	mov	r4, r0
 8000c32:	4688      	mov	r8, r1
 8000c34:	2b00      	cmp	r3, #0
 8000c36:	d14a      	bne.n	8000cce <__udivmoddi4+0xa6>
 8000c38:	428a      	cmp	r2, r1
 8000c3a:	4617      	mov	r7, r2
 8000c3c:	d962      	bls.n	8000d04 <__udivmoddi4+0xdc>
 8000c3e:	fab2 f682 	clz	r6, r2
 8000c42:	b14e      	cbz	r6, 8000c58 <__udivmoddi4+0x30>
 8000c44:	f1c6 0320 	rsb	r3, r6, #32
 8000c48:	fa01 f806 	lsl.w	r8, r1, r6
 8000c4c:	fa20 f303 	lsr.w	r3, r0, r3
 8000c50:	40b7      	lsls	r7, r6
 8000c52:	ea43 0808 	orr.w	r8, r3, r8
 8000c56:	40b4      	lsls	r4, r6
 8000c58:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000c5c:	fa1f fc87 	uxth.w	ip, r7
 8000c60:	fbb8 f1fe 	udiv	r1, r8, lr
 8000c64:	0c23      	lsrs	r3, r4, #16
 8000c66:	fb0e 8811 	mls	r8, lr, r1, r8
 8000c6a:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000c6e:	fb01 f20c 	mul.w	r2, r1, ip
 8000c72:	429a      	cmp	r2, r3
 8000c74:	d909      	bls.n	8000c8a <__udivmoddi4+0x62>
 8000c76:	18fb      	adds	r3, r7, r3
 8000c78:	f101 30ff 	add.w	r0, r1, #4294967295	@ 0xffffffff
 8000c7c:	f080 80ea 	bcs.w	8000e54 <__udivmoddi4+0x22c>
 8000c80:	429a      	cmp	r2, r3
 8000c82:	f240 80e7 	bls.w	8000e54 <__udivmoddi4+0x22c>
 8000c86:	3902      	subs	r1, #2
 8000c88:	443b      	add	r3, r7
 8000c8a:	1a9a      	subs	r2, r3, r2
 8000c8c:	b2a3      	uxth	r3, r4
 8000c8e:	fbb2 f0fe 	udiv	r0, r2, lr
 8000c92:	fb0e 2210 	mls	r2, lr, r0, r2
 8000c96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000c9a:	fb00 fc0c 	mul.w	ip, r0, ip
 8000c9e:	459c      	cmp	ip, r3
 8000ca0:	d909      	bls.n	8000cb6 <__udivmoddi4+0x8e>
 8000ca2:	18fb      	adds	r3, r7, r3
 8000ca4:	f100 32ff 	add.w	r2, r0, #4294967295	@ 0xffffffff
 8000ca8:	f080 80d6 	bcs.w	8000e58 <__udivmoddi4+0x230>
 8000cac:	459c      	cmp	ip, r3
 8000cae:	f240 80d3 	bls.w	8000e58 <__udivmoddi4+0x230>
 8000cb2:	443b      	add	r3, r7
 8000cb4:	3802      	subs	r0, #2
 8000cb6:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000cba:	eba3 030c 	sub.w	r3, r3, ip
 8000cbe:	2100      	movs	r1, #0
 8000cc0:	b11d      	cbz	r5, 8000cca <__udivmoddi4+0xa2>
 8000cc2:	40f3      	lsrs	r3, r6
 8000cc4:	2200      	movs	r2, #0
 8000cc6:	e9c5 3200 	strd	r3, r2, [r5]
 8000cca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000cce:	428b      	cmp	r3, r1
 8000cd0:	d905      	bls.n	8000cde <__udivmoddi4+0xb6>
 8000cd2:	b10d      	cbz	r5, 8000cd8 <__udivmoddi4+0xb0>
 8000cd4:	e9c5 0100 	strd	r0, r1, [r5]
 8000cd8:	2100      	movs	r1, #0
 8000cda:	4608      	mov	r0, r1
 8000cdc:	e7f5      	b.n	8000cca <__udivmoddi4+0xa2>
 8000cde:	fab3 f183 	clz	r1, r3
 8000ce2:	2900      	cmp	r1, #0
 8000ce4:	d146      	bne.n	8000d74 <__udivmoddi4+0x14c>
 8000ce6:	4573      	cmp	r3, lr
 8000ce8:	d302      	bcc.n	8000cf0 <__udivmoddi4+0xc8>
 8000cea:	4282      	cmp	r2, r0
 8000cec:	f200 8105 	bhi.w	8000efa <__udivmoddi4+0x2d2>
 8000cf0:	1a84      	subs	r4, r0, r2
 8000cf2:	eb6e 0203 	sbc.w	r2, lr, r3
 8000cf6:	2001      	movs	r0, #1
 8000cf8:	4690      	mov	r8, r2
 8000cfa:	2d00      	cmp	r5, #0
 8000cfc:	d0e5      	beq.n	8000cca <__udivmoddi4+0xa2>
 8000cfe:	e9c5 4800 	strd	r4, r8, [r5]
 8000d02:	e7e2      	b.n	8000cca <__udivmoddi4+0xa2>
 8000d04:	2a00      	cmp	r2, #0
 8000d06:	f000 8090 	beq.w	8000e2a <__udivmoddi4+0x202>
 8000d0a:	fab2 f682 	clz	r6, r2
 8000d0e:	2e00      	cmp	r6, #0
 8000d10:	f040 80a4 	bne.w	8000e5c <__udivmoddi4+0x234>
 8000d14:	1a8a      	subs	r2, r1, r2
 8000d16:	0c03      	lsrs	r3, r0, #16
 8000d18:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000d1c:	b280      	uxth	r0, r0
 8000d1e:	b2bc      	uxth	r4, r7
 8000d20:	2101      	movs	r1, #1
 8000d22:	fbb2 fcfe 	udiv	ip, r2, lr
 8000d26:	fb0e 221c 	mls	r2, lr, ip, r2
 8000d2a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000d2e:	fb04 f20c 	mul.w	r2, r4, ip
 8000d32:	429a      	cmp	r2, r3
 8000d34:	d907      	bls.n	8000d46 <__udivmoddi4+0x11e>
 8000d36:	18fb      	adds	r3, r7, r3
 8000d38:	f10c 38ff 	add.w	r8, ip, #4294967295	@ 0xffffffff
 8000d3c:	d202      	bcs.n	8000d44 <__udivmoddi4+0x11c>
 8000d3e:	429a      	cmp	r2, r3
 8000d40:	f200 80e0 	bhi.w	8000f04 <__udivmoddi4+0x2dc>
 8000d44:	46c4      	mov	ip, r8
 8000d46:	1a9b      	subs	r3, r3, r2
 8000d48:	fbb3 f2fe 	udiv	r2, r3, lr
 8000d4c:	fb0e 3312 	mls	r3, lr, r2, r3
 8000d50:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000d54:	fb02 f404 	mul.w	r4, r2, r4
 8000d58:	429c      	cmp	r4, r3
 8000d5a:	d907      	bls.n	8000d6c <__udivmoddi4+0x144>
 8000d5c:	18fb      	adds	r3, r7, r3
 8000d5e:	f102 30ff 	add.w	r0, r2, #4294967295	@ 0xffffffff
 8000d62:	d202      	bcs.n	8000d6a <__udivmoddi4+0x142>
 8000d64:	429c      	cmp	r4, r3
 8000d66:	f200 80ca 	bhi.w	8000efe <__udivmoddi4+0x2d6>
 8000d6a:	4602      	mov	r2, r0
 8000d6c:	1b1b      	subs	r3, r3, r4
 8000d6e:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000d72:	e7a5      	b.n	8000cc0 <__udivmoddi4+0x98>
 8000d74:	f1c1 0620 	rsb	r6, r1, #32
 8000d78:	408b      	lsls	r3, r1
 8000d7a:	fa22 f706 	lsr.w	r7, r2, r6
 8000d7e:	431f      	orrs	r7, r3
 8000d80:	fa0e f401 	lsl.w	r4, lr, r1
 8000d84:	fa20 f306 	lsr.w	r3, r0, r6
 8000d88:	fa2e fe06 	lsr.w	lr, lr, r6
 8000d8c:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000d90:	4323      	orrs	r3, r4
 8000d92:	fa00 f801 	lsl.w	r8, r0, r1
 8000d96:	fa1f fc87 	uxth.w	ip, r7
 8000d9a:	fbbe f0f9 	udiv	r0, lr, r9
 8000d9e:	0c1c      	lsrs	r4, r3, #16
 8000da0:	fb09 ee10 	mls	lr, r9, r0, lr
 8000da4:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000da8:	fb00 fe0c 	mul.w	lr, r0, ip
 8000dac:	45a6      	cmp	lr, r4
 8000dae:	fa02 f201 	lsl.w	r2, r2, r1
 8000db2:	d909      	bls.n	8000dc8 <__udivmoddi4+0x1a0>
 8000db4:	193c      	adds	r4, r7, r4
 8000db6:	f100 3aff 	add.w	sl, r0, #4294967295	@ 0xffffffff
 8000dba:	f080 809c 	bcs.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dbe:	45a6      	cmp	lr, r4
 8000dc0:	f240 8099 	bls.w	8000ef6 <__udivmoddi4+0x2ce>
 8000dc4:	3802      	subs	r0, #2
 8000dc6:	443c      	add	r4, r7
 8000dc8:	eba4 040e 	sub.w	r4, r4, lr
 8000dcc:	fa1f fe83 	uxth.w	lr, r3
 8000dd0:	fbb4 f3f9 	udiv	r3, r4, r9
 8000dd4:	fb09 4413 	mls	r4, r9, r3, r4
 8000dd8:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000ddc:	fb03 fc0c 	mul.w	ip, r3, ip
 8000de0:	45a4      	cmp	ip, r4
 8000de2:	d908      	bls.n	8000df6 <__udivmoddi4+0x1ce>
 8000de4:	193c      	adds	r4, r7, r4
 8000de6:	f103 3eff 	add.w	lr, r3, #4294967295	@ 0xffffffff
 8000dea:	f080 8082 	bcs.w	8000ef2 <__udivmoddi4+0x2ca>
 8000dee:	45a4      	cmp	ip, r4
 8000df0:	d97f      	bls.n	8000ef2 <__udivmoddi4+0x2ca>
 8000df2:	3b02      	subs	r3, #2
 8000df4:	443c      	add	r4, r7
 8000df6:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000dfa:	eba4 040c 	sub.w	r4, r4, ip
 8000dfe:	fba0 ec02 	umull	lr, ip, r0, r2
 8000e02:	4564      	cmp	r4, ip
 8000e04:	4673      	mov	r3, lr
 8000e06:	46e1      	mov	r9, ip
 8000e08:	d362      	bcc.n	8000ed0 <__udivmoddi4+0x2a8>
 8000e0a:	d05f      	beq.n	8000ecc <__udivmoddi4+0x2a4>
 8000e0c:	b15d      	cbz	r5, 8000e26 <__udivmoddi4+0x1fe>
 8000e0e:	ebb8 0203 	subs.w	r2, r8, r3
 8000e12:	eb64 0409 	sbc.w	r4, r4, r9
 8000e16:	fa04 f606 	lsl.w	r6, r4, r6
 8000e1a:	fa22 f301 	lsr.w	r3, r2, r1
 8000e1e:	431e      	orrs	r6, r3
 8000e20:	40cc      	lsrs	r4, r1
 8000e22:	e9c5 6400 	strd	r6, r4, [r5]
 8000e26:	2100      	movs	r1, #0
 8000e28:	e74f      	b.n	8000cca <__udivmoddi4+0xa2>
 8000e2a:	fbb1 fcf2 	udiv	ip, r1, r2
 8000e2e:	0c01      	lsrs	r1, r0, #16
 8000e30:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000e34:	b280      	uxth	r0, r0
 8000e36:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000e3a:	463b      	mov	r3, r7
 8000e3c:	4638      	mov	r0, r7
 8000e3e:	463c      	mov	r4, r7
 8000e40:	46b8      	mov	r8, r7
 8000e42:	46be      	mov	lr, r7
 8000e44:	2620      	movs	r6, #32
 8000e46:	fbb1 f1f7 	udiv	r1, r1, r7
 8000e4a:	eba2 0208 	sub.w	r2, r2, r8
 8000e4e:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000e52:	e766      	b.n	8000d22 <__udivmoddi4+0xfa>
 8000e54:	4601      	mov	r1, r0
 8000e56:	e718      	b.n	8000c8a <__udivmoddi4+0x62>
 8000e58:	4610      	mov	r0, r2
 8000e5a:	e72c      	b.n	8000cb6 <__udivmoddi4+0x8e>
 8000e5c:	f1c6 0220 	rsb	r2, r6, #32
 8000e60:	fa2e f302 	lsr.w	r3, lr, r2
 8000e64:	40b7      	lsls	r7, r6
 8000e66:	40b1      	lsls	r1, r6
 8000e68:	fa20 f202 	lsr.w	r2, r0, r2
 8000e6c:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e70:	430a      	orrs	r2, r1
 8000e72:	fbb3 f8fe 	udiv	r8, r3, lr
 8000e76:	b2bc      	uxth	r4, r7
 8000e78:	fb0e 3318 	mls	r3, lr, r8, r3
 8000e7c:	0c11      	lsrs	r1, r2, #16
 8000e7e:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000e82:	fb08 f904 	mul.w	r9, r8, r4
 8000e86:	40b0      	lsls	r0, r6
 8000e88:	4589      	cmp	r9, r1
 8000e8a:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000e8e:	b280      	uxth	r0, r0
 8000e90:	d93e      	bls.n	8000f10 <__udivmoddi4+0x2e8>
 8000e92:	1879      	adds	r1, r7, r1
 8000e94:	f108 3cff 	add.w	ip, r8, #4294967295	@ 0xffffffff
 8000e98:	d201      	bcs.n	8000e9e <__udivmoddi4+0x276>
 8000e9a:	4589      	cmp	r9, r1
 8000e9c:	d81f      	bhi.n	8000ede <__udivmoddi4+0x2b6>
 8000e9e:	eba1 0109 	sub.w	r1, r1, r9
 8000ea2:	fbb1 f9fe 	udiv	r9, r1, lr
 8000ea6:	fb09 f804 	mul.w	r8, r9, r4
 8000eaa:	fb0e 1119 	mls	r1, lr, r9, r1
 8000eae:	b292      	uxth	r2, r2
 8000eb0:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8000eb4:	4542      	cmp	r2, r8
 8000eb6:	d229      	bcs.n	8000f0c <__udivmoddi4+0x2e4>
 8000eb8:	18ba      	adds	r2, r7, r2
 8000eba:	f109 31ff 	add.w	r1, r9, #4294967295	@ 0xffffffff
 8000ebe:	d2c4      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec0:	4542      	cmp	r2, r8
 8000ec2:	d2c2      	bcs.n	8000e4a <__udivmoddi4+0x222>
 8000ec4:	f1a9 0102 	sub.w	r1, r9, #2
 8000ec8:	443a      	add	r2, r7
 8000eca:	e7be      	b.n	8000e4a <__udivmoddi4+0x222>
 8000ecc:	45f0      	cmp	r8, lr
 8000ece:	d29d      	bcs.n	8000e0c <__udivmoddi4+0x1e4>
 8000ed0:	ebbe 0302 	subs.w	r3, lr, r2
 8000ed4:	eb6c 0c07 	sbc.w	ip, ip, r7
 8000ed8:	3801      	subs	r0, #1
 8000eda:	46e1      	mov	r9, ip
 8000edc:	e796      	b.n	8000e0c <__udivmoddi4+0x1e4>
 8000ede:	eba7 0909 	sub.w	r9, r7, r9
 8000ee2:	4449      	add	r1, r9
 8000ee4:	f1a8 0c02 	sub.w	ip, r8, #2
 8000ee8:	fbb1 f9fe 	udiv	r9, r1, lr
 8000eec:	fb09 f804 	mul.w	r8, r9, r4
 8000ef0:	e7db      	b.n	8000eaa <__udivmoddi4+0x282>
 8000ef2:	4673      	mov	r3, lr
 8000ef4:	e77f      	b.n	8000df6 <__udivmoddi4+0x1ce>
 8000ef6:	4650      	mov	r0, sl
 8000ef8:	e766      	b.n	8000dc8 <__udivmoddi4+0x1a0>
 8000efa:	4608      	mov	r0, r1
 8000efc:	e6fd      	b.n	8000cfa <__udivmoddi4+0xd2>
 8000efe:	443b      	add	r3, r7
 8000f00:	3a02      	subs	r2, #2
 8000f02:	e733      	b.n	8000d6c <__udivmoddi4+0x144>
 8000f04:	f1ac 0c02 	sub.w	ip, ip, #2
 8000f08:	443b      	add	r3, r7
 8000f0a:	e71c      	b.n	8000d46 <__udivmoddi4+0x11e>
 8000f0c:	4649      	mov	r1, r9
 8000f0e:	e79c      	b.n	8000e4a <__udivmoddi4+0x222>
 8000f10:	eba1 0109 	sub.w	r1, r1, r9
 8000f14:	46c4      	mov	ip, r8
 8000f16:	fbb1 f9fe 	udiv	r9, r1, lr
 8000f1a:	fb09 f804 	mul.w	r8, r9, r4
 8000f1e:	e7c4      	b.n	8000eaa <__udivmoddi4+0x282>

08000f20 <__aeabi_idiv0>:
 8000f20:	4770      	bx	lr
 8000f22:	bf00      	nop

08000f24 <MX_FREERTOS_Init>:
/**
  * @brief  FreeRTOS initialization
  * @param  None
  * @retval None
  */
void MX_FREERTOS_Init(void) {
 8000f24:	b5b0      	push	{r4, r5, r7, lr}
 8000f26:	b086      	sub	sp, #24
 8000f28:	af00      	add	r7, sp, #0
  /* add queues, ... */
  /* USER CODE END RTOS_QUEUES */

  /* Create the thread(s) */
  /* definition and creation of defaultTask */
  osThreadDef(defaultTask, StartDefaultTask, osPriorityNormal, 0, 128);
 8000f2a:	4b09      	ldr	r3, [pc, #36]	@ (8000f50 <MX_FREERTOS_Init+0x2c>)
 8000f2c:	1d3c      	adds	r4, r7, #4
 8000f2e:	461d      	mov	r5, r3
 8000f30:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
 8000f32:	c40f      	stmia	r4!, {r0, r1, r2, r3}
 8000f34:	682b      	ldr	r3, [r5, #0]
 8000f36:	6023      	str	r3, [r4, #0]
  defaultTaskHandle = osThreadCreate(osThread(defaultTask), NULL);
 8000f38:	1d3b      	adds	r3, r7, #4
 8000f3a:	2100      	movs	r1, #0
 8000f3c:	4618      	mov	r0, r3
 8000f3e:	f007 ff34 	bl	8008daa <osThreadCreate>
 8000f42:	4603      	mov	r3, r0
 8000f44:	4a03      	ldr	r2, [pc, #12]	@ (8000f54 <MX_FREERTOS_Init+0x30>)
 8000f46:	6013      	str	r3, [r2, #0]

  /* USER CODE BEGIN RTOS_THREADS */
  /* add threads, ... */
  /* USER CODE END RTOS_THREADS */

}
 8000f48:	bf00      	nop
 8000f4a:	3718      	adds	r7, #24
 8000f4c:	46bd      	mov	sp, r7
 8000f4e:	bdb0      	pop	{r4, r5, r7, pc}
 8000f50:	0800d914 	.word	0x0800d914
 8000f54:	20000314 	.word	0x20000314

08000f58 <StartDefaultTask>:
  * @param  argument: Not used
  * @retval None
  */
/* USER CODE END Header_StartDefaultTask */
void StartDefaultTask(void const * argument)
{
 8000f58:	b580      	push	{r7, lr}
 8000f5a:	b082      	sub	sp, #8
 8000f5c:	af00      	add	r7, sp, #0
 8000f5e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN StartDefaultTask */
  /* Infinite loop */
  for(;;)
  {
    osDelay(1);
 8000f60:	2001      	movs	r0, #1
 8000f62:	f007 ff49 	bl	8008df8 <osDelay>
 8000f66:	e7fb      	b.n	8000f60 <StartDefaultTask+0x8>

08000f68 <MX_GPIO_Init>:
        * EVENT_OUT
        * EXTI
     PB15   ------> S_TIM15_CH2
*/
void MX_GPIO_Init(void)
{
 8000f68:	b580      	push	{r7, lr}
 8000f6a:	b08a      	sub	sp, #40	@ 0x28
 8000f6c:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8000f6e:	f107 0314 	add.w	r3, r7, #20
 8000f72:	2200      	movs	r2, #0
 8000f74:	601a      	str	r2, [r3, #0]
 8000f76:	605a      	str	r2, [r3, #4]
 8000f78:	609a      	str	r2, [r3, #8]
 8000f7a:	60da      	str	r2, [r3, #12]
 8000f7c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8000f7e:	4b70      	ldr	r3, [pc, #448]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000f80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f82:	4a6f      	ldr	r2, [pc, #444]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000f84:	f043 0304 	orr.w	r3, r3, #4
 8000f88:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000f8a:	4b6d      	ldr	r3, [pc, #436]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000f8c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f8e:	f003 0304 	and.w	r3, r3, #4
 8000f92:	613b      	str	r3, [r7, #16]
 8000f94:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 8000f96:	4b6a      	ldr	r3, [pc, #424]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000f98:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000f9a:	4a69      	ldr	r2, [pc, #420]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000f9c:	f043 0320 	orr.w	r3, r3, #32
 8000fa0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fa2:	4b67      	ldr	r3, [pc, #412]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000fa4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fa6:	f003 0320 	and.w	r3, r3, #32
 8000faa:	60fb      	str	r3, [r7, #12]
 8000fac:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000fae:	4b64      	ldr	r3, [pc, #400]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000fb0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fb2:	4a63      	ldr	r2, [pc, #396]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000fb4:	f043 0301 	orr.w	r3, r3, #1
 8000fb8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fba:	4b61      	ldr	r3, [pc, #388]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000fbc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fbe:	f003 0301 	and.w	r3, r3, #1
 8000fc2:	60bb      	str	r3, [r7, #8]
 8000fc4:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 8000fc6:	4b5e      	ldr	r3, [pc, #376]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000fc8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fca:	4a5d      	ldr	r2, [pc, #372]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000fcc:	f043 0302 	orr.w	r3, r3, #2
 8000fd0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8000fd2:	4b5b      	ldr	r3, [pc, #364]	@ (8001140 <MX_GPIO_Init+0x1d8>)
 8000fd4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8000fd6:	f003 0302 	and.w	r3, r3, #2
 8000fda:	607b      	str	r3, [r7, #4]
 8000fdc:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LED_D2_Pin|LED_D1_Pin, GPIO_PIN_RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	f44f 4120 	mov.w	r1, #40960	@ 0xa000
 8000fe4:	4857      	ldr	r0, [pc, #348]	@ (8001144 <MX_GPIO_Init+0x1dc>)
 8000fe6:	f002 ffb3 	bl	8003f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(EN_BT_GPIO_Port, EN_BT_Pin, GPIO_PIN_RESET);
 8000fea:	2200      	movs	r2, #0
 8000fec:	2102      	movs	r1, #2
 8000fee:	4856      	ldr	r0, [pc, #344]	@ (8001148 <MX_GPIO_Init+0x1e0>)
 8000ff0:	f002 ffae 	bl	8003f50 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LED_D2_Pin LED_D1_Pin */
  GPIO_InitStruct.Pin = LED_D2_Pin|LED_D1_Pin;
 8000ff4:	f44f 4320 	mov.w	r3, #40960	@ 0xa000
 8000ff8:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000ffa:	2301      	movs	r3, #1
 8000ffc:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000ffe:	2300      	movs	r3, #0
 8001000:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001002:	2300      	movs	r3, #0
 8001004:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8001006:	f107 0314 	add.w	r3, r7, #20
 800100a:	4619      	mov	r1, r3
 800100c:	484d      	ldr	r0, [pc, #308]	@ (8001144 <MX_GPIO_Init+0x1dc>)
 800100e:	f002 fe1d 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : XShunt4_Pin */
  GPIO_InitStruct.Pin = XShunt4_Pin;
 8001012:	f44f 4380 	mov.w	r3, #16384	@ 0x4000
 8001016:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8001018:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800101c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800101e:	2300      	movs	r3, #0
 8001020:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(XShunt4_GPIO_Port, &GPIO_InitStruct);
 8001022:	f107 0314 	add.w	r3, r7, #20
 8001026:	4619      	mov	r1, r3
 8001028:	4846      	ldr	r0, [pc, #280]	@ (8001144 <MX_GPIO_Init+0x1dc>)
 800102a:	f002 fe0f 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER2_Pin */
  GPIO_InitStruct.Pin = USER2_Pin;
 800102e:	2302      	movs	r3, #2
 8001030:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 8001032:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 8001036:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 8001038:	2301      	movs	r3, #1
 800103a:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER2_GPIO_Port, &GPIO_InitStruct);
 800103c:	f107 0314 	add.w	r3, r7, #20
 8001040:	4619      	mov	r1, r3
 8001042:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001046:	f002 fe01 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : LED_STATE_Pin */
  GPIO_InitStruct.Pin = LED_STATE_Pin;
 800104a:	2380      	movs	r3, #128	@ 0x80
 800104c:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800104e:	2300      	movs	r3, #0
 8001050:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001052:	2300      	movs	r3, #0
 8001054:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(LED_STATE_GPIO_Port, &GPIO_InitStruct);
 8001056:	f107 0314 	add.w	r3, r7, #20
 800105a:	4619      	mov	r1, r3
 800105c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001060:	f002 fdf4 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : XShunt3_Pin XShunt2_Pin XShunt1_Pin */
  GPIO_InitStruct.Pin = XShunt3_Pin|XShunt2_Pin|XShunt1_Pin;
 8001064:	f242 0341 	movw	r3, #8257	@ 0x2041
 8001068:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 800106a:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 800106e:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001070:	2300      	movs	r3, #0
 8001072:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001074:	f107 0314 	add.w	r3, r7, #20
 8001078:	4619      	mov	r1, r3
 800107a:	4833      	ldr	r0, [pc, #204]	@ (8001148 <MX_GPIO_Init+0x1e0>)
 800107c:	f002 fde6 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : EN_BT_Pin */
  GPIO_InitStruct.Pin = EN_BT_Pin;
 8001080:	2302      	movs	r3, #2
 8001082:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001084:	2301      	movs	r3, #1
 8001086:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001088:	2300      	movs	r3, #0
 800108a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800108c:	2300      	movs	r3, #0
 800108e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(EN_BT_GPIO_Port, &GPIO_InitStruct);
 8001090:	f107 0314 	add.w	r3, r7, #20
 8001094:	4619      	mov	r1, r3
 8001096:	482c      	ldr	r0, [pc, #176]	@ (8001148 <MX_GPIO_Init+0x1e0>)
 8001098:	f002 fdd8 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : M_CTRL_Pin */
  GPIO_InitStruct.Pin = M_CTRL_Pin;
 800109c:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80010a0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80010a2:	2302      	movs	r3, #2
 80010a4:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010a6:	2300      	movs	r3, #0
 80010a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80010aa:	2300      	movs	r3, #0
 80010ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Alternate = GPIO_AF1_TIM15;
 80010ae:	2301      	movs	r3, #1
 80010b0:	627b      	str	r3, [r7, #36]	@ 0x24
  HAL_GPIO_Init(M_CTRL_GPIO_Port, &GPIO_InitStruct);
 80010b2:	f107 0314 	add.w	r3, r7, #20
 80010b6:	4619      	mov	r1, r3
 80010b8:	4823      	ldr	r0, [pc, #140]	@ (8001148 <MX_GPIO_Init+0x1e0>)
 80010ba:	f002 fdc7 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pins : INT_XL2_Pin INT_XL1_Pin */
  GPIO_InitStruct.Pin = INT_XL2_Pin|INT_XL1_Pin;
 80010be:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 80010c2:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 80010c4:	f44f 1388 	mov.w	r3, #1114112	@ 0x110000
 80010c8:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80010ca:	2300      	movs	r3, #0
 80010cc:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80010ce:	f107 0314 	add.w	r3, r7, #20
 80010d2:	4619      	mov	r1, r3
 80010d4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80010d8:	f002 fdb8 	bl	8003c4c <HAL_GPIO_Init>

  /*Configure GPIO pin : USER1_Pin */
  GPIO_InitStruct.Pin = USER1_Pin;
 80010dc:	f44f 7300 	mov.w	r3, #512	@ 0x200
 80010e0:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_FALLING;
 80010e2:	f44f 1304 	mov.w	r3, #2162688	@ 0x210000
 80010e6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 80010e8:	2301      	movs	r3, #1
 80010ea:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(USER1_GPIO_Port, &GPIO_InitStruct);
 80010ec:	f107 0314 	add.w	r3, r7, #20
 80010f0:	4619      	mov	r1, r3
 80010f2:	4815      	ldr	r0, [pc, #84]	@ (8001148 <MX_GPIO_Init+0x1e0>)
 80010f4:	f002 fdaa 	bl	8003c4c <HAL_GPIO_Init>

  /* EXTI interrupt init*/
  HAL_NVIC_SetPriority(EXTI0_IRQn, 5, 0);
 80010f8:	2200      	movs	r2, #0
 80010fa:	2105      	movs	r1, #5
 80010fc:	2006      	movs	r0, #6
 80010fe:	f002 fb61 	bl	80037c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI0_IRQn);
 8001102:	2006      	movs	r0, #6
 8001104:	f002 fb78 	bl	80037f8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI1_IRQn, 5, 0);
 8001108:	2200      	movs	r2, #0
 800110a:	2105      	movs	r1, #5
 800110c:	2007      	movs	r0, #7
 800110e:	f002 fb59 	bl	80037c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI1_IRQn);
 8001112:	2007      	movs	r0, #7
 8001114:	f002 fb70 	bl	80037f8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI9_5_IRQn, 5, 0);
 8001118:	2200      	movs	r2, #0
 800111a:	2105      	movs	r1, #5
 800111c:	2017      	movs	r0, #23
 800111e:	f002 fb51 	bl	80037c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI9_5_IRQn);
 8001122:	2017      	movs	r0, #23
 8001124:	f002 fb68 	bl	80037f8 <HAL_NVIC_EnableIRQ>

  HAL_NVIC_SetPriority(EXTI15_10_IRQn, 5, 0);
 8001128:	2200      	movs	r2, #0
 800112a:	2105      	movs	r1, #5
 800112c:	2028      	movs	r0, #40	@ 0x28
 800112e:	f002 fb49 	bl	80037c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(EXTI15_10_IRQn);
 8001132:	2028      	movs	r0, #40	@ 0x28
 8001134:	f002 fb60 	bl	80037f8 <HAL_NVIC_EnableIRQ>

}
 8001138:	bf00      	nop
 800113a:	3728      	adds	r7, #40	@ 0x28
 800113c:	46bd      	mov	sp, r7
 800113e:	bd80      	pop	{r7, pc}
 8001140:	40021000 	.word	0x40021000
 8001144:	48000800 	.word	0x48000800
 8001148:	48000400 	.word	0x48000400

0800114c <MX_I2C1_Init>:
I2C_HandleTypeDef hi2c1;
I2C_HandleTypeDef hi2c3;

/* I2C1 init function */
void MX_I2C1_Init(void)
{
 800114c:	b580      	push	{r7, lr}
 800114e:	af00      	add	r7, sp, #0
  /* USER CODE END I2C1_Init 0 */

  /* USER CODE BEGIN I2C1_Init 1 */

  /* USER CODE END I2C1_Init 1 */
  hi2c1.Instance = I2C1;
 8001150:	4b1b      	ldr	r3, [pc, #108]	@ (80011c0 <MX_I2C1_Init+0x74>)
 8001152:	4a1c      	ldr	r2, [pc, #112]	@ (80011c4 <MX_I2C1_Init+0x78>)
 8001154:	601a      	str	r2, [r3, #0]
  hi2c1.Init.Timing = 0x00503D58;
 8001156:	4b1a      	ldr	r3, [pc, #104]	@ (80011c0 <MX_I2C1_Init+0x74>)
 8001158:	4a1b      	ldr	r2, [pc, #108]	@ (80011c8 <MX_I2C1_Init+0x7c>)
 800115a:	605a      	str	r2, [r3, #4]
  hi2c1.Init.OwnAddress1 = 0;
 800115c:	4b18      	ldr	r3, [pc, #96]	@ (80011c0 <MX_I2C1_Init+0x74>)
 800115e:	2200      	movs	r2, #0
 8001160:	609a      	str	r2, [r3, #8]
  hi2c1.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 8001162:	4b17      	ldr	r3, [pc, #92]	@ (80011c0 <MX_I2C1_Init+0x74>)
 8001164:	2201      	movs	r2, #1
 8001166:	60da      	str	r2, [r3, #12]
  hi2c1.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 8001168:	4b15      	ldr	r3, [pc, #84]	@ (80011c0 <MX_I2C1_Init+0x74>)
 800116a:	2200      	movs	r2, #0
 800116c:	611a      	str	r2, [r3, #16]
  hi2c1.Init.OwnAddress2 = 0;
 800116e:	4b14      	ldr	r3, [pc, #80]	@ (80011c0 <MX_I2C1_Init+0x74>)
 8001170:	2200      	movs	r2, #0
 8001172:	615a      	str	r2, [r3, #20]
  hi2c1.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8001174:	4b12      	ldr	r3, [pc, #72]	@ (80011c0 <MX_I2C1_Init+0x74>)
 8001176:	2200      	movs	r2, #0
 8001178:	619a      	str	r2, [r3, #24]
  hi2c1.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800117a:	4b11      	ldr	r3, [pc, #68]	@ (80011c0 <MX_I2C1_Init+0x74>)
 800117c:	2200      	movs	r2, #0
 800117e:	61da      	str	r2, [r3, #28]
  hi2c1.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001180:	4b0f      	ldr	r3, [pc, #60]	@ (80011c0 <MX_I2C1_Init+0x74>)
 8001182:	2200      	movs	r2, #0
 8001184:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c1) != HAL_OK)
 8001186:	480e      	ldr	r0, [pc, #56]	@ (80011c0 <MX_I2C1_Init+0x74>)
 8001188:	f002 ff2c 	bl	8003fe4 <HAL_I2C_Init>
 800118c:	4603      	mov	r3, r0
 800118e:	2b00      	cmp	r3, #0
 8001190:	d001      	beq.n	8001196 <MX_I2C1_Init+0x4a>
  {
    Error_Handler();
 8001192:	f000 fa4b 	bl	800162c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c1, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001196:	2100      	movs	r1, #0
 8001198:	4809      	ldr	r0, [pc, #36]	@ (80011c0 <MX_I2C1_Init+0x74>)
 800119a:	f004 f935 	bl	8005408 <HAL_I2CEx_ConfigAnalogFilter>
 800119e:	4603      	mov	r3, r0
 80011a0:	2b00      	cmp	r3, #0
 80011a2:	d001      	beq.n	80011a8 <MX_I2C1_Init+0x5c>
  {
    Error_Handler();
 80011a4:	f000 fa42 	bl	800162c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c1, 0) != HAL_OK)
 80011a8:	2100      	movs	r1, #0
 80011aa:	4805      	ldr	r0, [pc, #20]	@ (80011c0 <MX_I2C1_Init+0x74>)
 80011ac:	f004 f977 	bl	800549e <HAL_I2CEx_ConfigDigitalFilter>
 80011b0:	4603      	mov	r3, r0
 80011b2:	2b00      	cmp	r3, #0
 80011b4:	d001      	beq.n	80011ba <MX_I2C1_Init+0x6e>
  {
    Error_Handler();
 80011b6:	f000 fa39 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN I2C1_Init 2 */

  /* USER CODE END I2C1_Init 2 */

}
 80011ba:	bf00      	nop
 80011bc:	bd80      	pop	{r7, pc}
 80011be:	bf00      	nop
 80011c0:	20000318 	.word	0x20000318
 80011c4:	40005400 	.word	0x40005400
 80011c8:	00503d58 	.word	0x00503d58

080011cc <MX_I2C3_Init>:
/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80011cc:	b580      	push	{r7, lr}
 80011ce:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80011d0:	4b1b      	ldr	r3, [pc, #108]	@ (8001240 <MX_I2C3_Init+0x74>)
 80011d2:	4a1c      	ldr	r2, [pc, #112]	@ (8001244 <MX_I2C3_Init+0x78>)
 80011d4:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x00503D58;
 80011d6:	4b1a      	ldr	r3, [pc, #104]	@ (8001240 <MX_I2C3_Init+0x74>)
 80011d8:	4a1b      	ldr	r2, [pc, #108]	@ (8001248 <MX_I2C3_Init+0x7c>)
 80011da:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80011dc:	4b18      	ldr	r3, [pc, #96]	@ (8001240 <MX_I2C3_Init+0x74>)
 80011de:	2200      	movs	r2, #0
 80011e0:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80011e2:	4b17      	ldr	r3, [pc, #92]	@ (8001240 <MX_I2C3_Init+0x74>)
 80011e4:	2201      	movs	r2, #1
 80011e6:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80011e8:	4b15      	ldr	r3, [pc, #84]	@ (8001240 <MX_I2C3_Init+0x74>)
 80011ea:	2200      	movs	r2, #0
 80011ec:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 80011ee:	4b14      	ldr	r3, [pc, #80]	@ (8001240 <MX_I2C3_Init+0x74>)
 80011f0:	2200      	movs	r2, #0
 80011f2:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 80011f4:	4b12      	ldr	r3, [pc, #72]	@ (8001240 <MX_I2C3_Init+0x74>)
 80011f6:	2200      	movs	r2, #0
 80011f8:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 80011fa:	4b11      	ldr	r3, [pc, #68]	@ (8001240 <MX_I2C3_Init+0x74>)
 80011fc:	2200      	movs	r2, #0
 80011fe:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8001200:	4b0f      	ldr	r3, [pc, #60]	@ (8001240 <MX_I2C3_Init+0x74>)
 8001202:	2200      	movs	r2, #0
 8001204:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 8001206:	480e      	ldr	r0, [pc, #56]	@ (8001240 <MX_I2C3_Init+0x74>)
 8001208:	f002 feec 	bl	8003fe4 <HAL_I2C_Init>
 800120c:	4603      	mov	r3, r0
 800120e:	2b00      	cmp	r3, #0
 8001210:	d001      	beq.n	8001216 <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8001212:	f000 fa0b 	bl	800162c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 8001216:	2100      	movs	r1, #0
 8001218:	4809      	ldr	r0, [pc, #36]	@ (8001240 <MX_I2C3_Init+0x74>)
 800121a:	f004 f8f5 	bl	8005408 <HAL_I2CEx_ConfigAnalogFilter>
 800121e:	4603      	mov	r3, r0
 8001220:	2b00      	cmp	r3, #0
 8001222:	d001      	beq.n	8001228 <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8001224:	f000 fa02 	bl	800162c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 8001228:	2100      	movs	r1, #0
 800122a:	4805      	ldr	r0, [pc, #20]	@ (8001240 <MX_I2C3_Init+0x74>)
 800122c:	f004 f937 	bl	800549e <HAL_I2CEx_ConfigDigitalFilter>
 8001230:	4603      	mov	r3, r0
 8001232:	2b00      	cmp	r3, #0
 8001234:	d001      	beq.n	800123a <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 8001236:	f000 f9f9 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800123a:	bf00      	nop
 800123c:	bd80      	pop	{r7, pc}
 800123e:	bf00      	nop
 8001240:	2000036c 	.word	0x2000036c
 8001244:	40007800 	.word	0x40007800
 8001248:	00503d58 	.word	0x00503d58

0800124c <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 800124c:	b580      	push	{r7, lr}
 800124e:	b09e      	sub	sp, #120	@ 0x78
 8001250:	af00      	add	r7, sp, #0
 8001252:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8001254:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001258:	2200      	movs	r2, #0
 800125a:	601a      	str	r2, [r3, #0]
 800125c:	605a      	str	r2, [r3, #4]
 800125e:	609a      	str	r2, [r3, #8]
 8001260:	60da      	str	r2, [r3, #12]
 8001262:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8001264:	f107 0320 	add.w	r3, r7, #32
 8001268:	2244      	movs	r2, #68	@ 0x44
 800126a:	2100      	movs	r1, #0
 800126c:	4618      	mov	r0, r3
 800126e:	f00a fa2f 	bl	800b6d0 <memset>
  if(i2cHandle->Instance==I2C1)
 8001272:	687b      	ldr	r3, [r7, #4]
 8001274:	681b      	ldr	r3, [r3, #0]
 8001276:	4a6b      	ldr	r2, [pc, #428]	@ (8001424 <HAL_I2C_MspInit+0x1d8>)
 8001278:	4293      	cmp	r3, r2
 800127a:	d164      	bne.n	8001346 <HAL_I2C_MspInit+0xfa>

  /* USER CODE END I2C1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C1;
 800127c:	2340      	movs	r3, #64	@ 0x40
 800127e:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c1ClockSelection = RCC_I2C1CLKSOURCE_PCLK1;
 8001280:	2300      	movs	r3, #0
 8001282:	63bb      	str	r3, [r7, #56]	@ 0x38
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8001284:	f107 0320 	add.w	r3, r7, #32
 8001288:	4618      	mov	r0, r3
 800128a:	f004 ffc5 	bl	8006218 <HAL_RCCEx_PeriphCLKConfig>
 800128e:	4603      	mov	r3, r0
 8001290:	2b00      	cmp	r3, #0
 8001292:	d001      	beq.n	8001298 <HAL_I2C_MspInit+0x4c>
    {
      Error_Handler();
 8001294:	f000 f9ca 	bl	800162c <Error_Handler>
    }

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8001298:	4b63      	ldr	r3, [pc, #396]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 800129a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800129c:	4a62      	ldr	r2, [pc, #392]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 800129e:	f043 0301 	orr.w	r3, r3, #1
 80012a2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012a4:	4b60      	ldr	r3, [pc, #384]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 80012a6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012a8:	f003 0301 	and.w	r3, r3, #1
 80012ac:	61fb      	str	r3, [r7, #28]
 80012ae:	69fb      	ldr	r3, [r7, #28]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 80012b0:	4b5d      	ldr	r3, [pc, #372]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 80012b2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012b4:	4a5c      	ldr	r2, [pc, #368]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 80012b6:	f043 0302 	orr.w	r3, r3, #2
 80012ba:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80012bc:	4b5a      	ldr	r3, [pc, #360]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 80012be:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80012c0:	f003 0302 	and.w	r3, r3, #2
 80012c4:	61bb      	str	r3, [r7, #24]
 80012c6:	69bb      	ldr	r3, [r7, #24]
    /**I2C1 GPIO Configuration
    PA15     ------> I2C1_SCL
    PB7     ------> I2C1_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_15;
 80012c8:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80012cc:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012ce:	2312      	movs	r3, #18
 80012d0:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012d2:	2300      	movs	r3, #0
 80012d4:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012d6:	2300      	movs	r3, #0
 80012d8:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012da:	2304      	movs	r3, #4
 80012dc:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80012de:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80012e2:	4619      	mov	r1, r3
 80012e4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80012e8:	f002 fcb0 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = GPIO_PIN_7;
 80012ec:	2380      	movs	r3, #128	@ 0x80
 80012ee:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80012f0:	2312      	movs	r3, #18
 80012f2:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80012f4:	2300      	movs	r3, #0
 80012f6:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80012f8:	2300      	movs	r3, #0
 80012fa:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 80012fc:	2304      	movs	r3, #4
 80012fe:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8001300:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8001304:	4619      	mov	r1, r3
 8001306:	4849      	ldr	r0, [pc, #292]	@ (800142c <HAL_I2C_MspInit+0x1e0>)
 8001308:	f002 fca0 	bl	8003c4c <HAL_GPIO_Init>

    /* I2C1 clock enable */
    __HAL_RCC_I2C1_CLK_ENABLE();
 800130c:	4b46      	ldr	r3, [pc, #280]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 800130e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001310:	4a45      	ldr	r2, [pc, #276]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 8001312:	f443 1300 	orr.w	r3, r3, #2097152	@ 0x200000
 8001316:	6593      	str	r3, [r2, #88]	@ 0x58
 8001318:	4b43      	ldr	r3, [pc, #268]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 800131a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800131c:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8001320:	617b      	str	r3, [r7, #20]
 8001322:	697b      	ldr	r3, [r7, #20]

    /* I2C1 interrupt Init */
    HAL_NVIC_SetPriority(I2C1_EV_IRQn, 5, 0);
 8001324:	2200      	movs	r2, #0
 8001326:	2105      	movs	r1, #5
 8001328:	201f      	movs	r0, #31
 800132a:	f002 fa4b 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_EV_IRQn);
 800132e:	201f      	movs	r0, #31
 8001330:	f002 fa62 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C1_ER_IRQn, 5, 0);
 8001334:	2200      	movs	r2, #0
 8001336:	2105      	movs	r1, #5
 8001338:	2020      	movs	r0, #32
 800133a:	f002 fa43 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C1_ER_IRQn);
 800133e:	2020      	movs	r0, #32
 8001340:	f002 fa5a 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8001344:	e069      	b.n	800141a <HAL_I2C_MspInit+0x1ce>
  else if(i2cHandle->Instance==I2C3)
 8001346:	687b      	ldr	r3, [r7, #4]
 8001348:	681b      	ldr	r3, [r3, #0]
 800134a:	4a39      	ldr	r2, [pc, #228]	@ (8001430 <HAL_I2C_MspInit+0x1e4>)
 800134c:	4293      	cmp	r3, r2
 800134e:	d164      	bne.n	800141a <HAL_I2C_MspInit+0x1ce>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8001350:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8001354:	623b      	str	r3, [r7, #32]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8001356:	2300      	movs	r3, #0
 8001358:	643b      	str	r3, [r7, #64]	@ 0x40
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800135a:	f107 0320 	add.w	r3, r7, #32
 800135e:	4618      	mov	r0, r3
 8001360:	f004 ff5a 	bl	8006218 <HAL_RCCEx_PeriphCLKConfig>
 8001364:	4603      	mov	r3, r0
 8001366:	2b00      	cmp	r3, #0
 8001368:	d001      	beq.n	800136e <HAL_I2C_MspInit+0x122>
      Error_Handler();
 800136a:	f000 f95f 	bl	800162c <Error_Handler>
    __HAL_RCC_GPIOA_CLK_ENABLE();
 800136e:	4b2e      	ldr	r3, [pc, #184]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 8001370:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001372:	4a2d      	ldr	r2, [pc, #180]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 8001374:	f043 0301 	orr.w	r3, r3, #1
 8001378:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800137a:	4b2b      	ldr	r3, [pc, #172]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 800137c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800137e:	f003 0301 	and.w	r3, r3, #1
 8001382:	613b      	str	r3, [r7, #16]
 8001384:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8001386:	4b28      	ldr	r3, [pc, #160]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 8001388:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800138a:	4a27      	ldr	r2, [pc, #156]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 800138c:	f043 0302 	orr.w	r3, r3, #2
 8001390:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8001392:	4b25      	ldr	r3, [pc, #148]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 8001394:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8001396:	f003 0302 	and.w	r3, r3, #2
 800139a:	60fb      	str	r3, [r7, #12]
 800139c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = GPIO_PIN_8;
 800139e:	f44f 7380 	mov.w	r3, #256	@ 0x100
 80013a2:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013a4:	2312      	movs	r3, #18
 80013a6:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013a8:	2300      	movs	r3, #0
 80013aa:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ac:	2300      	movs	r3, #0
 80013ae:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF2_I2C3;
 80013b0:	2302      	movs	r3, #2
 80013b2:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 80013b4:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013b8:	4619      	mov	r1, r3
 80013ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80013be:	f002 fc45 	bl	8003c4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = GPIO_PIN_5;
 80013c2:	2320      	movs	r3, #32
 80013c4:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80013c6:	2312      	movs	r3, #18
 80013c8:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80013ca:	2300      	movs	r3, #0
 80013cc:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80013ce:	2300      	movs	r3, #0
 80013d0:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80013d2:	2308      	movs	r3, #8
 80013d4:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80013d6:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80013da:	4619      	mov	r1, r3
 80013dc:	4813      	ldr	r0, [pc, #76]	@ (800142c <HAL_I2C_MspInit+0x1e0>)
 80013de:	f002 fc35 	bl	8003c4c <HAL_GPIO_Init>
    __HAL_RCC_I2C3_CLK_ENABLE();
 80013e2:	4b11      	ldr	r3, [pc, #68]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 80013e4:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013e6:	4a10      	ldr	r2, [pc, #64]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 80013e8:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80013ec:	6593      	str	r3, [r2, #88]	@ 0x58
 80013ee:	4b0e      	ldr	r3, [pc, #56]	@ (8001428 <HAL_I2C_MspInit+0x1dc>)
 80013f0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80013f2:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80013f6:	60bb      	str	r3, [r7, #8]
 80013f8:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(I2C3_EV_IRQn, 5, 0);
 80013fa:	2200      	movs	r2, #0
 80013fc:	2105      	movs	r1, #5
 80013fe:	205c      	movs	r0, #92	@ 0x5c
 8001400:	f002 f9e0 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_EV_IRQn);
 8001404:	205c      	movs	r0, #92	@ 0x5c
 8001406:	f002 f9f7 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(I2C3_ER_IRQn, 5, 0);
 800140a:	2200      	movs	r2, #0
 800140c:	2105      	movs	r1, #5
 800140e:	205d      	movs	r0, #93	@ 0x5d
 8001410:	f002 f9d8 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(I2C3_ER_IRQn);
 8001414:	205d      	movs	r0, #93	@ 0x5d
 8001416:	f002 f9ef 	bl	80037f8 <HAL_NVIC_EnableIRQ>
}
 800141a:	bf00      	nop
 800141c:	3778      	adds	r7, #120	@ 0x78
 800141e:	46bd      	mov	sp, r7
 8001420:	bd80      	pop	{r7, pc}
 8001422:	bf00      	nop
 8001424:	40005400 	.word	0x40005400
 8001428:	40021000 	.word	0x40021000
 800142c:	48000400 	.word	0x48000400
 8001430:	40007800 	.word	0x40007800

08001434 <__io_putchar>:
/* USER CODE END PFP */

/* Private user code ---------------------------------------------------------*/
/* USER CODE BEGIN 0 */
int __io_putchar(int chr)
{
 8001434:	b580      	push	{r7, lr}
 8001436:	b082      	sub	sp, #8
 8001438:	af00      	add	r7, sp, #0
 800143a:	6078      	str	r0, [r7, #4]
	HAL_UART_Transmit(&huart4, (uint8_t*)&chr,1,HAL_MAX_DELAY);
 800143c:	1d39      	adds	r1, r7, #4
 800143e:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8001442:	2201      	movs	r2, #1
 8001444:	4803      	ldr	r0, [pc, #12]	@ (8001454 <__io_putchar+0x20>)
 8001446:	f006 fa57 	bl	80078f8 <HAL_UART_Transmit>
	return chr;
 800144a:	687b      	ldr	r3, [r7, #4]
}
 800144c:	4618      	mov	r0, r3
 800144e:	3708      	adds	r7, #8
 8001450:	46bd      	mov	sp, r7
 8001452:	bd80      	pop	{r7, pc}
 8001454:	200005c0 	.word	0x200005c0

08001458 <task_screen>:

void task_screen(void * unused){
 8001458:	b580      	push	{r7, lr}
 800145a:	b082      	sub	sp, #8
 800145c:	af00      	add	r7, sp, #0
 800145e:	6078      	str	r0, [r7, #4]

	for(;;){
		// Attend soit un "select", soit un "enter"
		if (xSemaphoreTake(sem_select_menu, 0) == pdTRUE)
 8001460:	4b0d      	ldr	r3, [pc, #52]	@ (8001498 <task_screen+0x40>)
 8001462:	681b      	ldr	r3, [r3, #0]
 8001464:	2100      	movs	r1, #0
 8001466:	4618      	mov	r0, r3
 8001468:	f007 fede 	bl	8009228 <xQueueSemaphoreTake>
 800146c:	4603      	mov	r3, r0
 800146e:	2b01      	cmp	r3, #1
 8001470:	d101      	bne.n	8001476 <task_screen+0x1e>
		{
			select_Menu();
 8001472:	f000 fa57 	bl	8001924 <select_Menu>
		}

		if (xSemaphoreTake(sem_enter_menu, 0) == pdTRUE)
 8001476:	4b09      	ldr	r3, [pc, #36]	@ (800149c <task_screen+0x44>)
 8001478:	681b      	ldr	r3, [r3, #0]
 800147a:	2100      	movs	r1, #0
 800147c:	4618      	mov	r0, r3
 800147e:	f007 fed3 	bl	8009228 <xQueueSemaphoreTake>
 8001482:	4603      	mov	r3, r0
 8001484:	2b01      	cmp	r3, #1
 8001486:	d101      	bne.n	800148c <task_screen+0x34>
		{
			enter_Menu();
 8001488:	f000 fb1c 	bl	8001ac4 <enter_Menu>
		}

		// Affichage + gestion de veille
		displayMenu();
 800148c:	f000 fc2a 	bl	8001ce4 <displayMenu>
		checkMenuTimeout();
 8001490:	f000 fbc4 	bl	8001c1c <checkMenuTimeout>
		if (xSemaphoreTake(sem_select_menu, 0) == pdTRUE)
 8001494:	e7e4      	b.n	8001460 <task_screen+0x8>
 8001496:	bf00      	nop
 8001498:	200003c0 	.word	0x200003c0
 800149c:	200003c4 	.word	0x200003c4

080014a0 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 80014a0:	b580      	push	{r7, lr}
 80014a2:	b082      	sub	sp, #8
 80014a4:	af02      	add	r7, sp, #8
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 80014a6:	f002 f87d 	bl	80035a4 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 80014aa:	f000 f86f 	bl	800158c <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 80014ae:	f7ff fd5b 	bl	8000f68 <MX_GPIO_Init>
  MX_I2C1_Init();
 80014b2:	f7ff fe4b 	bl	800114c <MX_I2C1_Init>
  MX_I2C3_Init();
 80014b6:	f7ff fe89 	bl	80011cc <MX_I2C3_Init>
  MX_TIM2_Init();
 80014ba:	f000 fff1 	bl	80024a0 <MX_TIM2_Init>
  MX_TIM3_Init();
 80014be:	f001 f869 	bl	8002594 <MX_TIM3_Init>
  MX_UART4_Init();
 80014c2:	f001 fb71 	bl	8002ba8 <MX_UART4_Init>
  MX_USART2_UART_Init();
 80014c6:	f001 fbbb 	bl	8002c40 <MX_USART2_UART_Init>
  MX_USART3_UART_Init();
 80014ca:	f001 fc05 	bl	8002cd8 <MX_USART3_UART_Init>
  MX_TIM16_Init();
 80014ce:	f001 f947 	bl	8002760 <MX_TIM16_Init>
  MX_TIM7_Init();
 80014d2:	f001 f8b5 	bl	8002640 <MX_TIM7_Init>
  MX_TIM8_Init();
 80014d6:	f001 f8e9 	bl	80026ac <MX_TIM8_Init>
  /* USER CODE BEGIN 2 */
  ssd1306_Init();
 80014da:	f001 fd9d 	bl	8003018 <ssd1306_Init>

  Init_bitmap();
 80014de:	f000 f981 	bl	80017e4 <Init_bitmap>

  ssd1306_SetCursor(20,20);
 80014e2:	2114      	movs	r1, #20
 80014e4:	2014      	movs	r0, #20
 80014e6:	f001 ff4d 	bl	8003384 <ssd1306_SetCursor>
  ssd1306_Fill(Black);
 80014ea:	2000      	movs	r0, #0
 80014ec:	f001 fdfe 	bl	80030ec <ssd1306_Fill>
  ssd1306_WriteString("Ready", Font_16x26, White);
 80014f0:	4b1d      	ldr	r3, [pc, #116]	@ (8001568 <main+0xc8>)
 80014f2:	2201      	movs	r2, #1
 80014f4:	9200      	str	r2, [sp, #0]
 80014f6:	cb0e      	ldmia	r3, {r1, r2, r3}
 80014f8:	481c      	ldr	r0, [pc, #112]	@ (800156c <main+0xcc>)
 80014fa:	f001 ff1d 	bl	8003338 <ssd1306_WriteString>
  ssd1306_UpdateScreen();
 80014fe:	f001 fe0d 	bl	800311c <ssd1306_UpdateScreen>
  HAL_Delay(100);
 8001502:	2064      	movs	r0, #100	@ 0x64
 8001504:	f002 f884 	bl	8003610 <HAL_Delay>
  HAL_TIM_Base_Start_IT(&htim7);
 8001508:	4819      	ldr	r0, [pc, #100]	@ (8001570 <main+0xd0>)
 800150a:	f005 f8cd 	bl	80066a8 <HAL_TIM_Base_Start_IT>

  printf("\r\n==== G431 ====\r\n");
 800150e:	4819      	ldr	r0, [pc, #100]	@ (8001574 <main+0xd4>)
 8001510:	f00a f8d6 	bl	800b6c0 <puts>

  sem_select_menu = xSemaphoreCreateBinary();
 8001514:	2203      	movs	r2, #3
 8001516:	2100      	movs	r1, #0
 8001518:	2001      	movs	r0, #1
 800151a:	f007 fd9f 	bl	800905c <xQueueGenericCreate>
 800151e:	4603      	mov	r3, r0
 8001520:	4a15      	ldr	r2, [pc, #84]	@ (8001578 <main+0xd8>)
 8001522:	6013      	str	r3, [r2, #0]
  sem_enter_menu = xSemaphoreCreateBinary();
 8001524:	2203      	movs	r2, #3
 8001526:	2100      	movs	r1, #0
 8001528:	2001      	movs	r0, #1
 800152a:	f007 fd97 	bl	800905c <xQueueGenericCreate>
 800152e:	4603      	mov	r3, r0
 8001530:	4a12      	ldr	r2, [pc, #72]	@ (800157c <main+0xdc>)
 8001532:	6013      	str	r3, [r2, #0]

  if (xTaskCreate(task_screen, "SCREEN", 128, NULL,3,NULL) != pdPASS){
 8001534:	2300      	movs	r3, #0
 8001536:	9301      	str	r3, [sp, #4]
 8001538:	2303      	movs	r3, #3
 800153a:	9300      	str	r3, [sp, #0]
 800153c:	2300      	movs	r3, #0
 800153e:	2280      	movs	r2, #128	@ 0x80
 8001540:	490f      	ldr	r1, [pc, #60]	@ (8001580 <main+0xe0>)
 8001542:	4810      	ldr	r0, [pc, #64]	@ (8001584 <main+0xe4>)
 8001544:	f008 f800 	bl	8009548 <xTaskCreate>
 8001548:	4603      	mov	r3, r0
 800154a:	2b01      	cmp	r3, #1
 800154c:	d004      	beq.n	8001558 <main+0xb8>
	 printf("Error creating task screen\r\n");
 800154e:	480e      	ldr	r0, [pc, #56]	@ (8001588 <main+0xe8>)
 8001550:	f00a f8b6 	bl	800b6c0 <puts>
	 Error_Handler();
 8001554:	f000 f86a 	bl	800162c <Error_Handler>
  }


  vTaskStartScheduler();
 8001558:	f008 f960 	bl	800981c <vTaskStartScheduler>
  /* USER CODE END 2 */

  /* Call init function for freertos objects (in cmsis_os2.c) */
  MX_FREERTOS_Init();
 800155c:	f7ff fce2 	bl	8000f24 <MX_FREERTOS_Init>

  /* Start scheduler */
  osKernelStart();
 8001560:	f007 fc1c 	bl	8008d9c <osKernelStart>

  /* We should never get here as control is now taken by the scheduler */

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8001564:	bf00      	nop
 8001566:	e7fd      	b.n	8001564 <main+0xc4>
 8001568:	0801bea0 	.word	0x0801bea0
 800156c:	0800d928 	.word	0x0800d928
 8001570:	200004dc 	.word	0x200004dc
 8001574:	0800d930 	.word	0x0800d930
 8001578:	200003c0 	.word	0x200003c0
 800157c:	200003c4 	.word	0x200003c4
 8001580:	0800d944 	.word	0x0800d944
 8001584:	08001459 	.word	0x08001459
 8001588:	0800d94c 	.word	0x0800d94c

0800158c <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 800158c:	b580      	push	{r7, lr}
 800158e:	b094      	sub	sp, #80	@ 0x50
 8001590:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8001592:	f107 0318 	add.w	r3, r7, #24
 8001596:	2238      	movs	r2, #56	@ 0x38
 8001598:	2100      	movs	r1, #0
 800159a:	4618      	mov	r0, r3
 800159c:	f00a f898 	bl	800b6d0 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 80015a0:	1d3b      	adds	r3, r7, #4
 80015a2:	2200      	movs	r2, #0
 80015a4:	601a      	str	r2, [r3, #0]
 80015a6:	605a      	str	r2, [r3, #4]
 80015a8:	609a      	str	r2, [r3, #8]
 80015aa:	60da      	str	r2, [r3, #12]
 80015ac:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1);
 80015ae:	f44f 7000 	mov.w	r0, #512	@ 0x200
 80015b2:	f003 ffc7 	bl	8005544 <HAL_PWREx_ControlVoltageScaling>

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSE;
 80015b6:	2301      	movs	r3, #1
 80015b8:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.HSEState = RCC_HSE_ON;
 80015ba:	f44f 3380 	mov.w	r3, #65536	@ 0x10000
 80015be:	61fb      	str	r3, [r7, #28]
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 80015c0:	2300      	movs	r3, #0
 80015c2:	637b      	str	r3, [r7, #52]	@ 0x34
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80015c4:	f107 0318 	add.w	r3, r7, #24
 80015c8:	4618      	mov	r0, r3
 80015ca:	f004 f8c9 	bl	8005760 <HAL_RCC_OscConfig>
 80015ce:	4603      	mov	r3, r0
 80015d0:	2b00      	cmp	r3, #0
 80015d2:	d001      	beq.n	80015d8 <SystemClock_Config+0x4c>
  {
    Error_Handler();
 80015d4:	f000 f82a 	bl	800162c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80015d8:	230f      	movs	r3, #15
 80015da:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSE;
 80015dc:	2302      	movs	r3, #2
 80015de:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80015e0:	2300      	movs	r3, #0
 80015e2:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 80015e4:	2300      	movs	r3, #0
 80015e6:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 80015e8:	2300      	movs	r3, #0
 80015ea:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK)
 80015ec:	1d3b      	adds	r3, r7, #4
 80015ee:	2100      	movs	r1, #0
 80015f0:	4618      	mov	r0, r3
 80015f2:	f004 fbc7 	bl	8005d84 <HAL_RCC_ClockConfig>
 80015f6:	4603      	mov	r3, r0
 80015f8:	2b00      	cmp	r3, #0
 80015fa:	d001      	beq.n	8001600 <SystemClock_Config+0x74>
  {
    Error_Handler();
 80015fc:	f000 f816 	bl	800162c <Error_Handler>
  }
}
 8001600:	bf00      	nop
 8001602:	3750      	adds	r7, #80	@ 0x50
 8001604:	46bd      	mov	sp, r7
 8001606:	bd80      	pop	{r7, pc}

08001608 <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001608:	b580      	push	{r7, lr}
 800160a:	b082      	sub	sp, #8
 800160c:	af00      	add	r7, sp, #0
 800160e:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6)
 8001610:	687b      	ldr	r3, [r7, #4]
 8001612:	681b      	ldr	r3, [r3, #0]
 8001614:	4a04      	ldr	r2, [pc, #16]	@ (8001628 <HAL_TIM_PeriodElapsedCallback+0x20>)
 8001616:	4293      	cmp	r3, r2
 8001618:	d101      	bne.n	800161e <HAL_TIM_PeriodElapsedCallback+0x16>
  {
    HAL_IncTick();
 800161a:	f001 ffdb 	bl	80035d4 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 800161e:	bf00      	nop
 8001620:	3708      	adds	r7, #8
 8001622:	46bd      	mov	sp, r7
 8001624:	bd80      	pop	{r7, pc}
 8001626:	bf00      	nop
 8001628:	40001000 	.word	0x40001000

0800162c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800162c:	b480      	push	{r7}
 800162e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8001630:	b672      	cpsid	i
}
 8001632:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8001634:	bf00      	nop
 8001636:	e7fd      	b.n	8001634 <Error_Handler+0x8>

08001638 <brightnessToPercent>:
uint32_t lastPressBtnPA1 = 0;
uint32_t lastPressBtnPB9 = 0;
uint32_t lastMenuActivity = 0;


static int brightnessToPercent(uint8_t brightness) {
 8001638:	b480      	push	{r7}
 800163a:	b083      	sub	sp, #12
 800163c:	af00      	add	r7, sp, #0
 800163e:	4603      	mov	r3, r0
 8001640:	71fb      	strb	r3, [r7, #7]
    switch (brightness) {
 8001642:	79fb      	ldrb	r3, [r7, #7]
 8001644:	2bff      	cmp	r3, #255	@ 0xff
 8001646:	d00a      	beq.n	800165e <brightnessToPercent+0x26>
 8001648:	2bff      	cmp	r3, #255	@ 0xff
 800164a:	dc10      	bgt.n	800166e <brightnessToPercent+0x36>
 800164c:	2baa      	cmp	r3, #170	@ 0xaa
 800164e:	d008      	beq.n	8001662 <brightnessToPercent+0x2a>
 8001650:	2baa      	cmp	r3, #170	@ 0xaa
 8001652:	dc0c      	bgt.n	800166e <brightnessToPercent+0x36>
 8001654:	2b14      	cmp	r3, #20
 8001656:	d008      	beq.n	800166a <brightnessToPercent+0x32>
 8001658:	2b55      	cmp	r3, #85	@ 0x55
 800165a:	d004      	beq.n	8001666 <brightnessToPercent+0x2e>
 800165c:	e007      	b.n	800166e <brightnessToPercent+0x36>
        case 255: return 100;
 800165e:	2364      	movs	r3, #100	@ 0x64
 8001660:	e010      	b.n	8001684 <brightnessToPercent+0x4c>
        case 170: return 67;
 8001662:	2343      	movs	r3, #67	@ 0x43
 8001664:	e00e      	b.n	8001684 <brightnessToPercent+0x4c>
        case 85:  return 33;
 8001666:	2321      	movs	r3, #33	@ 0x21
 8001668:	e00c      	b.n	8001684 <brightnessToPercent+0x4c>
        case 20:  return 8;
 800166a:	2308      	movs	r3, #8
 800166c:	e00a      	b.n	8001684 <brightnessToPercent+0x4c>
        default:  return (brightness * 100) / 255;
 800166e:	79fb      	ldrb	r3, [r7, #7]
 8001670:	2264      	movs	r2, #100	@ 0x64
 8001672:	fb02 f303 	mul.w	r3, r2, r3
 8001676:	4a06      	ldr	r2, [pc, #24]	@ (8001690 <brightnessToPercent+0x58>)
 8001678:	fb82 1203 	smull	r1, r2, r2, r3
 800167c:	441a      	add	r2, r3
 800167e:	11d2      	asrs	r2, r2, #7
 8001680:	17db      	asrs	r3, r3, #31
 8001682:	1ad3      	subs	r3, r2, r3
    }
}
 8001684:	4618      	mov	r0, r3
 8001686:	370c      	adds	r7, #12
 8001688:	46bd      	mov	sp, r7
 800168a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800168e:	4770      	bx	lr
 8001690:	80808081 	.word	0x80808081

08001694 <oled_cat>:
	ssd1306_Fill(White);
	ssd1306_DrawBitmap(0,0,garfield_128x64,128,64,Black);
	ssd1306_UpdateScreen();
}

void oled_cat(){
 8001694:	b580      	push	{r7, lr}
 8001696:	b082      	sub	sp, #8
 8001698:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 800169a:	2000      	movs	r0, #0
 800169c:	f001 fd26 	bl	80030ec <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,epd_bitmap_cat_head_64,128,64,White);
 80016a0:	2301      	movs	r3, #1
 80016a2:	9301      	str	r3, [sp, #4]
 80016a4:	2340      	movs	r3, #64	@ 0x40
 80016a6:	9300      	str	r3, [sp, #0]
 80016a8:	2380      	movs	r3, #128	@ 0x80
 80016aa:	4a05      	ldr	r2, [pc, #20]	@ (80016c0 <oled_cat+0x2c>)
 80016ac:	2100      	movs	r1, #0
 80016ae:	2000      	movs	r0, #0
 80016b0:	f001 feec 	bl	800348c <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80016b4:	f001 fd32 	bl	800311c <ssd1306_UpdateScreen>
}
 80016b8:	bf00      	nop
 80016ba:	46bd      	mov	sp, r7
 80016bc:	bd80      	pop	{r7, pc}
 80016be:	bf00      	nop
 80016c0:	08010e5c 	.word	0x08010e5c

080016c4 <oled_mouse>:

void oled_mouse(){
 80016c4:	b580      	push	{r7, lr}
 80016c6:	b082      	sub	sp, #8
 80016c8:	af02      	add	r7, sp, #8
	ssd1306_Fill(Black);
 80016ca:	2000      	movs	r0, #0
 80016cc:	f001 fd0e 	bl	80030ec <ssd1306_Fill>
	ssd1306_DrawBitmap(0,0,epd_bitmap_mouse_head_64,128,64,White);
 80016d0:	2301      	movs	r3, #1
 80016d2:	9301      	str	r3, [sp, #4]
 80016d4:	2340      	movs	r3, #64	@ 0x40
 80016d6:	9300      	str	r3, [sp, #0]
 80016d8:	2380      	movs	r3, #128	@ 0x80
 80016da:	4a05      	ldr	r2, [pc, #20]	@ (80016f0 <oled_mouse+0x2c>)
 80016dc:	2100      	movs	r1, #0
 80016de:	2000      	movs	r0, #0
 80016e0:	f001 fed4 	bl	800348c <ssd1306_DrawBitmap>
	ssd1306_UpdateScreen();
 80016e4:	f001 fd1a 	bl	800311c <ssd1306_UpdateScreen>
}
 80016e8:	bf00      	nop
 80016ea:	46bd      	mov	sp, r7
 80016ec:	bd80      	pop	{r7, pc}
 80016ee:	bf00      	nop
 80016f0:	0801125c 	.word	0x0801125c

080016f4 <kirby_bitmap_tick>:
//		i++;
//	}
//
//}

void kirby_bitmap_tick(void) {
 80016f4:	b580      	push	{r7, lr}
 80016f6:	b084      	sub	sp, #16
 80016f8:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 80016fa:	f001 ff7d 	bl	80035f8 <HAL_GetTick>
 80016fe:	6078      	str	r0, [r7, #4]

    if (now - lastUpdateKirby > 120) {  // avance toutes les 40 ms
 8001700:	4b17      	ldr	r3, [pc, #92]	@ (8001760 <kirby_bitmap_tick+0x6c>)
 8001702:	681b      	ldr	r3, [r3, #0]
 8001704:	687a      	ldr	r2, [r7, #4]
 8001706:	1ad3      	subs	r3, r2, r3
 8001708:	2b78      	cmp	r3, #120	@ 0x78
 800170a:	d925      	bls.n	8001758 <kirby_bitmap_tick+0x64>
        lastUpdateKirby = now;
 800170c:	4a14      	ldr	r2, [pc, #80]	@ (8001760 <kirby_bitmap_tick+0x6c>)
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	6013      	str	r3, [r2, #0]

        ssd1306_Fill(Black);
 8001712:	2000      	movs	r0, #0
 8001714:	f001 fcea 	bl	80030ec <ssd1306_Fill>
        ssd1306_DrawBitmap(0, 0,
 8001718:	4b12      	ldr	r3, [pc, #72]	@ (8001764 <kirby_bitmap_tick+0x70>)
 800171a:	781b      	ldrb	r3, [r3, #0]
 800171c:	461a      	mov	r2, r3
 800171e:	4b12      	ldr	r3, [pc, #72]	@ (8001768 <kirby_bitmap_tick+0x74>)
 8001720:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 8001724:	2301      	movs	r3, #1
 8001726:	9301      	str	r3, [sp, #4]
 8001728:	2340      	movs	r3, #64	@ 0x40
 800172a:	9300      	str	r3, [sp, #0]
 800172c:	2380      	movs	r3, #128	@ 0x80
 800172e:	2100      	movs	r1, #0
 8001730:	2000      	movs	r0, #0
 8001732:	f001 feab 	bl	800348c <ssd1306_DrawBitmap>
            kirby_bitmap_allArray[kirbyFrame],
            128, 64, White);
        ssd1306_UpdateScreen();
 8001736:	f001 fcf1 	bl	800311c <ssd1306_UpdateScreen>

        kirbyFrame++;
 800173a:	4b0a      	ldr	r3, [pc, #40]	@ (8001764 <kirby_bitmap_tick+0x70>)
 800173c:	781b      	ldrb	r3, [r3, #0]
 800173e:	3301      	adds	r3, #1
 8001740:	b2da      	uxtb	r2, r3
 8001742:	4b08      	ldr	r3, [pc, #32]	@ (8001764 <kirby_bitmap_tick+0x70>)
 8001744:	701a      	strb	r2, [r3, #0]
        if (kirbyFrame >= kirby_bitmap_allArray_LEN) {
 8001746:	4b07      	ldr	r3, [pc, #28]	@ (8001764 <kirby_bitmap_tick+0x70>)
 8001748:	781b      	ldrb	r3, [r3, #0]
 800174a:	461a      	mov	r2, r3
 800174c:	2320      	movs	r3, #32
 800174e:	429a      	cmp	r2, r3
 8001750:	db02      	blt.n	8001758 <kirby_bitmap_tick+0x64>
            kirbyFrame = 0;  // pour relancer la boucle
 8001752:	4b04      	ldr	r3, [pc, #16]	@ (8001764 <kirby_bitmap_tick+0x70>)
 8001754:	2200      	movs	r2, #0
 8001756:	701a      	strb	r2, [r3, #0]
        }
    }
}
 8001758:	bf00      	nop
 800175a:	3708      	adds	r7, #8
 800175c:	46bd      	mov	sp, r7
 800175e:	bd80      	pop	{r7, pc}
 8001760:	200003e0 	.word	0x200003e0
 8001764:	200003dc 	.word	0x200003dc
 8001768:	20000034 	.word	0x20000034

0800176c <Init_bitmap_tick>:
//            catFrame = 0;
//        }
//    }
//}

void Init_bitmap_tick(void) {
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af02      	add	r7, sp, #8
    uint32_t now = HAL_GetTick();
 8001772:	f001 ff41 	bl	80035f8 <HAL_GetTick>
 8001776:	6078      	str	r0, [r7, #4]

    if (now - lastUpdateInit > 120) {  // avance toutes les 40 ms sans bloquer comme un while
 8001778:	4b17      	ldr	r3, [pc, #92]	@ (80017d8 <Init_bitmap_tick+0x6c>)
 800177a:	681b      	ldr	r3, [r3, #0]
 800177c:	687a      	ldr	r2, [r7, #4]
 800177e:	1ad3      	subs	r3, r2, r3
 8001780:	2b78      	cmp	r3, #120	@ 0x78
 8001782:	d925      	bls.n	80017d0 <Init_bitmap_tick+0x64>
        lastUpdateInit = now;
 8001784:	4a14      	ldr	r2, [pc, #80]	@ (80017d8 <Init_bitmap_tick+0x6c>)
 8001786:	687b      	ldr	r3, [r7, #4]
 8001788:	6013      	str	r3, [r2, #0]

        ssd1306_Fill(Black);
 800178a:	2000      	movs	r0, #0
 800178c:	f001 fcae 	bl	80030ec <ssd1306_Fill>
        ssd1306_DrawBitmap(0, 0,
 8001790:	4b12      	ldr	r3, [pc, #72]	@ (80017dc <Init_bitmap_tick+0x70>)
 8001792:	781b      	ldrb	r3, [r3, #0]
 8001794:	461a      	mov	r2, r3
 8001796:	4b12      	ldr	r3, [pc, #72]	@ (80017e0 <Init_bitmap_tick+0x74>)
 8001798:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
 800179c:	2301      	movs	r3, #1
 800179e:	9301      	str	r3, [sp, #4]
 80017a0:	2340      	movs	r3, #64	@ 0x40
 80017a2:	9300      	str	r3, [sp, #0]
 80017a4:	2380      	movs	r3, #128	@ 0x80
 80017a6:	2100      	movs	r1, #0
 80017a8:	2000      	movs	r0, #0
 80017aa:	f001 fe6f 	bl	800348c <ssd1306_DrawBitmap>
            Init_bitmap_allArray[InitFrame],
            128, 64, White);
        ssd1306_UpdateScreen();
 80017ae:	f001 fcb5 	bl	800311c <ssd1306_UpdateScreen>

        InitFrame++;
 80017b2:	4b0a      	ldr	r3, [pc, #40]	@ (80017dc <Init_bitmap_tick+0x70>)
 80017b4:	781b      	ldrb	r3, [r3, #0]
 80017b6:	3301      	adds	r3, #1
 80017b8:	b2da      	uxtb	r2, r3
 80017ba:	4b08      	ldr	r3, [pc, #32]	@ (80017dc <Init_bitmap_tick+0x70>)
 80017bc:	701a      	strb	r2, [r3, #0]
        if (InitFrame >= Init_bitmap_allArray_LEN) {
 80017be:	4b07      	ldr	r3, [pc, #28]	@ (80017dc <Init_bitmap_tick+0x70>)
 80017c0:	781b      	ldrb	r3, [r3, #0]
 80017c2:	461a      	mov	r2, r3
 80017c4:	230d      	movs	r3, #13
 80017c6:	429a      	cmp	r2, r3
 80017c8:	db02      	blt.n	80017d0 <Init_bitmap_tick+0x64>
            InitFrame = 0;
 80017ca:	4b04      	ldr	r3, [pc, #16]	@ (80017dc <Init_bitmap_tick+0x70>)
 80017cc:	2200      	movs	r2, #0
 80017ce:	701a      	strb	r2, [r3, #0]
        }
    }
}
 80017d0:	bf00      	nop
 80017d2:	3708      	adds	r7, #8
 80017d4:	46bd      	mov	sp, r7
 80017d6:	bd80      	pop	{r7, pc}
 80017d8:	200003d8 	.word	0x200003d8
 80017dc:	200003d4 	.word	0x200003d4
 80017e0:	20000000 	.word	0x20000000

080017e4 <Init_bitmap>:

void Init_bitmap(){
 80017e4:	b580      	push	{r7, lr}
 80017e6:	b084      	sub	sp, #16
 80017e8:	af02      	add	r7, sp, #8
	int i = 0;
 80017ea:	2300      	movs	r3, #0
 80017ec:	607b      	str	r3, [r7, #4]
	while (i < Init_bitmap_allArray_LEN){
 80017ee:	e017      	b.n	8001820 <Init_bitmap+0x3c>
		ssd1306_Fill(Black);
 80017f0:	2000      	movs	r0, #0
 80017f2:	f001 fc7b 	bl	80030ec <ssd1306_Fill>
		ssd1306_DrawBitmap(0,0,Init_bitmap_allArray[i],128,64,White);
 80017f6:	4a0f      	ldr	r2, [pc, #60]	@ (8001834 <Init_bitmap+0x50>)
 80017f8:	687b      	ldr	r3, [r7, #4]
 80017fa:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 80017fe:	2301      	movs	r3, #1
 8001800:	9301      	str	r3, [sp, #4]
 8001802:	2340      	movs	r3, #64	@ 0x40
 8001804:	9300      	str	r3, [sp, #0]
 8001806:	2380      	movs	r3, #128	@ 0x80
 8001808:	2100      	movs	r1, #0
 800180a:	2000      	movs	r0, #0
 800180c:	f001 fe3e 	bl	800348c <ssd1306_DrawBitmap>
		ssd1306_UpdateScreen();
 8001810:	f001 fc84 	bl	800311c <ssd1306_UpdateScreen>
		HAL_Delay(40);
 8001814:	2028      	movs	r0, #40	@ 0x28
 8001816:	f001 fefb 	bl	8003610 <HAL_Delay>
		i++;
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	3301      	adds	r3, #1
 800181e:	607b      	str	r3, [r7, #4]
	while (i < Init_bitmap_allArray_LEN){
 8001820:	220d      	movs	r2, #13
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	4293      	cmp	r3, r2
 8001826:	dbe3      	blt.n	80017f0 <Init_bitmap+0xc>
	}

}
 8001828:	bf00      	nop
 800182a:	bf00      	nop
 800182c:	3708      	adds	r7, #8
 800182e:	46bd      	mov	sp, r7
 8001830:	bd80      	pop	{r7, pc}
 8001832:	bf00      	nop
 8001834:	20000000 	.word	0x20000000

08001838 <adjustBrightness>:
		Init_bitmap_tick();

		};
}

void adjustBrightness(bool increase) {
 8001838:	b580      	push	{r7, lr}
 800183a:	b082      	sub	sp, #8
 800183c:	af00      	add	r7, sp, #0
 800183e:	4603      	mov	r3, r0
 8001840:	71fb      	strb	r3, [r7, #7]
    if (increase) {
 8001842:	79fb      	ldrb	r3, [r7, #7]
 8001844:	2b00      	cmp	r3, #0
 8001846:	d017      	beq.n	8001878 <adjustBrightness+0x40>
        // Si la luminosit est infrieure  255, on peut augmenter de 85
        if (brightnessLevel == 170) brightnessLevel = 255;
 8001848:	4b1b      	ldr	r3, [pc, #108]	@ (80018b8 <adjustBrightness+0x80>)
 800184a:	781b      	ldrb	r3, [r3, #0]
 800184c:	2baa      	cmp	r3, #170	@ 0xaa
 800184e:	d103      	bne.n	8001858 <adjustBrightness+0x20>
 8001850:	4b19      	ldr	r3, [pc, #100]	@ (80018b8 <adjustBrightness+0x80>)
 8001852:	22ff      	movs	r2, #255	@ 0xff
 8001854:	701a      	strb	r2, [r3, #0]
 8001856:	e026      	b.n	80018a6 <adjustBrightness+0x6e>
        else if (brightnessLevel == 85) brightnessLevel = 170;
 8001858:	4b17      	ldr	r3, [pc, #92]	@ (80018b8 <adjustBrightness+0x80>)
 800185a:	781b      	ldrb	r3, [r3, #0]
 800185c:	2b55      	cmp	r3, #85	@ 0x55
 800185e:	d103      	bne.n	8001868 <adjustBrightness+0x30>
 8001860:	4b15      	ldr	r3, [pc, #84]	@ (80018b8 <adjustBrightness+0x80>)
 8001862:	22aa      	movs	r2, #170	@ 0xaa
 8001864:	701a      	strb	r2, [r3, #0]
 8001866:	e01e      	b.n	80018a6 <adjustBrightness+0x6e>
        else if (brightnessLevel == 20) brightnessLevel = 85;
 8001868:	4b13      	ldr	r3, [pc, #76]	@ (80018b8 <adjustBrightness+0x80>)
 800186a:	781b      	ldrb	r3, [r3, #0]
 800186c:	2b14      	cmp	r3, #20
 800186e:	d11a      	bne.n	80018a6 <adjustBrightness+0x6e>
 8001870:	4b11      	ldr	r3, [pc, #68]	@ (80018b8 <adjustBrightness+0x80>)
 8001872:	2255      	movs	r2, #85	@ 0x55
 8001874:	701a      	strb	r2, [r3, #0]
 8001876:	e016      	b.n	80018a6 <adjustBrightness+0x6e>
    } else {
        // Si la luminosit est plus grande que 20, on peut diminuer de 85
        if (brightnessLevel == 255) brightnessLevel = 170;
 8001878:	4b0f      	ldr	r3, [pc, #60]	@ (80018b8 <adjustBrightness+0x80>)
 800187a:	781b      	ldrb	r3, [r3, #0]
 800187c:	2bff      	cmp	r3, #255	@ 0xff
 800187e:	d103      	bne.n	8001888 <adjustBrightness+0x50>
 8001880:	4b0d      	ldr	r3, [pc, #52]	@ (80018b8 <adjustBrightness+0x80>)
 8001882:	22aa      	movs	r2, #170	@ 0xaa
 8001884:	701a      	strb	r2, [r3, #0]
 8001886:	e00e      	b.n	80018a6 <adjustBrightness+0x6e>
        else if (brightnessLevel == 170) brightnessLevel = 85;
 8001888:	4b0b      	ldr	r3, [pc, #44]	@ (80018b8 <adjustBrightness+0x80>)
 800188a:	781b      	ldrb	r3, [r3, #0]
 800188c:	2baa      	cmp	r3, #170	@ 0xaa
 800188e:	d103      	bne.n	8001898 <adjustBrightness+0x60>
 8001890:	4b09      	ldr	r3, [pc, #36]	@ (80018b8 <adjustBrightness+0x80>)
 8001892:	2255      	movs	r2, #85	@ 0x55
 8001894:	701a      	strb	r2, [r3, #0]
 8001896:	e006      	b.n	80018a6 <adjustBrightness+0x6e>
        else if (brightnessLevel == 85) brightnessLevel = 20;
 8001898:	4b07      	ldr	r3, [pc, #28]	@ (80018b8 <adjustBrightness+0x80>)
 800189a:	781b      	ldrb	r3, [r3, #0]
 800189c:	2b55      	cmp	r3, #85	@ 0x55
 800189e:	d102      	bne.n	80018a6 <adjustBrightness+0x6e>
 80018a0:	4b05      	ldr	r3, [pc, #20]	@ (80018b8 <adjustBrightness+0x80>)
 80018a2:	2214      	movs	r2, #20
 80018a4:	701a      	strb	r2, [r3, #0]
    }
    // Appliquer le contraste
    ssd1306_SetContrast(brightnessLevel);
 80018a6:	4b04      	ldr	r3, [pc, #16]	@ (80018b8 <adjustBrightness+0x80>)
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	4618      	mov	r0, r3
 80018ac:	f001 fe49 	bl	8003542 <ssd1306_SetContrast>
}
 80018b0:	bf00      	nop
 80018b2:	3708      	adds	r7, #8
 80018b4:	46bd      	mov	sp, r7
 80018b6:	bd80      	pop	{r7, pc}
 80018b8:	200000b4 	.word	0x200000b4

080018bc <HAL_GPIO_EXTI_Callback>:

void HAL_GPIO_EXTI_Callback(uint16_t GPIO_Pin) {
 80018bc:	b580      	push	{r7, lr}
 80018be:	b084      	sub	sp, #16
 80018c0:	af00      	add	r7, sp, #0
 80018c2:	4603      	mov	r3, r0
 80018c4:	80fb      	strh	r3, [r7, #6]
//	}

//	if (GPIO_Pin == GPIO_PIN_9){
//		Flags.Enter_Menu = 1;
//	}
	BaseType_t xHigherPriorityTaskWoken = pdFALSE;
 80018c6:	2300      	movs	r3, #0
 80018c8:	60fb      	str	r3, [r7, #12]

	    if (GPIO_Pin == GPIO_PIN_1)  // bouton PA1
 80018ca:	88fb      	ldrh	r3, [r7, #6]
 80018cc:	2b02      	cmp	r3, #2
 80018ce:	d108      	bne.n	80018e2 <HAL_GPIO_EXTI_Callback+0x26>
	    {
	        xSemaphoreGiveFromISR(sem_select_menu, &xHigherPriorityTaskWoken);
 80018d0:	4b11      	ldr	r3, [pc, #68]	@ (8001918 <HAL_GPIO_EXTI_Callback+0x5c>)
 80018d2:	681b      	ldr	r3, [r3, #0]
 80018d4:	f107 020c 	add.w	r2, r7, #12
 80018d8:	4611      	mov	r1, r2
 80018da:	4618      	mov	r0, r3
 80018dc:	f007 fc14 	bl	8009108 <xQueueGiveFromISR>
 80018e0:	e00b      	b.n	80018fa <HAL_GPIO_EXTI_Callback+0x3e>
	    }
	    else if (GPIO_Pin == GPIO_PIN_9)  // bouton PB9
 80018e2:	88fb      	ldrh	r3, [r7, #6]
 80018e4:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80018e8:	d107      	bne.n	80018fa <HAL_GPIO_EXTI_Callback+0x3e>
	    {
	        xSemaphoreGiveFromISR(sem_enter_menu, &xHigherPriorityTaskWoken);
 80018ea:	4b0c      	ldr	r3, [pc, #48]	@ (800191c <HAL_GPIO_EXTI_Callback+0x60>)
 80018ec:	681b      	ldr	r3, [r3, #0]
 80018ee:	f107 020c 	add.w	r2, r7, #12
 80018f2:	4611      	mov	r1, r2
 80018f4:	4618      	mov	r0, r3
 80018f6:	f007 fc07 	bl	8009108 <xQueueGiveFromISR>
	    }

	portYIELD_FROM_ISR(xHigherPriorityTaskWoken);
 80018fa:	68fb      	ldr	r3, [r7, #12]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d007      	beq.n	8001910 <HAL_GPIO_EXTI_Callback+0x54>
 8001900:	4b07      	ldr	r3, [pc, #28]	@ (8001920 <HAL_GPIO_EXTI_Callback+0x64>)
 8001902:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8001906:	601a      	str	r2, [r3, #0]
 8001908:	f3bf 8f4f 	dsb	sy
 800190c:	f3bf 8f6f 	isb	sy
}
 8001910:	bf00      	nop
 8001912:	3710      	adds	r7, #16
 8001914:	46bd      	mov	sp, r7
 8001916:	bd80      	pop	{r7, pc}
 8001918:	200003c0 	.word	0x200003c0
 800191c:	200003c4 	.word	0x200003c4
 8001920:	e000ed04 	.word	0xe000ed04

08001924 <select_Menu>:

void select_Menu(void)
{
 8001924:	b580      	push	{r7, lr}
 8001926:	b082      	sub	sp, #8
 8001928:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 800192a:	f001 fe65 	bl	80035f8 <HAL_GetTick>
 800192e:	6078      	str	r0, [r7, #4]

    if (now - lastPressBtnPA1 < 100) return;  // anti-rebond
 8001930:	4b5e      	ldr	r3, [pc, #376]	@ (8001aac <select_Menu+0x188>)
 8001932:	681b      	ldr	r3, [r3, #0]
 8001934:	687a      	ldr	r2, [r7, #4]
 8001936:	1ad3      	subs	r3, r2, r3
 8001938:	2b63      	cmp	r3, #99	@ 0x63
 800193a:	f240 80ab 	bls.w	8001a94 <select_Menu+0x170>
    lastPressBtnPA1 = now;
 800193e:	4a5b      	ldr	r2, [pc, #364]	@ (8001aac <select_Menu+0x188>)
 8001940:	687b      	ldr	r3, [r7, #4]
 8001942:	6013      	str	r3, [r2, #0]
    lastMenuActivity = now;
 8001944:	4a5a      	ldr	r2, [pc, #360]	@ (8001ab0 <select_Menu+0x18c>)
 8001946:	687b      	ldr	r3, [r7, #4]
 8001948:	6013      	str	r3, [r2, #0]

    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_15);
 800194a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800194e:	4859      	ldr	r0, [pc, #356]	@ (8001ab4 <select_Menu+0x190>)
 8001950:	f002 fb16 	bl	8003f80 <HAL_GPIO_TogglePin>

    switch (currentMenu)
 8001954:	4b58      	ldr	r3, [pc, #352]	@ (8001ab8 <select_Menu+0x194>)
 8001956:	781b      	ldrb	r3, [r3, #0]
 8001958:	2b03      	cmp	r3, #3
 800195a:	f200 80a4 	bhi.w	8001aa6 <select_Menu+0x182>
 800195e:	a201      	add	r2, pc, #4	@ (adr r2, 8001964 <select_Menu+0x40>)
 8001960:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001964:	08001975 	.word	0x08001975
 8001968:	080019db 	.word	0x080019db
 800196c:	08001a7d 	.word	0x08001a7d
 8001970:	08001a11 	.word	0x08001a11
    {
        case MENU_PRINCIPAL:
            switch (cursorIndex)
 8001974:	4b51      	ldr	r3, [pc, #324]	@ (8001abc <select_Menu+0x198>)
 8001976:	781b      	ldrb	r3, [r3, #0]
 8001978:	2b04      	cmp	r3, #4
 800197a:	f200 808d 	bhi.w	8001a98 <select_Menu+0x174>
 800197e:	a201      	add	r2, pc, #4	@ (adr r2, 8001984 <select_Menu+0x60>)
 8001980:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001984:	08001999 	.word	0x08001999
 8001988:	080019a1 	.word	0x080019a1
 800198c:	080019af 	.word	0x080019af
 8001990:	080019bd 	.word	0x080019bd
 8001994:	080019d1 	.word	0x080019d1
            {
                case 0: currentMenu = MENU_DEMARRER; break;
 8001998:	4b47      	ldr	r3, [pc, #284]	@ (8001ab8 <select_Menu+0x194>)
 800199a:	2206      	movs	r2, #6
 800199c:	701a      	strb	r2, [r3, #0]
 800199e:	e01b      	b.n	80019d8 <select_Menu+0xb4>
                case 1: currentMenu = MENU_SETTINGS; cursorIndex = 0; break;
 80019a0:	4b45      	ldr	r3, [pc, #276]	@ (8001ab8 <select_Menu+0x194>)
 80019a2:	2201      	movs	r2, #1
 80019a4:	701a      	strb	r2, [r3, #0]
 80019a6:	4b45      	ldr	r3, [pc, #276]	@ (8001abc <select_Menu+0x198>)
 80019a8:	2200      	movs	r2, #0
 80019aa:	701a      	strb	r2, [r3, #0]
 80019ac:	e014      	b.n	80019d8 <select_Menu+0xb4>
                case 2: currentMenu = MENU_MODE; cursorIndex = 0; break;
 80019ae:	4b42      	ldr	r3, [pc, #264]	@ (8001ab8 <select_Menu+0x194>)
 80019b0:	2202      	movs	r2, #2
 80019b2:	701a      	strb	r2, [r3, #0]
 80019b4:	4b41      	ldr	r3, [pc, #260]	@ (8001abc <select_Menu+0x198>)
 80019b6:	2200      	movs	r2, #0
 80019b8:	701a      	strb	r2, [r3, #0]
 80019ba:	e00d      	b.n	80019d8 <select_Menu+0xb4>
                case 3: currentMenu = MENU_ANIMATIONS; cursorIndex = 0; topIndex = 0; break;
 80019bc:	4b3e      	ldr	r3, [pc, #248]	@ (8001ab8 <select_Menu+0x194>)
 80019be:	2203      	movs	r2, #3
 80019c0:	701a      	strb	r2, [r3, #0]
 80019c2:	4b3e      	ldr	r3, [pc, #248]	@ (8001abc <select_Menu+0x198>)
 80019c4:	2200      	movs	r2, #0
 80019c6:	701a      	strb	r2, [r3, #0]
 80019c8:	4b3d      	ldr	r3, [pc, #244]	@ (8001ac0 <select_Menu+0x19c>)
 80019ca:	2200      	movs	r2, #0
 80019cc:	701a      	strb	r2, [r3, #0]
 80019ce:	e003      	b.n	80019d8 <select_Menu+0xb4>
                case 4: currentMenu = MENU_ATTENDRE; break;
 80019d0:	4b39      	ldr	r3, [pc, #228]	@ (8001ab8 <select_Menu+0x194>)
 80019d2:	2204      	movs	r2, #4
 80019d4:	701a      	strb	r2, [r3, #0]
 80019d6:	bf00      	nop
            }
            break;
 80019d8:	e05e      	b.n	8001a98 <select_Menu+0x174>

        case MENU_SETTINGS:
            switch (cursorIndex)
 80019da:	4b38      	ldr	r3, [pc, #224]	@ (8001abc <select_Menu+0x198>)
 80019dc:	781b      	ldrb	r3, [r3, #0]
 80019de:	2b02      	cmp	r3, #2
 80019e0:	d00e      	beq.n	8001a00 <select_Menu+0xdc>
 80019e2:	2b02      	cmp	r3, #2
 80019e4:	dc5a      	bgt.n	8001a9c <select_Menu+0x178>
 80019e6:	2b00      	cmp	r3, #0
 80019e8:	d002      	beq.n	80019f0 <select_Menu+0xcc>
 80019ea:	2b01      	cmp	r3, #1
 80019ec:	d004      	beq.n	80019f8 <select_Menu+0xd4>
            {
                case 0: adjustBrightness(true); break;
                case 1: adjustBrightness(false); break;
                case 2: currentMenu = MENU_PRINCIPAL; cursorIndex = 0; break;
            }
            break;
 80019ee:	e055      	b.n	8001a9c <select_Menu+0x178>
                case 0: adjustBrightness(true); break;
 80019f0:	2001      	movs	r0, #1
 80019f2:	f7ff ff21 	bl	8001838 <adjustBrightness>
 80019f6:	e00a      	b.n	8001a0e <select_Menu+0xea>
                case 1: adjustBrightness(false); break;
 80019f8:	2000      	movs	r0, #0
 80019fa:	f7ff ff1d 	bl	8001838 <adjustBrightness>
 80019fe:	e006      	b.n	8001a0e <select_Menu+0xea>
                case 2: currentMenu = MENU_PRINCIPAL; cursorIndex = 0; break;
 8001a00:	4b2d      	ldr	r3, [pc, #180]	@ (8001ab8 <select_Menu+0x194>)
 8001a02:	2200      	movs	r2, #0
 8001a04:	701a      	strb	r2, [r3, #0]
 8001a06:	4b2d      	ldr	r3, [pc, #180]	@ (8001abc <select_Menu+0x198>)
 8001a08:	2200      	movs	r2, #0
 8001a0a:	701a      	strb	r2, [r3, #0]
 8001a0c:	bf00      	nop
            break;
 8001a0e:	e045      	b.n	8001a9c <select_Menu+0x178>

        case MENU_ANIMATIONS:
            switch (cursorIndex)
 8001a10:	4b2a      	ldr	r3, [pc, #168]	@ (8001abc <select_Menu+0x198>)
 8001a12:	781b      	ldrb	r3, [r3, #0]
 8001a14:	2b06      	cmp	r3, #6
 8001a16:	d843      	bhi.n	8001aa0 <select_Menu+0x17c>
 8001a18:	a201      	add	r2, pc, #4	@ (adr r2, 8001a20 <select_Menu+0xfc>)
 8001a1a:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001a1e:	bf00      	nop
 8001a20:	08001a3d 	.word	0x08001a3d
 8001a24:	08001a45 	.word	0x08001a45
 8001a28:	08001a4d 	.word	0x08001a4d
 8001a2c:	08001a55 	.word	0x08001a55
 8001a30:	08001a5d 	.word	0x08001a5d
 8001a34:	08001a65 	.word	0x08001a65
 8001a38:	08001a6d 	.word	0x08001a6d
            {
                case 0: currentMenu = DISP_CAT; break;
 8001a3c:	4b1e      	ldr	r3, [pc, #120]	@ (8001ab8 <select_Menu+0x194>)
 8001a3e:	2209      	movs	r2, #9
 8001a40:	701a      	strb	r2, [r3, #0]
 8001a42:	e01a      	b.n	8001a7a <select_Menu+0x156>
                case 1: currentMenu = DISP_MOUSE; break;
 8001a44:	4b1c      	ldr	r3, [pc, #112]	@ (8001ab8 <select_Menu+0x194>)
 8001a46:	220a      	movs	r2, #10
 8001a48:	701a      	strb	r2, [r3, #0]
 8001a4a:	e016      	b.n	8001a7a <select_Menu+0x156>
                case 2: currentMenu = DISP_CHASOURO; break;
 8001a4c:	4b1a      	ldr	r3, [pc, #104]	@ (8001ab8 <select_Menu+0x194>)
 8001a4e:	220b      	movs	r2, #11
 8001a50:	701a      	strb	r2, [r3, #0]
 8001a52:	e012      	b.n	8001a7a <select_Menu+0x156>
                case 3: currentMenu = DISP_SCAREDCAT; break;
 8001a54:	4b18      	ldr	r3, [pc, #96]	@ (8001ab8 <select_Menu+0x194>)
 8001a56:	220c      	movs	r2, #12
 8001a58:	701a      	strb	r2, [r3, #0]
 8001a5a:	e00e      	b.n	8001a7a <select_Menu+0x156>
                case 4: currentMenu = DISP_INIT; break;
 8001a5c:	4b16      	ldr	r3, [pc, #88]	@ (8001ab8 <select_Menu+0x194>)
 8001a5e:	220d      	movs	r2, #13
 8001a60:	701a      	strb	r2, [r3, #0]
 8001a62:	e00a      	b.n	8001a7a <select_Menu+0x156>
                case 5: currentMenu = DISP_KIRBY; break;
 8001a64:	4b14      	ldr	r3, [pc, #80]	@ (8001ab8 <select_Menu+0x194>)
 8001a66:	220e      	movs	r2, #14
 8001a68:	701a      	strb	r2, [r3, #0]
 8001a6a:	e006      	b.n	8001a7a <select_Menu+0x156>
                case 6: currentMenu = MENU_PRINCIPAL; cursorIndex = 0; break;
 8001a6c:	4b12      	ldr	r3, [pc, #72]	@ (8001ab8 <select_Menu+0x194>)
 8001a6e:	2200      	movs	r2, #0
 8001a70:	701a      	strb	r2, [r3, #0]
 8001a72:	4b12      	ldr	r3, [pc, #72]	@ (8001abc <select_Menu+0x198>)
 8001a74:	2200      	movs	r2, #0
 8001a76:	701a      	strb	r2, [r3, #0]
 8001a78:	bf00      	nop
            }
            break;
 8001a7a:	e011      	b.n	8001aa0 <select_Menu+0x17c>

        case MENU_MODE:
            switch (cursorIndex)
 8001a7c:	4b0f      	ldr	r3, [pc, #60]	@ (8001abc <select_Menu+0x198>)
 8001a7e:	781b      	ldrb	r3, [r3, #0]
 8001a80:	2b02      	cmp	r3, #2
 8001a82:	d10f      	bne.n	8001aa4 <select_Menu+0x180>
            {
                case 2: currentMenu = MENU_PRINCIPAL; cursorIndex = 0; break;
 8001a84:	4b0c      	ldr	r3, [pc, #48]	@ (8001ab8 <select_Menu+0x194>)
 8001a86:	2200      	movs	r2, #0
 8001a88:	701a      	strb	r2, [r3, #0]
 8001a8a:	4b0c      	ldr	r3, [pc, #48]	@ (8001abc <select_Menu+0x198>)
 8001a8c:	2200      	movs	r2, #0
 8001a8e:	701a      	strb	r2, [r3, #0]
 8001a90:	bf00      	nop
            }
            break;
 8001a92:	e007      	b.n	8001aa4 <select_Menu+0x180>
    if (now - lastPressBtnPA1 < 100) return;  // anti-rebond
 8001a94:	bf00      	nop
 8001a96:	e006      	b.n	8001aa6 <select_Menu+0x182>
            break;
 8001a98:	bf00      	nop
 8001a9a:	e004      	b.n	8001aa6 <select_Menu+0x182>
            break;
 8001a9c:	bf00      	nop
 8001a9e:	e002      	b.n	8001aa6 <select_Menu+0x182>
            break;
 8001aa0:	bf00      	nop
 8001aa2:	e000      	b.n	8001aa6 <select_Menu+0x182>
            break;
 8001aa4:	bf00      	nop
    }
}
 8001aa6:	3708      	adds	r7, #8
 8001aa8:	46bd      	mov	sp, r7
 8001aaa:	bd80      	pop	{r7, pc}
 8001aac:	200003e8 	.word	0x200003e8
 8001ab0:	200003f0 	.word	0x200003f0
 8001ab4:	48000800 	.word	0x48000800
 8001ab8:	200003e4 	.word	0x200003e4
 8001abc:	200003e5 	.word	0x200003e5
 8001ac0:	200003e6 	.word	0x200003e6

08001ac4 <enter_Menu>:

void enter_Menu(void)
{
 8001ac4:	b580      	push	{r7, lr}
 8001ac6:	b082      	sub	sp, #8
 8001ac8:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001aca:	f001 fd95 	bl	80035f8 <HAL_GetTick>
 8001ace:	6078      	str	r0, [r7, #4]

    if (now - lastPressBtnPB9 < 100) return; // anti-rebond
 8001ad0:	4b4b      	ldr	r3, [pc, #300]	@ (8001c00 <enter_Menu+0x13c>)
 8001ad2:	681b      	ldr	r3, [r3, #0]
 8001ad4:	687a      	ldr	r2, [r7, #4]
 8001ad6:	1ad3      	subs	r3, r2, r3
 8001ad8:	2b63      	cmp	r3, #99	@ 0x63
 8001ada:	f240 808c 	bls.w	8001bf6 <enter_Menu+0x132>
    lastPressBtnPB9 = now;
 8001ade:	4a48      	ldr	r2, [pc, #288]	@ (8001c00 <enter_Menu+0x13c>)
 8001ae0:	687b      	ldr	r3, [r7, #4]
 8001ae2:	6013      	str	r3, [r2, #0]
    lastMenuActivity = now;
 8001ae4:	4a47      	ldr	r2, [pc, #284]	@ (8001c04 <enter_Menu+0x140>)
 8001ae6:	687b      	ldr	r3, [r7, #4]
 8001ae8:	6013      	str	r3, [r2, #0]

    HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13);
 8001aea:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001aee:	4846      	ldr	r0, [pc, #280]	@ (8001c08 <enter_Menu+0x144>)
 8001af0:	f002 fa46 	bl	8003f80 <HAL_GPIO_TogglePin>

    Flags.User_Button++;
 8001af4:	4b45      	ldr	r3, [pc, #276]	@ (8001c0c <enter_Menu+0x148>)
 8001af6:	681b      	ldr	r3, [r3, #0]
 8001af8:	3301      	adds	r3, #1
 8001afa:	4a44      	ldr	r2, [pc, #272]	@ (8001c0c <enter_Menu+0x148>)
 8001afc:	6013      	str	r3, [r2, #0]
    if (Flags.User_Button > 6) Flags.User_Button = 1;
 8001afe:	4b43      	ldr	r3, [pc, #268]	@ (8001c0c <enter_Menu+0x148>)
 8001b00:	681b      	ldr	r3, [r3, #0]
 8001b02:	2b06      	cmp	r3, #6
 8001b04:	dd02      	ble.n	8001b0c <enter_Menu+0x48>
 8001b06:	4b41      	ldr	r3, [pc, #260]	@ (8001c0c <enter_Menu+0x148>)
 8001b08:	2201      	movs	r2, #1
 8001b0a:	601a      	str	r2, [r3, #0]

    cursorIndex++;
 8001b0c:	4b40      	ldr	r3, [pc, #256]	@ (8001c10 <enter_Menu+0x14c>)
 8001b0e:	781b      	ldrb	r3, [r3, #0]
 8001b10:	3301      	adds	r3, #1
 8001b12:	b2da      	uxtb	r2, r3
 8001b14:	4b3e      	ldr	r3, [pc, #248]	@ (8001c10 <enter_Menu+0x14c>)
 8001b16:	701a      	strb	r2, [r3, #0]

    // Gestion du dbordement selon le menu
    if (currentMenu == MENU_PRINCIPAL && cursorIndex >= mainMenuLength)
 8001b18:	4b3e      	ldr	r3, [pc, #248]	@ (8001c14 <enter_Menu+0x150>)
 8001b1a:	781b      	ldrb	r3, [r3, #0]
 8001b1c:	2b00      	cmp	r3, #0
 8001b1e:	d108      	bne.n	8001b32 <enter_Menu+0x6e>
 8001b20:	4b3b      	ldr	r3, [pc, #236]	@ (8001c10 <enter_Menu+0x14c>)
 8001b22:	781b      	ldrb	r3, [r3, #0]
 8001b24:	2205      	movs	r2, #5
 8001b26:	4293      	cmp	r3, r2
 8001b28:	d303      	bcc.n	8001b32 <enter_Menu+0x6e>
        cursorIndex = 0;
 8001b2a:	4b39      	ldr	r3, [pc, #228]	@ (8001c10 <enter_Menu+0x14c>)
 8001b2c:	2200      	movs	r2, #0
 8001b2e:	701a      	strb	r2, [r3, #0]
 8001b30:	e025      	b.n	8001b7e <enter_Menu+0xba>
    else if (currentMenu == MENU_SETTINGS && cursorIndex >= settingsMenuLength)
 8001b32:	4b38      	ldr	r3, [pc, #224]	@ (8001c14 <enter_Menu+0x150>)
 8001b34:	781b      	ldrb	r3, [r3, #0]
 8001b36:	2b01      	cmp	r3, #1
 8001b38:	d108      	bne.n	8001b4c <enter_Menu+0x88>
 8001b3a:	4b35      	ldr	r3, [pc, #212]	@ (8001c10 <enter_Menu+0x14c>)
 8001b3c:	781b      	ldrb	r3, [r3, #0]
 8001b3e:	2203      	movs	r2, #3
 8001b40:	4293      	cmp	r3, r2
 8001b42:	d303      	bcc.n	8001b4c <enter_Menu+0x88>
        cursorIndex = 0;
 8001b44:	4b32      	ldr	r3, [pc, #200]	@ (8001c10 <enter_Menu+0x14c>)
 8001b46:	2200      	movs	r2, #0
 8001b48:	701a      	strb	r2, [r3, #0]
 8001b4a:	e018      	b.n	8001b7e <enter_Menu+0xba>
    else if (currentMenu == MENU_MODE && cursorIndex >= modeMenuLength)
 8001b4c:	4b31      	ldr	r3, [pc, #196]	@ (8001c14 <enter_Menu+0x150>)
 8001b4e:	781b      	ldrb	r3, [r3, #0]
 8001b50:	2b02      	cmp	r3, #2
 8001b52:	d108      	bne.n	8001b66 <enter_Menu+0xa2>
 8001b54:	4b2e      	ldr	r3, [pc, #184]	@ (8001c10 <enter_Menu+0x14c>)
 8001b56:	781b      	ldrb	r3, [r3, #0]
 8001b58:	2203      	movs	r2, #3
 8001b5a:	4293      	cmp	r3, r2
 8001b5c:	d303      	bcc.n	8001b66 <enter_Menu+0xa2>
        cursorIndex = 0;
 8001b5e:	4b2c      	ldr	r3, [pc, #176]	@ (8001c10 <enter_Menu+0x14c>)
 8001b60:	2200      	movs	r2, #0
 8001b62:	701a      	strb	r2, [r3, #0]
 8001b64:	e00b      	b.n	8001b7e <enter_Menu+0xba>
    else if (currentMenu == MENU_ANIMATIONS && cursorIndex >= AnimMenuLength)
 8001b66:	4b2b      	ldr	r3, [pc, #172]	@ (8001c14 <enter_Menu+0x150>)
 8001b68:	781b      	ldrb	r3, [r3, #0]
 8001b6a:	2b03      	cmp	r3, #3
 8001b6c:	d107      	bne.n	8001b7e <enter_Menu+0xba>
 8001b6e:	4b28      	ldr	r3, [pc, #160]	@ (8001c10 <enter_Menu+0x14c>)
 8001b70:	781b      	ldrb	r3, [r3, #0]
 8001b72:	2207      	movs	r2, #7
 8001b74:	4293      	cmp	r3, r2
 8001b76:	d302      	bcc.n	8001b7e <enter_Menu+0xba>
        cursorIndex = 0;
 8001b78:	4b25      	ldr	r3, [pc, #148]	@ (8001c10 <enter_Menu+0x14c>)
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	701a      	strb	r2, [r3, #0]

    // Gestion du scroll
    if (cursorIndex >= topIndex + maxVisibleItems)
 8001b7e:	4b24      	ldr	r3, [pc, #144]	@ (8001c10 <enter_Menu+0x14c>)
 8001b80:	781b      	ldrb	r3, [r3, #0]
 8001b82:	461a      	mov	r2, r3
 8001b84:	4b24      	ldr	r3, [pc, #144]	@ (8001c18 <enter_Menu+0x154>)
 8001b86:	781b      	ldrb	r3, [r3, #0]
 8001b88:	4619      	mov	r1, r3
 8001b8a:	2305      	movs	r3, #5
 8001b8c:	440b      	add	r3, r1
 8001b8e:	429a      	cmp	r2, r3
 8001b90:	db09      	blt.n	8001ba6 <enter_Menu+0xe2>
        topIndex = cursorIndex - (maxVisibleItems - 1);
 8001b92:	4b1f      	ldr	r3, [pc, #124]	@ (8001c10 <enter_Menu+0x14c>)
 8001b94:	781b      	ldrb	r3, [r3, #0]
 8001b96:	2205      	movs	r2, #5
 8001b98:	1a9b      	subs	r3, r3, r2
 8001b9a:	b2db      	uxtb	r3, r3
 8001b9c:	3301      	adds	r3, #1
 8001b9e:	b2da      	uxtb	r2, r3
 8001ba0:	4b1d      	ldr	r3, [pc, #116]	@ (8001c18 <enter_Menu+0x154>)
 8001ba2:	701a      	strb	r2, [r3, #0]
 8001ba4:	e009      	b.n	8001bba <enter_Menu+0xf6>
    else if (cursorIndex < topIndex)
 8001ba6:	4b1a      	ldr	r3, [pc, #104]	@ (8001c10 <enter_Menu+0x14c>)
 8001ba8:	781a      	ldrb	r2, [r3, #0]
 8001baa:	4b1b      	ldr	r3, [pc, #108]	@ (8001c18 <enter_Menu+0x154>)
 8001bac:	781b      	ldrb	r3, [r3, #0]
 8001bae:	429a      	cmp	r2, r3
 8001bb0:	d203      	bcs.n	8001bba <enter_Menu+0xf6>
        topIndex = cursorIndex;
 8001bb2:	4b17      	ldr	r3, [pc, #92]	@ (8001c10 <enter_Menu+0x14c>)
 8001bb4:	781a      	ldrb	r2, [r3, #0]
 8001bb6:	4b18      	ldr	r3, [pc, #96]	@ (8001c18 <enter_Menu+0x154>)
 8001bb8:	701a      	strb	r2, [r3, #0]

    // Comportement selon type de menu
    if (currentMenu == MENU_ATTENDRE ||
 8001bba:	4b16      	ldr	r3, [pc, #88]	@ (8001c14 <enter_Menu+0x150>)
 8001bbc:	781b      	ldrb	r3, [r3, #0]
 8001bbe:	2b04      	cmp	r3, #4
 8001bc0:	d00f      	beq.n	8001be2 <enter_Menu+0x11e>
        IS_SUBMENU(currentMenu) ||
 8001bc2:	4b14      	ldr	r3, [pc, #80]	@ (8001c14 <enter_Menu+0x150>)
 8001bc4:	781b      	ldrb	r3, [r3, #0]
    if (currentMenu == MENU_ATTENDRE ||
 8001bc6:	2b04      	cmp	r3, #4
 8001bc8:	d903      	bls.n	8001bd2 <enter_Menu+0x10e>
        IS_SUBMENU(currentMenu) ||
 8001bca:	4b12      	ldr	r3, [pc, #72]	@ (8001c14 <enter_Menu+0x150>)
 8001bcc:	781b      	ldrb	r3, [r3, #0]
 8001bce:	2b07      	cmp	r3, #7
 8001bd0:	d907      	bls.n	8001be2 <enter_Menu+0x11e>
        IS_DISPLAY(currentMenu))
 8001bd2:	4b10      	ldr	r3, [pc, #64]	@ (8001c14 <enter_Menu+0x150>)
 8001bd4:	781b      	ldrb	r3, [r3, #0]
        IS_SUBMENU(currentMenu) ||
 8001bd6:	2b07      	cmp	r3, #7
 8001bd8:	d90e      	bls.n	8001bf8 <enter_Menu+0x134>
        IS_DISPLAY(currentMenu))
 8001bda:	4b0e      	ldr	r3, [pc, #56]	@ (8001c14 <enter_Menu+0x150>)
 8001bdc:	781b      	ldrb	r3, [r3, #0]
 8001bde:	2b0f      	cmp	r3, #15
 8001be0:	d80a      	bhi.n	8001bf8 <enter_Menu+0x134>
    {
        currentMenu = MENU_PRINCIPAL;
 8001be2:	4b0c      	ldr	r3, [pc, #48]	@ (8001c14 <enter_Menu+0x150>)
 8001be4:	2200      	movs	r2, #0
 8001be6:	701a      	strb	r2, [r3, #0]
        cursorIndex = 0;
 8001be8:	4b09      	ldr	r3, [pc, #36]	@ (8001c10 <enter_Menu+0x14c>)
 8001bea:	2200      	movs	r2, #0
 8001bec:	701a      	strb	r2, [r3, #0]
        topIndex = 0;
 8001bee:	4b0a      	ldr	r3, [pc, #40]	@ (8001c18 <enter_Menu+0x154>)
 8001bf0:	2200      	movs	r2, #0
 8001bf2:	701a      	strb	r2, [r3, #0]
 8001bf4:	e000      	b.n	8001bf8 <enter_Menu+0x134>
    if (now - lastPressBtnPB9 < 100) return; // anti-rebond
 8001bf6:	bf00      	nop
    }
}
 8001bf8:	3708      	adds	r7, #8
 8001bfa:	46bd      	mov	sp, r7
 8001bfc:	bd80      	pop	{r7, pc}
 8001bfe:	bf00      	nop
 8001c00:	200003ec 	.word	0x200003ec
 8001c04:	200003f0 	.word	0x200003f0
 8001c08:	48000800 	.word	0x48000800
 8001c0c:	200003c8 	.word	0x200003c8
 8001c10:	200003e5 	.word	0x200003e5
 8001c14:	200003e4 	.word	0x200003e4
 8001c18:	200003e6 	.word	0x200003e6

08001c1c <checkMenuTimeout>:

void checkMenuTimeout(void) {
 8001c1c:	b580      	push	{r7, lr}
 8001c1e:	b082      	sub	sp, #8
 8001c20:	af00      	add	r7, sp, #0
    uint32_t now = HAL_GetTick();
 8001c22:	f001 fce9 	bl	80035f8 <HAL_GetTick>
 8001c26:	6078      	str	r0, [r7, #4]

    //Ajouter condition sur le menu car on veut pas se mettre en veille dans le mode lancement par exemple

    // Si plus de 20 secondes sans appuyer mode veille
    if ((now - lastMenuActivity) <= 20000)
 8001c28:	4b09      	ldr	r3, [pc, #36]	@ (8001c50 <checkMenuTimeout+0x34>)
 8001c2a:	681b      	ldr	r3, [r3, #0]
 8001c2c:	687a      	ldr	r2, [r7, #4]
 8001c2e:	1ad3      	subs	r3, r2, r3
 8001c30:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8001c34:	4293      	cmp	r3, r2
 8001c36:	d906      	bls.n	8001c46 <checkMenuTimeout+0x2a>
        return;

    currentMenu = MENU_ATTENDRE;
 8001c38:	4b06      	ldr	r3, [pc, #24]	@ (8001c54 <checkMenuTimeout+0x38>)
 8001c3a:	2204      	movs	r2, #4
 8001c3c:	701a      	strb	r2, [r3, #0]


    lastMenuActivity = now;
 8001c3e:	4a04      	ldr	r2, [pc, #16]	@ (8001c50 <checkMenuTimeout+0x34>)
 8001c40:	687b      	ldr	r3, [r7, #4]
 8001c42:	6013      	str	r3, [r2, #0]
 8001c44:	e000      	b.n	8001c48 <checkMenuTimeout+0x2c>
        return;
 8001c46:	bf00      	nop
}
 8001c48:	3708      	adds	r7, #8
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	bd80      	pop	{r7, pc}
 8001c4e:	bf00      	nop
 8001c50:	200003f0 	.word	0x200003f0
 8001c54:	200003e4 	.word	0x200003e4

08001c58 <drawTextMenu>:

void drawTextMenu(const char** items, uint8_t length, uint8_t cursor) {
 8001c58:	b580      	push	{r7, lr}
 8001c5a:	b086      	sub	sp, #24
 8001c5c:	af02      	add	r7, sp, #8
 8001c5e:	6078      	str	r0, [r7, #4]
 8001c60:	460b      	mov	r3, r1
 8001c62:	70fb      	strb	r3, [r7, #3]
 8001c64:	4613      	mov	r3, r2
 8001c66:	70bb      	strb	r3, [r7, #2]
    for (uint8_t i = 0; i < length; i++) {
 8001c68:	2300      	movs	r3, #0
 8001c6a:	73fb      	strb	r3, [r7, #15]
 8001c6c:	e02c      	b.n	8001cc8 <drawTextMenu+0x70>
        ssd1306_SetCursor(5, i * 12);
 8001c6e:	7bfb      	ldrb	r3, [r7, #15]
 8001c70:	461a      	mov	r2, r3
 8001c72:	0052      	lsls	r2, r2, #1
 8001c74:	4413      	add	r3, r2
 8001c76:	009b      	lsls	r3, r3, #2
 8001c78:	b2db      	uxtb	r3, r3
 8001c7a:	4619      	mov	r1, r3
 8001c7c:	2005      	movs	r0, #5
 8001c7e:	f001 fb81 	bl	8003384 <ssd1306_SetCursor>
        if (i == cursor)
 8001c82:	7bfa      	ldrb	r2, [r7, #15]
 8001c84:	78bb      	ldrb	r3, [r7, #2]
 8001c86:	429a      	cmp	r2, r3
 8001c88:	d106      	bne.n	8001c98 <drawTextMenu+0x40>
            ssd1306_WriteString(">", Font_7x10, White);
 8001c8a:	4b14      	ldr	r3, [pc, #80]	@ (8001cdc <drawTextMenu+0x84>)
 8001c8c:	2201      	movs	r2, #1
 8001c8e:	9200      	str	r2, [sp, #0]
 8001c90:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001c92:	4813      	ldr	r0, [pc, #76]	@ (8001ce0 <drawTextMenu+0x88>)
 8001c94:	f001 fb50 	bl	8003338 <ssd1306_WriteString>
        ssd1306_SetCursor(20, i * 12);
 8001c98:	7bfb      	ldrb	r3, [r7, #15]
 8001c9a:	461a      	mov	r2, r3
 8001c9c:	0052      	lsls	r2, r2, #1
 8001c9e:	4413      	add	r3, r2
 8001ca0:	009b      	lsls	r3, r3, #2
 8001ca2:	b2db      	uxtb	r3, r3
 8001ca4:	4619      	mov	r1, r3
 8001ca6:	2014      	movs	r0, #20
 8001ca8:	f001 fb6c 	bl	8003384 <ssd1306_SetCursor>
        ssd1306_WriteString((char*)items[i], Font_7x10, White);
 8001cac:	7bfb      	ldrb	r3, [r7, #15]
 8001cae:	009b      	lsls	r3, r3, #2
 8001cb0:	687a      	ldr	r2, [r7, #4]
 8001cb2:	4413      	add	r3, r2
 8001cb4:	6818      	ldr	r0, [r3, #0]
 8001cb6:	4b09      	ldr	r3, [pc, #36]	@ (8001cdc <drawTextMenu+0x84>)
 8001cb8:	2201      	movs	r2, #1
 8001cba:	9200      	str	r2, [sp, #0]
 8001cbc:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001cbe:	f001 fb3b 	bl	8003338 <ssd1306_WriteString>
    for (uint8_t i = 0; i < length; i++) {
 8001cc2:	7bfb      	ldrb	r3, [r7, #15]
 8001cc4:	3301      	adds	r3, #1
 8001cc6:	73fb      	strb	r3, [r7, #15]
 8001cc8:	7bfa      	ldrb	r2, [r7, #15]
 8001cca:	78fb      	ldrb	r3, [r7, #3]
 8001ccc:	429a      	cmp	r2, r3
 8001cce:	d3ce      	bcc.n	8001c6e <drawTextMenu+0x16>
    }
}
 8001cd0:	bf00      	nop
 8001cd2:	bf00      	nop
 8001cd4:	3710      	adds	r7, #16
 8001cd6:	46bd      	mov	sp, r7
 8001cd8:	bd80      	pop	{r7, pc}
 8001cda:	bf00      	nop
 8001cdc:	0801be88 	.word	0x0801be88
 8001ce0:	0800da10 	.word	0x0800da10

08001ce4 <displayMenu>:

void displayMenu(void) {
 8001ce4:	b580      	push	{r7, lr}
 8001ce6:	b08e      	sub	sp, #56	@ 0x38
 8001ce8:	af02      	add	r7, sp, #8

    ssd1306_Fill(Black);
 8001cea:	2000      	movs	r0, #0
 8001cec:	f001 f9fe 	bl	80030ec <ssd1306_Fill>

    switch (currentMenu) {
 8001cf0:	4b91      	ldr	r3, [pc, #580]	@ (8001f38 <displayMenu+0x254>)
 8001cf2:	781b      	ldrb	r3, [r3, #0]
 8001cf4:	2b0f      	cmp	r3, #15
 8001cf6:	f200 8118 	bhi.w	8001f2a <displayMenu+0x246>
 8001cfa:	a201      	add	r2, pc, #4	@ (adr r2, 8001d00 <displayMenu+0x1c>)
 8001cfc:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001d00:	08001d41 	.word	0x08001d41
 8001d04:	08001d51 	.word	0x08001d51
 8001d08:	08001e07 	.word	0x08001e07
 8001d0c:	08001e2d 	.word	0x08001e2d
 8001d10:	08001f23 	.word	0x08001f23
 8001d14:	08001f2b 	.word	0x08001f2b
 8001d18:	08001ec3 	.word	0x08001ec3
 8001d1c:	08001f2b 	.word	0x08001f2b
 8001d20:	08001f2b 	.word	0x08001f2b
 8001d24:	08001edb 	.word	0x08001edb
 8001d28:	08001ee1 	.word	0x08001ee1
 8001d2c:	08001ee7 	.word	0x08001ee7
 8001d30:	08001eff 	.word	0x08001eff
 8001d34:	08001f17 	.word	0x08001f17
 8001d38:	08001f1d 	.word	0x08001f1d
 8001d3c:	08001f2b 	.word	0x08001f2b
        case MENU_PRINCIPAL:
            drawTextMenu(mainMenuItems, mainMenuLength, cursorIndex);
 8001d40:	2105      	movs	r1, #5
 8001d42:	4b7e      	ldr	r3, [pc, #504]	@ (8001f3c <displayMenu+0x258>)
 8001d44:	781b      	ldrb	r3, [r3, #0]
 8001d46:	461a      	mov	r2, r3
 8001d48:	487d      	ldr	r0, [pc, #500]	@ (8001f40 <displayMenu+0x25c>)
 8001d4a:	f7ff ff85 	bl	8001c58 <drawTextMenu>
            break;
 8001d4e:	e0ec      	b.n	8001f2a <displayMenu+0x246>

        case MENU_SETTINGS:
            drawTextMenu(settingsMenuItems, settingsMenuLength, cursorIndex);
 8001d50:	2103      	movs	r1, #3
 8001d52:	4b7a      	ldr	r3, [pc, #488]	@ (8001f3c <displayMenu+0x258>)
 8001d54:	781b      	ldrb	r3, [r3, #0]
 8001d56:	461a      	mov	r2, r3
 8001d58:	487a      	ldr	r0, [pc, #488]	@ (8001f44 <displayMenu+0x260>)
 8001d5a:	f7ff ff7d 	bl	8001c58 <drawTextMenu>
            if (cursorIndex == 0 || cursorIndex == 1) {
 8001d5e:	4b77      	ldr	r3, [pc, #476]	@ (8001f3c <displayMenu+0x258>)
 8001d60:	781b      	ldrb	r3, [r3, #0]
 8001d62:	2b00      	cmp	r3, #0
 8001d64:	d004      	beq.n	8001d70 <displayMenu+0x8c>
 8001d66:	4b75      	ldr	r3, [pc, #468]	@ (8001f3c <displayMenu+0x258>)
 8001d68:	781b      	ldrb	r3, [r3, #0]
 8001d6a:	2b01      	cmp	r3, #1
 8001d6c:	f040 80dc 	bne.w	8001f28 <displayMenu+0x244>
                ssd1306_SetCursor(5, 50);
 8001d70:	2132      	movs	r1, #50	@ 0x32
 8001d72:	2005      	movs	r0, #5
 8001d74:	f001 fb06 	bl	8003384 <ssd1306_SetCursor>
                char contrastStr[32];
                int percent = brightnessToPercent(brightnessLevel);
 8001d78:	4b73      	ldr	r3, [pc, #460]	@ (8001f48 <displayMenu+0x264>)
 8001d7a:	781b      	ldrb	r3, [r3, #0]
 8001d7c:	4618      	mov	r0, r3
 8001d7e:	f7ff fc5b 	bl	8001638 <brightnessToPercent>
 8001d82:	62b8      	str	r0, [r7, #40]	@ 0x28
                snprintf(contrastStr, sizeof(contrastStr), "Luminosite: %d%%", percent);
 8001d84:	1d38      	adds	r0, r7, #4
 8001d86:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8001d88:	4a70      	ldr	r2, [pc, #448]	@ (8001f4c <displayMenu+0x268>)
 8001d8a:	2120      	movs	r1, #32
 8001d8c:	f009 fb4a 	bl	800b424 <sniprintf>
                ssd1306_WriteString(contrastStr, Font_7x10, White);
 8001d90:	4b6f      	ldr	r3, [pc, #444]	@ (8001f50 <displayMenu+0x26c>)
 8001d92:	1d38      	adds	r0, r7, #4
 8001d94:	2201      	movs	r2, #1
 8001d96:	9200      	str	r2, [sp, #0]
 8001d98:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001d9a:	f001 facd 	bl	8003338 <ssd1306_WriteString>

                // Barre de progression
                uint8_t barWidth = (brightnessLevel * 80) / 255;
 8001d9e:	4b6a      	ldr	r3, [pc, #424]	@ (8001f48 <displayMenu+0x264>)
 8001da0:	781b      	ldrb	r3, [r3, #0]
 8001da2:	461a      	mov	r2, r3
 8001da4:	4613      	mov	r3, r2
 8001da6:	009b      	lsls	r3, r3, #2
 8001da8:	4413      	add	r3, r2
 8001daa:	011b      	lsls	r3, r3, #4
 8001dac:	4a69      	ldr	r2, [pc, #420]	@ (8001f54 <displayMenu+0x270>)
 8001dae:	fb82 1203 	smull	r1, r2, r2, r3
 8001db2:	441a      	add	r2, r3
 8001db4:	11d2      	asrs	r2, r2, #7
 8001db6:	17db      	asrs	r3, r3, #31
 8001db8:	1ad3      	subs	r3, r2, r3
 8001dba:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
                uint8_t barHeight = 10;
 8001dbe:	230a      	movs	r3, #10
 8001dc0:	f887 3026 	strb.w	r3, [r7, #38]	@ 0x26
                for (uint8_t i = 0; i < barHeight; i++)
 8001dc4:	2300      	movs	r3, #0
 8001dc6:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001dca:	e015      	b.n	8001df8 <displayMenu+0x114>
                    ssd1306_Line(20, 60 + i, 20 + barWidth, 60 + i, White);
 8001dcc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001dd0:	333c      	adds	r3, #60	@ 0x3c
 8001dd2:	b2d9      	uxtb	r1, r3
 8001dd4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8001dd8:	3314      	adds	r3, #20
 8001dda:	b2da      	uxtb	r2, r3
 8001ddc:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001de0:	333c      	adds	r3, #60	@ 0x3c
 8001de2:	b2db      	uxtb	r3, r3
 8001de4:	2001      	movs	r0, #1
 8001de6:	9000      	str	r0, [sp, #0]
 8001de8:	2014      	movs	r0, #20
 8001dea:	f001 fae3 	bl	80033b4 <ssd1306_Line>
                for (uint8_t i = 0; i < barHeight; i++)
 8001dee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 8001df2:	3301      	adds	r3, #1
 8001df4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 8001df8:	f897 202f 	ldrb.w	r2, [r7, #47]	@ 0x2f
 8001dfc:	f897 3026 	ldrb.w	r3, [r7, #38]	@ 0x26
 8001e00:	429a      	cmp	r2, r3
 8001e02:	d3e3      	bcc.n	8001dcc <displayMenu+0xe8>
            }
            break;
 8001e04:	e090      	b.n	8001f28 <displayMenu+0x244>

        case MENU_MODE:
            ssd1306_SetCursor(0, 54);
 8001e06:	2136      	movs	r1, #54	@ 0x36
 8001e08:	2000      	movs	r0, #0
 8001e0a:	f001 fabb 	bl	8003384 <ssd1306_SetCursor>
            ssd1306_WriteString("[ Mode ]", Font_7x10, White);
 8001e0e:	4b50      	ldr	r3, [pc, #320]	@ (8001f50 <displayMenu+0x26c>)
 8001e10:	2201      	movs	r2, #1
 8001e12:	9200      	str	r2, [sp, #0]
 8001e14:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e16:	4850      	ldr	r0, [pc, #320]	@ (8001f58 <displayMenu+0x274>)
 8001e18:	f001 fa8e 	bl	8003338 <ssd1306_WriteString>
            drawTextMenu(modeMenuItems, modeMenuLength, cursorIndex);
 8001e1c:	2103      	movs	r1, #3
 8001e1e:	4b47      	ldr	r3, [pc, #284]	@ (8001f3c <displayMenu+0x258>)
 8001e20:	781b      	ldrb	r3, [r3, #0]
 8001e22:	461a      	mov	r2, r3
 8001e24:	484d      	ldr	r0, [pc, #308]	@ (8001f5c <displayMenu+0x278>)
 8001e26:	f7ff ff17 	bl	8001c58 <drawTextMenu>
            break;
 8001e2a:	e07e      	b.n	8001f2a <displayMenu+0x246>

        case MENU_ANIMATIONS:
            for (uint8_t i = 0; i < maxVisibleItems; i++) {
 8001e2c:	2300      	movs	r3, #0
 8001e2e:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001e32:	e03e      	b.n	8001eb2 <displayMenu+0x1ce>
                uint8_t itemIndex = topIndex + i;
 8001e34:	4b4a      	ldr	r3, [pc, #296]	@ (8001f60 <displayMenu+0x27c>)
 8001e36:	781a      	ldrb	r2, [r3, #0]
 8001e38:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e3c:	4413      	add	r3, r2
 8001e3e:	f887 302d 	strb.w	r3, [r7, #45]	@ 0x2d
                if (itemIndex >= AnimMenuLength) break;
 8001e42:	2207      	movs	r2, #7
 8001e44:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e48:	4293      	cmp	r3, r2
 8001e4a:	d238      	bcs.n	8001ebe <displayMenu+0x1da>
                ssd1306_SetCursor(5, i * 12);
 8001e4c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e50:	461a      	mov	r2, r3
 8001e52:	0052      	lsls	r2, r2, #1
 8001e54:	4413      	add	r3, r2
 8001e56:	009b      	lsls	r3, r3, #2
 8001e58:	b2db      	uxtb	r3, r3
 8001e5a:	4619      	mov	r1, r3
 8001e5c:	2005      	movs	r0, #5
 8001e5e:	f001 fa91 	bl	8003384 <ssd1306_SetCursor>
                if (itemIndex == cursorIndex)
 8001e62:	4b36      	ldr	r3, [pc, #216]	@ (8001f3c <displayMenu+0x258>)
 8001e64:	781b      	ldrb	r3, [r3, #0]
 8001e66:	f897 202d 	ldrb.w	r2, [r7, #45]	@ 0x2d
 8001e6a:	429a      	cmp	r2, r3
 8001e6c:	d106      	bne.n	8001e7c <displayMenu+0x198>
                    ssd1306_WriteString(">", Font_7x10, White);
 8001e6e:	4b38      	ldr	r3, [pc, #224]	@ (8001f50 <displayMenu+0x26c>)
 8001e70:	2201      	movs	r2, #1
 8001e72:	9200      	str	r2, [sp, #0]
 8001e74:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001e76:	483b      	ldr	r0, [pc, #236]	@ (8001f64 <displayMenu+0x280>)
 8001e78:	f001 fa5e 	bl	8003338 <ssd1306_WriteString>
                ssd1306_SetCursor(20, i * 12);
 8001e7c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001e80:	461a      	mov	r2, r3
 8001e82:	0052      	lsls	r2, r2, #1
 8001e84:	4413      	add	r3, r2
 8001e86:	009b      	lsls	r3, r3, #2
 8001e88:	b2db      	uxtb	r3, r3
 8001e8a:	4619      	mov	r1, r3
 8001e8c:	2014      	movs	r0, #20
 8001e8e:	f001 fa79 	bl	8003384 <ssd1306_SetCursor>
                ssd1306_WriteString((char*)AnimMenuItems[itemIndex], Font_7x10, White);
 8001e92:	f897 302d 	ldrb.w	r3, [r7, #45]	@ 0x2d
 8001e96:	4a34      	ldr	r2, [pc, #208]	@ (8001f68 <displayMenu+0x284>)
 8001e98:	f852 0023 	ldr.w	r0, [r2, r3, lsl #2]
 8001e9c:	4b2c      	ldr	r3, [pc, #176]	@ (8001f50 <displayMenu+0x26c>)
 8001e9e:	2201      	movs	r2, #1
 8001ea0:	9200      	str	r2, [sp, #0]
 8001ea2:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ea4:	f001 fa48 	bl	8003338 <ssd1306_WriteString>
            for (uint8_t i = 0; i < maxVisibleItems; i++) {
 8001ea8:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001eac:	3301      	adds	r3, #1
 8001eae:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 8001eb2:	2205      	movs	r2, #5
 8001eb4:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 8001eb8:	4293      	cmp	r3, r2
 8001eba:	d3bb      	bcc.n	8001e34 <displayMenu+0x150>
            }
            break;
 8001ebc:	e035      	b.n	8001f2a <displayMenu+0x246>
                if (itemIndex >= AnimMenuLength) break;
 8001ebe:	bf00      	nop
            break;
 8001ec0:	e033      	b.n	8001f2a <displayMenu+0x246>

        case MENU_DEMARRER:
            ssd1306_SetCursor(10, 20);
 8001ec2:	2114      	movs	r1, #20
 8001ec4:	200a      	movs	r0, #10
 8001ec6:	f001 fa5d 	bl	8003384 <ssd1306_SetCursor>
            ssd1306_WriteString("Lancement...", Font_11x18, White);
 8001eca:	4b28      	ldr	r3, [pc, #160]	@ (8001f6c <displayMenu+0x288>)
 8001ecc:	2201      	movs	r2, #1
 8001ece:	9200      	str	r2, [sp, #0]
 8001ed0:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ed2:	4827      	ldr	r0, [pc, #156]	@ (8001f70 <displayMenu+0x28c>)
 8001ed4:	f001 fa30 	bl	8003338 <ssd1306_WriteString>
            break;
 8001ed8:	e027      	b.n	8001f2a <displayMenu+0x246>

        // --- Affichages spciaux / animations ---
        case DISP_CAT:        oled_cat(); break;
 8001eda:	f7ff fbdb 	bl	8001694 <oled_cat>
 8001ede:	e024      	b.n	8001f2a <displayMenu+0x246>
        case DISP_MOUSE:      oled_mouse(); break;
 8001ee0:	f7ff fbf0 	bl	80016c4 <oled_mouse>
 8001ee4:	e021      	b.n	8001f2a <displayMenu+0x246>
        case DISP_CHASOURO:
            ssd1306_SetCursor(20, 20);
 8001ee6:	2114      	movs	r1, #20
 8001ee8:	2014      	movs	r0, #20
 8001eea:	f001 fa4b 	bl	8003384 <ssd1306_SetCursor>
            ssd1306_WriteString("ChaSouRo", Font_11x18, White);
 8001eee:	4b1f      	ldr	r3, [pc, #124]	@ (8001f6c <displayMenu+0x288>)
 8001ef0:	2201      	movs	r2, #1
 8001ef2:	9200      	str	r2, [sp, #0]
 8001ef4:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001ef6:	481f      	ldr	r0, [pc, #124]	@ (8001f74 <displayMenu+0x290>)
 8001ef8:	f001 fa1e 	bl	8003338 <ssd1306_WriteString>
            break;
 8001efc:	e015      	b.n	8001f2a <displayMenu+0x246>
        case DISP_SCAREDCAT:

//        	scared_cat_bitmap_tick();
        	ssd1306_SetCursor(20, 20);
 8001efe:	2114      	movs	r1, #20
 8001f00:	2014      	movs	r0, #20
 8001f02:	f001 fa3f 	bl	8003384 <ssd1306_SetCursor>
			ssd1306_WriteString("Out of FLASH", Font_11x18, White);
 8001f06:	4b19      	ldr	r3, [pc, #100]	@ (8001f6c <displayMenu+0x288>)
 8001f08:	2201      	movs	r2, #1
 8001f0a:	9200      	str	r2, [sp, #0]
 8001f0c:	cb0e      	ldmia	r3, {r1, r2, r3}
 8001f0e:	481a      	ldr	r0, [pc, #104]	@ (8001f78 <displayMenu+0x294>)
 8001f10:	f001 fa12 	bl	8003338 <ssd1306_WriteString>
        	break;
 8001f14:	e009      	b.n	8001f2a <displayMenu+0x246>
        case DISP_INIT:       Init_bitmap_tick(); break;
 8001f16:	f7ff fc29 	bl	800176c <Init_bitmap_tick>
 8001f1a:	e006      	b.n	8001f2a <displayMenu+0x246>
        case DISP_KIRBY:      kirby_bitmap_tick(); break;
 8001f1c:	f7ff fbea 	bl	80016f4 <kirby_bitmap_tick>
 8001f20:	e003      	b.n	8001f2a <displayMenu+0x246>
        case MENU_ATTENDRE:   kirby_bitmap_tick(); break;
 8001f22:	f7ff fbe7 	bl	80016f4 <kirby_bitmap_tick>
 8001f26:	e000      	b.n	8001f2a <displayMenu+0x246>
            break;
 8001f28:	bf00      	nop
        case DISP_START:	  break;
        case DISP_END:		  break;

    }

    ssd1306_UpdateScreen();
 8001f2a:	f001 f8f7 	bl	800311c <ssd1306_UpdateScreen>
}
 8001f2e:	bf00      	nop
 8001f30:	3730      	adds	r7, #48	@ 0x30
 8001f32:	46bd      	mov	sp, r7
 8001f34:	bd80      	pop	{r7, pc}
 8001f36:	bf00      	nop
 8001f38:	200003e4 	.word	0x200003e4
 8001f3c:	200003e5 	.word	0x200003e5
 8001f40:	200000b8 	.word	0x200000b8
 8001f44:	200000cc 	.word	0x200000cc
 8001f48:	200000b4 	.word	0x200000b4
 8001f4c:	0800da14 	.word	0x0800da14
 8001f50:	0801be88 	.word	0x0801be88
 8001f54:	80808081 	.word	0x80808081
 8001f58:	0800da28 	.word	0x0800da28
 8001f5c:	200000d8 	.word	0x200000d8
 8001f60:	200003e6 	.word	0x200003e6
 8001f64:	0800da10 	.word	0x0800da10
 8001f68:	200000e4 	.word	0x200000e4
 8001f6c:	0801be94 	.word	0x0801be94
 8001f70:	0800da34 	.word	0x0800da34
 8001f74:	0800d9d8 	.word	0x0800d9d8
 8001f78:	0800da44 	.word	0x0800da44

08001f7c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001f7c:	b580      	push	{r7, lr}
 8001f7e:	b082      	sub	sp, #8
 8001f80:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8001f82:	4b22      	ldr	r3, [pc, #136]	@ (800200c <HAL_MspInit+0x90>)
 8001f84:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f86:	4a21      	ldr	r2, [pc, #132]	@ (800200c <HAL_MspInit+0x90>)
 8001f88:	f043 0301 	orr.w	r3, r3, #1
 8001f8c:	6613      	str	r3, [r2, #96]	@ 0x60
 8001f8e:	4b1f      	ldr	r3, [pc, #124]	@ (800200c <HAL_MspInit+0x90>)
 8001f90:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8001f92:	f003 0301 	and.w	r3, r3, #1
 8001f96:	607b      	str	r3, [r7, #4]
 8001f98:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8001f9a:	4b1c      	ldr	r3, [pc, #112]	@ (800200c <HAL_MspInit+0x90>)
 8001f9c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001f9e:	4a1b      	ldr	r2, [pc, #108]	@ (800200c <HAL_MspInit+0x90>)
 8001fa0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8001fa4:	6593      	str	r3, [r2, #88]	@ 0x58
 8001fa6:	4b19      	ldr	r3, [pc, #100]	@ (800200c <HAL_MspInit+0x90>)
 8001fa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8001faa:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8001fae:	603b      	str	r3, [r7, #0]
 8001fb0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/
  /* PendSV_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PendSV_IRQn, 15, 0);
 8001fb2:	2200      	movs	r2, #0
 8001fb4:	210f      	movs	r1, #15
 8001fb6:	f06f 0001 	mvn.w	r0, #1
 8001fba:	f001 fc03 	bl	80037c4 <HAL_NVIC_SetPriority>

  /* Peripheral interrupt init */
  /* PVD_PVM_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(PVD_PVM_IRQn, 5, 0);
 8001fbe:	2200      	movs	r2, #0
 8001fc0:	2105      	movs	r1, #5
 8001fc2:	2001      	movs	r0, #1
 8001fc4:	f001 fbfe 	bl	80037c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(PVD_PVM_IRQn);
 8001fc8:	2001      	movs	r0, #1
 8001fca:	f001 fc15 	bl	80037f8 <HAL_NVIC_EnableIRQ>
  /* FLASH_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FLASH_IRQn, 5, 0);
 8001fce:	2200      	movs	r2, #0
 8001fd0:	2105      	movs	r1, #5
 8001fd2:	2004      	movs	r0, #4
 8001fd4:	f001 fbf6 	bl	80037c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FLASH_IRQn);
 8001fd8:	2004      	movs	r0, #4
 8001fda:	f001 fc0d 	bl	80037f8 <HAL_NVIC_EnableIRQ>
  /* RCC_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(RCC_IRQn, 5, 0);
 8001fde:	2200      	movs	r2, #0
 8001fe0:	2105      	movs	r1, #5
 8001fe2:	2005      	movs	r0, #5
 8001fe4:	f001 fbee 	bl	80037c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(RCC_IRQn);
 8001fe8:	2005      	movs	r0, #5
 8001fea:	f001 fc05 	bl	80037f8 <HAL_NVIC_EnableIRQ>
  /* FPU_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(FPU_IRQn, 5, 0);
 8001fee:	2200      	movs	r2, #0
 8001ff0:	2105      	movs	r1, #5
 8001ff2:	2051      	movs	r0, #81	@ 0x51
 8001ff4:	f001 fbe6 	bl	80037c4 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(FPU_IRQn);
 8001ff8:	2051      	movs	r0, #81	@ 0x51
 8001ffa:	f001 fbfd 	bl	80037f8 <HAL_NVIC_EnableIRQ>

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 8001ffe:	f003 fb9f 	bl	8005740 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 8002002:	bf00      	nop
 8002004:	3708      	adds	r7, #8
 8002006:	46bd      	mov	sp, r7
 8002008:	bd80      	pop	{r7, pc}
 800200a:	bf00      	nop
 800200c:	40021000 	.word	0x40021000

08002010 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig().
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8002010:	b580      	push	{r7, lr}
 8002012:	b08c      	sub	sp, #48	@ 0x30
 8002014:	af00      	add	r7, sp, #0
 8002016:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8002018:	2300      	movs	r3, #0
 800201a:	62bb      	str	r3, [r7, #40]	@ 0x28
  uint32_t              uwPrescalerValue = 0;
 800201c:	2300      	movs	r3, #0
 800201e:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t              pFLatency;

  HAL_StatusTypeDef     status;

  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8002020:	4b2c      	ldr	r3, [pc, #176]	@ (80020d4 <HAL_InitTick+0xc4>)
 8002022:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002024:	4a2b      	ldr	r2, [pc, #172]	@ (80020d4 <HAL_InitTick+0xc4>)
 8002026:	f043 0310 	orr.w	r3, r3, #16
 800202a:	6593      	str	r3, [r2, #88]	@ 0x58
 800202c:	4b29      	ldr	r3, [pc, #164]	@ (80020d4 <HAL_InitTick+0xc4>)
 800202e:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002030:	f003 0310 	and.w	r3, r3, #16
 8002034:	60bb      	str	r3, [r7, #8]
 8002036:	68bb      	ldr	r3, [r7, #8]

  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8002038:	f107 020c 	add.w	r2, r7, #12
 800203c:	f107 0310 	add.w	r3, r7, #16
 8002040:	4611      	mov	r1, r2
 8002042:	4618      	mov	r0, r3
 8002044:	f004 f872 	bl	800612c <HAL_RCC_GetClockConfig>

  /* Compute TIM6 clock */
  uwTimclock = HAL_RCC_GetPCLK1Freq();
 8002048:	f004 f844 	bl	80060d4 <HAL_RCC_GetPCLK1Freq>
 800204c:	62b8      	str	r0, [r7, #40]	@ 0x28

  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000U) - 1U);
 800204e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8002050:	4a21      	ldr	r2, [pc, #132]	@ (80020d8 <HAL_InitTick+0xc8>)
 8002052:	fba2 2303 	umull	r2, r3, r2, r3
 8002056:	0c9b      	lsrs	r3, r3, #18
 8002058:	3b01      	subs	r3, #1
 800205a:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 800205c:	4b1f      	ldr	r3, [pc, #124]	@ (80020dc <HAL_InitTick+0xcc>)
 800205e:	4a20      	ldr	r2, [pc, #128]	@ (80020e0 <HAL_InitTick+0xd0>)
 8002060:	601a      	str	r2, [r3, #0]
   * Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
   * Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
   * ClockDivision = 0
   * Counter direction = Up
   */
  htim6.Init.Period = (1000000U / 1000U) - 1U;
 8002062:	4b1e      	ldr	r3, [pc, #120]	@ (80020dc <HAL_InitTick+0xcc>)
 8002064:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8002068:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 800206a:	4a1c      	ldr	r2, [pc, #112]	@ (80020dc <HAL_InitTick+0xcc>)
 800206c:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800206e:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8002070:	4b1a      	ldr	r3, [pc, #104]	@ (80020dc <HAL_InitTick+0xcc>)
 8002072:	2200      	movs	r2, #0
 8002074:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002076:	4b19      	ldr	r3, [pc, #100]	@ (80020dc <HAL_InitTick+0xcc>)
 8002078:	2200      	movs	r2, #0
 800207a:	609a      	str	r2, [r3, #8]

  status = HAL_TIM_Base_Init(&htim6);
 800207c:	4817      	ldr	r0, [pc, #92]	@ (80020dc <HAL_InitTick+0xcc>)
 800207e:	f004 fabb 	bl	80065f8 <HAL_TIM_Base_Init>
 8002082:	4603      	mov	r3, r0
 8002084:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
  if (status == HAL_OK)
 8002088:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 800208c:	2b00      	cmp	r3, #0
 800208e:	d11b      	bne.n	80020c8 <HAL_InitTick+0xb8>
  {
    /* Start the TIM time Base generation in interrupt mode */
    status = HAL_TIM_Base_Start_IT(&htim6);
 8002090:	4812      	ldr	r0, [pc, #72]	@ (80020dc <HAL_InitTick+0xcc>)
 8002092:	f004 fb09 	bl	80066a8 <HAL_TIM_Base_Start_IT>
 8002096:	4603      	mov	r3, r0
 8002098:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
    if (status == HAL_OK)
 800209c:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80020a0:	2b00      	cmp	r3, #0
 80020a2:	d111      	bne.n	80020c8 <HAL_InitTick+0xb8>
    {
    /* Enable the TIM6 global Interrupt */
        HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn);
 80020a4:	2036      	movs	r0, #54	@ 0x36
 80020a6:	f001 fba7 	bl	80037f8 <HAL_NVIC_EnableIRQ>
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 80020aa:	687b      	ldr	r3, [r7, #4]
 80020ac:	2b0f      	cmp	r3, #15
 80020ae:	d808      	bhi.n	80020c2 <HAL_InitTick+0xb2>
      {
        /* Configure the TIM IRQ priority */
        HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority, 0U);
 80020b0:	2200      	movs	r2, #0
 80020b2:	6879      	ldr	r1, [r7, #4]
 80020b4:	2036      	movs	r0, #54	@ 0x36
 80020b6:	f001 fb85 	bl	80037c4 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 80020ba:	4a0a      	ldr	r2, [pc, #40]	@ (80020e4 <HAL_InitTick+0xd4>)
 80020bc:	687b      	ldr	r3, [r7, #4]
 80020be:	6013      	str	r3, [r2, #0]
 80020c0:	e002      	b.n	80020c8 <HAL_InitTick+0xb8>
      }
      else
      {
        status = HAL_ERROR;
 80020c2:	2301      	movs	r3, #1
 80020c4:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
      }
    }
  }

 /* Return function status */
  return status;
 80020c8:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 80020cc:	4618      	mov	r0, r3
 80020ce:	3730      	adds	r7, #48	@ 0x30
 80020d0:	46bd      	mov	sp, r7
 80020d2:	bd80      	pop	{r7, pc}
 80020d4:	40021000 	.word	0x40021000
 80020d8:	431bde83 	.word	0x431bde83
 80020dc:	200003f4 	.word	0x200003f4
 80020e0:	40001000 	.word	0x40001000
 80020e4:	20000104 	.word	0x20000104

080020e8 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80020e8:	b480      	push	{r7}
 80020ea:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 80020ec:	bf00      	nop
 80020ee:	e7fd      	b.n	80020ec <NMI_Handler+0x4>

080020f0 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80020f0:	b480      	push	{r7}
 80020f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80020f4:	bf00      	nop
 80020f6:	e7fd      	b.n	80020f4 <HardFault_Handler+0x4>

080020f8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80020f8:	b480      	push	{r7}
 80020fa:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80020fc:	bf00      	nop
 80020fe:	e7fd      	b.n	80020fc <MemManage_Handler+0x4>

08002100 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8002100:	b480      	push	{r7}
 8002102:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8002104:	bf00      	nop
 8002106:	e7fd      	b.n	8002104 <BusFault_Handler+0x4>

08002108 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8002108:	b480      	push	{r7}
 800210a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 800210c:	bf00      	nop
 800210e:	e7fd      	b.n	800210c <UsageFault_Handler+0x4>

08002110 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8002110:	b480      	push	{r7}
 8002112:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8002114:	bf00      	nop
 8002116:	46bd      	mov	sp, r7
 8002118:	f85d 7b04 	ldr.w	r7, [sp], #4
 800211c:	4770      	bx	lr

0800211e <PVD_PVM_IRQHandler>:

/**
  * @brief This function handles PVD/PVM1/PVM2/PVM3/PVM4 interrupts through EXTI lines 16/38/39/40/41.
  */
void PVD_PVM_IRQHandler(void)
{
 800211e:	b580      	push	{r7, lr}
 8002120:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN PVD_PVM_IRQn 0 */

  /* USER CODE END PVD_PVM_IRQn 0 */
  HAL_PWREx_PVD_PVM_IRQHandler();
 8002122:	f003 fab3 	bl	800568c <HAL_PWREx_PVD_PVM_IRQHandler>
  /* USER CODE BEGIN PVD_PVM_IRQn 1 */

  /* USER CODE END PVD_PVM_IRQn 1 */
}
 8002126:	bf00      	nop
 8002128:	bd80      	pop	{r7, pc}

0800212a <FLASH_IRQHandler>:

/**
  * @brief This function handles Flash global interrupt.
  */
void FLASH_IRQHandler(void)
{
 800212a:	b580      	push	{r7, lr}
 800212c:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN FLASH_IRQn 0 */

  /* USER CODE END FLASH_IRQn 0 */
  HAL_FLASH_IRQHandler();
 800212e:	f001 fc3f 	bl	80039b0 <HAL_FLASH_IRQHandler>
  /* USER CODE BEGIN FLASH_IRQn 1 */

  /* USER CODE END FLASH_IRQn 1 */
}
 8002132:	bf00      	nop
 8002134:	bd80      	pop	{r7, pc}

08002136 <RCC_IRQHandler>:

/**
  * @brief This function handles RCC global interrupt.
  */
void RCC_IRQHandler(void)
{
 8002136:	b480      	push	{r7}
 8002138:	af00      	add	r7, sp, #0

  /* USER CODE END RCC_IRQn 0 */
  /* USER CODE BEGIN RCC_IRQn 1 */

  /* USER CODE END RCC_IRQn 1 */
}
 800213a:	bf00      	nop
 800213c:	46bd      	mov	sp, r7
 800213e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002142:	4770      	bx	lr

08002144 <EXTI0_IRQHandler>:

/**
  * @brief This function handles EXTI line0 interrupt.
  */
void EXTI0_IRQHandler(void)
{
 8002144:	b580      	push	{r7, lr}
 8002146:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI0_IRQn 0 */

  /* USER CODE END EXTI0_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(XShunt3_Pin);
 8002148:	2001      	movs	r0, #1
 800214a:	f001 ff33 	bl	8003fb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI0_IRQn 1 */

  /* USER CODE END EXTI0_IRQn 1 */
}
 800214e:	bf00      	nop
 8002150:	bd80      	pop	{r7, pc}

08002152 <EXTI1_IRQHandler>:

/**
  * @brief This function handles EXTI line1 interrupt.
  */
void EXTI1_IRQHandler(void)
{
 8002152:	b580      	push	{r7, lr}
 8002154:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI1_IRQn 0 */

  /* USER CODE END EXTI1_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(USER2_Pin);
 8002156:	2002      	movs	r0, #2
 8002158:	f001 ff2c 	bl	8003fb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI1_IRQn 1 */

  /* USER CODE END EXTI1_IRQn 1 */
}
 800215c:	bf00      	nop
 800215e:	bd80      	pop	{r7, pc}

08002160 <EXTI9_5_IRQHandler>:

/**
  * @brief This function handles EXTI line[9:5] interrupts.
  */
void EXTI9_5_IRQHandler(void)
{
 8002160:	b580      	push	{r7, lr}
 8002162:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI9_5_IRQn 0 */

  /* USER CODE END EXTI9_5_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(XShunt1_Pin);
 8002164:	2040      	movs	r0, #64	@ 0x40
 8002166:	f001 ff25 	bl	8003fb4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(USER1_Pin);
 800216a:	f44f 7000 	mov.w	r0, #512	@ 0x200
 800216e:	f001 ff21 	bl	8003fb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI9_5_IRQn 1 */

  /* USER CODE END EXTI9_5_IRQn 1 */
}
 8002172:	bf00      	nop
 8002174:	bd80      	pop	{r7, pc}
	...

08002178 <TIM1_UP_TIM16_IRQHandler>:

/**
  * @brief This function handles TIM1 update interrupt and TIM16 global interrupt.
  */
void TIM1_UP_TIM16_IRQHandler(void)
{
 8002178:	b580      	push	{r7, lr}
 800217a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 0 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 0 */
  HAL_TIM_IRQHandler(&htim16);
 800217c:	4802      	ldr	r0, [pc, #8]	@ (8002188 <TIM1_UP_TIM16_IRQHandler+0x10>)
 800217e:	f004 fbfa 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM1_UP_TIM16_IRQn 1 */

  /* USER CODE END TIM1_UP_TIM16_IRQn 1 */
}
 8002182:	bf00      	nop
 8002184:	bd80      	pop	{r7, pc}
 8002186:	bf00      	nop
 8002188:	20000574 	.word	0x20000574

0800218c <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 800218c:	b580      	push	{r7, lr}
 800218e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8002190:	4802      	ldr	r0, [pc, #8]	@ (800219c <TIM2_IRQHandler+0x10>)
 8002192:	f004 fbf0 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8002196:	bf00      	nop
 8002198:	bd80      	pop	{r7, pc}
 800219a:	bf00      	nop
 800219c:	20000444 	.word	0x20000444

080021a0 <TIM3_IRQHandler>:

/**
  * @brief This function handles TIM3 global interrupt.
  */
void TIM3_IRQHandler(void)
{
 80021a0:	b580      	push	{r7, lr}
 80021a2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM3_IRQn 0 */

  /* USER CODE END TIM3_IRQn 0 */
  HAL_TIM_IRQHandler(&htim3);
 80021a4:	4802      	ldr	r0, [pc, #8]	@ (80021b0 <TIM3_IRQHandler+0x10>)
 80021a6:	f004 fbe6 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM3_IRQn 1 */

  /* USER CODE END TIM3_IRQn 1 */
}
 80021aa:	bf00      	nop
 80021ac:	bd80      	pop	{r7, pc}
 80021ae:	bf00      	nop
 80021b0:	20000490 	.word	0x20000490

080021b4 <I2C1_EV_IRQHandler>:

/**
  * @brief This function handles I2C1 event interrupt / I2C1 wake-up interrupt through EXTI line 23.
  */
void I2C1_EV_IRQHandler(void)
{
 80021b4:	b580      	push	{r7, lr}
 80021b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_EV_IRQn 0 */

  /* USER CODE END I2C1_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c1);
 80021b8:	4802      	ldr	r0, [pc, #8]	@ (80021c4 <I2C1_EV_IRQHandler+0x10>)
 80021ba:	f002 f8c3 	bl	8004344 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C1_EV_IRQn 1 */

  /* USER CODE END I2C1_EV_IRQn 1 */
}
 80021be:	bf00      	nop
 80021c0:	bd80      	pop	{r7, pc}
 80021c2:	bf00      	nop
 80021c4:	20000318 	.word	0x20000318

080021c8 <I2C1_ER_IRQHandler>:

/**
  * @brief This function handles I2C1 error interrupt.
  */
void I2C1_ER_IRQHandler(void)
{
 80021c8:	b580      	push	{r7, lr}
 80021ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C1_ER_IRQn 0 */

  /* USER CODE END I2C1_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c1);
 80021cc:	4802      	ldr	r0, [pc, #8]	@ (80021d8 <I2C1_ER_IRQHandler+0x10>)
 80021ce:	f002 f8d3 	bl	8004378 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C1_ER_IRQn 1 */

  /* USER CODE END I2C1_ER_IRQn 1 */
}
 80021d2:	bf00      	nop
 80021d4:	bd80      	pop	{r7, pc}
 80021d6:	bf00      	nop
 80021d8:	20000318 	.word	0x20000318

080021dc <USART2_IRQHandler>:

/**
  * @brief This function handles USART2 global interrupt / USART2 wake-up interrupt through EXTI line 26.
  */
void USART2_IRQHandler(void)
{
 80021dc:	b580      	push	{r7, lr}
 80021de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART2_IRQn 0 */

  /* USER CODE END USART2_IRQn 0 */
  HAL_UART_IRQHandler(&huart2);
 80021e0:	4802      	ldr	r0, [pc, #8]	@ (80021ec <USART2_IRQHandler+0x10>)
 80021e2:	f005 fc17 	bl	8007a14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART2_IRQn 1 */

  /* USER CODE END USART2_IRQn 1 */
}
 80021e6:	bf00      	nop
 80021e8:	bd80      	pop	{r7, pc}
 80021ea:	bf00      	nop
 80021ec:	20000654 	.word	0x20000654

080021f0 <USART3_IRQHandler>:

/**
  * @brief This function handles USART3 global interrupt / USART3 wake-up interrupt through EXTI line 28.
  */
void USART3_IRQHandler(void)
{
 80021f0:	b580      	push	{r7, lr}
 80021f2:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN USART3_IRQn 0 */

  /* USER CODE END USART3_IRQn 0 */
  HAL_UART_IRQHandler(&huart3);
 80021f4:	4802      	ldr	r0, [pc, #8]	@ (8002200 <USART3_IRQHandler+0x10>)
 80021f6:	f005 fc0d 	bl	8007a14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN USART3_IRQn 1 */

  /* USER CODE END USART3_IRQn 1 */
}
 80021fa:	bf00      	nop
 80021fc:	bd80      	pop	{r7, pc}
 80021fe:	bf00      	nop
 8002200:	200006e8 	.word	0x200006e8

08002204 <EXTI15_10_IRQHandler>:

/**
  * @brief This function handles EXTI line[15:10] interrupts.
  */
void EXTI15_10_IRQHandler(void)
{
 8002204:	b580      	push	{r7, lr}
 8002206:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN EXTI15_10_IRQn 0 */

  /* USER CODE END EXTI15_10_IRQn 0 */
  HAL_GPIO_EXTI_IRQHandler(INT_XL2_Pin);
 8002208:	f44f 6000 	mov.w	r0, #2048	@ 0x800
 800220c:	f001 fed2 	bl	8003fb4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(INT_XL1_Pin);
 8002210:	f44f 5080 	mov.w	r0, #4096	@ 0x1000
 8002214:	f001 fece 	bl	8003fb4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(XShunt2_Pin);
 8002218:	f44f 5000 	mov.w	r0, #8192	@ 0x2000
 800221c:	f001 feca 	bl	8003fb4 <HAL_GPIO_EXTI_IRQHandler>
  HAL_GPIO_EXTI_IRQHandler(XShunt4_Pin);
 8002220:	f44f 4080 	mov.w	r0, #16384	@ 0x4000
 8002224:	f001 fec6 	bl	8003fb4 <HAL_GPIO_EXTI_IRQHandler>
  /* USER CODE BEGIN EXTI15_10_IRQn 1 */

  /* USER CODE END EXTI15_10_IRQn 1 */
}
 8002228:	bf00      	nop
 800222a:	bd80      	pop	{r7, pc}

0800222c <TIM8_BRK_IRQHandler>:

/**
  * @brief This function handles TIM8 break interrupt.
  */
void TIM8_BRK_IRQHandler(void)
{
 800222c:	b580      	push	{r7, lr}
 800222e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_BRK_IRQn 0 */

  /* USER CODE END TIM8_BRK_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002230:	4802      	ldr	r0, [pc, #8]	@ (800223c <TIM8_BRK_IRQHandler+0x10>)
 8002232:	f004 fba0 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_BRK_IRQn 1 */

  /* USER CODE END TIM8_BRK_IRQn 1 */
}
 8002236:	bf00      	nop
 8002238:	bd80      	pop	{r7, pc}
 800223a:	bf00      	nop
 800223c:	20000528 	.word	0x20000528

08002240 <TIM8_UP_IRQHandler>:

/**
  * @brief This function handles TIM8 update interrupt.
  */
void TIM8_UP_IRQHandler(void)
{
 8002240:	b580      	push	{r7, lr}
 8002242:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_UP_IRQn 0 */

  /* USER CODE END TIM8_UP_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002244:	4802      	ldr	r0, [pc, #8]	@ (8002250 <TIM8_UP_IRQHandler+0x10>)
 8002246:	f004 fb96 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_UP_IRQn 1 */

  /* USER CODE END TIM8_UP_IRQn 1 */
}
 800224a:	bf00      	nop
 800224c:	bd80      	pop	{r7, pc}
 800224e:	bf00      	nop
 8002250:	20000528 	.word	0x20000528

08002254 <TIM8_TRG_COM_IRQHandler>:

/**
  * @brief This function handles TIM8 trigger and commutation interrupts.
  */
void TIM8_TRG_COM_IRQHandler(void)
{
 8002254:	b580      	push	{r7, lr}
 8002256:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_TRG_COM_IRQn 0 */

  /* USER CODE END TIM8_TRG_COM_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 8002258:	4802      	ldr	r0, [pc, #8]	@ (8002264 <TIM8_TRG_COM_IRQHandler+0x10>)
 800225a:	f004 fb8c 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_TRG_COM_IRQn 1 */

  /* USER CODE END TIM8_TRG_COM_IRQn 1 */
}
 800225e:	bf00      	nop
 8002260:	bd80      	pop	{r7, pc}
 8002262:	bf00      	nop
 8002264:	20000528 	.word	0x20000528

08002268 <TIM8_CC_IRQHandler>:

/**
  * @brief This function handles TIM8 capture compare interrupt.
  */
void TIM8_CC_IRQHandler(void)
{
 8002268:	b580      	push	{r7, lr}
 800226a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM8_CC_IRQn 0 */

  /* USER CODE END TIM8_CC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim8);
 800226c:	4802      	ldr	r0, [pc, #8]	@ (8002278 <TIM8_CC_IRQHandler+0x10>)
 800226e:	f004 fb82 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM8_CC_IRQn 1 */

  /* USER CODE END TIM8_CC_IRQn 1 */
}
 8002272:	bf00      	nop
 8002274:	bd80      	pop	{r7, pc}
 8002276:	bf00      	nop
 8002278:	20000528 	.word	0x20000528

0800227c <UART4_IRQHandler>:

/**
  * @brief This function handles UART4 global interrupt / UART4 wake-up interrupt through EXTI line 34.
  */
void UART4_IRQHandler(void)
{
 800227c:	b580      	push	{r7, lr}
 800227e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UART4_IRQn 0 */

  /* USER CODE END UART4_IRQn 0 */
  HAL_UART_IRQHandler(&huart4);
 8002280:	4802      	ldr	r0, [pc, #8]	@ (800228c <UART4_IRQHandler+0x10>)
 8002282:	f005 fbc7 	bl	8007a14 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN UART4_IRQn 1 */

  /* USER CODE END UART4_IRQn 1 */
}
 8002286:	bf00      	nop
 8002288:	bd80      	pop	{r7, pc}
 800228a:	bf00      	nop
 800228c:	200005c0 	.word	0x200005c0

08002290 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC3 channel underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8002290:	b580      	push	{r7, lr}
 8002292:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8002294:	4802      	ldr	r0, [pc, #8]	@ (80022a0 <TIM6_DAC_IRQHandler+0x10>)
 8002296:	f004 fb6e 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 800229a:	bf00      	nop
 800229c:	bd80      	pop	{r7, pc}
 800229e:	bf00      	nop
 80022a0:	200003f4 	.word	0x200003f4

080022a4 <TIM7_IRQHandler>:

/**
  * @brief This function handles TIM7 global interrupt.
  */
void TIM7_IRQHandler(void)
{
 80022a4:	b580      	push	{r7, lr}
 80022a6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM7_IRQn 0 */

  /* USER CODE END TIM7_IRQn 0 */
  HAL_TIM_IRQHandler(&htim7);
 80022a8:	4802      	ldr	r0, [pc, #8]	@ (80022b4 <TIM7_IRQHandler+0x10>)
 80022aa:	f004 fb64 	bl	8006976 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM7_IRQn 1 */
//  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_15);
//  HAL_GPIO_TogglePin(GPIOC, GPIO_PIN_13); // Toggle LED2 (PC13)

  /* USER CODE END TIM7_IRQn 1 */
}
 80022ae:	bf00      	nop
 80022b0:	bd80      	pop	{r7, pc}
 80022b2:	bf00      	nop
 80022b4:	200004dc 	.word	0x200004dc

080022b8 <FPU_IRQHandler>:

/**
  * @brief This function handles FPU global interrupt.
  */
void FPU_IRQHandler(void)
{
 80022b8:	b480      	push	{r7}
 80022ba:	af00      	add	r7, sp, #0

  /* USER CODE END FPU_IRQn 0 */
  /* USER CODE BEGIN FPU_IRQn 1 */

  /* USER CODE END FPU_IRQn 1 */
}
 80022bc:	bf00      	nop
 80022be:	46bd      	mov	sp, r7
 80022c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022c4:	4770      	bx	lr
	...

080022c8 <I2C3_EV_IRQHandler>:

/**
  * @brief This function handles I2C3 event interrupt / I2C3 wake-up interrupt through EXTI line 27.
  */
void I2C3_EV_IRQHandler(void)
{
 80022c8:	b580      	push	{r7, lr}
 80022ca:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_EV_IRQn 0 */

  /* USER CODE END I2C3_EV_IRQn 0 */
  HAL_I2C_EV_IRQHandler(&hi2c3);
 80022cc:	4802      	ldr	r0, [pc, #8]	@ (80022d8 <I2C3_EV_IRQHandler+0x10>)
 80022ce:	f002 f839 	bl	8004344 <HAL_I2C_EV_IRQHandler>
  /* USER CODE BEGIN I2C3_EV_IRQn 1 */

  /* USER CODE END I2C3_EV_IRQn 1 */
}
 80022d2:	bf00      	nop
 80022d4:	bd80      	pop	{r7, pc}
 80022d6:	bf00      	nop
 80022d8:	2000036c 	.word	0x2000036c

080022dc <I2C3_ER_IRQHandler>:

/**
  * @brief This function handles I2C3 error interrupt.
  */
void I2C3_ER_IRQHandler(void)
{
 80022dc:	b580      	push	{r7, lr}
 80022de:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN I2C3_ER_IRQn 0 */

  /* USER CODE END I2C3_ER_IRQn 0 */
  HAL_I2C_ER_IRQHandler(&hi2c3);
 80022e0:	4802      	ldr	r0, [pc, #8]	@ (80022ec <I2C3_ER_IRQHandler+0x10>)
 80022e2:	f002 f849 	bl	8004378 <HAL_I2C_ER_IRQHandler>
  /* USER CODE BEGIN I2C3_ER_IRQn 1 */

  /* USER CODE END I2C3_ER_IRQn 1 */
}
 80022e6:	bf00      	nop
 80022e8:	bd80      	pop	{r7, pc}
 80022ea:	bf00      	nop
 80022ec:	2000036c 	.word	0x2000036c

080022f0 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 80022f0:	b480      	push	{r7}
 80022f2:	af00      	add	r7, sp, #0
  return 1;
 80022f4:	2301      	movs	r3, #1
}
 80022f6:	4618      	mov	r0, r3
 80022f8:	46bd      	mov	sp, r7
 80022fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80022fe:	4770      	bx	lr

08002300 <_kill>:

int _kill(int pid, int sig)
{
 8002300:	b580      	push	{r7, lr}
 8002302:	b082      	sub	sp, #8
 8002304:	af00      	add	r7, sp, #0
 8002306:	6078      	str	r0, [r7, #4]
 8002308:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800230a:	f009 f9e9 	bl	800b6e0 <__errno>
 800230e:	4603      	mov	r3, r0
 8002310:	2216      	movs	r2, #22
 8002312:	601a      	str	r2, [r3, #0]
  return -1;
 8002314:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 8002318:	4618      	mov	r0, r3
 800231a:	3708      	adds	r7, #8
 800231c:	46bd      	mov	sp, r7
 800231e:	bd80      	pop	{r7, pc}

08002320 <_exit>:

void _exit (int status)
{
 8002320:	b580      	push	{r7, lr}
 8002322:	b082      	sub	sp, #8
 8002324:	af00      	add	r7, sp, #0
 8002326:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 8002328:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 800232c:	6878      	ldr	r0, [r7, #4]
 800232e:	f7ff ffe7 	bl	8002300 <_kill>
  while (1) {}    /* Make sure we hang here */
 8002332:	bf00      	nop
 8002334:	e7fd      	b.n	8002332 <_exit+0x12>

08002336 <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 8002336:	b580      	push	{r7, lr}
 8002338:	b086      	sub	sp, #24
 800233a:	af00      	add	r7, sp, #0
 800233c:	60f8      	str	r0, [r7, #12]
 800233e:	60b9      	str	r1, [r7, #8]
 8002340:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002342:	2300      	movs	r3, #0
 8002344:	617b      	str	r3, [r7, #20]
 8002346:	e00a      	b.n	800235e <_read+0x28>
  {
    *ptr++ = __io_getchar();
 8002348:	f3af 8000 	nop.w
 800234c:	4601      	mov	r1, r0
 800234e:	68bb      	ldr	r3, [r7, #8]
 8002350:	1c5a      	adds	r2, r3, #1
 8002352:	60ba      	str	r2, [r7, #8]
 8002354:	b2ca      	uxtb	r2, r1
 8002356:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002358:	697b      	ldr	r3, [r7, #20]
 800235a:	3301      	adds	r3, #1
 800235c:	617b      	str	r3, [r7, #20]
 800235e:	697a      	ldr	r2, [r7, #20]
 8002360:	687b      	ldr	r3, [r7, #4]
 8002362:	429a      	cmp	r2, r3
 8002364:	dbf0      	blt.n	8002348 <_read+0x12>
  }

  return len;
 8002366:	687b      	ldr	r3, [r7, #4]
}
 8002368:	4618      	mov	r0, r3
 800236a:	3718      	adds	r7, #24
 800236c:	46bd      	mov	sp, r7
 800236e:	bd80      	pop	{r7, pc}

08002370 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 8002370:	b580      	push	{r7, lr}
 8002372:	b086      	sub	sp, #24
 8002374:	af00      	add	r7, sp, #0
 8002376:	60f8      	str	r0, [r7, #12]
 8002378:	60b9      	str	r1, [r7, #8]
 800237a:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 800237c:	2300      	movs	r3, #0
 800237e:	617b      	str	r3, [r7, #20]
 8002380:	e009      	b.n	8002396 <_write+0x26>
  {
    __io_putchar(*ptr++);
 8002382:	68bb      	ldr	r3, [r7, #8]
 8002384:	1c5a      	adds	r2, r3, #1
 8002386:	60ba      	str	r2, [r7, #8]
 8002388:	781b      	ldrb	r3, [r3, #0]
 800238a:	4618      	mov	r0, r3
 800238c:	f7ff f852 	bl	8001434 <__io_putchar>
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8002390:	697b      	ldr	r3, [r7, #20]
 8002392:	3301      	adds	r3, #1
 8002394:	617b      	str	r3, [r7, #20]
 8002396:	697a      	ldr	r2, [r7, #20]
 8002398:	687b      	ldr	r3, [r7, #4]
 800239a:	429a      	cmp	r2, r3
 800239c:	dbf1      	blt.n	8002382 <_write+0x12>
  }
  return len;
 800239e:	687b      	ldr	r3, [r7, #4]
}
 80023a0:	4618      	mov	r0, r3
 80023a2:	3718      	adds	r7, #24
 80023a4:	46bd      	mov	sp, r7
 80023a6:	bd80      	pop	{r7, pc}

080023a8 <_close>:

int _close(int file)
{
 80023a8:	b480      	push	{r7}
 80023aa:	b083      	sub	sp, #12
 80023ac:	af00      	add	r7, sp, #0
 80023ae:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 80023b0:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
}
 80023b4:	4618      	mov	r0, r3
 80023b6:	370c      	adds	r7, #12
 80023b8:	46bd      	mov	sp, r7
 80023ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023be:	4770      	bx	lr

080023c0 <_fstat>:


int _fstat(int file, struct stat *st)
{
 80023c0:	b480      	push	{r7}
 80023c2:	b083      	sub	sp, #12
 80023c4:	af00      	add	r7, sp, #0
 80023c6:	6078      	str	r0, [r7, #4]
 80023c8:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 80023ca:	683b      	ldr	r3, [r7, #0]
 80023cc:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 80023d0:	605a      	str	r2, [r3, #4]
  return 0;
 80023d2:	2300      	movs	r3, #0
}
 80023d4:	4618      	mov	r0, r3
 80023d6:	370c      	adds	r7, #12
 80023d8:	46bd      	mov	sp, r7
 80023da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023de:	4770      	bx	lr

080023e0 <_isatty>:

int _isatty(int file)
{
 80023e0:	b480      	push	{r7}
 80023e2:	b083      	sub	sp, #12
 80023e4:	af00      	add	r7, sp, #0
 80023e6:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 80023e8:	2301      	movs	r3, #1
}
 80023ea:	4618      	mov	r0, r3
 80023ec:	370c      	adds	r7, #12
 80023ee:	46bd      	mov	sp, r7
 80023f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80023f4:	4770      	bx	lr

080023f6 <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 80023f6:	b480      	push	{r7}
 80023f8:	b085      	sub	sp, #20
 80023fa:	af00      	add	r7, sp, #0
 80023fc:	60f8      	str	r0, [r7, #12]
 80023fe:	60b9      	str	r1, [r7, #8]
 8002400:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8002402:	2300      	movs	r3, #0
}
 8002404:	4618      	mov	r0, r3
 8002406:	3714      	adds	r7, #20
 8002408:	46bd      	mov	sp, r7
 800240a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800240e:	4770      	bx	lr

08002410 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8002410:	b580      	push	{r7, lr}
 8002412:	b086      	sub	sp, #24
 8002414:	af00      	add	r7, sp, #0
 8002416:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 8002418:	4a14      	ldr	r2, [pc, #80]	@ (800246c <_sbrk+0x5c>)
 800241a:	4b15      	ldr	r3, [pc, #84]	@ (8002470 <_sbrk+0x60>)
 800241c:	1ad3      	subs	r3, r2, r3
 800241e:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8002420:	697b      	ldr	r3, [r7, #20]
 8002422:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8002424:	4b13      	ldr	r3, [pc, #76]	@ (8002474 <_sbrk+0x64>)
 8002426:	681b      	ldr	r3, [r3, #0]
 8002428:	2b00      	cmp	r3, #0
 800242a:	d102      	bne.n	8002432 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 800242c:	4b11      	ldr	r3, [pc, #68]	@ (8002474 <_sbrk+0x64>)
 800242e:	4a12      	ldr	r2, [pc, #72]	@ (8002478 <_sbrk+0x68>)
 8002430:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 8002432:	4b10      	ldr	r3, [pc, #64]	@ (8002474 <_sbrk+0x64>)
 8002434:	681a      	ldr	r2, [r3, #0]
 8002436:	687b      	ldr	r3, [r7, #4]
 8002438:	4413      	add	r3, r2
 800243a:	693a      	ldr	r2, [r7, #16]
 800243c:	429a      	cmp	r2, r3
 800243e:	d207      	bcs.n	8002450 <_sbrk+0x40>
  {
    errno = ENOMEM;
 8002440:	f009 f94e 	bl	800b6e0 <__errno>
 8002444:	4603      	mov	r3, r0
 8002446:	220c      	movs	r2, #12
 8002448:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 800244a:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 800244e:	e009      	b.n	8002464 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 8002450:	4b08      	ldr	r3, [pc, #32]	@ (8002474 <_sbrk+0x64>)
 8002452:	681b      	ldr	r3, [r3, #0]
 8002454:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 8002456:	4b07      	ldr	r3, [pc, #28]	@ (8002474 <_sbrk+0x64>)
 8002458:	681a      	ldr	r2, [r3, #0]
 800245a:	687b      	ldr	r3, [r7, #4]
 800245c:	4413      	add	r3, r2
 800245e:	4a05      	ldr	r2, [pc, #20]	@ (8002474 <_sbrk+0x64>)
 8002460:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 8002462:	68fb      	ldr	r3, [r7, #12]
}
 8002464:	4618      	mov	r0, r3
 8002466:	3718      	adds	r7, #24
 8002468:	46bd      	mov	sp, r7
 800246a:	bd80      	pop	{r7, pc}
 800246c:	20008000 	.word	0x20008000
 8002470:	00000400 	.word	0x00000400
 8002474:	20000440 	.word	0x20000440
 8002478:	20001a28 	.word	0x20001a28

0800247c <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 800247c:	b480      	push	{r7}
 800247e:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 8002480:	4b06      	ldr	r3, [pc, #24]	@ (800249c <SystemInit+0x20>)
 8002482:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8002486:	4a05      	ldr	r2, [pc, #20]	@ (800249c <SystemInit+0x20>)
 8002488:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800248c:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8002490:	bf00      	nop
 8002492:	46bd      	mov	sp, r7
 8002494:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002498:	4770      	bx	lr
 800249a:	bf00      	nop
 800249c:	e000ed00 	.word	0xe000ed00

080024a0 <MX_TIM2_Init>:
TIM_HandleTypeDef htim8;
TIM_HandleTypeDef htim16;

/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80024a0:	b580      	push	{r7, lr}
 80024a2:	b08a      	sub	sp, #40	@ 0x28
 80024a4:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80024a6:	f107 031c 	add.w	r3, r7, #28
 80024aa:	2200      	movs	r2, #0
 80024ac:	601a      	str	r2, [r3, #0]
 80024ae:	605a      	str	r2, [r3, #4]
 80024b0:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80024b2:	463b      	mov	r3, r7
 80024b4:	2200      	movs	r2, #0
 80024b6:	601a      	str	r2, [r3, #0]
 80024b8:	605a      	str	r2, [r3, #4]
 80024ba:	609a      	str	r2, [r3, #8]
 80024bc:	60da      	str	r2, [r3, #12]
 80024be:	611a      	str	r2, [r3, #16]
 80024c0:	615a      	str	r2, [r3, #20]
 80024c2:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80024c4:	4b32      	ldr	r3, [pc, #200]	@ (8002590 <MX_TIM2_Init+0xf0>)
 80024c6:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 80024ca:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 0;
 80024cc:	4b30      	ldr	r3, [pc, #192]	@ (8002590 <MX_TIM2_Init+0xf0>)
 80024ce:	2200      	movs	r2, #0
 80024d0:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 80024d2:	4b2f      	ldr	r3, [pc, #188]	@ (8002590 <MX_TIM2_Init+0xf0>)
 80024d4:	2200      	movs	r2, #0
 80024d6:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 7999;
 80024d8:	4b2d      	ldr	r3, [pc, #180]	@ (8002590 <MX_TIM2_Init+0xf0>)
 80024da:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 80024de:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80024e0:	4b2b      	ldr	r3, [pc, #172]	@ (8002590 <MX_TIM2_Init+0xf0>)
 80024e2:	2200      	movs	r2, #0
 80024e4:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80024e6:	4b2a      	ldr	r3, [pc, #168]	@ (8002590 <MX_TIM2_Init+0xf0>)
 80024e8:	2200      	movs	r2, #0
 80024ea:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 80024ec:	4828      	ldr	r0, [pc, #160]	@ (8002590 <MX_TIM2_Init+0xf0>)
 80024ee:	f004 f945 	bl	800677c <HAL_TIM_PWM_Init>
 80024f2:	4603      	mov	r3, r0
 80024f4:	2b00      	cmp	r3, #0
 80024f6:	d001      	beq.n	80024fc <MX_TIM2_Init+0x5c>
  {
    Error_Handler();
 80024f8:	f7ff f898 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80024fc:	2300      	movs	r3, #0
 80024fe:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002500:	2300      	movs	r3, #0
 8002502:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8002504:	f107 031c 	add.w	r3, r7, #28
 8002508:	4619      	mov	r1, r3
 800250a:	4821      	ldr	r0, [pc, #132]	@ (8002590 <MX_TIM2_Init+0xf0>)
 800250c:	f005 f850 	bl	80075b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002510:	4603      	mov	r3, r0
 8002512:	2b00      	cmp	r3, #0
 8002514:	d001      	beq.n	800251a <MX_TIM2_Init+0x7a>
  {
    Error_Handler();
 8002516:	f7ff f889 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 800251a:	2360      	movs	r3, #96	@ 0x60
 800251c:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 800251e:	2300      	movs	r3, #0
 8002520:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8002522:	2300      	movs	r3, #0
 8002524:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8002526:	2300      	movs	r3, #0
 8002528:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 800252a:	463b      	mov	r3, r7
 800252c:	2200      	movs	r2, #0
 800252e:	4619      	mov	r1, r3
 8002530:	4817      	ldr	r0, [pc, #92]	@ (8002590 <MX_TIM2_Init+0xf0>)
 8002532:	f004 fb6f 	bl	8006c14 <HAL_TIM_PWM_ConfigChannel>
 8002536:	4603      	mov	r3, r0
 8002538:	2b00      	cmp	r3, #0
 800253a:	d001      	beq.n	8002540 <MX_TIM2_Init+0xa0>
  {
    Error_Handler();
 800253c:	f7ff f876 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_2) != HAL_OK)
 8002540:	463b      	mov	r3, r7
 8002542:	2204      	movs	r2, #4
 8002544:	4619      	mov	r1, r3
 8002546:	4812      	ldr	r0, [pc, #72]	@ (8002590 <MX_TIM2_Init+0xf0>)
 8002548:	f004 fb64 	bl	8006c14 <HAL_TIM_PWM_ConfigChannel>
 800254c:	4603      	mov	r3, r0
 800254e:	2b00      	cmp	r3, #0
 8002550:	d001      	beq.n	8002556 <MX_TIM2_Init+0xb6>
  {
    Error_Handler();
 8002552:	f7ff f86b 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_3) != HAL_OK)
 8002556:	463b      	mov	r3, r7
 8002558:	2208      	movs	r2, #8
 800255a:	4619      	mov	r1, r3
 800255c:	480c      	ldr	r0, [pc, #48]	@ (8002590 <MX_TIM2_Init+0xf0>)
 800255e:	f004 fb59 	bl	8006c14 <HAL_TIM_PWM_ConfigChannel>
 8002562:	4603      	mov	r3, r0
 8002564:	2b00      	cmp	r3, #0
 8002566:	d001      	beq.n	800256c <MX_TIM2_Init+0xcc>
  {
    Error_Handler();
 8002568:	f7ff f860 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 800256c:	463b      	mov	r3, r7
 800256e:	220c      	movs	r2, #12
 8002570:	4619      	mov	r1, r3
 8002572:	4807      	ldr	r0, [pc, #28]	@ (8002590 <MX_TIM2_Init+0xf0>)
 8002574:	f004 fb4e 	bl	8006c14 <HAL_TIM_PWM_ConfigChannel>
 8002578:	4603      	mov	r3, r0
 800257a:	2b00      	cmp	r3, #0
 800257c:	d001      	beq.n	8002582 <MX_TIM2_Init+0xe2>
  {
    Error_Handler();
 800257e:	f7ff f855 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8002582:	4803      	ldr	r0, [pc, #12]	@ (8002590 <MX_TIM2_Init+0xf0>)
 8002584:	f000 fa88 	bl	8002a98 <HAL_TIM_MspPostInit>

}
 8002588:	bf00      	nop
 800258a:	3728      	adds	r7, #40	@ 0x28
 800258c:	46bd      	mov	sp, r7
 800258e:	bd80      	pop	{r7, pc}
 8002590:	20000444 	.word	0x20000444

08002594 <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8002594:	b580      	push	{r7, lr}
 8002596:	b08c      	sub	sp, #48	@ 0x30
 8002598:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800259a:	f107 030c 	add.w	r3, r7, #12
 800259e:	2224      	movs	r2, #36	@ 0x24
 80025a0:	2100      	movs	r1, #0
 80025a2:	4618      	mov	r0, r3
 80025a4:	f009 f894 	bl	800b6d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80025a8:	463b      	mov	r3, r7
 80025aa:	2200      	movs	r2, #0
 80025ac:	601a      	str	r2, [r3, #0]
 80025ae:	605a      	str	r2, [r3, #4]
 80025b0:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 80025b2:	4b21      	ldr	r3, [pc, #132]	@ (8002638 <MX_TIM3_Init+0xa4>)
 80025b4:	4a21      	ldr	r2, [pc, #132]	@ (800263c <MX_TIM3_Init+0xa8>)
 80025b6:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 0;
 80025b8:	4b1f      	ldr	r3, [pc, #124]	@ (8002638 <MX_TIM3_Init+0xa4>)
 80025ba:	2200      	movs	r2, #0
 80025bc:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 80025be:	4b1e      	ldr	r3, [pc, #120]	@ (8002638 <MX_TIM3_Init+0xa4>)
 80025c0:	2200      	movs	r2, #0
 80025c2:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 80025c4:	4b1c      	ldr	r3, [pc, #112]	@ (8002638 <MX_TIM3_Init+0xa4>)
 80025c6:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80025ca:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80025cc:	4b1a      	ldr	r3, [pc, #104]	@ (8002638 <MX_TIM3_Init+0xa4>)
 80025ce:	2200      	movs	r2, #0
 80025d0:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80025d2:	4b19      	ldr	r3, [pc, #100]	@ (8002638 <MX_TIM3_Init+0xa4>)
 80025d4:	2200      	movs	r2, #0
 80025d6:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80025d8:	2301      	movs	r3, #1
 80025da:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80025dc:	2300      	movs	r3, #0
 80025de:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80025e0:	2301      	movs	r3, #1
 80025e2:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 80025e4:	2300      	movs	r3, #0
 80025e6:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 80025e8:	2300      	movs	r3, #0
 80025ea:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 80025ec:	2300      	movs	r3, #0
 80025ee:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 80025f0:	2301      	movs	r3, #1
 80025f2:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 80025f4:	2300      	movs	r3, #0
 80025f6:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 80025f8:	2300      	movs	r3, #0
 80025fa:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim3, &sConfig) != HAL_OK)
 80025fc:	f107 030c 	add.w	r3, r7, #12
 8002600:	4619      	mov	r1, r3
 8002602:	480d      	ldr	r0, [pc, #52]	@ (8002638 <MX_TIM3_Init+0xa4>)
 8002604:	f004 f911 	bl	800682a <HAL_TIM_Encoder_Init>
 8002608:	4603      	mov	r3, r0
 800260a:	2b00      	cmp	r3, #0
 800260c:	d001      	beq.n	8002612 <MX_TIM3_Init+0x7e>
  {
    Error_Handler();
 800260e:	f7ff f80d 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002612:	2300      	movs	r3, #0
 8002614:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002616:	2300      	movs	r3, #0
 8002618:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 800261a:	463b      	mov	r3, r7
 800261c:	4619      	mov	r1, r3
 800261e:	4806      	ldr	r0, [pc, #24]	@ (8002638 <MX_TIM3_Init+0xa4>)
 8002620:	f004 ffc6 	bl	80075b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002624:	4603      	mov	r3, r0
 8002626:	2b00      	cmp	r3, #0
 8002628:	d001      	beq.n	800262e <MX_TIM3_Init+0x9a>
  {
    Error_Handler();
 800262a:	f7fe ffff 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 800262e:	bf00      	nop
 8002630:	3730      	adds	r7, #48	@ 0x30
 8002632:	46bd      	mov	sp, r7
 8002634:	bd80      	pop	{r7, pc}
 8002636:	bf00      	nop
 8002638:	20000490 	.word	0x20000490
 800263c:	40000400 	.word	0x40000400

08002640 <MX_TIM7_Init>:
/* TIM7 init function */
void MX_TIM7_Init(void)
{
 8002640:	b580      	push	{r7, lr}
 8002642:	b084      	sub	sp, #16
 8002644:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM7_Init 0 */

  /* USER CODE END TIM7_Init 0 */

  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8002646:	1d3b      	adds	r3, r7, #4
 8002648:	2200      	movs	r2, #0
 800264a:	601a      	str	r2, [r3, #0]
 800264c:	605a      	str	r2, [r3, #4]
 800264e:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM7_Init 1 */

  /* USER CODE END TIM7_Init 1 */
  htim7.Instance = TIM7;
 8002650:	4b14      	ldr	r3, [pc, #80]	@ (80026a4 <MX_TIM7_Init+0x64>)
 8002652:	4a15      	ldr	r2, [pc, #84]	@ (80026a8 <MX_TIM7_Init+0x68>)
 8002654:	601a      	str	r2, [r3, #0]
  htim7.Init.Prescaler = 160-1;
 8002656:	4b13      	ldr	r3, [pc, #76]	@ (80026a4 <MX_TIM7_Init+0x64>)
 8002658:	229f      	movs	r2, #159	@ 0x9f
 800265a:	605a      	str	r2, [r3, #4]
  htim7.Init.CounterMode = TIM_COUNTERMODE_UP;
 800265c:	4b11      	ldr	r3, [pc, #68]	@ (80026a4 <MX_TIM7_Init+0x64>)
 800265e:	2200      	movs	r2, #0
 8002660:	609a      	str	r2, [r3, #8]
  htim7.Init.Period = 50000;
 8002662:	4b10      	ldr	r3, [pc, #64]	@ (80026a4 <MX_TIM7_Init+0x64>)
 8002664:	f24c 3250 	movw	r2, #50000	@ 0xc350
 8002668:	60da      	str	r2, [r3, #12]
  htim7.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800266a:	4b0e      	ldr	r3, [pc, #56]	@ (80026a4 <MX_TIM7_Init+0x64>)
 800266c:	2200      	movs	r2, #0
 800266e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim7) != HAL_OK)
 8002670:	480c      	ldr	r0, [pc, #48]	@ (80026a4 <MX_TIM7_Init+0x64>)
 8002672:	f003 ffc1 	bl	80065f8 <HAL_TIM_Base_Init>
 8002676:	4603      	mov	r3, r0
 8002678:	2b00      	cmp	r3, #0
 800267a:	d001      	beq.n	8002680 <MX_TIM7_Init+0x40>
  {
    Error_Handler();
 800267c:	f7fe ffd6 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002680:	2300      	movs	r3, #0
 8002682:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002684:	2300      	movs	r3, #0
 8002686:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim7, &sMasterConfig) != HAL_OK)
 8002688:	1d3b      	adds	r3, r7, #4
 800268a:	4619      	mov	r1, r3
 800268c:	4805      	ldr	r0, [pc, #20]	@ (80026a4 <MX_TIM7_Init+0x64>)
 800268e:	f004 ff8f 	bl	80075b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002692:	4603      	mov	r3, r0
 8002694:	2b00      	cmp	r3, #0
 8002696:	d001      	beq.n	800269c <MX_TIM7_Init+0x5c>
  {
    Error_Handler();
 8002698:	f7fe ffc8 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM7_Init 2 */

  /* USER CODE END TIM7_Init 2 */

}
 800269c:	bf00      	nop
 800269e:	3710      	adds	r7, #16
 80026a0:	46bd      	mov	sp, r7
 80026a2:	bd80      	pop	{r7, pc}
 80026a4:	200004dc 	.word	0x200004dc
 80026a8:	40001400 	.word	0x40001400

080026ac <MX_TIM8_Init>:
/* TIM8 init function */
void MX_TIM8_Init(void)
{
 80026ac:	b580      	push	{r7, lr}
 80026ae:	b08c      	sub	sp, #48	@ 0x30
 80026b0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM8_Init 0 */

  /* USER CODE END TIM8_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 80026b2:	f107 030c 	add.w	r3, r7, #12
 80026b6:	2224      	movs	r2, #36	@ 0x24
 80026b8:	2100      	movs	r1, #0
 80026ba:	4618      	mov	r0, r3
 80026bc:	f009 f808 	bl	800b6d0 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80026c0:	463b      	mov	r3, r7
 80026c2:	2200      	movs	r2, #0
 80026c4:	601a      	str	r2, [r3, #0]
 80026c6:	605a      	str	r2, [r3, #4]
 80026c8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM8_Init 1 */

  /* USER CODE END TIM8_Init 1 */
  htim8.Instance = TIM8;
 80026ca:	4b23      	ldr	r3, [pc, #140]	@ (8002758 <MX_TIM8_Init+0xac>)
 80026cc:	4a23      	ldr	r2, [pc, #140]	@ (800275c <MX_TIM8_Init+0xb0>)
 80026ce:	601a      	str	r2, [r3, #0]
  htim8.Init.Prescaler = 0;
 80026d0:	4b21      	ldr	r3, [pc, #132]	@ (8002758 <MX_TIM8_Init+0xac>)
 80026d2:	2200      	movs	r2, #0
 80026d4:	605a      	str	r2, [r3, #4]
  htim8.Init.CounterMode = TIM_COUNTERMODE_UP;
 80026d6:	4b20      	ldr	r3, [pc, #128]	@ (8002758 <MX_TIM8_Init+0xac>)
 80026d8:	2200      	movs	r2, #0
 80026da:	609a      	str	r2, [r3, #8]
  htim8.Init.Period = 65535;
 80026dc:	4b1e      	ldr	r3, [pc, #120]	@ (8002758 <MX_TIM8_Init+0xac>)
 80026de:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 80026e2:	60da      	str	r2, [r3, #12]
  htim8.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80026e4:	4b1c      	ldr	r3, [pc, #112]	@ (8002758 <MX_TIM8_Init+0xac>)
 80026e6:	2200      	movs	r2, #0
 80026e8:	611a      	str	r2, [r3, #16]
  htim8.Init.RepetitionCounter = 0;
 80026ea:	4b1b      	ldr	r3, [pc, #108]	@ (8002758 <MX_TIM8_Init+0xac>)
 80026ec:	2200      	movs	r2, #0
 80026ee:	615a      	str	r2, [r3, #20]
  htim8.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80026f0:	4b19      	ldr	r3, [pc, #100]	@ (8002758 <MX_TIM8_Init+0xac>)
 80026f2:	2200      	movs	r2, #0
 80026f4:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI1;
 80026f6:	2301      	movs	r3, #1
 80026f8:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 80026fa:	2300      	movs	r3, #0
 80026fc:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 80026fe:	2301      	movs	r3, #1
 8002700:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8002702:	2300      	movs	r3, #0
 8002704:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 0;
 8002706:	2300      	movs	r3, #0
 8002708:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 800270a:	2300      	movs	r3, #0
 800270c:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 800270e:	2301      	movs	r3, #1
 8002710:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8002712:	2300      	movs	r3, #0
 8002714:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 0;
 8002716:	2300      	movs	r3, #0
 8002718:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim8, &sConfig) != HAL_OK)
 800271a:	f107 030c 	add.w	r3, r7, #12
 800271e:	4619      	mov	r1, r3
 8002720:	480d      	ldr	r0, [pc, #52]	@ (8002758 <MX_TIM8_Init+0xac>)
 8002722:	f004 f882 	bl	800682a <HAL_TIM_Encoder_Init>
 8002726:	4603      	mov	r3, r0
 8002728:	2b00      	cmp	r3, #0
 800272a:	d001      	beq.n	8002730 <MX_TIM8_Init+0x84>
  {
    Error_Handler();
 800272c:	f7fe ff7e 	bl	800162c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8002730:	2300      	movs	r3, #0
 8002732:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 8002734:	2300      	movs	r3, #0
 8002736:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8002738:	2300      	movs	r3, #0
 800273a:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim8, &sMasterConfig) != HAL_OK)
 800273c:	463b      	mov	r3, r7
 800273e:	4619      	mov	r1, r3
 8002740:	4805      	ldr	r0, [pc, #20]	@ (8002758 <MX_TIM8_Init+0xac>)
 8002742:	f004 ff35 	bl	80075b0 <HAL_TIMEx_MasterConfigSynchronization>
 8002746:	4603      	mov	r3, r0
 8002748:	2b00      	cmp	r3, #0
 800274a:	d001      	beq.n	8002750 <MX_TIM8_Init+0xa4>
  {
    Error_Handler();
 800274c:	f7fe ff6e 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM8_Init 2 */

  /* USER CODE END TIM8_Init 2 */

}
 8002750:	bf00      	nop
 8002752:	3730      	adds	r7, #48	@ 0x30
 8002754:	46bd      	mov	sp, r7
 8002756:	bd80      	pop	{r7, pc}
 8002758:	20000528 	.word	0x20000528
 800275c:	40013400 	.word	0x40013400

08002760 <MX_TIM16_Init>:
/* TIM16 init function */
void MX_TIM16_Init(void)
{
 8002760:	b580      	push	{r7, lr}
 8002762:	b094      	sub	sp, #80	@ 0x50
 8002764:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM16_Init 0 */

  /* USER CODE END TIM16_Init 0 */

  TIM_OC_InitTypeDef sConfigOC = {0};
 8002766:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 800276a:	2200      	movs	r2, #0
 800276c:	601a      	str	r2, [r3, #0]
 800276e:	605a      	str	r2, [r3, #4]
 8002770:	609a      	str	r2, [r3, #8]
 8002772:	60da      	str	r2, [r3, #12]
 8002774:	611a      	str	r2, [r3, #16]
 8002776:	615a      	str	r2, [r3, #20]
 8002778:	619a      	str	r2, [r3, #24]
  TIM_BreakDeadTimeConfigTypeDef sBreakDeadTimeConfig = {0};
 800277a:	463b      	mov	r3, r7
 800277c:	2234      	movs	r2, #52	@ 0x34
 800277e:	2100      	movs	r1, #0
 8002780:	4618      	mov	r0, r3
 8002782:	f008 ffa5 	bl	800b6d0 <memset>

  /* USER CODE BEGIN TIM16_Init 1 */

  /* USER CODE END TIM16_Init 1 */
  htim16.Instance = TIM16;
 8002786:	4b31      	ldr	r3, [pc, #196]	@ (800284c <MX_TIM16_Init+0xec>)
 8002788:	4a31      	ldr	r2, [pc, #196]	@ (8002850 <MX_TIM16_Init+0xf0>)
 800278a:	601a      	str	r2, [r3, #0]
  htim16.Init.Prescaler = 0;
 800278c:	4b2f      	ldr	r3, [pc, #188]	@ (800284c <MX_TIM16_Init+0xec>)
 800278e:	2200      	movs	r2, #0
 8002790:	605a      	str	r2, [r3, #4]
  htim16.Init.CounterMode = TIM_COUNTERMODE_UP;
 8002792:	4b2e      	ldr	r3, [pc, #184]	@ (800284c <MX_TIM16_Init+0xec>)
 8002794:	2200      	movs	r2, #0
 8002796:	609a      	str	r2, [r3, #8]
  htim16.Init.Period = 65535;
 8002798:	4b2c      	ldr	r3, [pc, #176]	@ (800284c <MX_TIM16_Init+0xec>)
 800279a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800279e:	60da      	str	r2, [r3, #12]
  htim16.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 80027a0:	4b2a      	ldr	r3, [pc, #168]	@ (800284c <MX_TIM16_Init+0xec>)
 80027a2:	2200      	movs	r2, #0
 80027a4:	611a      	str	r2, [r3, #16]
  htim16.Init.RepetitionCounter = 0;
 80027a6:	4b29      	ldr	r3, [pc, #164]	@ (800284c <MX_TIM16_Init+0xec>)
 80027a8:	2200      	movs	r2, #0
 80027aa:	615a      	str	r2, [r3, #20]
  htim16.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 80027ac:	4b27      	ldr	r3, [pc, #156]	@ (800284c <MX_TIM16_Init+0xec>)
 80027ae:	2200      	movs	r2, #0
 80027b0:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim16) != HAL_OK)
 80027b2:	4826      	ldr	r0, [pc, #152]	@ (800284c <MX_TIM16_Init+0xec>)
 80027b4:	f003 ff20 	bl	80065f8 <HAL_TIM_Base_Init>
 80027b8:	4603      	mov	r3, r0
 80027ba:	2b00      	cmp	r3, #0
 80027bc:	d001      	beq.n	80027c2 <MX_TIM16_Init+0x62>
  {
    Error_Handler();
 80027be:	f7fe ff35 	bl	800162c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim16) != HAL_OK)
 80027c2:	4822      	ldr	r0, [pc, #136]	@ (800284c <MX_TIM16_Init+0xec>)
 80027c4:	f003 ffda 	bl	800677c <HAL_TIM_PWM_Init>
 80027c8:	4603      	mov	r3, r0
 80027ca:	2b00      	cmp	r3, #0
 80027cc:	d001      	beq.n	80027d2 <MX_TIM16_Init+0x72>
  {
    Error_Handler();
 80027ce:	f7fe ff2d 	bl	800162c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 80027d2:	2360      	movs	r3, #96	@ 0x60
 80027d4:	637b      	str	r3, [r7, #52]	@ 0x34
  sConfigOC.Pulse = 0;
 80027d6:	2300      	movs	r3, #0
 80027d8:	63bb      	str	r3, [r7, #56]	@ 0x38
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 80027da:	2300      	movs	r3, #0
 80027dc:	63fb      	str	r3, [r7, #60]	@ 0x3c
  sConfigOC.OCNPolarity = TIM_OCNPOLARITY_HIGH;
 80027de:	2300      	movs	r3, #0
 80027e0:	643b      	str	r3, [r7, #64]	@ 0x40
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 80027e2:	2300      	movs	r3, #0
 80027e4:	647b      	str	r3, [r7, #68]	@ 0x44
  sConfigOC.OCIdleState = TIM_OCIDLESTATE_RESET;
 80027e6:	2300      	movs	r3, #0
 80027e8:	64bb      	str	r3, [r7, #72]	@ 0x48
  sConfigOC.OCNIdleState = TIM_OCNIDLESTATE_RESET;
 80027ea:	2300      	movs	r3, #0
 80027ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_TIM_PWM_ConfigChannel(&htim16, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 80027ee:	f107 0334 	add.w	r3, r7, #52	@ 0x34
 80027f2:	2200      	movs	r2, #0
 80027f4:	4619      	mov	r1, r3
 80027f6:	4815      	ldr	r0, [pc, #84]	@ (800284c <MX_TIM16_Init+0xec>)
 80027f8:	f004 fa0c 	bl	8006c14 <HAL_TIM_PWM_ConfigChannel>
 80027fc:	4603      	mov	r3, r0
 80027fe:	2b00      	cmp	r3, #0
 8002800:	d001      	beq.n	8002806 <MX_TIM16_Init+0xa6>
  {
    Error_Handler();
 8002802:	f7fe ff13 	bl	800162c <Error_Handler>
  }
  sBreakDeadTimeConfig.OffStateRunMode = TIM_OSSR_DISABLE;
 8002806:	2300      	movs	r3, #0
 8002808:	603b      	str	r3, [r7, #0]
  sBreakDeadTimeConfig.OffStateIDLEMode = TIM_OSSI_DISABLE;
 800280a:	2300      	movs	r3, #0
 800280c:	607b      	str	r3, [r7, #4]
  sBreakDeadTimeConfig.LockLevel = TIM_LOCKLEVEL_OFF;
 800280e:	2300      	movs	r3, #0
 8002810:	60bb      	str	r3, [r7, #8]
  sBreakDeadTimeConfig.DeadTime = 0;
 8002812:	2300      	movs	r3, #0
 8002814:	60fb      	str	r3, [r7, #12]
  sBreakDeadTimeConfig.BreakState = TIM_BREAK_DISABLE;
 8002816:	2300      	movs	r3, #0
 8002818:	613b      	str	r3, [r7, #16]
  sBreakDeadTimeConfig.BreakPolarity = TIM_BREAKPOLARITY_HIGH;
 800281a:	f44f 5300 	mov.w	r3, #8192	@ 0x2000
 800281e:	617b      	str	r3, [r7, #20]
  sBreakDeadTimeConfig.BreakFilter = 0;
 8002820:	2300      	movs	r3, #0
 8002822:	61bb      	str	r3, [r7, #24]
  sBreakDeadTimeConfig.AutomaticOutput = TIM_AUTOMATICOUTPUT_DISABLE;
 8002824:	2300      	movs	r3, #0
 8002826:	633b      	str	r3, [r7, #48]	@ 0x30
  if (HAL_TIMEx_ConfigBreakDeadTime(&htim16, &sBreakDeadTimeConfig) != HAL_OK)
 8002828:	463b      	mov	r3, r7
 800282a:	4619      	mov	r1, r3
 800282c:	4807      	ldr	r0, [pc, #28]	@ (800284c <MX_TIM16_Init+0xec>)
 800282e:	f004 ff41 	bl	80076b4 <HAL_TIMEx_ConfigBreakDeadTime>
 8002832:	4603      	mov	r3, r0
 8002834:	2b00      	cmp	r3, #0
 8002836:	d001      	beq.n	800283c <MX_TIM16_Init+0xdc>
  {
    Error_Handler();
 8002838:	f7fe fef8 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN TIM16_Init 2 */

  /* USER CODE END TIM16_Init 2 */
  HAL_TIM_MspPostInit(&htim16);
 800283c:	4803      	ldr	r0, [pc, #12]	@ (800284c <MX_TIM16_Init+0xec>)
 800283e:	f000 f92b 	bl	8002a98 <HAL_TIM_MspPostInit>

}
 8002842:	bf00      	nop
 8002844:	3750      	adds	r7, #80	@ 0x50
 8002846:	46bd      	mov	sp, r7
 8002848:	bd80      	pop	{r7, pc}
 800284a:	bf00      	nop
 800284c:	20000574 	.word	0x20000574
 8002850:	40014400 	.word	0x40014400

08002854 <HAL_TIM_PWM_MspInit>:

void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef* tim_pwmHandle)
{
 8002854:	b580      	push	{r7, lr}
 8002856:	b084      	sub	sp, #16
 8002858:	af00      	add	r7, sp, #0
 800285a:	6078      	str	r0, [r7, #4]

  if(tim_pwmHandle->Instance==TIM2)
 800285c:	687b      	ldr	r3, [r7, #4]
 800285e:	681b      	ldr	r3, [r3, #0]
 8002860:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002864:	d113      	bne.n	800288e <HAL_TIM_PWM_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8002866:	4b0c      	ldr	r3, [pc, #48]	@ (8002898 <HAL_TIM_PWM_MspInit+0x44>)
 8002868:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800286a:	4a0b      	ldr	r2, [pc, #44]	@ (8002898 <HAL_TIM_PWM_MspInit+0x44>)
 800286c:	f043 0301 	orr.w	r3, r3, #1
 8002870:	6593      	str	r3, [r2, #88]	@ 0x58
 8002872:	4b09      	ldr	r3, [pc, #36]	@ (8002898 <HAL_TIM_PWM_MspInit+0x44>)
 8002874:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002876:	f003 0301 	and.w	r3, r3, #1
 800287a:	60fb      	str	r3, [r7, #12]
 800287c:	68fb      	ldr	r3, [r7, #12]

    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 5, 0);
 800287e:	2200      	movs	r2, #0
 8002880:	2105      	movs	r1, #5
 8002882:	201c      	movs	r0, #28
 8002884:	f000 ff9e 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8002888:	201c      	movs	r0, #28
 800288a:	f000 ffb5 	bl	80037f8 <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN TIM2_MspInit 1 */

  /* USER CODE END TIM2_MspInit 1 */
  }
}
 800288e:	bf00      	nop
 8002890:	3710      	adds	r7, #16
 8002892:	46bd      	mov	sp, r7
 8002894:	bd80      	pop	{r7, pc}
 8002896:	bf00      	nop
 8002898:	40021000 	.word	0x40021000

0800289c <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 800289c:	b580      	push	{r7, lr}
 800289e:	b08c      	sub	sp, #48	@ 0x30
 80028a0:	af00      	add	r7, sp, #0
 80028a2:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80028a4:	f107 031c 	add.w	r3, r7, #28
 80028a8:	2200      	movs	r2, #0
 80028aa:	601a      	str	r2, [r3, #0]
 80028ac:	605a      	str	r2, [r3, #4]
 80028ae:	609a      	str	r2, [r3, #8]
 80028b0:	60da      	str	r2, [r3, #12]
 80028b2:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM3)
 80028b4:	687b      	ldr	r3, [r7, #4]
 80028b6:	681b      	ldr	r3, [r3, #0]
 80028b8:	4a51      	ldr	r2, [pc, #324]	@ (8002a00 <HAL_TIM_Encoder_MspInit+0x164>)
 80028ba:	4293      	cmp	r3, r2
 80028bc:	d131      	bne.n	8002922 <HAL_TIM_Encoder_MspInit+0x86>
  {
  /* USER CODE BEGIN TIM3_MspInit 0 */

  /* USER CODE END TIM3_MspInit 0 */
    /* TIM3 clock enable */
    __HAL_RCC_TIM3_CLK_ENABLE();
 80028be:	4b51      	ldr	r3, [pc, #324]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 80028c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028c2:	4a50      	ldr	r2, [pc, #320]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 80028c4:	f043 0302 	orr.w	r3, r3, #2
 80028c8:	6593      	str	r3, [r2, #88]	@ 0x58
 80028ca:	4b4e      	ldr	r3, [pc, #312]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 80028cc:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80028ce:	f003 0302 	and.w	r3, r3, #2
 80028d2:	61bb      	str	r3, [r7, #24]
 80028d4:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 80028d6:	4b4b      	ldr	r3, [pc, #300]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 80028d8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028da:	4a4a      	ldr	r2, [pc, #296]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 80028dc:	f043 0301 	orr.w	r3, r3, #1
 80028e0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80028e2:	4b48      	ldr	r3, [pc, #288]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 80028e4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80028e6:	f003 0301 	and.w	r3, r3, #1
 80028ea:	617b      	str	r3, [r7, #20]
 80028ec:	697b      	ldr	r3, [r7, #20]
    /**TIM3 GPIO Configuration
    PA4     ------> TIM3_CH2
    PA6     ------> TIM3_CH1
    */
    GPIO_InitStruct.Pin = ENC_PA_R_Pin|ENC_PB_R_Pin;
 80028ee:	2350      	movs	r3, #80	@ 0x50
 80028f0:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80028f2:	2302      	movs	r3, #2
 80028f4:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80028f6:	2300      	movs	r3, #0
 80028f8:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80028fa:	2300      	movs	r3, #0
 80028fc:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM3;
 80028fe:	2302      	movs	r3, #2
 8002900:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002902:	f107 031c 	add.w	r3, r7, #28
 8002906:	4619      	mov	r1, r3
 8002908:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800290c:	f001 f99e 	bl	8003c4c <HAL_GPIO_Init>

    /* TIM3 interrupt Init */
    HAL_NVIC_SetPriority(TIM3_IRQn, 5, 0);
 8002910:	2200      	movs	r2, #0
 8002912:	2105      	movs	r1, #5
 8002914:	201d      	movs	r0, #29
 8002916:	f000 ff55 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM3_IRQn);
 800291a:	201d      	movs	r0, #29
 800291c:	f000 ff6c 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
  /* USER CODE BEGIN TIM8_MspInit 1 */

  /* USER CODE END TIM8_MspInit 1 */
  }
}
 8002920:	e069      	b.n	80029f6 <HAL_TIM_Encoder_MspInit+0x15a>
  else if(tim_encoderHandle->Instance==TIM8)
 8002922:	687b      	ldr	r3, [r7, #4]
 8002924:	681b      	ldr	r3, [r3, #0]
 8002926:	4a38      	ldr	r2, [pc, #224]	@ (8002a08 <HAL_TIM_Encoder_MspInit+0x16c>)
 8002928:	4293      	cmp	r3, r2
 800292a:	d164      	bne.n	80029f6 <HAL_TIM_Encoder_MspInit+0x15a>
    __HAL_RCC_TIM8_CLK_ENABLE();
 800292c:	4b35      	ldr	r3, [pc, #212]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 800292e:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002930:	4a34      	ldr	r2, [pc, #208]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 8002932:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002936:	6613      	str	r3, [r2, #96]	@ 0x60
 8002938:	4b32      	ldr	r3, [pc, #200]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 800293a:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800293c:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8002940:	613b      	str	r3, [r7, #16]
 8002942:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002944:	4b2f      	ldr	r3, [pc, #188]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 8002946:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002948:	4a2e      	ldr	r2, [pc, #184]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 800294a:	f043 0304 	orr.w	r3, r3, #4
 800294e:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002950:	4b2c      	ldr	r3, [pc, #176]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 8002952:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002954:	f003 0304 	and.w	r3, r3, #4
 8002958:	60fb      	str	r3, [r7, #12]
 800295a:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 800295c:	4b29      	ldr	r3, [pc, #164]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 800295e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002960:	4a28      	ldr	r2, [pc, #160]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 8002962:	f043 0302 	orr.w	r3, r3, #2
 8002966:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002968:	4b26      	ldr	r3, [pc, #152]	@ (8002a04 <HAL_TIM_Encoder_MspInit+0x168>)
 800296a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800296c:	f003 0302 	and.w	r3, r3, #2
 8002970:	60bb      	str	r3, [r7, #8]
 8002972:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = ENC_PA_L_Pin;
 8002974:	2340      	movs	r3, #64	@ 0x40
 8002976:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002978:	2302      	movs	r3, #2
 800297a:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800297c:	2300      	movs	r3, #0
 800297e:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002980:	2300      	movs	r3, #0
 8002982:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF4_TIM8;
 8002984:	2304      	movs	r3, #4
 8002986:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC_PA_L_GPIO_Port, &GPIO_InitStruct);
 8002988:	f107 031c 	add.w	r3, r7, #28
 800298c:	4619      	mov	r1, r3
 800298e:	481f      	ldr	r0, [pc, #124]	@ (8002a0c <HAL_TIM_Encoder_MspInit+0x170>)
 8002990:	f001 f95c 	bl	8003c4c <HAL_GPIO_Init>
    GPIO_InitStruct.Pin = ENC_PB_L_Pin;
 8002994:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002998:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800299a:	2302      	movs	r3, #2
 800299c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 800299e:	2300      	movs	r3, #0
 80029a0:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80029a2:	2300      	movs	r3, #0
 80029a4:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM8;
 80029a6:	230a      	movs	r3, #10
 80029a8:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(ENC_PB_L_GPIO_Port, &GPIO_InitStruct);
 80029aa:	f107 031c 	add.w	r3, r7, #28
 80029ae:	4619      	mov	r1, r3
 80029b0:	4817      	ldr	r0, [pc, #92]	@ (8002a10 <HAL_TIM_Encoder_MspInit+0x174>)
 80029b2:	f001 f94b 	bl	8003c4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(TIM8_BRK_IRQn, 5, 0);
 80029b6:	2200      	movs	r2, #0
 80029b8:	2105      	movs	r1, #5
 80029ba:	202b      	movs	r0, #43	@ 0x2b
 80029bc:	f000 ff02 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_BRK_IRQn);
 80029c0:	202b      	movs	r0, #43	@ 0x2b
 80029c2:	f000 ff19 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_UP_IRQn, 5, 0);
 80029c6:	2200      	movs	r2, #0
 80029c8:	2105      	movs	r1, #5
 80029ca:	202c      	movs	r0, #44	@ 0x2c
 80029cc:	f000 fefa 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_UP_IRQn);
 80029d0:	202c      	movs	r0, #44	@ 0x2c
 80029d2:	f000 ff11 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_TRG_COM_IRQn, 5, 0);
 80029d6:	2200      	movs	r2, #0
 80029d8:	2105      	movs	r1, #5
 80029da:	202d      	movs	r0, #45	@ 0x2d
 80029dc:	f000 fef2 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_TRG_COM_IRQn);
 80029e0:	202d      	movs	r0, #45	@ 0x2d
 80029e2:	f000 ff09 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_SetPriority(TIM8_CC_IRQn, 5, 0);
 80029e6:	2200      	movs	r2, #0
 80029e8:	2105      	movs	r1, #5
 80029ea:	202e      	movs	r0, #46	@ 0x2e
 80029ec:	f000 feea 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM8_CC_IRQn);
 80029f0:	202e      	movs	r0, #46	@ 0x2e
 80029f2:	f000 ff01 	bl	80037f8 <HAL_NVIC_EnableIRQ>
}
 80029f6:	bf00      	nop
 80029f8:	3730      	adds	r7, #48	@ 0x30
 80029fa:	46bd      	mov	sp, r7
 80029fc:	bd80      	pop	{r7, pc}
 80029fe:	bf00      	nop
 8002a00:	40000400 	.word	0x40000400
 8002a04:	40021000 	.word	0x40021000
 8002a08:	40013400 	.word	0x40013400
 8002a0c:	48000800 	.word	0x48000800
 8002a10:	48000400 	.word	0x48000400

08002a14 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8002a14:	b580      	push	{r7, lr}
 8002a16:	b084      	sub	sp, #16
 8002a18:	af00      	add	r7, sp, #0
 8002a1a:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM7)
 8002a1c:	687b      	ldr	r3, [r7, #4]
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	4a1a      	ldr	r2, [pc, #104]	@ (8002a8c <HAL_TIM_Base_MspInit+0x78>)
 8002a22:	4293      	cmp	r3, r2
 8002a24:	d114      	bne.n	8002a50 <HAL_TIM_Base_MspInit+0x3c>
  {
  /* USER CODE BEGIN TIM7_MspInit 0 */

  /* USER CODE END TIM7_MspInit 0 */
    /* TIM7 clock enable */
    __HAL_RCC_TIM7_CLK_ENABLE();
 8002a26:	4b1a      	ldr	r3, [pc, #104]	@ (8002a90 <HAL_TIM_Base_MspInit+0x7c>)
 8002a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a2a:	4a19      	ldr	r2, [pc, #100]	@ (8002a90 <HAL_TIM_Base_MspInit+0x7c>)
 8002a2c:	f043 0320 	orr.w	r3, r3, #32
 8002a30:	6593      	str	r3, [r2, #88]	@ 0x58
 8002a32:	4b17      	ldr	r3, [pc, #92]	@ (8002a90 <HAL_TIM_Base_MspInit+0x7c>)
 8002a34:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002a36:	f003 0320 	and.w	r3, r3, #32
 8002a3a:	60fb      	str	r3, [r7, #12]
 8002a3c:	68fb      	ldr	r3, [r7, #12]

    /* TIM7 interrupt Init */
    HAL_NVIC_SetPriority(TIM7_IRQn, 5, 0);
 8002a3e:	2200      	movs	r2, #0
 8002a40:	2105      	movs	r1, #5
 8002a42:	2037      	movs	r0, #55	@ 0x37
 8002a44:	f000 febe 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM7_IRQn);
 8002a48:	2037      	movs	r0, #55	@ 0x37
 8002a4a:	f000 fed5 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
  /* USER CODE BEGIN TIM16_MspInit 1 */

  /* USER CODE END TIM16_MspInit 1 */
  }
}
 8002a4e:	e018      	b.n	8002a82 <HAL_TIM_Base_MspInit+0x6e>
  else if(tim_baseHandle->Instance==TIM16)
 8002a50:	687b      	ldr	r3, [r7, #4]
 8002a52:	681b      	ldr	r3, [r3, #0]
 8002a54:	4a0f      	ldr	r2, [pc, #60]	@ (8002a94 <HAL_TIM_Base_MspInit+0x80>)
 8002a56:	4293      	cmp	r3, r2
 8002a58:	d113      	bne.n	8002a82 <HAL_TIM_Base_MspInit+0x6e>
    __HAL_RCC_TIM16_CLK_ENABLE();
 8002a5a:	4b0d      	ldr	r3, [pc, #52]	@ (8002a90 <HAL_TIM_Base_MspInit+0x7c>)
 8002a5c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a5e:	4a0c      	ldr	r2, [pc, #48]	@ (8002a90 <HAL_TIM_Base_MspInit+0x7c>)
 8002a60:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002a64:	6613      	str	r3, [r2, #96]	@ 0x60
 8002a66:	4b0a      	ldr	r3, [pc, #40]	@ (8002a90 <HAL_TIM_Base_MspInit+0x7c>)
 8002a68:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8002a6a:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002a6e:	60bb      	str	r3, [r7, #8]
 8002a70:	68bb      	ldr	r3, [r7, #8]
    HAL_NVIC_SetPriority(TIM1_UP_TIM16_IRQn, 5, 0);
 8002a72:	2200      	movs	r2, #0
 8002a74:	2105      	movs	r1, #5
 8002a76:	2019      	movs	r0, #25
 8002a78:	f000 fea4 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM1_UP_TIM16_IRQn);
 8002a7c:	2019      	movs	r0, #25
 8002a7e:	f000 febb 	bl	80037f8 <HAL_NVIC_EnableIRQ>
}
 8002a82:	bf00      	nop
 8002a84:	3710      	adds	r7, #16
 8002a86:	46bd      	mov	sp, r7
 8002a88:	bd80      	pop	{r7, pc}
 8002a8a:	bf00      	nop
 8002a8c:	40001400 	.word	0x40001400
 8002a90:	40021000 	.word	0x40021000
 8002a94:	40014400 	.word	0x40014400

08002a98 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8002a98:	b580      	push	{r7, lr}
 8002a9a:	b08a      	sub	sp, #40	@ 0x28
 8002a9c:	af00      	add	r7, sp, #0
 8002a9e:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002aa0:	f107 0314 	add.w	r3, r7, #20
 8002aa4:	2200      	movs	r2, #0
 8002aa6:	601a      	str	r2, [r3, #0]
 8002aa8:	605a      	str	r2, [r3, #4]
 8002aaa:	609a      	str	r2, [r3, #8]
 8002aac:	60da      	str	r2, [r3, #12]
 8002aae:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8002ab0:	687b      	ldr	r3, [r7, #4]
 8002ab2:	681b      	ldr	r3, [r3, #0]
 8002ab4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002ab8:	d14b      	bne.n	8002b52 <HAL_TIM_MspPostInit+0xba>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002aba:	4b38      	ldr	r3, [pc, #224]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002abc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002abe:	4a37      	ldr	r2, [pc, #220]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002ac0:	f043 0301 	orr.w	r3, r3, #1
 8002ac4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ac6:	4b35      	ldr	r3, [pc, #212]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002ac8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002aca:	f003 0301 	and.w	r3, r3, #1
 8002ace:	613b      	str	r3, [r7, #16]
 8002ad0:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ad2:	4b32      	ldr	r3, [pc, #200]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002ad4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ad6:	4a31      	ldr	r2, [pc, #196]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002ad8:	f043 0302 	orr.w	r3, r3, #2
 8002adc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ade:	4b2f      	ldr	r3, [pc, #188]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002ae0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ae2:	f003 0302 	and.w	r3, r3, #2
 8002ae6:	60fb      	str	r3, [r7, #12]
 8002ae8:	68fb      	ldr	r3, [r7, #12]
    PA5     ------> TIM2_CH1
    PA9     ------> TIM2_CH3
    PA10     ------> TIM2_CH4
    PB3     ------> TIM2_CH2
    */
    GPIO_InitStruct.Pin = FWD_L_Pin;
 8002aea:	2320      	movs	r3, #32
 8002aec:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002aee:	2302      	movs	r3, #2
 8002af0:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002af2:	2300      	movs	r3, #0
 8002af4:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002af6:	2300      	movs	r3, #0
 8002af8:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002afa:	2301      	movs	r3, #1
 8002afc:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(FWD_L_GPIO_Port, &GPIO_InitStruct);
 8002afe:	f107 0314 	add.w	r3, r7, #20
 8002b02:	4619      	mov	r1, r3
 8002b04:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b08:	f001 f8a0 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = FWD_R_Pin|REV_R_Pin;
 8002b0c:	f44f 63c0 	mov.w	r3, #1536	@ 0x600
 8002b10:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b12:	2302      	movs	r3, #2
 8002b14:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b16:	2300      	movs	r3, #0
 8002b18:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b1a:	2300      	movs	r3, #0
 8002b1c:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8002b1e:	230a      	movs	r3, #10
 8002b20:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002b22:	f107 0314 	add.w	r3, r7, #20
 8002b26:	4619      	mov	r1, r3
 8002b28:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002b2c:	f001 f88e 	bl	8003c4c <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = REV_L_Pin;
 8002b30:	2308      	movs	r3, #8
 8002b32:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b34:	2302      	movs	r3, #2
 8002b36:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b38:	2300      	movs	r3, #0
 8002b3a:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b3c:	2300      	movs	r3, #0
 8002b3e:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8002b40:	2301      	movs	r3, #1
 8002b42:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(REV_L_GPIO_Port, &GPIO_InitStruct);
 8002b44:	f107 0314 	add.w	r3, r7, #20
 8002b48:	4619      	mov	r1, r3
 8002b4a:	4815      	ldr	r0, [pc, #84]	@ (8002ba0 <HAL_TIM_MspPostInit+0x108>)
 8002b4c:	f001 f87e 	bl	8003c4c <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM16_MspPostInit 1 */

  /* USER CODE END TIM16_MspPostInit 1 */
  }

}
 8002b50:	e020      	b.n	8002b94 <HAL_TIM_MspPostInit+0xfc>
  else if(timHandle->Instance==TIM16)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	681b      	ldr	r3, [r3, #0]
 8002b56:	4a13      	ldr	r2, [pc, #76]	@ (8002ba4 <HAL_TIM_MspPostInit+0x10c>)
 8002b58:	4293      	cmp	r3, r2
 8002b5a:	d11b      	bne.n	8002b94 <HAL_TIM_MspPostInit+0xfc>
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002b5c:	4b0f      	ldr	r3, [pc, #60]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002b5e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b60:	4a0e      	ldr	r2, [pc, #56]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002b62:	f043 0302 	orr.w	r3, r3, #2
 8002b66:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002b68:	4b0c      	ldr	r3, [pc, #48]	@ (8002b9c <HAL_TIM_MspPostInit+0x104>)
 8002b6a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002b6c:	f003 0302 	and.w	r3, r3, #2
 8002b70:	60bb      	str	r3, [r7, #8]
 8002b72:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = Buzzer_Pin;
 8002b74:	2310      	movs	r3, #16
 8002b76:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002b78:	2302      	movs	r3, #2
 8002b7a:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002b7c:	2300      	movs	r3, #0
 8002b7e:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002b80:	2300      	movs	r3, #0
 8002b82:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM16;
 8002b84:	2301      	movs	r3, #1
 8002b86:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(Buzzer_GPIO_Port, &GPIO_InitStruct);
 8002b88:	f107 0314 	add.w	r3, r7, #20
 8002b8c:	4619      	mov	r1, r3
 8002b8e:	4804      	ldr	r0, [pc, #16]	@ (8002ba0 <HAL_TIM_MspPostInit+0x108>)
 8002b90:	f001 f85c 	bl	8003c4c <HAL_GPIO_Init>
}
 8002b94:	bf00      	nop
 8002b96:	3728      	adds	r7, #40	@ 0x28
 8002b98:	46bd      	mov	sp, r7
 8002b9a:	bd80      	pop	{r7, pc}
 8002b9c:	40021000 	.word	0x40021000
 8002ba0:	48000400 	.word	0x48000400
 8002ba4:	40014400 	.word	0x40014400

08002ba8 <MX_UART4_Init>:
UART_HandleTypeDef huart2;
UART_HandleTypeDef huart3;

/* UART4 init function */
void MX_UART4_Init(void)
{
 8002ba8:	b580      	push	{r7, lr}
 8002baa:	af00      	add	r7, sp, #0
  /* USER CODE END UART4_Init 0 */

  /* USER CODE BEGIN UART4_Init 1 */

  /* USER CODE END UART4_Init 1 */
  huart4.Instance = UART4;
 8002bac:	4b22      	ldr	r3, [pc, #136]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bae:	4a23      	ldr	r2, [pc, #140]	@ (8002c3c <MX_UART4_Init+0x94>)
 8002bb0:	601a      	str	r2, [r3, #0]
  huart4.Init.BaudRate = 115200;
 8002bb2:	4b21      	ldr	r3, [pc, #132]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bb4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002bb8:	605a      	str	r2, [r3, #4]
  huart4.Init.WordLength = UART_WORDLENGTH_8B;
 8002bba:	4b1f      	ldr	r3, [pc, #124]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bbc:	2200      	movs	r2, #0
 8002bbe:	609a      	str	r2, [r3, #8]
  huart4.Init.StopBits = UART_STOPBITS_1;
 8002bc0:	4b1d      	ldr	r3, [pc, #116]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bc2:	2200      	movs	r2, #0
 8002bc4:	60da      	str	r2, [r3, #12]
  huart4.Init.Parity = UART_PARITY_NONE;
 8002bc6:	4b1c      	ldr	r3, [pc, #112]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bc8:	2200      	movs	r2, #0
 8002bca:	611a      	str	r2, [r3, #16]
  huart4.Init.Mode = UART_MODE_TX_RX;
 8002bcc:	4b1a      	ldr	r3, [pc, #104]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bce:	220c      	movs	r2, #12
 8002bd0:	615a      	str	r2, [r3, #20]
  huart4.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002bd2:	4b19      	ldr	r3, [pc, #100]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bd4:	2200      	movs	r2, #0
 8002bd6:	619a      	str	r2, [r3, #24]
  huart4.Init.OverSampling = UART_OVERSAMPLING_16;
 8002bd8:	4b17      	ldr	r3, [pc, #92]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bda:	2200      	movs	r2, #0
 8002bdc:	61da      	str	r2, [r3, #28]
  huart4.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002bde:	4b16      	ldr	r3, [pc, #88]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002be0:	2200      	movs	r2, #0
 8002be2:	621a      	str	r2, [r3, #32]
  huart4.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002be4:	4b14      	ldr	r3, [pc, #80]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002be6:	2200      	movs	r2, #0
 8002be8:	625a      	str	r2, [r3, #36]	@ 0x24
  huart4.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002bea:	4b13      	ldr	r3, [pc, #76]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bec:	2200      	movs	r2, #0
 8002bee:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart4) != HAL_OK)
 8002bf0:	4811      	ldr	r0, [pc, #68]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002bf2:	f004 fe31 	bl	8007858 <HAL_UART_Init>
 8002bf6:	4603      	mov	r3, r0
 8002bf8:	2b00      	cmp	r3, #0
 8002bfa:	d001      	beq.n	8002c00 <MX_UART4_Init+0x58>
  {
    Error_Handler();
 8002bfc:	f7fe fd16 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart4, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c00:	2100      	movs	r1, #0
 8002c02:	480d      	ldr	r0, [pc, #52]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002c04:	f005 ffe7 	bl	8008bd6 <HAL_UARTEx_SetTxFifoThreshold>
 8002c08:	4603      	mov	r3, r0
 8002c0a:	2b00      	cmp	r3, #0
 8002c0c:	d001      	beq.n	8002c12 <MX_UART4_Init+0x6a>
  {
    Error_Handler();
 8002c0e:	f7fe fd0d 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart4, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c12:	2100      	movs	r1, #0
 8002c14:	4808      	ldr	r0, [pc, #32]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002c16:	f006 f81c 	bl	8008c52 <HAL_UARTEx_SetRxFifoThreshold>
 8002c1a:	4603      	mov	r3, r0
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d001      	beq.n	8002c24 <MX_UART4_Init+0x7c>
  {
    Error_Handler();
 8002c20:	f7fe fd04 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart4) != HAL_OK)
 8002c24:	4804      	ldr	r0, [pc, #16]	@ (8002c38 <MX_UART4_Init+0x90>)
 8002c26:	f005 ff9d 	bl	8008b64 <HAL_UARTEx_DisableFifoMode>
 8002c2a:	4603      	mov	r3, r0
 8002c2c:	2b00      	cmp	r3, #0
 8002c2e:	d001      	beq.n	8002c34 <MX_UART4_Init+0x8c>
  {
    Error_Handler();
 8002c30:	f7fe fcfc 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN UART4_Init 2 */

  /* USER CODE END UART4_Init 2 */

}
 8002c34:	bf00      	nop
 8002c36:	bd80      	pop	{r7, pc}
 8002c38:	200005c0 	.word	0x200005c0
 8002c3c:	40004c00 	.word	0x40004c00

08002c40 <MX_USART2_UART_Init>:
/* USART2 init function */

void MX_USART2_UART_Init(void)
{
 8002c40:	b580      	push	{r7, lr}
 8002c42:	af00      	add	r7, sp, #0
  /* USER CODE END USART2_Init 0 */

  /* USER CODE BEGIN USART2_Init 1 */

  /* USER CODE END USART2_Init 1 */
  huart2.Instance = USART2;
 8002c44:	4b22      	ldr	r3, [pc, #136]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c46:	4a23      	ldr	r2, [pc, #140]	@ (8002cd4 <MX_USART2_UART_Init+0x94>)
 8002c48:	601a      	str	r2, [r3, #0]
  huart2.Init.BaudRate = 115200;
 8002c4a:	4b21      	ldr	r3, [pc, #132]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c4c:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002c50:	605a      	str	r2, [r3, #4]
  huart2.Init.WordLength = UART_WORDLENGTH_8B;
 8002c52:	4b1f      	ldr	r3, [pc, #124]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c54:	2200      	movs	r2, #0
 8002c56:	609a      	str	r2, [r3, #8]
  huart2.Init.StopBits = UART_STOPBITS_1;
 8002c58:	4b1d      	ldr	r3, [pc, #116]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c5a:	2200      	movs	r2, #0
 8002c5c:	60da      	str	r2, [r3, #12]
  huart2.Init.Parity = UART_PARITY_NONE;
 8002c5e:	4b1c      	ldr	r3, [pc, #112]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c60:	2200      	movs	r2, #0
 8002c62:	611a      	str	r2, [r3, #16]
  huart2.Init.Mode = UART_MODE_TX_RX;
 8002c64:	4b1a      	ldr	r3, [pc, #104]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c66:	220c      	movs	r2, #12
 8002c68:	615a      	str	r2, [r3, #20]
  huart2.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002c6a:	4b19      	ldr	r3, [pc, #100]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c6c:	2200      	movs	r2, #0
 8002c6e:	619a      	str	r2, [r3, #24]
  huart2.Init.OverSampling = UART_OVERSAMPLING_16;
 8002c70:	4b17      	ldr	r3, [pc, #92]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c72:	2200      	movs	r2, #0
 8002c74:	61da      	str	r2, [r3, #28]
  huart2.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002c76:	4b16      	ldr	r3, [pc, #88]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c78:	2200      	movs	r2, #0
 8002c7a:	621a      	str	r2, [r3, #32]
  huart2.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002c7c:	4b14      	ldr	r3, [pc, #80]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c7e:	2200      	movs	r2, #0
 8002c80:	625a      	str	r2, [r3, #36]	@ 0x24
  huart2.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002c82:	4b13      	ldr	r3, [pc, #76]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c84:	2200      	movs	r2, #0
 8002c86:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart2) != HAL_OK)
 8002c88:	4811      	ldr	r0, [pc, #68]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c8a:	f004 fde5 	bl	8007858 <HAL_UART_Init>
 8002c8e:	4603      	mov	r3, r0
 8002c90:	2b00      	cmp	r3, #0
 8002c92:	d001      	beq.n	8002c98 <MX_USART2_UART_Init+0x58>
  {
    Error_Handler();
 8002c94:	f7fe fcca 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart2, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002c98:	2100      	movs	r1, #0
 8002c9a:	480d      	ldr	r0, [pc, #52]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002c9c:	f005 ff9b 	bl	8008bd6 <HAL_UARTEx_SetTxFifoThreshold>
 8002ca0:	4603      	mov	r3, r0
 8002ca2:	2b00      	cmp	r3, #0
 8002ca4:	d001      	beq.n	8002caa <MX_USART2_UART_Init+0x6a>
  {
    Error_Handler();
 8002ca6:	f7fe fcc1 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart2, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002caa:	2100      	movs	r1, #0
 8002cac:	4808      	ldr	r0, [pc, #32]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002cae:	f005 ffd0 	bl	8008c52 <HAL_UARTEx_SetRxFifoThreshold>
 8002cb2:	4603      	mov	r3, r0
 8002cb4:	2b00      	cmp	r3, #0
 8002cb6:	d001      	beq.n	8002cbc <MX_USART2_UART_Init+0x7c>
  {
    Error_Handler();
 8002cb8:	f7fe fcb8 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart2) != HAL_OK)
 8002cbc:	4804      	ldr	r0, [pc, #16]	@ (8002cd0 <MX_USART2_UART_Init+0x90>)
 8002cbe:	f005 ff51 	bl	8008b64 <HAL_UARTEx_DisableFifoMode>
 8002cc2:	4603      	mov	r3, r0
 8002cc4:	2b00      	cmp	r3, #0
 8002cc6:	d001      	beq.n	8002ccc <MX_USART2_UART_Init+0x8c>
  {
    Error_Handler();
 8002cc8:	f7fe fcb0 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART2_Init 2 */

  /* USER CODE END USART2_Init 2 */

}
 8002ccc:	bf00      	nop
 8002cce:	bd80      	pop	{r7, pc}
 8002cd0:	20000654 	.word	0x20000654
 8002cd4:	40004400 	.word	0x40004400

08002cd8 <MX_USART3_UART_Init>:
/* USART3 init function */

void MX_USART3_UART_Init(void)
{
 8002cd8:	b580      	push	{r7, lr}
 8002cda:	af00      	add	r7, sp, #0
  /* USER CODE END USART3_Init 0 */

  /* USER CODE BEGIN USART3_Init 1 */

  /* USER CODE END USART3_Init 1 */
  huart3.Instance = USART3;
 8002cdc:	4b22      	ldr	r3, [pc, #136]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002cde:	4a23      	ldr	r2, [pc, #140]	@ (8002d6c <MX_USART3_UART_Init+0x94>)
 8002ce0:	601a      	str	r2, [r3, #0]
  huart3.Init.BaudRate = 115200;
 8002ce2:	4b21      	ldr	r3, [pc, #132]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002ce4:	f44f 32e1 	mov.w	r2, #115200	@ 0x1c200
 8002ce8:	605a      	str	r2, [r3, #4]
  huart3.Init.WordLength = UART_WORDLENGTH_8B;
 8002cea:	4b1f      	ldr	r3, [pc, #124]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002cec:	2200      	movs	r2, #0
 8002cee:	609a      	str	r2, [r3, #8]
  huart3.Init.StopBits = UART_STOPBITS_1;
 8002cf0:	4b1d      	ldr	r3, [pc, #116]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002cf2:	2200      	movs	r2, #0
 8002cf4:	60da      	str	r2, [r3, #12]
  huart3.Init.Parity = UART_PARITY_NONE;
 8002cf6:	4b1c      	ldr	r3, [pc, #112]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002cf8:	2200      	movs	r2, #0
 8002cfa:	611a      	str	r2, [r3, #16]
  huart3.Init.Mode = UART_MODE_TX_RX;
 8002cfc:	4b1a      	ldr	r3, [pc, #104]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002cfe:	220c      	movs	r2, #12
 8002d00:	615a      	str	r2, [r3, #20]
  huart3.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8002d02:	4b19      	ldr	r3, [pc, #100]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d04:	2200      	movs	r2, #0
 8002d06:	619a      	str	r2, [r3, #24]
  huart3.Init.OverSampling = UART_OVERSAMPLING_16;
 8002d08:	4b17      	ldr	r3, [pc, #92]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d0a:	2200      	movs	r2, #0
 8002d0c:	61da      	str	r2, [r3, #28]
  huart3.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8002d0e:	4b16      	ldr	r3, [pc, #88]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d10:	2200      	movs	r2, #0
 8002d12:	621a      	str	r2, [r3, #32]
  huart3.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8002d14:	4b14      	ldr	r3, [pc, #80]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d16:	2200      	movs	r2, #0
 8002d18:	625a      	str	r2, [r3, #36]	@ 0x24
  huart3.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8002d1a:	4b13      	ldr	r3, [pc, #76]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d1c:	2200      	movs	r2, #0
 8002d1e:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&huart3) != HAL_OK)
 8002d20:	4811      	ldr	r0, [pc, #68]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d22:	f004 fd99 	bl	8007858 <HAL_UART_Init>
 8002d26:	4603      	mov	r3, r0
 8002d28:	2b00      	cmp	r3, #0
 8002d2a:	d001      	beq.n	8002d30 <MX_USART3_UART_Init+0x58>
  {
    Error_Handler();
 8002d2c:	f7fe fc7e 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&huart3, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d30:	2100      	movs	r1, #0
 8002d32:	480d      	ldr	r0, [pc, #52]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d34:	f005 ff4f 	bl	8008bd6 <HAL_UARTEx_SetTxFifoThreshold>
 8002d38:	4603      	mov	r3, r0
 8002d3a:	2b00      	cmp	r3, #0
 8002d3c:	d001      	beq.n	8002d42 <MX_USART3_UART_Init+0x6a>
  {
    Error_Handler();
 8002d3e:	f7fe fc75 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&huart3, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8002d42:	2100      	movs	r1, #0
 8002d44:	4808      	ldr	r0, [pc, #32]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d46:	f005 ff84 	bl	8008c52 <HAL_UARTEx_SetRxFifoThreshold>
 8002d4a:	4603      	mov	r3, r0
 8002d4c:	2b00      	cmp	r3, #0
 8002d4e:	d001      	beq.n	8002d54 <MX_USART3_UART_Init+0x7c>
  {
    Error_Handler();
 8002d50:	f7fe fc6c 	bl	800162c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&huart3) != HAL_OK)
 8002d54:	4804      	ldr	r0, [pc, #16]	@ (8002d68 <MX_USART3_UART_Init+0x90>)
 8002d56:	f005 ff05 	bl	8008b64 <HAL_UARTEx_DisableFifoMode>
 8002d5a:	4603      	mov	r3, r0
 8002d5c:	2b00      	cmp	r3, #0
 8002d5e:	d001      	beq.n	8002d64 <MX_USART3_UART_Init+0x8c>
  {
    Error_Handler();
 8002d60:	f7fe fc64 	bl	800162c <Error_Handler>
  }
  /* USER CODE BEGIN USART3_Init 2 */

  /* USER CODE END USART3_Init 2 */

}
 8002d64:	bf00      	nop
 8002d66:	bd80      	pop	{r7, pc}
 8002d68:	200006e8 	.word	0x200006e8
 8002d6c:	40004800 	.word	0x40004800

08002d70 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8002d70:	b580      	push	{r7, lr}
 8002d72:	b09e      	sub	sp, #120	@ 0x78
 8002d74:	af00      	add	r7, sp, #0
 8002d76:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d78:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002d7c:	2200      	movs	r2, #0
 8002d7e:	601a      	str	r2, [r3, #0]
 8002d80:	605a      	str	r2, [r3, #4]
 8002d82:	609a      	str	r2, [r3, #8]
 8002d84:	60da      	str	r2, [r3, #12]
 8002d86:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002d88:	f107 0320 	add.w	r3, r7, #32
 8002d8c:	2244      	movs	r2, #68	@ 0x44
 8002d8e:	2100      	movs	r1, #0
 8002d90:	4618      	mov	r0, r3
 8002d92:	f008 fc9d 	bl	800b6d0 <memset>
  if(uartHandle->Instance==UART4)
 8002d96:	687b      	ldr	r3, [r7, #4]
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a68      	ldr	r2, [pc, #416]	@ (8002f3c <HAL_UART_MspInit+0x1cc>)
 8002d9c:	4293      	cmp	r3, r2
 8002d9e:	d13f      	bne.n	8002e20 <HAL_UART_MspInit+0xb0>

  /* USER CODE END UART4_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_UART4;
 8002da0:	2308      	movs	r3, #8
 8002da2:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Uart4ClockSelection = RCC_UART4CLKSOURCE_PCLK1;
 8002da4:	2300      	movs	r3, #0
 8002da6:	633b      	str	r3, [r7, #48]	@ 0x30
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002da8:	f107 0320 	add.w	r3, r7, #32
 8002dac:	4618      	mov	r0, r3
 8002dae:	f003 fa33 	bl	8006218 <HAL_RCCEx_PeriphCLKConfig>
 8002db2:	4603      	mov	r3, r0
 8002db4:	2b00      	cmp	r3, #0
 8002db6:	d001      	beq.n	8002dbc <HAL_UART_MspInit+0x4c>
    {
      Error_Handler();
 8002db8:	f7fe fc38 	bl	800162c <Error_Handler>
    }

    /* UART4 clock enable */
    __HAL_RCC_UART4_CLK_ENABLE();
 8002dbc:	4b60      	ldr	r3, [pc, #384]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002dbe:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dc0:	4a5f      	ldr	r2, [pc, #380]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002dc2:	f443 2300 	orr.w	r3, r3, #524288	@ 0x80000
 8002dc6:	6593      	str	r3, [r2, #88]	@ 0x58
 8002dc8:	4b5d      	ldr	r3, [pc, #372]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002dca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002dcc:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8002dd0:	61fb      	str	r3, [r7, #28]
 8002dd2:	69fb      	ldr	r3, [r7, #28]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8002dd4:	4b5a      	ldr	r3, [pc, #360]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002dd6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002dd8:	4a59      	ldr	r2, [pc, #356]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002dda:	f043 0304 	orr.w	r3, r3, #4
 8002dde:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002de0:	4b57      	ldr	r3, [pc, #348]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002de2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002de4:	f003 0304 	and.w	r3, r3, #4
 8002de8:	61bb      	str	r3, [r7, #24]
 8002dea:	69bb      	ldr	r3, [r7, #24]
    /**UART4 GPIO Configuration
    PC10     ------> UART4_TX
    PC11     ------> UART4_RX
    */
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002dec:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002df0:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002df2:	2302      	movs	r3, #2
 8002df4:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002df6:	2300      	movs	r3, #0
 8002df8:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002dfa:	2300      	movs	r3, #0
 8002dfc:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF5_UART4;
 8002dfe:	2305      	movs	r3, #5
 8002e00:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002e02:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002e06:	4619      	mov	r1, r3
 8002e08:	484e      	ldr	r0, [pc, #312]	@ (8002f44 <HAL_UART_MspInit+0x1d4>)
 8002e0a:	f000 ff1f 	bl	8003c4c <HAL_GPIO_Init>

    /* UART4 interrupt Init */
    HAL_NVIC_SetPriority(UART4_IRQn, 5, 0);
 8002e0e:	2200      	movs	r2, #0
 8002e10:	2105      	movs	r1, #5
 8002e12:	2034      	movs	r0, #52	@ 0x34
 8002e14:	f000 fcd6 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(UART4_IRQn);
 8002e18:	2034      	movs	r0, #52	@ 0x34
 8002e1a:	f000 fced 	bl	80037f8 <HAL_NVIC_EnableIRQ>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
  /* USER CODE BEGIN USART3_MspInit 1 */

  /* USER CODE END USART3_MspInit 1 */
  }
}
 8002e1e:	e088      	b.n	8002f32 <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART2)
 8002e20:	687b      	ldr	r3, [r7, #4]
 8002e22:	681b      	ldr	r3, [r3, #0]
 8002e24:	4a48      	ldr	r2, [pc, #288]	@ (8002f48 <HAL_UART_MspInit+0x1d8>)
 8002e26:	4293      	cmp	r3, r2
 8002e28:	d13f      	bne.n	8002eaa <HAL_UART_MspInit+0x13a>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART2;
 8002e2a:	2302      	movs	r3, #2
 8002e2c:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart2ClockSelection = RCC_USART2CLKSOURCE_PCLK1;
 8002e2e:	2300      	movs	r3, #0
 8002e30:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002e32:	f107 0320 	add.w	r3, r7, #32
 8002e36:	4618      	mov	r0, r3
 8002e38:	f003 f9ee 	bl	8006218 <HAL_RCCEx_PeriphCLKConfig>
 8002e3c:	4603      	mov	r3, r0
 8002e3e:	2b00      	cmp	r3, #0
 8002e40:	d001      	beq.n	8002e46 <HAL_UART_MspInit+0xd6>
      Error_Handler();
 8002e42:	f7fe fbf3 	bl	800162c <Error_Handler>
    __HAL_RCC_USART2_CLK_ENABLE();
 8002e46:	4b3e      	ldr	r3, [pc, #248]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002e48:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e4a:	4a3d      	ldr	r2, [pc, #244]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002e4c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8002e50:	6593      	str	r3, [r2, #88]	@ 0x58
 8002e52:	4b3b      	ldr	r3, [pc, #236]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002e56:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002e5a:	617b      	str	r3, [r7, #20]
 8002e5c:	697b      	ldr	r3, [r7, #20]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002e5e:	4b38      	ldr	r3, [pc, #224]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002e60:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e62:	4a37      	ldr	r2, [pc, #220]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002e64:	f043 0301 	orr.w	r3, r3, #1
 8002e68:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002e6a:	4b35      	ldr	r3, [pc, #212]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002e6c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002e6e:	f003 0301 	and.w	r3, r3, #1
 8002e72:	613b      	str	r3, [r7, #16]
 8002e74:	693b      	ldr	r3, [r7, #16]
    GPIO_InitStruct.Pin = GPIO_PIN_2|GPIO_PIN_3;
 8002e76:	230c      	movs	r3, #12
 8002e78:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002e7a:	2302      	movs	r3, #2
 8002e7c:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002e7e:	2300      	movs	r3, #0
 8002e80:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002e82:	2300      	movs	r3, #0
 8002e84:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART2;
 8002e86:	2307      	movs	r3, #7
 8002e88:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002e8a:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002e8e:	4619      	mov	r1, r3
 8002e90:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e94:	f000 feda 	bl	8003c4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART2_IRQn, 5, 0);
 8002e98:	2200      	movs	r2, #0
 8002e9a:	2105      	movs	r1, #5
 8002e9c:	2026      	movs	r0, #38	@ 0x26
 8002e9e:	f000 fc91 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART2_IRQn);
 8002ea2:	2026      	movs	r0, #38	@ 0x26
 8002ea4:	f000 fca8 	bl	80037f8 <HAL_NVIC_EnableIRQ>
}
 8002ea8:	e043      	b.n	8002f32 <HAL_UART_MspInit+0x1c2>
  else if(uartHandle->Instance==USART3)
 8002eaa:	687b      	ldr	r3, [r7, #4]
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	4a27      	ldr	r2, [pc, #156]	@ (8002f4c <HAL_UART_MspInit+0x1dc>)
 8002eb0:	4293      	cmp	r3, r2
 8002eb2:	d13e      	bne.n	8002f32 <HAL_UART_MspInit+0x1c2>
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_USART3;
 8002eb4:	2304      	movs	r3, #4
 8002eb6:	623b      	str	r3, [r7, #32]
    PeriphClkInit.Usart3ClockSelection = RCC_USART3CLKSOURCE_PCLK1;
 8002eb8:	2300      	movs	r3, #0
 8002eba:	62fb      	str	r3, [r7, #44]	@ 0x2c
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002ebc:	f107 0320 	add.w	r3, r7, #32
 8002ec0:	4618      	mov	r0, r3
 8002ec2:	f003 f9a9 	bl	8006218 <HAL_RCCEx_PeriphCLKConfig>
 8002ec6:	4603      	mov	r3, r0
 8002ec8:	2b00      	cmp	r3, #0
 8002eca:	d001      	beq.n	8002ed0 <HAL_UART_MspInit+0x160>
      Error_Handler();
 8002ecc:	f7fe fbae 	bl	800162c <Error_Handler>
    __HAL_RCC_USART3_CLK_ENABLE();
 8002ed0:	4b1b      	ldr	r3, [pc, #108]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002ed2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ed4:	4a1a      	ldr	r2, [pc, #104]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002ed6:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002eda:	6593      	str	r3, [r2, #88]	@ 0x58
 8002edc:	4b18      	ldr	r3, [pc, #96]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002ede:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8002ee0:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 8002ee4:	60fb      	str	r3, [r7, #12]
 8002ee6:	68fb      	ldr	r3, [r7, #12]
    __HAL_RCC_GPIOB_CLK_ENABLE();
 8002ee8:	4b15      	ldr	r3, [pc, #84]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002eea:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002eec:	4a14      	ldr	r2, [pc, #80]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002eee:	f043 0302 	orr.w	r3, r3, #2
 8002ef2:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002ef4:	4b12      	ldr	r3, [pc, #72]	@ (8002f40 <HAL_UART_MspInit+0x1d0>)
 8002ef6:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002ef8:	f003 0302 	and.w	r3, r3, #2
 8002efc:	60bb      	str	r3, [r7, #8]
 8002efe:	68bb      	ldr	r3, [r7, #8]
    GPIO_InitStruct.Pin = GPIO_PIN_10|GPIO_PIN_11;
 8002f00:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8002f04:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8002f06:	2302      	movs	r3, #2
 8002f08:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002f0a:	2300      	movs	r3, #0
 8002f0c:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002f0e:	2300      	movs	r3, #0
 8002f10:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF7_USART3;
 8002f12:	2307      	movs	r3, #7
 8002f14:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 8002f16:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002f1a:	4619      	mov	r1, r3
 8002f1c:	480c      	ldr	r0, [pc, #48]	@ (8002f50 <HAL_UART_MspInit+0x1e0>)
 8002f1e:	f000 fe95 	bl	8003c4c <HAL_GPIO_Init>
    HAL_NVIC_SetPriority(USART3_IRQn, 5, 0);
 8002f22:	2200      	movs	r2, #0
 8002f24:	2105      	movs	r1, #5
 8002f26:	2027      	movs	r0, #39	@ 0x27
 8002f28:	f000 fc4c 	bl	80037c4 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(USART3_IRQn);
 8002f2c:	2027      	movs	r0, #39	@ 0x27
 8002f2e:	f000 fc63 	bl	80037f8 <HAL_NVIC_EnableIRQ>
}
 8002f32:	bf00      	nop
 8002f34:	3778      	adds	r7, #120	@ 0x78
 8002f36:	46bd      	mov	sp, r7
 8002f38:	bd80      	pop	{r7, pc}
 8002f3a:	bf00      	nop
 8002f3c:	40004c00 	.word	0x40004c00
 8002f40:	40021000 	.word	0x40021000
 8002f44:	48000800 	.word	0x48000800
 8002f48:	40004400 	.word	0x40004400
 8002f4c:	40004800 	.word	0x40004800
 8002f50:	48000400 	.word	0x48000400

08002f54 <Reset_Handler>:

    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:
  ldr   r0, =_estack
 8002f54:	480d      	ldr	r0, [pc, #52]	@ (8002f8c <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8002f56:	4685      	mov	sp, r0
  
/* Call the clock system initialization function.*/
    bl  SystemInit
 8002f58:	f7ff fa90 	bl	800247c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8002f5c:	480c      	ldr	r0, [pc, #48]	@ (8002f90 <LoopForever+0x6>)
  ldr r1, =_edata
 8002f5e:	490d      	ldr	r1, [pc, #52]	@ (8002f94 <LoopForever+0xa>)
  ldr r2, =_sidata
 8002f60:	4a0d      	ldr	r2, [pc, #52]	@ (8002f98 <LoopForever+0xe>)
  movs r3, #0
 8002f62:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8002f64:	e002      	b.n	8002f6c <LoopCopyDataInit>

08002f66 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8002f66:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8002f68:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8002f6a:	3304      	adds	r3, #4

08002f6c <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8002f6c:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8002f6e:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8002f70:	d3f9      	bcc.n	8002f66 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8002f72:	4a0a      	ldr	r2, [pc, #40]	@ (8002f9c <LoopForever+0x12>)
  ldr r4, =_ebss
 8002f74:	4c0a      	ldr	r4, [pc, #40]	@ (8002fa0 <LoopForever+0x16>)
  movs r3, #0
 8002f76:	2300      	movs	r3, #0
  b LoopFillZerobss
 8002f78:	e001      	b.n	8002f7e <LoopFillZerobss>

08002f7a <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8002f7a:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8002f7c:	3204      	adds	r2, #4

08002f7e <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8002f7e:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8002f80:	d3fb      	bcc.n	8002f7a <FillZerobss>
/* Call static constructors */
    bl __libc_init_array
 8002f82:	f008 fbb3 	bl	800b6ec <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 8002f86:	f7fe fa8b 	bl	80014a0 <main>

08002f8a <LoopForever>:

LoopForever:
    b LoopForever
 8002f8a:	e7fe      	b.n	8002f8a <LoopForever>
  ldr   r0, =_estack
 8002f8c:	20008000 	.word	0x20008000
  ldr r0, =_sdata
 8002f90:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8002f94:	200002f8 	.word	0x200002f8
  ldr r2, =_sidata
 8002f98:	0801c25c 	.word	0x0801c25c
  ldr r2, =_sbss
 8002f9c:	200002f8 	.word	0x200002f8
  ldr r4, =_ebss
 8002fa0:	20001a28 	.word	0x20001a28

08002fa4 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 8002fa4:	e7fe      	b.n	8002fa4 <ADC1_2_IRQHandler>

08002fa6 <ssd1306_Reset>:
#include <stdlib.h>
#include <string.h>  // For memcpy

#if defined(SSD1306_USE_I2C)

void ssd1306_Reset(void) {
 8002fa6:	b480      	push	{r7}
 8002fa8:	af00      	add	r7, sp, #0
    /* for I2C - do nothing */
}
 8002faa:	bf00      	nop
 8002fac:	46bd      	mov	sp, r7
 8002fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fb2:	4770      	bx	lr

08002fb4 <ssd1306_WriteCommand>:

// Send a byte to the command register
void ssd1306_WriteCommand(uint8_t byte) {
 8002fb4:	b580      	push	{r7, lr}
 8002fb6:	b086      	sub	sp, #24
 8002fb8:	af04      	add	r7, sp, #16
 8002fba:	4603      	mov	r3, r0
 8002fbc:	71fb      	strb	r3, [r7, #7]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x00, 1, &byte, 1, HAL_MAX_DELAY);
 8002fbe:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8002fc2:	9302      	str	r3, [sp, #8]
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	9301      	str	r3, [sp, #4]
 8002fc8:	1dfb      	adds	r3, r7, #7
 8002fca:	9300      	str	r3, [sp, #0]
 8002fcc:	2301      	movs	r3, #1
 8002fce:	2200      	movs	r2, #0
 8002fd0:	2178      	movs	r1, #120	@ 0x78
 8002fd2:	4803      	ldr	r0, [pc, #12]	@ (8002fe0 <ssd1306_WriteCommand+0x2c>)
 8002fd4:	f001 f8a2 	bl	800411c <HAL_I2C_Mem_Write>
}
 8002fd8:	bf00      	nop
 8002fda:	3708      	adds	r7, #8
 8002fdc:	46bd      	mov	sp, r7
 8002fde:	bd80      	pop	{r7, pc}
 8002fe0:	20000318 	.word	0x20000318

08002fe4 <ssd1306_WriteData>:

// Send data
void ssd1306_WriteData(uint8_t* buffer, size_t buff_size) {
 8002fe4:	b580      	push	{r7, lr}
 8002fe6:	b086      	sub	sp, #24
 8002fe8:	af04      	add	r7, sp, #16
 8002fea:	6078      	str	r0, [r7, #4]
 8002fec:	6039      	str	r1, [r7, #0]
    HAL_I2C_Mem_Write(&SSD1306_I2C_PORT, SSD1306_I2C_ADDR, 0x40, 1, buffer, buff_size, HAL_MAX_DELAY);
 8002fee:	683b      	ldr	r3, [r7, #0]
 8002ff0:	b29b      	uxth	r3, r3
 8002ff2:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8002ff6:	9202      	str	r2, [sp, #8]
 8002ff8:	9301      	str	r3, [sp, #4]
 8002ffa:	687b      	ldr	r3, [r7, #4]
 8002ffc:	9300      	str	r3, [sp, #0]
 8002ffe:	2301      	movs	r3, #1
 8003000:	2240      	movs	r2, #64	@ 0x40
 8003002:	2178      	movs	r1, #120	@ 0x78
 8003004:	4803      	ldr	r0, [pc, #12]	@ (8003014 <ssd1306_WriteData+0x30>)
 8003006:	f001 f889 	bl	800411c <HAL_I2C_Mem_Write>
}
 800300a:	bf00      	nop
 800300c:	3708      	adds	r7, #8
 800300e:	46bd      	mov	sp, r7
 8003010:	bd80      	pop	{r7, pc}
 8003012:	bf00      	nop
 8003014:	20000318 	.word	0x20000318

08003018 <ssd1306_Init>:
    }
    return ret;
}

/* Initialize the oled screen */
void ssd1306_Init(void) {
 8003018:	b580      	push	{r7, lr}
 800301a:	af00      	add	r7, sp, #0
    // Reset OLED
    ssd1306_Reset();
 800301c:	f7ff ffc3 	bl	8002fa6 <ssd1306_Reset>

    // Wait for the screen to boot
    HAL_Delay(100);
 8003020:	2064      	movs	r0, #100	@ 0x64
 8003022:	f000 faf5 	bl	8003610 <HAL_Delay>

    // Init OLED
    ssd1306_SetDisplayOn(0); //display off
 8003026:	2000      	movs	r0, #0
 8003028:	f000 fa9e 	bl	8003568 <ssd1306_SetDisplayOn>

    ssd1306_WriteCommand(0x20); //Set Memory Addressing Mode
 800302c:	2020      	movs	r0, #32
 800302e:	f7ff ffc1 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); // 00b,Horizontal Addressing Mode; 01b,Vertical Addressing Mode;
 8003032:	2000      	movs	r0, #0
 8003034:	f7ff ffbe 	bl	8002fb4 <ssd1306_WriteCommand>
                                // 10b,Page Addressing Mode (RESET); 11b,Invalid

    ssd1306_WriteCommand(0xB0); //Set Page Start Address for Page Addressing Mode,0-7
 8003038:	20b0      	movs	r0, #176	@ 0xb0
 800303a:	f7ff ffbb 	bl	8002fb4 <ssd1306_WriteCommand>

#ifdef SSD1306_MIRROR_VERT
    ssd1306_WriteCommand(0xC0); // Mirror vertically
#else
    ssd1306_WriteCommand(0xC8); //Set COM Output Scan Direction
 800303e:	20c8      	movs	r0, #200	@ 0xc8
 8003040:	f7ff ffb8 	bl	8002fb4 <ssd1306_WriteCommand>
#endif

    ssd1306_WriteCommand(0x00); //---set low column address
 8003044:	2000      	movs	r0, #0
 8003046:	f7ff ffb5 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x10); //---set high column address
 800304a:	2010      	movs	r0, #16
 800304c:	f7ff ffb2 	bl	8002fb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x40); //--set start line address - CHECK
 8003050:	2040      	movs	r0, #64	@ 0x40
 8003052:	f7ff ffaf 	bl	8002fb4 <ssd1306_WriteCommand>

    ssd1306_SetContrast(0xFF);
 8003056:	20ff      	movs	r0, #255	@ 0xff
 8003058:	f000 fa73 	bl	8003542 <ssd1306_SetContrast>

#ifdef SSD1306_MIRROR_HORIZ
    ssd1306_WriteCommand(0xA0); // Mirror horizontally
#else
    ssd1306_WriteCommand(0xA1); //--set segment re-map 0 to 127 - CHECK
 800305c:	20a1      	movs	r0, #161	@ 0xa1
 800305e:	f7ff ffa9 	bl	8002fb4 <ssd1306_WriteCommand>
#endif

#ifdef SSD1306_INVERSE_COLOR
    ssd1306_WriteCommand(0xA7); //--set inverse color
#else
    ssd1306_WriteCommand(0xA6); //--set normal color
 8003062:	20a6      	movs	r0, #166	@ 0xa6
 8003064:	f7ff ffa6 	bl	8002fb4 <ssd1306_WriteCommand>
// Set multiplex ratio.
#if (SSD1306_HEIGHT == 128)
    // Found in the Luma Python lib for SH1106.
    ssd1306_WriteCommand(0xFF);
#else
    ssd1306_WriteCommand(0xA8); //--set multiplex ratio(1 to 64) - CHECK
 8003068:	20a8      	movs	r0, #168	@ 0xa8
 800306a:	f7ff ffa3 	bl	8002fb4 <ssd1306_WriteCommand>
#endif

#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x1F); //
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x3F); //
 800306e:	203f      	movs	r0, #63	@ 0x3f
 8003070:	f7ff ffa0 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x3F); // Seems to work for 128px high displays too.
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xA4); //0xa4,Output follows RAM content;0xa5,Output ignores RAM content
 8003074:	20a4      	movs	r0, #164	@ 0xa4
 8003076:	f7ff ff9d 	bl	8002fb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD3); //-set display offset - CHECK
 800307a:	20d3      	movs	r0, #211	@ 0xd3
 800307c:	f7ff ff9a 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x00); //-not offset
 8003080:	2000      	movs	r0, #0
 8003082:	f7ff ff97 	bl	8002fb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD5); //--set display clock divide ratio/oscillator frequency
 8003086:	20d5      	movs	r0, #213	@ 0xd5
 8003088:	f7ff ff94 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0xF0); //--set divide ratio
 800308c:	20f0      	movs	r0, #240	@ 0xf0
 800308e:	f7ff ff91 	bl	8002fb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xD9); //--set pre-charge period
 8003092:	20d9      	movs	r0, #217	@ 0xd9
 8003094:	f7ff ff8e 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x22); //
 8003098:	2022      	movs	r0, #34	@ 0x22
 800309a:	f7ff ff8b 	bl	8002fb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0xDA); //--set com pins hardware configuration - CHECK
 800309e:	20da      	movs	r0, #218	@ 0xda
 80030a0:	f7ff ff88 	bl	8002fb4 <ssd1306_WriteCommand>
#if (SSD1306_HEIGHT == 32)
    ssd1306_WriteCommand(0x02);
#elif (SSD1306_HEIGHT == 64)
    ssd1306_WriteCommand(0x12);
 80030a4:	2012      	movs	r0, #18
 80030a6:	f7ff ff85 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x12);
#else
#error "Only 32, 64, or 128 lines of height are supported!"
#endif

    ssd1306_WriteCommand(0xDB); //--set vcomh
 80030aa:	20db      	movs	r0, #219	@ 0xdb
 80030ac:	f7ff ff82 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x20); //0x20,0.77xVcc
 80030b0:	2020      	movs	r0, #32
 80030b2:	f7ff ff7f 	bl	8002fb4 <ssd1306_WriteCommand>

    ssd1306_WriteCommand(0x8D); //--set DC-DC enable
 80030b6:	208d      	movs	r0, #141	@ 0x8d
 80030b8:	f7ff ff7c 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(0x14); //
 80030bc:	2014      	movs	r0, #20
 80030be:	f7ff ff79 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_SetDisplayOn(1); //--turn on SSD1306 panel
 80030c2:	2001      	movs	r0, #1
 80030c4:	f000 fa50 	bl	8003568 <ssd1306_SetDisplayOn>

    // Clear screen
    ssd1306_Fill(Black);
 80030c8:	2000      	movs	r0, #0
 80030ca:	f000 f80f 	bl	80030ec <ssd1306_Fill>
    
    // Flush buffer to screen
    ssd1306_UpdateScreen();
 80030ce:	f000 f825 	bl	800311c <ssd1306_UpdateScreen>
    
    // Set default values for screen object
    SSD1306.CurrentX = 0;
 80030d2:	4b05      	ldr	r3, [pc, #20]	@ (80030e8 <ssd1306_Init+0xd0>)
 80030d4:	2200      	movs	r2, #0
 80030d6:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = 0;
 80030d8:	4b03      	ldr	r3, [pc, #12]	@ (80030e8 <ssd1306_Init+0xd0>)
 80030da:	2200      	movs	r2, #0
 80030dc:	805a      	strh	r2, [r3, #2]
    
    SSD1306.Initialized = 1;
 80030de:	4b02      	ldr	r3, [pc, #8]	@ (80030e8 <ssd1306_Init+0xd0>)
 80030e0:	2201      	movs	r2, #1
 80030e2:	711a      	strb	r2, [r3, #4]
}
 80030e4:	bf00      	nop
 80030e6:	bd80      	pop	{r7, pc}
 80030e8:	20000b7c 	.word	0x20000b7c

080030ec <ssd1306_Fill>:

/* Fill the whole screen with the given color */
void ssd1306_Fill(SSD1306_COLOR color) {
 80030ec:	b580      	push	{r7, lr}
 80030ee:	b082      	sub	sp, #8
 80030f0:	af00      	add	r7, sp, #0
 80030f2:	4603      	mov	r3, r0
 80030f4:	71fb      	strb	r3, [r7, #7]
    memset(SSD1306_Buffer, (color == Black) ? 0x00 : 0xFF, sizeof(SSD1306_Buffer));
 80030f6:	79fb      	ldrb	r3, [r7, #7]
 80030f8:	2b00      	cmp	r3, #0
 80030fa:	d101      	bne.n	8003100 <ssd1306_Fill+0x14>
 80030fc:	2300      	movs	r3, #0
 80030fe:	e000      	b.n	8003102 <ssd1306_Fill+0x16>
 8003100:	23ff      	movs	r3, #255	@ 0xff
 8003102:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8003106:	4619      	mov	r1, r3
 8003108:	4803      	ldr	r0, [pc, #12]	@ (8003118 <ssd1306_Fill+0x2c>)
 800310a:	f008 fae1 	bl	800b6d0 <memset>
}
 800310e:	bf00      	nop
 8003110:	3708      	adds	r7, #8
 8003112:	46bd      	mov	sp, r7
 8003114:	bd80      	pop	{r7, pc}
 8003116:	bf00      	nop
 8003118:	2000077c 	.word	0x2000077c

0800311c <ssd1306_UpdateScreen>:

/* Write the screenbuffer with changed to the screen */
void ssd1306_UpdateScreen(void) {
 800311c:	b580      	push	{r7, lr}
 800311e:	b082      	sub	sp, #8
 8003120:	af00      	add	r7, sp, #0
    // depends on the screen height:
    //
    //  * 32px   ==  4 pages
    //  * 64px   ==  8 pages
    //  * 128px  ==  16 pages
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003122:	2300      	movs	r3, #0
 8003124:	71fb      	strb	r3, [r7, #7]
 8003126:	e016      	b.n	8003156 <ssd1306_UpdateScreen+0x3a>
        ssd1306_WriteCommand(0xB0 + i); // Set the current RAM page address.
 8003128:	79fb      	ldrb	r3, [r7, #7]
 800312a:	3b50      	subs	r3, #80	@ 0x50
 800312c:	b2db      	uxtb	r3, r3
 800312e:	4618      	mov	r0, r3
 8003130:	f7ff ff40 	bl	8002fb4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x00 + SSD1306_X_OFFSET_LOWER);
 8003134:	2000      	movs	r0, #0
 8003136:	f7ff ff3d 	bl	8002fb4 <ssd1306_WriteCommand>
        ssd1306_WriteCommand(0x10 + SSD1306_X_OFFSET_UPPER);
 800313a:	2010      	movs	r0, #16
 800313c:	f7ff ff3a 	bl	8002fb4 <ssd1306_WriteCommand>
        ssd1306_WriteData(&SSD1306_Buffer[SSD1306_WIDTH*i],SSD1306_WIDTH);
 8003140:	79fb      	ldrb	r3, [r7, #7]
 8003142:	01db      	lsls	r3, r3, #7
 8003144:	4a08      	ldr	r2, [pc, #32]	@ (8003168 <ssd1306_UpdateScreen+0x4c>)
 8003146:	4413      	add	r3, r2
 8003148:	2180      	movs	r1, #128	@ 0x80
 800314a:	4618      	mov	r0, r3
 800314c:	f7ff ff4a 	bl	8002fe4 <ssd1306_WriteData>
    for(uint8_t i = 0; i < SSD1306_HEIGHT/8; i++) {
 8003150:	79fb      	ldrb	r3, [r7, #7]
 8003152:	3301      	adds	r3, #1
 8003154:	71fb      	strb	r3, [r7, #7]
 8003156:	79fb      	ldrb	r3, [r7, #7]
 8003158:	2b07      	cmp	r3, #7
 800315a:	d9e5      	bls.n	8003128 <ssd1306_UpdateScreen+0xc>
    }
}
 800315c:	bf00      	nop
 800315e:	bf00      	nop
 8003160:	3708      	adds	r7, #8
 8003162:	46bd      	mov	sp, r7
 8003164:	bd80      	pop	{r7, pc}
 8003166:	bf00      	nop
 8003168:	2000077c 	.word	0x2000077c

0800316c <ssd1306_DrawPixel>:
 * Draw one pixel in the screenbuffer
 * X => X Coordinate
 * Y => Y Coordinate
 * color => Pixel color
 */
void ssd1306_DrawPixel(uint8_t x, uint8_t y, SSD1306_COLOR color) {
 800316c:	b480      	push	{r7}
 800316e:	b083      	sub	sp, #12
 8003170:	af00      	add	r7, sp, #0
 8003172:	4603      	mov	r3, r0
 8003174:	71fb      	strb	r3, [r7, #7]
 8003176:	460b      	mov	r3, r1
 8003178:	71bb      	strb	r3, [r7, #6]
 800317a:	4613      	mov	r3, r2
 800317c:	717b      	strb	r3, [r7, #5]
    if(x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 800317e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003182:	2b00      	cmp	r3, #0
 8003184:	db3d      	blt.n	8003202 <ssd1306_DrawPixel+0x96>
 8003186:	79bb      	ldrb	r3, [r7, #6]
 8003188:	2b3f      	cmp	r3, #63	@ 0x3f
 800318a:	d83a      	bhi.n	8003202 <ssd1306_DrawPixel+0x96>
        // Don't write outside the buffer
        return;
    }
   
    // Draw in the right color
    if(color == White) {
 800318c:	797b      	ldrb	r3, [r7, #5]
 800318e:	2b01      	cmp	r3, #1
 8003190:	d11a      	bne.n	80031c8 <ssd1306_DrawPixel+0x5c>
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] |= 1 << (y % 8);
 8003192:	79fa      	ldrb	r2, [r7, #7]
 8003194:	79bb      	ldrb	r3, [r7, #6]
 8003196:	08db      	lsrs	r3, r3, #3
 8003198:	b2d8      	uxtb	r0, r3
 800319a:	4603      	mov	r3, r0
 800319c:	01db      	lsls	r3, r3, #7
 800319e:	4413      	add	r3, r2
 80031a0:	4a1b      	ldr	r2, [pc, #108]	@ (8003210 <ssd1306_DrawPixel+0xa4>)
 80031a2:	5cd3      	ldrb	r3, [r2, r3]
 80031a4:	b25a      	sxtb	r2, r3
 80031a6:	79bb      	ldrb	r3, [r7, #6]
 80031a8:	f003 0307 	and.w	r3, r3, #7
 80031ac:	2101      	movs	r1, #1
 80031ae:	fa01 f303 	lsl.w	r3, r1, r3
 80031b2:	b25b      	sxtb	r3, r3
 80031b4:	4313      	orrs	r3, r2
 80031b6:	b259      	sxtb	r1, r3
 80031b8:	79fa      	ldrb	r2, [r7, #7]
 80031ba:	4603      	mov	r3, r0
 80031bc:	01db      	lsls	r3, r3, #7
 80031be:	4413      	add	r3, r2
 80031c0:	b2c9      	uxtb	r1, r1
 80031c2:	4a13      	ldr	r2, [pc, #76]	@ (8003210 <ssd1306_DrawPixel+0xa4>)
 80031c4:	54d1      	strb	r1, [r2, r3]
 80031c6:	e01d      	b.n	8003204 <ssd1306_DrawPixel+0x98>
    } else { 
        SSD1306_Buffer[x + (y / 8) * SSD1306_WIDTH] &= ~(1 << (y % 8));
 80031c8:	79fa      	ldrb	r2, [r7, #7]
 80031ca:	79bb      	ldrb	r3, [r7, #6]
 80031cc:	08db      	lsrs	r3, r3, #3
 80031ce:	b2d8      	uxtb	r0, r3
 80031d0:	4603      	mov	r3, r0
 80031d2:	01db      	lsls	r3, r3, #7
 80031d4:	4413      	add	r3, r2
 80031d6:	4a0e      	ldr	r2, [pc, #56]	@ (8003210 <ssd1306_DrawPixel+0xa4>)
 80031d8:	5cd3      	ldrb	r3, [r2, r3]
 80031da:	b25a      	sxtb	r2, r3
 80031dc:	79bb      	ldrb	r3, [r7, #6]
 80031de:	f003 0307 	and.w	r3, r3, #7
 80031e2:	2101      	movs	r1, #1
 80031e4:	fa01 f303 	lsl.w	r3, r1, r3
 80031e8:	b25b      	sxtb	r3, r3
 80031ea:	43db      	mvns	r3, r3
 80031ec:	b25b      	sxtb	r3, r3
 80031ee:	4013      	ands	r3, r2
 80031f0:	b259      	sxtb	r1, r3
 80031f2:	79fa      	ldrb	r2, [r7, #7]
 80031f4:	4603      	mov	r3, r0
 80031f6:	01db      	lsls	r3, r3, #7
 80031f8:	4413      	add	r3, r2
 80031fa:	b2c9      	uxtb	r1, r1
 80031fc:	4a04      	ldr	r2, [pc, #16]	@ (8003210 <ssd1306_DrawPixel+0xa4>)
 80031fe:	54d1      	strb	r1, [r2, r3]
 8003200:	e000      	b.n	8003204 <ssd1306_DrawPixel+0x98>
        return;
 8003202:	bf00      	nop
    }
}
 8003204:	370c      	adds	r7, #12
 8003206:	46bd      	mov	sp, r7
 8003208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800320c:	4770      	bx	lr
 800320e:	bf00      	nop
 8003210:	2000077c 	.word	0x2000077c

08003214 <ssd1306_WriteChar>:
 * Draw 1 char to the screen buffer
 * ch       => char om weg te schrijven
 * Font     => Font waarmee we gaan schrijven
 * color    => Black or White
 */
char ssd1306_WriteChar(char ch, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003214:	b590      	push	{r4, r7, lr}
 8003216:	b089      	sub	sp, #36	@ 0x24
 8003218:	af00      	add	r7, sp, #0
 800321a:	4604      	mov	r4, r0
 800321c:	4638      	mov	r0, r7
 800321e:	e880 000e 	stmia.w	r0, {r1, r2, r3}
 8003222:	4623      	mov	r3, r4
 8003224:	73fb      	strb	r3, [r7, #15]
    uint32_t i, b, j;
    
    // Check if character is valid
    if (ch < 32 || ch > 126)
 8003226:	7bfb      	ldrb	r3, [r7, #15]
 8003228:	2b1f      	cmp	r3, #31
 800322a:	d902      	bls.n	8003232 <ssd1306_WriteChar+0x1e>
 800322c:	7bfb      	ldrb	r3, [r7, #15]
 800322e:	2b7e      	cmp	r3, #126	@ 0x7e
 8003230:	d901      	bls.n	8003236 <ssd1306_WriteChar+0x22>
        return 0;
 8003232:	2300      	movs	r3, #0
 8003234:	e079      	b.n	800332a <ssd1306_WriteChar+0x116>
    
    // Char width is not equal to font width for proportional font
    const uint8_t char_width = Font.char_width ? Font.char_width[ch-32] : Font.width;
 8003236:	68bb      	ldr	r3, [r7, #8]
 8003238:	2b00      	cmp	r3, #0
 800323a:	d005      	beq.n	8003248 <ssd1306_WriteChar+0x34>
 800323c:	68ba      	ldr	r2, [r7, #8]
 800323e:	7bfb      	ldrb	r3, [r7, #15]
 8003240:	3b20      	subs	r3, #32
 8003242:	4413      	add	r3, r2
 8003244:	781b      	ldrb	r3, [r3, #0]
 8003246:	e000      	b.n	800324a <ssd1306_WriteChar+0x36>
 8003248:	783b      	ldrb	r3, [r7, #0]
 800324a:	75fb      	strb	r3, [r7, #23]
    // Check remaining space on current line
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 800324c:	4b39      	ldr	r3, [pc, #228]	@ (8003334 <ssd1306_WriteChar+0x120>)
 800324e:	881b      	ldrh	r3, [r3, #0]
 8003250:	461a      	mov	r2, r3
 8003252:	7dfb      	ldrb	r3, [r7, #23]
 8003254:	4413      	add	r3, r2
 8003256:	2b80      	cmp	r3, #128	@ 0x80
 8003258:	dc06      	bgt.n	8003268 <ssd1306_WriteChar+0x54>
        SSD1306_HEIGHT < (SSD1306.CurrentY + Font.height))
 800325a:	4b36      	ldr	r3, [pc, #216]	@ (8003334 <ssd1306_WriteChar+0x120>)
 800325c:	885b      	ldrh	r3, [r3, #2]
 800325e:	461a      	mov	r2, r3
 8003260:	787b      	ldrb	r3, [r7, #1]
 8003262:	4413      	add	r3, r2
    if (SSD1306_WIDTH < (SSD1306.CurrentX + char_width) ||
 8003264:	2b40      	cmp	r3, #64	@ 0x40
 8003266:	dd01      	ble.n	800326c <ssd1306_WriteChar+0x58>
    {
        // Not enough space on current line
        return 0;
 8003268:	2300      	movs	r3, #0
 800326a:	e05e      	b.n	800332a <ssd1306_WriteChar+0x116>
    }
    
    // Use the font to write
    for(i = 0; i < Font.height; i++) {
 800326c:	2300      	movs	r3, #0
 800326e:	61fb      	str	r3, [r7, #28]
 8003270:	e04d      	b.n	800330e <ssd1306_WriteChar+0xfa>
        b = Font.data[(ch - 32) * Font.height + i];
 8003272:	687a      	ldr	r2, [r7, #4]
 8003274:	7bfb      	ldrb	r3, [r7, #15]
 8003276:	3b20      	subs	r3, #32
 8003278:	7879      	ldrb	r1, [r7, #1]
 800327a:	fb01 f303 	mul.w	r3, r1, r3
 800327e:	4619      	mov	r1, r3
 8003280:	69fb      	ldr	r3, [r7, #28]
 8003282:	440b      	add	r3, r1
 8003284:	005b      	lsls	r3, r3, #1
 8003286:	4413      	add	r3, r2
 8003288:	881b      	ldrh	r3, [r3, #0]
 800328a:	613b      	str	r3, [r7, #16]
        for(j = 0; j < char_width; j++) {
 800328c:	2300      	movs	r3, #0
 800328e:	61bb      	str	r3, [r7, #24]
 8003290:	e036      	b.n	8003300 <ssd1306_WriteChar+0xec>
            if((b << j) & 0x8000)  {
 8003292:	693a      	ldr	r2, [r7, #16]
 8003294:	69bb      	ldr	r3, [r7, #24]
 8003296:	fa02 f303 	lsl.w	r3, r2, r3
 800329a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800329e:	2b00      	cmp	r3, #0
 80032a0:	d013      	beq.n	80032ca <ssd1306_WriteChar+0xb6>
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR) color);
 80032a2:	4b24      	ldr	r3, [pc, #144]	@ (8003334 <ssd1306_WriteChar+0x120>)
 80032a4:	881b      	ldrh	r3, [r3, #0]
 80032a6:	b2da      	uxtb	r2, r3
 80032a8:	69bb      	ldr	r3, [r7, #24]
 80032aa:	b2db      	uxtb	r3, r3
 80032ac:	4413      	add	r3, r2
 80032ae:	b2d8      	uxtb	r0, r3
 80032b0:	4b20      	ldr	r3, [pc, #128]	@ (8003334 <ssd1306_WriteChar+0x120>)
 80032b2:	885b      	ldrh	r3, [r3, #2]
 80032b4:	b2da      	uxtb	r2, r3
 80032b6:	69fb      	ldr	r3, [r7, #28]
 80032b8:	b2db      	uxtb	r3, r3
 80032ba:	4413      	add	r3, r2
 80032bc:	b2db      	uxtb	r3, r3
 80032be:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 80032c2:	4619      	mov	r1, r3
 80032c4:	f7ff ff52 	bl	800316c <ssd1306_DrawPixel>
 80032c8:	e017      	b.n	80032fa <ssd1306_WriteChar+0xe6>
            } else {
                ssd1306_DrawPixel(SSD1306.CurrentX + j, (SSD1306.CurrentY + i), (SSD1306_COLOR)!color);
 80032ca:	4b1a      	ldr	r3, [pc, #104]	@ (8003334 <ssd1306_WriteChar+0x120>)
 80032cc:	881b      	ldrh	r3, [r3, #0]
 80032ce:	b2da      	uxtb	r2, r3
 80032d0:	69bb      	ldr	r3, [r7, #24]
 80032d2:	b2db      	uxtb	r3, r3
 80032d4:	4413      	add	r3, r2
 80032d6:	b2d8      	uxtb	r0, r3
 80032d8:	4b16      	ldr	r3, [pc, #88]	@ (8003334 <ssd1306_WriteChar+0x120>)
 80032da:	885b      	ldrh	r3, [r3, #2]
 80032dc:	b2da      	uxtb	r2, r3
 80032de:	69fb      	ldr	r3, [r7, #28]
 80032e0:	b2db      	uxtb	r3, r3
 80032e2:	4413      	add	r3, r2
 80032e4:	b2d9      	uxtb	r1, r3
 80032e6:	f897 3030 	ldrb.w	r3, [r7, #48]	@ 0x30
 80032ea:	2b00      	cmp	r3, #0
 80032ec:	bf0c      	ite	eq
 80032ee:	2301      	moveq	r3, #1
 80032f0:	2300      	movne	r3, #0
 80032f2:	b2db      	uxtb	r3, r3
 80032f4:	461a      	mov	r2, r3
 80032f6:	f7ff ff39 	bl	800316c <ssd1306_DrawPixel>
        for(j = 0; j < char_width; j++) {
 80032fa:	69bb      	ldr	r3, [r7, #24]
 80032fc:	3301      	adds	r3, #1
 80032fe:	61bb      	str	r3, [r7, #24]
 8003300:	7dfb      	ldrb	r3, [r7, #23]
 8003302:	69ba      	ldr	r2, [r7, #24]
 8003304:	429a      	cmp	r2, r3
 8003306:	d3c4      	bcc.n	8003292 <ssd1306_WriteChar+0x7e>
    for(i = 0; i < Font.height; i++) {
 8003308:	69fb      	ldr	r3, [r7, #28]
 800330a:	3301      	adds	r3, #1
 800330c:	61fb      	str	r3, [r7, #28]
 800330e:	787b      	ldrb	r3, [r7, #1]
 8003310:	461a      	mov	r2, r3
 8003312:	69fb      	ldr	r3, [r7, #28]
 8003314:	4293      	cmp	r3, r2
 8003316:	d3ac      	bcc.n	8003272 <ssd1306_WriteChar+0x5e>
            }
        }
    }
    
    // The current space is now taken
    SSD1306.CurrentX += char_width;
 8003318:	4b06      	ldr	r3, [pc, #24]	@ (8003334 <ssd1306_WriteChar+0x120>)
 800331a:	881a      	ldrh	r2, [r3, #0]
 800331c:	7dfb      	ldrb	r3, [r7, #23]
 800331e:	b29b      	uxth	r3, r3
 8003320:	4413      	add	r3, r2
 8003322:	b29a      	uxth	r2, r3
 8003324:	4b03      	ldr	r3, [pc, #12]	@ (8003334 <ssd1306_WriteChar+0x120>)
 8003326:	801a      	strh	r2, [r3, #0]
    
    // Return written char for validation
    return ch;
 8003328:	7bfb      	ldrb	r3, [r7, #15]
}
 800332a:	4618      	mov	r0, r3
 800332c:	3724      	adds	r7, #36	@ 0x24
 800332e:	46bd      	mov	sp, r7
 8003330:	bd90      	pop	{r4, r7, pc}
 8003332:	bf00      	nop
 8003334:	20000b7c 	.word	0x20000b7c

08003338 <ssd1306_WriteString>:

/* Write full string to screenbuffer */
char ssd1306_WriteString(char* str, SSD1306_Font_t Font, SSD1306_COLOR color) {
 8003338:	b580      	push	{r7, lr}
 800333a:	b086      	sub	sp, #24
 800333c:	af02      	add	r7, sp, #8
 800333e:	60f8      	str	r0, [r7, #12]
 8003340:	4638      	mov	r0, r7
 8003342:	e880 000e 	stmia.w	r0, {r1, r2, r3}
    while (*str) {
 8003346:	e013      	b.n	8003370 <ssd1306_WriteString+0x38>
        if (ssd1306_WriteChar(*str, Font, color) != *str) {
 8003348:	68fb      	ldr	r3, [r7, #12]
 800334a:	7818      	ldrb	r0, [r3, #0]
 800334c:	7e3b      	ldrb	r3, [r7, #24]
 800334e:	9300      	str	r3, [sp, #0]
 8003350:	463b      	mov	r3, r7
 8003352:	cb0e      	ldmia	r3, {r1, r2, r3}
 8003354:	f7ff ff5e 	bl	8003214 <ssd1306_WriteChar>
 8003358:	4603      	mov	r3, r0
 800335a:	461a      	mov	r2, r3
 800335c:	68fb      	ldr	r3, [r7, #12]
 800335e:	781b      	ldrb	r3, [r3, #0]
 8003360:	429a      	cmp	r2, r3
 8003362:	d002      	beq.n	800336a <ssd1306_WriteString+0x32>
            // Char could not be written
            return *str;
 8003364:	68fb      	ldr	r3, [r7, #12]
 8003366:	781b      	ldrb	r3, [r3, #0]
 8003368:	e008      	b.n	800337c <ssd1306_WriteString+0x44>
        }
        str++;
 800336a:	68fb      	ldr	r3, [r7, #12]
 800336c:	3301      	adds	r3, #1
 800336e:	60fb      	str	r3, [r7, #12]
    while (*str) {
 8003370:	68fb      	ldr	r3, [r7, #12]
 8003372:	781b      	ldrb	r3, [r3, #0]
 8003374:	2b00      	cmp	r3, #0
 8003376:	d1e7      	bne.n	8003348 <ssd1306_WriteString+0x10>
    }
    
    // Everything ok
    return *str;
 8003378:	68fb      	ldr	r3, [r7, #12]
 800337a:	781b      	ldrb	r3, [r3, #0]
}
 800337c:	4618      	mov	r0, r3
 800337e:	3710      	adds	r7, #16
 8003380:	46bd      	mov	sp, r7
 8003382:	bd80      	pop	{r7, pc}

08003384 <ssd1306_SetCursor>:

/* Position the cursor */
void ssd1306_SetCursor(uint8_t x, uint8_t y) {
 8003384:	b480      	push	{r7}
 8003386:	b083      	sub	sp, #12
 8003388:	af00      	add	r7, sp, #0
 800338a:	4603      	mov	r3, r0
 800338c:	460a      	mov	r2, r1
 800338e:	71fb      	strb	r3, [r7, #7]
 8003390:	4613      	mov	r3, r2
 8003392:	71bb      	strb	r3, [r7, #6]
    SSD1306.CurrentX = x;
 8003394:	79fb      	ldrb	r3, [r7, #7]
 8003396:	b29a      	uxth	r2, r3
 8003398:	4b05      	ldr	r3, [pc, #20]	@ (80033b0 <ssd1306_SetCursor+0x2c>)
 800339a:	801a      	strh	r2, [r3, #0]
    SSD1306.CurrentY = y;
 800339c:	79bb      	ldrb	r3, [r7, #6]
 800339e:	b29a      	uxth	r2, r3
 80033a0:	4b03      	ldr	r3, [pc, #12]	@ (80033b0 <ssd1306_SetCursor+0x2c>)
 80033a2:	805a      	strh	r2, [r3, #2]
}
 80033a4:	bf00      	nop
 80033a6:	370c      	adds	r7, #12
 80033a8:	46bd      	mov	sp, r7
 80033aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80033ae:	4770      	bx	lr
 80033b0:	20000b7c 	.word	0x20000b7c

080033b4 <ssd1306_Line>:

/* Draw line by Bresenhem's algorithm */
void ssd1306_Line(uint8_t x1, uint8_t y1, uint8_t x2, uint8_t y2, SSD1306_COLOR color) {
 80033b4:	b590      	push	{r4, r7, lr}
 80033b6:	b089      	sub	sp, #36	@ 0x24
 80033b8:	af00      	add	r7, sp, #0
 80033ba:	4604      	mov	r4, r0
 80033bc:	4608      	mov	r0, r1
 80033be:	4611      	mov	r1, r2
 80033c0:	461a      	mov	r2, r3
 80033c2:	4623      	mov	r3, r4
 80033c4:	71fb      	strb	r3, [r7, #7]
 80033c6:	4603      	mov	r3, r0
 80033c8:	71bb      	strb	r3, [r7, #6]
 80033ca:	460b      	mov	r3, r1
 80033cc:	717b      	strb	r3, [r7, #5]
 80033ce:	4613      	mov	r3, r2
 80033d0:	713b      	strb	r3, [r7, #4]
    int32_t deltaX = abs(x2 - x1);
 80033d2:	797a      	ldrb	r2, [r7, #5]
 80033d4:	79fb      	ldrb	r3, [r7, #7]
 80033d6:	1ad3      	subs	r3, r2, r3
 80033d8:	2b00      	cmp	r3, #0
 80033da:	bfb8      	it	lt
 80033dc:	425b      	neglt	r3, r3
 80033de:	61bb      	str	r3, [r7, #24]
    int32_t deltaY = abs(y2 - y1);
 80033e0:	793a      	ldrb	r2, [r7, #4]
 80033e2:	79bb      	ldrb	r3, [r7, #6]
 80033e4:	1ad3      	subs	r3, r2, r3
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	bfb8      	it	lt
 80033ea:	425b      	neglt	r3, r3
 80033ec:	617b      	str	r3, [r7, #20]
    int32_t signX = ((x1 < x2) ? 1 : -1);
 80033ee:	79fa      	ldrb	r2, [r7, #7]
 80033f0:	797b      	ldrb	r3, [r7, #5]
 80033f2:	429a      	cmp	r2, r3
 80033f4:	d201      	bcs.n	80033fa <ssd1306_Line+0x46>
 80033f6:	2301      	movs	r3, #1
 80033f8:	e001      	b.n	80033fe <ssd1306_Line+0x4a>
 80033fa:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80033fe:	613b      	str	r3, [r7, #16]
    int32_t signY = ((y1 < y2) ? 1 : -1);
 8003400:	79ba      	ldrb	r2, [r7, #6]
 8003402:	793b      	ldrb	r3, [r7, #4]
 8003404:	429a      	cmp	r2, r3
 8003406:	d201      	bcs.n	800340c <ssd1306_Line+0x58>
 8003408:	2301      	movs	r3, #1
 800340a:	e001      	b.n	8003410 <ssd1306_Line+0x5c>
 800340c:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 8003410:	60fb      	str	r3, [r7, #12]
    int32_t error = deltaX - deltaY;
 8003412:	69ba      	ldr	r2, [r7, #24]
 8003414:	697b      	ldr	r3, [r7, #20]
 8003416:	1ad3      	subs	r3, r2, r3
 8003418:	61fb      	str	r3, [r7, #28]
    int32_t error2;
    
    ssd1306_DrawPixel(x2, y2, color);
 800341a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800341e:	7939      	ldrb	r1, [r7, #4]
 8003420:	797b      	ldrb	r3, [r7, #5]
 8003422:	4618      	mov	r0, r3
 8003424:	f7ff fea2 	bl	800316c <ssd1306_DrawPixel>

    while((x1 != x2) || (y1 != y2)) {
 8003428:	e024      	b.n	8003474 <ssd1306_Line+0xc0>
        ssd1306_DrawPixel(x1, y1, color);
 800342a:	f897 2030 	ldrb.w	r2, [r7, #48]	@ 0x30
 800342e:	79b9      	ldrb	r1, [r7, #6]
 8003430:	79fb      	ldrb	r3, [r7, #7]
 8003432:	4618      	mov	r0, r3
 8003434:	f7ff fe9a 	bl	800316c <ssd1306_DrawPixel>
        error2 = error * 2;
 8003438:	69fb      	ldr	r3, [r7, #28]
 800343a:	005b      	lsls	r3, r3, #1
 800343c:	60bb      	str	r3, [r7, #8]
        if(error2 > -deltaY) {
 800343e:	697b      	ldr	r3, [r7, #20]
 8003440:	425b      	negs	r3, r3
 8003442:	68ba      	ldr	r2, [r7, #8]
 8003444:	429a      	cmp	r2, r3
 8003446:	dd08      	ble.n	800345a <ssd1306_Line+0xa6>
            error -= deltaY;
 8003448:	69fa      	ldr	r2, [r7, #28]
 800344a:	697b      	ldr	r3, [r7, #20]
 800344c:	1ad3      	subs	r3, r2, r3
 800344e:	61fb      	str	r3, [r7, #28]
            x1 += signX;
 8003450:	693b      	ldr	r3, [r7, #16]
 8003452:	b2da      	uxtb	r2, r3
 8003454:	79fb      	ldrb	r3, [r7, #7]
 8003456:	4413      	add	r3, r2
 8003458:	71fb      	strb	r3, [r7, #7]
        }
        
        if(error2 < deltaX) {
 800345a:	68ba      	ldr	r2, [r7, #8]
 800345c:	69bb      	ldr	r3, [r7, #24]
 800345e:	429a      	cmp	r2, r3
 8003460:	da08      	bge.n	8003474 <ssd1306_Line+0xc0>
            error += deltaX;
 8003462:	69fa      	ldr	r2, [r7, #28]
 8003464:	69bb      	ldr	r3, [r7, #24]
 8003466:	4413      	add	r3, r2
 8003468:	61fb      	str	r3, [r7, #28]
            y1 += signY;
 800346a:	68fb      	ldr	r3, [r7, #12]
 800346c:	b2da      	uxtb	r2, r3
 800346e:	79bb      	ldrb	r3, [r7, #6]
 8003470:	4413      	add	r3, r2
 8003472:	71bb      	strb	r3, [r7, #6]
    while((x1 != x2) || (y1 != y2)) {
 8003474:	79fa      	ldrb	r2, [r7, #7]
 8003476:	797b      	ldrb	r3, [r7, #5]
 8003478:	429a      	cmp	r2, r3
 800347a:	d1d6      	bne.n	800342a <ssd1306_Line+0x76>
 800347c:	79ba      	ldrb	r2, [r7, #6]
 800347e:	793b      	ldrb	r3, [r7, #4]
 8003480:	429a      	cmp	r2, r3
 8003482:	d1d2      	bne.n	800342a <ssd1306_Line+0x76>
        }
    }
    return;
 8003484:	bf00      	nop
}
 8003486:	3724      	adds	r7, #36	@ 0x24
 8003488:	46bd      	mov	sp, r7
 800348a:	bd90      	pop	{r4, r7, pc}

0800348c <ssd1306_DrawBitmap>:
  }
  return SSD1306_OK;
}

/* Draw a bitmap */
void ssd1306_DrawBitmap(uint8_t x, uint8_t y, const unsigned char* bitmap, uint8_t w, uint8_t h, SSD1306_COLOR color) {
 800348c:	b580      	push	{r7, lr}
 800348e:	b084      	sub	sp, #16
 8003490:	af00      	add	r7, sp, #0
 8003492:	603a      	str	r2, [r7, #0]
 8003494:	461a      	mov	r2, r3
 8003496:	4603      	mov	r3, r0
 8003498:	71fb      	strb	r3, [r7, #7]
 800349a:	460b      	mov	r3, r1
 800349c:	71bb      	strb	r3, [r7, #6]
 800349e:	4613      	mov	r3, r2
 80034a0:	717b      	strb	r3, [r7, #5]
    int16_t byteWidth = (w + 7) / 8; // Bitmap scanline pad = whole byte
 80034a2:	797b      	ldrb	r3, [r7, #5]
 80034a4:	3307      	adds	r3, #7
 80034a6:	2b00      	cmp	r3, #0
 80034a8:	da00      	bge.n	80034ac <ssd1306_DrawBitmap+0x20>
 80034aa:	3307      	adds	r3, #7
 80034ac:	10db      	asrs	r3, r3, #3
 80034ae:	817b      	strh	r3, [r7, #10]
    uint8_t byte = 0;
 80034b0:	2300      	movs	r3, #0
 80034b2:	73fb      	strb	r3, [r7, #15]

    if (x >= SSD1306_WIDTH || y >= SSD1306_HEIGHT) {
 80034b4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	db3e      	blt.n	800353a <ssd1306_DrawBitmap+0xae>
 80034bc:	79bb      	ldrb	r3, [r7, #6]
 80034be:	2b3f      	cmp	r3, #63	@ 0x3f
 80034c0:	d83b      	bhi.n	800353a <ssd1306_DrawBitmap+0xae>
        return;
    }

    for (uint8_t j = 0; j < h; j++, y++) {
 80034c2:	2300      	movs	r3, #0
 80034c4:	73bb      	strb	r3, [r7, #14]
 80034c6:	e033      	b.n	8003530 <ssd1306_DrawBitmap+0xa4>
        for (uint8_t i = 0; i < w; i++) {
 80034c8:	2300      	movs	r3, #0
 80034ca:	737b      	strb	r3, [r7, #13]
 80034cc:	e026      	b.n	800351c <ssd1306_DrawBitmap+0x90>
            if (i & 7) {
 80034ce:	7b7b      	ldrb	r3, [r7, #13]
 80034d0:	f003 0307 	and.w	r3, r3, #7
 80034d4:	2b00      	cmp	r3, #0
 80034d6:	d003      	beq.n	80034e0 <ssd1306_DrawBitmap+0x54>
                byte <<= 1;
 80034d8:	7bfb      	ldrb	r3, [r7, #15]
 80034da:	005b      	lsls	r3, r3, #1
 80034dc:	73fb      	strb	r3, [r7, #15]
 80034de:	e00d      	b.n	80034fc <ssd1306_DrawBitmap+0x70>
            } else {
                byte = (*(const unsigned char *)(&bitmap[j * byteWidth + i / 8]));
 80034e0:	7bbb      	ldrb	r3, [r7, #14]
 80034e2:	f9b7 200a 	ldrsh.w	r2, [r7, #10]
 80034e6:	fb02 f303 	mul.w	r3, r2, r3
 80034ea:	7b7a      	ldrb	r2, [r7, #13]
 80034ec:	08d2      	lsrs	r2, r2, #3
 80034ee:	b2d2      	uxtb	r2, r2
 80034f0:	4413      	add	r3, r2
 80034f2:	461a      	mov	r2, r3
 80034f4:	683b      	ldr	r3, [r7, #0]
 80034f6:	4413      	add	r3, r2
 80034f8:	781b      	ldrb	r3, [r3, #0]
 80034fa:	73fb      	strb	r3, [r7, #15]
            }

            if (byte & 0x80) {
 80034fc:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8003500:	2b00      	cmp	r3, #0
 8003502:	da08      	bge.n	8003516 <ssd1306_DrawBitmap+0x8a>
                ssd1306_DrawPixel(x + i, y, color);
 8003504:	79fa      	ldrb	r2, [r7, #7]
 8003506:	7b7b      	ldrb	r3, [r7, #13]
 8003508:	4413      	add	r3, r2
 800350a:	b2db      	uxtb	r3, r3
 800350c:	7f3a      	ldrb	r2, [r7, #28]
 800350e:	79b9      	ldrb	r1, [r7, #6]
 8003510:	4618      	mov	r0, r3
 8003512:	f7ff fe2b 	bl	800316c <ssd1306_DrawPixel>
        for (uint8_t i = 0; i < w; i++) {
 8003516:	7b7b      	ldrb	r3, [r7, #13]
 8003518:	3301      	adds	r3, #1
 800351a:	737b      	strb	r3, [r7, #13]
 800351c:	7b7a      	ldrb	r2, [r7, #13]
 800351e:	797b      	ldrb	r3, [r7, #5]
 8003520:	429a      	cmp	r2, r3
 8003522:	d3d4      	bcc.n	80034ce <ssd1306_DrawBitmap+0x42>
    for (uint8_t j = 0; j < h; j++, y++) {
 8003524:	7bbb      	ldrb	r3, [r7, #14]
 8003526:	3301      	adds	r3, #1
 8003528:	73bb      	strb	r3, [r7, #14]
 800352a:	79bb      	ldrb	r3, [r7, #6]
 800352c:	3301      	adds	r3, #1
 800352e:	71bb      	strb	r3, [r7, #6]
 8003530:	7bba      	ldrb	r2, [r7, #14]
 8003532:	7e3b      	ldrb	r3, [r7, #24]
 8003534:	429a      	cmp	r2, r3
 8003536:	d3c7      	bcc.n	80034c8 <ssd1306_DrawBitmap+0x3c>
            }
        }
    }
    return;
 8003538:	e000      	b.n	800353c <ssd1306_DrawBitmap+0xb0>
        return;
 800353a:	bf00      	nop
}
 800353c:	3710      	adds	r7, #16
 800353e:	46bd      	mov	sp, r7
 8003540:	bd80      	pop	{r7, pc}

08003542 <ssd1306_SetContrast>:

void ssd1306_SetContrast(const uint8_t value) {
 8003542:	b580      	push	{r7, lr}
 8003544:	b084      	sub	sp, #16
 8003546:	af00      	add	r7, sp, #0
 8003548:	4603      	mov	r3, r0
 800354a:	71fb      	strb	r3, [r7, #7]
    const uint8_t kSetContrastControlRegister = 0x81;
 800354c:	2381      	movs	r3, #129	@ 0x81
 800354e:	73fb      	strb	r3, [r7, #15]
    ssd1306_WriteCommand(kSetContrastControlRegister);
 8003550:	7bfb      	ldrb	r3, [r7, #15]
 8003552:	4618      	mov	r0, r3
 8003554:	f7ff fd2e 	bl	8002fb4 <ssd1306_WriteCommand>
    ssd1306_WriteCommand(value);
 8003558:	79fb      	ldrb	r3, [r7, #7]
 800355a:	4618      	mov	r0, r3
 800355c:	f7ff fd2a 	bl	8002fb4 <ssd1306_WriteCommand>
}
 8003560:	bf00      	nop
 8003562:	3710      	adds	r7, #16
 8003564:	46bd      	mov	sp, r7
 8003566:	bd80      	pop	{r7, pc}

08003568 <ssd1306_SetDisplayOn>:

void ssd1306_SetDisplayOn(const uint8_t on) {
 8003568:	b580      	push	{r7, lr}
 800356a:	b084      	sub	sp, #16
 800356c:	af00      	add	r7, sp, #0
 800356e:	4603      	mov	r3, r0
 8003570:	71fb      	strb	r3, [r7, #7]
    uint8_t value;
    if (on) {
 8003572:	79fb      	ldrb	r3, [r7, #7]
 8003574:	2b00      	cmp	r3, #0
 8003576:	d005      	beq.n	8003584 <ssd1306_SetDisplayOn+0x1c>
        value = 0xAF;   // Display on
 8003578:	23af      	movs	r3, #175	@ 0xaf
 800357a:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 1;
 800357c:	4b08      	ldr	r3, [pc, #32]	@ (80035a0 <ssd1306_SetDisplayOn+0x38>)
 800357e:	2201      	movs	r2, #1
 8003580:	715a      	strb	r2, [r3, #5]
 8003582:	e004      	b.n	800358e <ssd1306_SetDisplayOn+0x26>
    } else {
        value = 0xAE;   // Display off
 8003584:	23ae      	movs	r3, #174	@ 0xae
 8003586:	73fb      	strb	r3, [r7, #15]
        SSD1306.DisplayOn = 0;
 8003588:	4b05      	ldr	r3, [pc, #20]	@ (80035a0 <ssd1306_SetDisplayOn+0x38>)
 800358a:	2200      	movs	r2, #0
 800358c:	715a      	strb	r2, [r3, #5]
    }
    ssd1306_WriteCommand(value);
 800358e:	7bfb      	ldrb	r3, [r7, #15]
 8003590:	4618      	mov	r0, r3
 8003592:	f7ff fd0f 	bl	8002fb4 <ssd1306_WriteCommand>
}
 8003596:	bf00      	nop
 8003598:	3710      	adds	r7, #16
 800359a:	46bd      	mov	sp, r7
 800359c:	bd80      	pop	{r7, pc}
 800359e:	bf00      	nop
 80035a0:	20000b7c 	.word	0x20000b7c

080035a4 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80035a4:	b580      	push	{r7, lr}
 80035a6:	b082      	sub	sp, #8
 80035a8:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80035aa:	2300      	movs	r3, #0
 80035ac:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80035ae:	2003      	movs	r0, #3
 80035b0:	f000 f8fd 	bl	80037ae <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80035b4:	200f      	movs	r0, #15
 80035b6:	f7fe fd2b 	bl	8002010 <HAL_InitTick>
 80035ba:	4603      	mov	r3, r0
 80035bc:	2b00      	cmp	r3, #0
 80035be:	d002      	beq.n	80035c6 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80035c0:	2301      	movs	r3, #1
 80035c2:	71fb      	strb	r3, [r7, #7]
 80035c4:	e001      	b.n	80035ca <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80035c6:	f7fe fcd9 	bl	8001f7c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80035ca:	79fb      	ldrb	r3, [r7, #7]

}
 80035cc:	4618      	mov	r0, r3
 80035ce:	3708      	adds	r7, #8
 80035d0:	46bd      	mov	sp, r7
 80035d2:	bd80      	pop	{r7, pc}

080035d4 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 80035d4:	b480      	push	{r7}
 80035d6:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 80035d8:	4b05      	ldr	r3, [pc, #20]	@ (80035f0 <HAL_IncTick+0x1c>)
 80035da:	681a      	ldr	r2, [r3, #0]
 80035dc:	4b05      	ldr	r3, [pc, #20]	@ (80035f4 <HAL_IncTick+0x20>)
 80035de:	681b      	ldr	r3, [r3, #0]
 80035e0:	4413      	add	r3, r2
 80035e2:	4a03      	ldr	r2, [pc, #12]	@ (80035f0 <HAL_IncTick+0x1c>)
 80035e4:	6013      	str	r3, [r2, #0]
}
 80035e6:	bf00      	nop
 80035e8:	46bd      	mov	sp, r7
 80035ea:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035ee:	4770      	bx	lr
 80035f0:	20000b84 	.word	0x20000b84
 80035f4:	20000108 	.word	0x20000108

080035f8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 80035f8:	b480      	push	{r7}
 80035fa:	af00      	add	r7, sp, #0
  return uwTick;
 80035fc:	4b03      	ldr	r3, [pc, #12]	@ (800360c <HAL_GetTick+0x14>)
 80035fe:	681b      	ldr	r3, [r3, #0]
}
 8003600:	4618      	mov	r0, r3
 8003602:	46bd      	mov	sp, r7
 8003604:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003608:	4770      	bx	lr
 800360a:	bf00      	nop
 800360c:	20000b84 	.word	0x20000b84

08003610 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 8003610:	b580      	push	{r7, lr}
 8003612:	b084      	sub	sp, #16
 8003614:	af00      	add	r7, sp, #0
 8003616:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 8003618:	f7ff ffee 	bl	80035f8 <HAL_GetTick>
 800361c:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 800361e:	687b      	ldr	r3, [r7, #4]
 8003620:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 8003622:	68fb      	ldr	r3, [r7, #12]
 8003624:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8003628:	d004      	beq.n	8003634 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 800362a:	4b09      	ldr	r3, [pc, #36]	@ (8003650 <HAL_Delay+0x40>)
 800362c:	681b      	ldr	r3, [r3, #0]
 800362e:	68fa      	ldr	r2, [r7, #12]
 8003630:	4413      	add	r3, r2
 8003632:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 8003634:	bf00      	nop
 8003636:	f7ff ffdf 	bl	80035f8 <HAL_GetTick>
 800363a:	4602      	mov	r2, r0
 800363c:	68bb      	ldr	r3, [r7, #8]
 800363e:	1ad3      	subs	r3, r2, r3
 8003640:	68fa      	ldr	r2, [r7, #12]
 8003642:	429a      	cmp	r2, r3
 8003644:	d8f7      	bhi.n	8003636 <HAL_Delay+0x26>
  {
  }
}
 8003646:	bf00      	nop
 8003648:	bf00      	nop
 800364a:	3710      	adds	r7, #16
 800364c:	46bd      	mov	sp, r7
 800364e:	bd80      	pop	{r7, pc}
 8003650:	20000108 	.word	0x20000108

08003654 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8003654:	b480      	push	{r7}
 8003656:	b085      	sub	sp, #20
 8003658:	af00      	add	r7, sp, #0
 800365a:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 800365c:	687b      	ldr	r3, [r7, #4]
 800365e:	f003 0307 	and.w	r3, r3, #7
 8003662:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8003664:	4b0c      	ldr	r3, [pc, #48]	@ (8003698 <__NVIC_SetPriorityGrouping+0x44>)
 8003666:	68db      	ldr	r3, [r3, #12]
 8003668:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 800366a:	68ba      	ldr	r2, [r7, #8]
 800366c:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8003670:	4013      	ands	r3, r2
 8003672:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8003674:	68fb      	ldr	r3, [r7, #12]
 8003676:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8003678:	68bb      	ldr	r3, [r7, #8]
 800367a:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 800367c:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8003680:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8003684:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8003686:	4a04      	ldr	r2, [pc, #16]	@ (8003698 <__NVIC_SetPriorityGrouping+0x44>)
 8003688:	68bb      	ldr	r3, [r7, #8]
 800368a:	60d3      	str	r3, [r2, #12]
}
 800368c:	bf00      	nop
 800368e:	3714      	adds	r7, #20
 8003690:	46bd      	mov	sp, r7
 8003692:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003696:	4770      	bx	lr
 8003698:	e000ed00 	.word	0xe000ed00

0800369c <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 800369c:	b480      	push	{r7}
 800369e:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80036a0:	4b04      	ldr	r3, [pc, #16]	@ (80036b4 <__NVIC_GetPriorityGrouping+0x18>)
 80036a2:	68db      	ldr	r3, [r3, #12]
 80036a4:	0a1b      	lsrs	r3, r3, #8
 80036a6:	f003 0307 	and.w	r3, r3, #7
}
 80036aa:	4618      	mov	r0, r3
 80036ac:	46bd      	mov	sp, r7
 80036ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036b2:	4770      	bx	lr
 80036b4:	e000ed00 	.word	0xe000ed00

080036b8 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80036b8:	b480      	push	{r7}
 80036ba:	b083      	sub	sp, #12
 80036bc:	af00      	add	r7, sp, #0
 80036be:	4603      	mov	r3, r0
 80036c0:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80036c2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036c6:	2b00      	cmp	r3, #0
 80036c8:	db0b      	blt.n	80036e2 <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80036ca:	79fb      	ldrb	r3, [r7, #7]
 80036cc:	f003 021f 	and.w	r2, r3, #31
 80036d0:	4907      	ldr	r1, [pc, #28]	@ (80036f0 <__NVIC_EnableIRQ+0x38>)
 80036d2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80036d6:	095b      	lsrs	r3, r3, #5
 80036d8:	2001      	movs	r0, #1
 80036da:	fa00 f202 	lsl.w	r2, r0, r2
 80036de:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 80036e2:	bf00      	nop
 80036e4:	370c      	adds	r7, #12
 80036e6:	46bd      	mov	sp, r7
 80036e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80036ec:	4770      	bx	lr
 80036ee:	bf00      	nop
 80036f0:	e000e100 	.word	0xe000e100

080036f4 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 80036f4:	b480      	push	{r7}
 80036f6:	b083      	sub	sp, #12
 80036f8:	af00      	add	r7, sp, #0
 80036fa:	4603      	mov	r3, r0
 80036fc:	6039      	str	r1, [r7, #0]
 80036fe:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8003700:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003704:	2b00      	cmp	r3, #0
 8003706:	db0a      	blt.n	800371e <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003708:	683b      	ldr	r3, [r7, #0]
 800370a:	b2da      	uxtb	r2, r3
 800370c:	490c      	ldr	r1, [pc, #48]	@ (8003740 <__NVIC_SetPriority+0x4c>)
 800370e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003712:	0112      	lsls	r2, r2, #4
 8003714:	b2d2      	uxtb	r2, r2
 8003716:	440b      	add	r3, r1
 8003718:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 800371c:	e00a      	b.n	8003734 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800371e:	683b      	ldr	r3, [r7, #0]
 8003720:	b2da      	uxtb	r2, r3
 8003722:	4908      	ldr	r1, [pc, #32]	@ (8003744 <__NVIC_SetPriority+0x50>)
 8003724:	79fb      	ldrb	r3, [r7, #7]
 8003726:	f003 030f 	and.w	r3, r3, #15
 800372a:	3b04      	subs	r3, #4
 800372c:	0112      	lsls	r2, r2, #4
 800372e:	b2d2      	uxtb	r2, r2
 8003730:	440b      	add	r3, r1
 8003732:	761a      	strb	r2, [r3, #24]
}
 8003734:	bf00      	nop
 8003736:	370c      	adds	r7, #12
 8003738:	46bd      	mov	sp, r7
 800373a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800373e:	4770      	bx	lr
 8003740:	e000e100 	.word	0xe000e100
 8003744:	e000ed00 	.word	0xe000ed00

08003748 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8003748:	b480      	push	{r7}
 800374a:	b089      	sub	sp, #36	@ 0x24
 800374c:	af00      	add	r7, sp, #0
 800374e:	60f8      	str	r0, [r7, #12]
 8003750:	60b9      	str	r1, [r7, #8]
 8003752:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8003754:	68fb      	ldr	r3, [r7, #12]
 8003756:	f003 0307 	and.w	r3, r3, #7
 800375a:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 800375c:	69fb      	ldr	r3, [r7, #28]
 800375e:	f1c3 0307 	rsb	r3, r3, #7
 8003762:	2b04      	cmp	r3, #4
 8003764:	bf28      	it	cs
 8003766:	2304      	movcs	r3, #4
 8003768:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 800376a:	69fb      	ldr	r3, [r7, #28]
 800376c:	3304      	adds	r3, #4
 800376e:	2b06      	cmp	r3, #6
 8003770:	d902      	bls.n	8003778 <NVIC_EncodePriority+0x30>
 8003772:	69fb      	ldr	r3, [r7, #28]
 8003774:	3b03      	subs	r3, #3
 8003776:	e000      	b.n	800377a <NVIC_EncodePriority+0x32>
 8003778:	2300      	movs	r3, #0
 800377a:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 800377c:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003780:	69bb      	ldr	r3, [r7, #24]
 8003782:	fa02 f303 	lsl.w	r3, r2, r3
 8003786:	43da      	mvns	r2, r3
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	401a      	ands	r2, r3
 800378c:	697b      	ldr	r3, [r7, #20]
 800378e:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8003790:	f04f 31ff 	mov.w	r1, #4294967295	@ 0xffffffff
 8003794:	697b      	ldr	r3, [r7, #20]
 8003796:	fa01 f303 	lsl.w	r3, r1, r3
 800379a:	43d9      	mvns	r1, r3
 800379c:	687b      	ldr	r3, [r7, #4]
 800379e:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80037a0:	4313      	orrs	r3, r2
         );
}
 80037a2:	4618      	mov	r0, r3
 80037a4:	3724      	adds	r7, #36	@ 0x24
 80037a6:	46bd      	mov	sp, r7
 80037a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037ac:	4770      	bx	lr

080037ae <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80037ae:	b580      	push	{r7, lr}
 80037b0:	b082      	sub	sp, #8
 80037b2:	af00      	add	r7, sp, #0
 80037b4:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 80037b6:	6878      	ldr	r0, [r7, #4]
 80037b8:	f7ff ff4c 	bl	8003654 <__NVIC_SetPriorityGrouping>
}
 80037bc:	bf00      	nop
 80037be:	3708      	adds	r7, #8
 80037c0:	46bd      	mov	sp, r7
 80037c2:	bd80      	pop	{r7, pc}

080037c4 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80037c4:	b580      	push	{r7, lr}
 80037c6:	b086      	sub	sp, #24
 80037c8:	af00      	add	r7, sp, #0
 80037ca:	4603      	mov	r3, r0
 80037cc:	60b9      	str	r1, [r7, #8]
 80037ce:	607a      	str	r2, [r7, #4]
 80037d0:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 80037d2:	f7ff ff63 	bl	800369c <__NVIC_GetPriorityGrouping>
 80037d6:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 80037d8:	687a      	ldr	r2, [r7, #4]
 80037da:	68b9      	ldr	r1, [r7, #8]
 80037dc:	6978      	ldr	r0, [r7, #20]
 80037de:	f7ff ffb3 	bl	8003748 <NVIC_EncodePriority>
 80037e2:	4602      	mov	r2, r0
 80037e4:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80037e8:	4611      	mov	r1, r2
 80037ea:	4618      	mov	r0, r3
 80037ec:	f7ff ff82 	bl	80036f4 <__NVIC_SetPriority>
}
 80037f0:	bf00      	nop
 80037f2:	3718      	adds	r7, #24
 80037f4:	46bd      	mov	sp, r7
 80037f6:	bd80      	pop	{r7, pc}

080037f8 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 80037f8:	b580      	push	{r7, lr}
 80037fa:	b082      	sub	sp, #8
 80037fc:	af00      	add	r7, sp, #0
 80037fe:	4603      	mov	r3, r0
 8003800:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	4618      	mov	r0, r3
 8003808:	f7ff ff56 	bl	80036b8 <__NVIC_EnableIRQ>
}
 800380c:	bf00      	nop
 800380e:	3708      	adds	r7, #8
 8003810:	46bd      	mov	sp, r7
 8003812:	bd80      	pop	{r7, pc}

08003814 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8003814:	b480      	push	{r7}
 8003816:	b085      	sub	sp, #20
 8003818:	af00      	add	r7, sp, #0
 800381a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800381c:	2300      	movs	r3, #0
 800381e:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8003820:	687b      	ldr	r3, [r7, #4]
 8003822:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8003826:	b2db      	uxtb	r3, r3
 8003828:	2b02      	cmp	r3, #2
 800382a:	d005      	beq.n	8003838 <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 800382c:	687b      	ldr	r3, [r7, #4]
 800382e:	2204      	movs	r2, #4
 8003830:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8003832:	2301      	movs	r3, #1
 8003834:	73fb      	strb	r3, [r7, #15]
 8003836:	e037      	b.n	80038a8 <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8003838:	687b      	ldr	r3, [r7, #4]
 800383a:	681b      	ldr	r3, [r3, #0]
 800383c:	681a      	ldr	r2, [r3, #0]
 800383e:	687b      	ldr	r3, [r7, #4]
 8003840:	681b      	ldr	r3, [r3, #0]
 8003842:	f022 020e 	bic.w	r2, r2, #14
 8003846:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800384c:	681a      	ldr	r2, [r3, #0]
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003852:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003856:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8003858:	687b      	ldr	r3, [r7, #4]
 800385a:	681b      	ldr	r3, [r3, #0]
 800385c:	681a      	ldr	r2, [r3, #0]
 800385e:	687b      	ldr	r3, [r7, #4]
 8003860:	681b      	ldr	r3, [r3, #0]
 8003862:	f022 0201 	bic.w	r2, r2, #1
 8003866:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8003868:	687b      	ldr	r3, [r7, #4]
 800386a:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800386c:	f003 021f 	and.w	r2, r3, #31
 8003870:	687b      	ldr	r3, [r7, #4]
 8003872:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003874:	2101      	movs	r1, #1
 8003876:	fa01 f202 	lsl.w	r2, r1, r2
 800387a:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800387c:	687b      	ldr	r3, [r7, #4]
 800387e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003880:	687a      	ldr	r2, [r7, #4]
 8003882:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003884:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8003886:	687b      	ldr	r3, [r7, #4]
 8003888:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800388a:	2b00      	cmp	r3, #0
 800388c:	d00c      	beq.n	80038a8 <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 800388e:	687b      	ldr	r3, [r7, #4]
 8003890:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003892:	681a      	ldr	r2, [r3, #0]
 8003894:	687b      	ldr	r3, [r7, #4]
 8003896:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003898:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800389c:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 800389e:	687b      	ldr	r3, [r7, #4]
 80038a0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80038a2:	687a      	ldr	r2, [r7, #4]
 80038a4:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 80038a6:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 80038a8:	687b      	ldr	r3, [r7, #4]
 80038aa:	2201      	movs	r2, #1
 80038ac:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 80038b0:	687b      	ldr	r3, [r7, #4]
 80038b2:	2200      	movs	r2, #0
 80038b4:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 80038b8:	7bfb      	ldrb	r3, [r7, #15]
}
 80038ba:	4618      	mov	r0, r3
 80038bc:	3714      	adds	r7, #20
 80038be:	46bd      	mov	sp, r7
 80038c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80038c4:	4770      	bx	lr

080038c6 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 80038c6:	b580      	push	{r7, lr}
 80038c8:	b084      	sub	sp, #16
 80038ca:	af00      	add	r7, sp, #0
 80038cc:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 80038ce:	2300      	movs	r3, #0
 80038d0:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 80038d2:	687b      	ldr	r3, [r7, #4]
 80038d4:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80038d8:	b2db      	uxtb	r3, r3
 80038da:	2b02      	cmp	r3, #2
 80038dc:	d00d      	beq.n	80038fa <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 80038de:	687b      	ldr	r3, [r7, #4]
 80038e0:	2204      	movs	r2, #4
 80038e2:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 80038e4:	687b      	ldr	r3, [r7, #4]
 80038e6:	2201      	movs	r2, #1
 80038e8:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 80038ec:	687b      	ldr	r3, [r7, #4]
 80038ee:	2200      	movs	r2, #0
 80038f0:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 80038f4:	2301      	movs	r3, #1
 80038f6:	73fb      	strb	r3, [r7, #15]
 80038f8:	e047      	b.n	800398a <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 80038fa:	687b      	ldr	r3, [r7, #4]
 80038fc:	681b      	ldr	r3, [r3, #0]
 80038fe:	681a      	ldr	r2, [r3, #0]
 8003900:	687b      	ldr	r3, [r7, #4]
 8003902:	681b      	ldr	r3, [r3, #0]
 8003904:	f022 020e 	bic.w	r2, r2, #14
 8003908:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 800390a:	687b      	ldr	r3, [r7, #4]
 800390c:	681b      	ldr	r3, [r3, #0]
 800390e:	681a      	ldr	r2, [r3, #0]
 8003910:	687b      	ldr	r3, [r7, #4]
 8003912:	681b      	ldr	r3, [r3, #0]
 8003914:	f022 0201 	bic.w	r2, r2, #1
 8003918:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 800391a:	687b      	ldr	r3, [r7, #4]
 800391c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800391e:	681a      	ldr	r2, [r3, #0]
 8003920:	687b      	ldr	r3, [r7, #4]
 8003922:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8003924:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8003928:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800392a:	687b      	ldr	r3, [r7, #4]
 800392c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800392e:	f003 021f 	and.w	r2, r3, #31
 8003932:	687b      	ldr	r3, [r7, #4]
 8003934:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8003936:	2101      	movs	r1, #1
 8003938:	fa01 f202 	lsl.w	r2, r1, r2
 800393c:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 800393e:	687b      	ldr	r3, [r7, #4]
 8003940:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8003942:	687a      	ldr	r2, [r7, #4]
 8003944:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8003946:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8003948:	687b      	ldr	r3, [r7, #4]
 800394a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800394c:	2b00      	cmp	r3, #0
 800394e:	d00c      	beq.n	800396a <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8003950:	687b      	ldr	r3, [r7, #4]
 8003952:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8003954:	681a      	ldr	r2, [r3, #0]
 8003956:	687b      	ldr	r3, [r7, #4]
 8003958:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 800395a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 800395e:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8003960:	687b      	ldr	r3, [r7, #4]
 8003962:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8003964:	687a      	ldr	r2, [r7, #4]
 8003966:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8003968:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 800396a:	687b      	ldr	r3, [r7, #4]
 800396c:	2201      	movs	r2, #1
 800396e:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8003972:	687b      	ldr	r3, [r7, #4]
 8003974:	2200      	movs	r2, #0
 8003976:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 800397a:	687b      	ldr	r3, [r7, #4]
 800397c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800397e:	2b00      	cmp	r3, #0
 8003980:	d003      	beq.n	800398a <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8003982:	687b      	ldr	r3, [r7, #4]
 8003984:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8003986:	6878      	ldr	r0, [r7, #4]
 8003988:	4798      	blx	r3
    }
  }
  return status;
 800398a:	7bfb      	ldrb	r3, [r7, #15]
}
 800398c:	4618      	mov	r0, r3
 800398e:	3710      	adds	r7, #16
 8003990:	46bd      	mov	sp, r7
 8003992:	bd80      	pop	{r7, pc}

08003994 <HAL_DMA_GetState>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL state
  */
HAL_DMA_StateTypeDef HAL_DMA_GetState(DMA_HandleTypeDef *hdma)
{
 8003994:	b480      	push	{r7}
 8003996:	b083      	sub	sp, #12
 8003998:	af00      	add	r7, sp, #0
 800399a:	6078      	str	r0, [r7, #4]
  /* Return DMA handle state */
  return hdma->State;
 800399c:	687b      	ldr	r3, [r7, #4]
 800399e:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 80039a2:	b2db      	uxtb	r3, r3
}
 80039a4:	4618      	mov	r0, r3
 80039a6:	370c      	adds	r7, #12
 80039a8:	46bd      	mov	sp, r7
 80039aa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039ae:	4770      	bx	lr

080039b0 <HAL_FLASH_IRQHandler>:
/**
  * @brief  Handle FLASH interrupt request.
  * @retval None
  */
void HAL_FLASH_IRQHandler(void)
{
 80039b0:	b580      	push	{r7, lr}
 80039b2:	b084      	sub	sp, #16
 80039b4:	af00      	add	r7, sp, #0
  uint32_t tmp_page;
  uint32_t error;
  FLASH_ProcedureTypeDef procedure;

  /* If the operation is completed, disable the PG, PNB, MER1, MER2 and PER Bit */
  CLEAR_BIT(FLASH->CR, (FLASH_CR_PG | FLASH_CR_MER1 | FLASH_CR_PER | FLASH_CR_PNB));
 80039b6:	4b62      	ldr	r3, [pc, #392]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 80039b8:	695b      	ldr	r3, [r3, #20]
 80039ba:	4a61      	ldr	r2, [pc, #388]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 80039bc:	f423 73ff 	bic.w	r3, r3, #510	@ 0x1fe
 80039c0:	f023 0301 	bic.w	r3, r3, #1
 80039c4:	6153      	str	r3, [r2, #20]
#if defined (FLASH_OPTR_DBANK)
  CLEAR_BIT(FLASH->CR, FLASH_CR_MER2);
#endif

  /* Disable the FSTPG Bit only if it is the last row programmed */
  if (pFlash.ProcedureOnGoing == FLASH_PROC_PROGRAM_LAST)
 80039c6:	4b5f      	ldr	r3, [pc, #380]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 80039c8:	7a1b      	ldrb	r3, [r3, #8]
 80039ca:	b2db      	uxtb	r3, r3
 80039cc:	2b04      	cmp	r3, #4
 80039ce:	d105      	bne.n	80039dc <HAL_FLASH_IRQHandler+0x2c>
  {
    CLEAR_BIT(FLASH->CR, FLASH_CR_FSTPG);
 80039d0:	4b5b      	ldr	r3, [pc, #364]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 80039d2:	695b      	ldr	r3, [r3, #20]
 80039d4:	4a5a      	ldr	r2, [pc, #360]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 80039d6:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 80039da:	6153      	str	r3, [r2, #20]
  }

  /* Check FLASH operation error flags */
  error = (FLASH->SR & FLASH_FLAG_SR_ERRORS);
 80039dc:	4b58      	ldr	r3, [pc, #352]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 80039de:	691a      	ldr	r2, [r3, #16]
 80039e0:	f24c 33fa 	movw	r3, #50170	@ 0xc3fa
 80039e4:	4013      	ands	r3, r2
 80039e6:	60fb      	str	r3, [r7, #12]

  if (error != 0U)
 80039e8:	68fb      	ldr	r3, [r7, #12]
 80039ea:	2b00      	cmp	r3, #0
 80039ec:	d040      	beq.n	8003a70 <HAL_FLASH_IRQHandler+0xc0>
  {
    /* Save the error code */
    pFlash.ErrorCode |= error;
 80039ee:	4b55      	ldr	r3, [pc, #340]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 80039f0:	685a      	ldr	r2, [r3, #4]
 80039f2:	68fb      	ldr	r3, [r7, #12]
 80039f4:	4313      	orrs	r3, r2
 80039f6:	4a53      	ldr	r2, [pc, #332]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 80039f8:	6053      	str	r3, [r2, #4]

    /* Clear error programming flags */
    __HAL_FLASH_CLEAR_FLAG(error);
 80039fa:	68fb      	ldr	r3, [r7, #12]
 80039fc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003a00:	d307      	bcc.n	8003a12 <HAL_FLASH_IRQHandler+0x62>
 8003a02:	4b4f      	ldr	r3, [pc, #316]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 8003a04:	699a      	ldr	r2, [r3, #24]
 8003a06:	68fb      	ldr	r3, [r7, #12]
 8003a08:	f003 4340 	and.w	r3, r3, #3221225472	@ 0xc0000000
 8003a0c:	494c      	ldr	r1, [pc, #304]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 8003a0e:	4313      	orrs	r3, r2
 8003a10:	618b      	str	r3, [r1, #24]
 8003a12:	68fb      	ldr	r3, [r7, #12]
 8003a14:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003a18:	2b00      	cmp	r3, #0
 8003a1a:	d004      	beq.n	8003a26 <HAL_FLASH_IRQHandler+0x76>
 8003a1c:	4a48      	ldr	r2, [pc, #288]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 8003a1e:	68fb      	ldr	r3, [r7, #12]
 8003a20:	f023 4340 	bic.w	r3, r3, #3221225472	@ 0xc0000000
 8003a24:	6113      	str	r3, [r2, #16]

    /* Flush the caches to be sure of the data consistency */
    FLASH_FlushCaches();
 8003a26:	f000 f8c7 	bl	8003bb8 <FLASH_FlushCaches>

    /* FLASH error interrupt user callback */
    procedure = pFlash.ProcedureOnGoing;
 8003a2a:	4b46      	ldr	r3, [pc, #280]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a2c:	7a1b      	ldrb	r3, [r3, #8]
 8003a2e:	72fb      	strb	r3, [r7, #11]
    if (procedure == FLASH_PROC_PAGE_ERASE)
 8003a30:	7afb      	ldrb	r3, [r7, #11]
 8003a32:	2b01      	cmp	r3, #1
 8003a34:	d105      	bne.n	8003a42 <HAL_FLASH_IRQHandler+0x92>
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Page);
 8003a36:	4b43      	ldr	r3, [pc, #268]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a38:	695b      	ldr	r3, [r3, #20]
 8003a3a:	4618      	mov	r0, r3
 8003a3c:	f000 f88e 	bl	8003b5c <HAL_FLASH_OperationErrorCallback>
 8003a40:	e013      	b.n	8003a6a <HAL_FLASH_IRQHandler+0xba>
    }
    else if (procedure == FLASH_PROC_MASS_ERASE)
 8003a42:	7afb      	ldrb	r3, [r7, #11]
 8003a44:	2b02      	cmp	r3, #2
 8003a46:	d105      	bne.n	8003a54 <HAL_FLASH_IRQHandler+0xa4>
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Bank);
 8003a48:	4b3e      	ldr	r3, [pc, #248]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a4a:	691b      	ldr	r3, [r3, #16]
 8003a4c:	4618      	mov	r0, r3
 8003a4e:	f000 f885 	bl	8003b5c <HAL_FLASH_OperationErrorCallback>
 8003a52:	e00a      	b.n	8003a6a <HAL_FLASH_IRQHandler+0xba>
    }
    else if ((procedure == FLASH_PROC_PROGRAM) ||
 8003a54:	7afb      	ldrb	r3, [r7, #11]
 8003a56:	2b03      	cmp	r3, #3
 8003a58:	d002      	beq.n	8003a60 <HAL_FLASH_IRQHandler+0xb0>
 8003a5a:	7afb      	ldrb	r3, [r7, #11]
 8003a5c:	2b04      	cmp	r3, #4
 8003a5e:	d104      	bne.n	8003a6a <HAL_FLASH_IRQHandler+0xba>
             (procedure == FLASH_PROC_PROGRAM_LAST))
    {
      HAL_FLASH_OperationErrorCallback(pFlash.Address);
 8003a60:	4b38      	ldr	r3, [pc, #224]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a62:	68db      	ldr	r3, [r3, #12]
 8003a64:	4618      	mov	r0, r3
 8003a66:	f000 f879 	bl	8003b5c <HAL_FLASH_OperationErrorCallback>
    {
      /* Nothing to do */
    }

    /*Stop the procedure ongoing*/
    pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003a6a:	4b36      	ldr	r3, [pc, #216]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a6c:	2200      	movs	r2, #0
 8003a6e:	721a      	strb	r2, [r3, #8]
  }

  /* Check FLASH End of Operation flag  */
  if (__HAL_FLASH_GET_FLAG(FLASH_FLAG_EOP))
 8003a70:	4b33      	ldr	r3, [pc, #204]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 8003a72:	691b      	ldr	r3, [r3, #16]
 8003a74:	f003 0301 	and.w	r3, r3, #1
 8003a78:	2b01      	cmp	r3, #1
 8003a7a:	d14f      	bne.n	8003b1c <HAL_FLASH_IRQHandler+0x16c>
  {
    /* Clear FLASH End of Operation pending bit */
    __HAL_FLASH_CLEAR_FLAG(FLASH_FLAG_EOP);
 8003a7c:	4b30      	ldr	r3, [pc, #192]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 8003a7e:	2201      	movs	r2, #1
 8003a80:	611a      	str	r2, [r3, #16]

    if (pFlash.ProcedureOnGoing == FLASH_PROC_PAGE_ERASE)
 8003a82:	4b30      	ldr	r3, [pc, #192]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a84:	7a1b      	ldrb	r3, [r3, #8]
 8003a86:	b2db      	uxtb	r3, r3
 8003a88:	2b01      	cmp	r3, #1
 8003a8a:	d12b      	bne.n	8003ae4 <HAL_FLASH_IRQHandler+0x134>
    {
      /* Nb of pages to erased can be decreased */
      pFlash.NbPagesToErase--;
 8003a8c:	4b2d      	ldr	r3, [pc, #180]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a8e:	699b      	ldr	r3, [r3, #24]
 8003a90:	3b01      	subs	r3, #1
 8003a92:	4a2c      	ldr	r2, [pc, #176]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a94:	6193      	str	r3, [r2, #24]

      /* Check if there are still pages to erase*/
      if (pFlash.NbPagesToErase != 0U)
 8003a96:	4b2b      	ldr	r3, [pc, #172]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003a98:	699b      	ldr	r3, [r3, #24]
 8003a9a:	2b00      	cmp	r3, #0
 8003a9c:	d013      	beq.n	8003ac6 <HAL_FLASH_IRQHandler+0x116>
      {
        /* Indicate user which page has been erased*/
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 8003a9e:	4b29      	ldr	r3, [pc, #164]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003aa0:	695b      	ldr	r3, [r3, #20]
 8003aa2:	4618      	mov	r0, r3
 8003aa4:	f000 f850 	bl	8003b48 <HAL_FLASH_EndOfOperationCallback>

        /* Increment page number */
        pFlash.Page++;
 8003aa8:	4b26      	ldr	r3, [pc, #152]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003aaa:	695b      	ldr	r3, [r3, #20]
 8003aac:	3301      	adds	r3, #1
 8003aae:	4a25      	ldr	r2, [pc, #148]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003ab0:	6153      	str	r3, [r2, #20]
        tmp_page = pFlash.Page;
 8003ab2:	4b24      	ldr	r3, [pc, #144]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003ab4:	695b      	ldr	r3, [r3, #20]
 8003ab6:	607b      	str	r3, [r7, #4]
        FLASH_PageErase(tmp_page, pFlash.Bank);
 8003ab8:	4b22      	ldr	r3, [pc, #136]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003aba:	691b      	ldr	r3, [r3, #16]
 8003abc:	4619      	mov	r1, r3
 8003abe:	6878      	ldr	r0, [r7, #4]
 8003ac0:	f000 f856 	bl	8003b70 <FLASH_PageErase>
 8003ac4:	e02a      	b.n	8003b1c <HAL_FLASH_IRQHandler+0x16c>
      }
      else
      {
        /* No more pages to Erase */
        /* Reset Address and stop Erase pages procedure */
        pFlash.Page = 0xFFFFFFFFU;
 8003ac6:	4b1f      	ldr	r3, [pc, #124]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003ac8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8003acc:	615a      	str	r2, [r3, #20]
        pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003ace:	4b1d      	ldr	r3, [pc, #116]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003ad0:	2200      	movs	r2, #0
 8003ad2:	721a      	strb	r2, [r3, #8]

        /* Flush the caches to be sure of the data consistency */
        FLASH_FlushCaches();
 8003ad4:	f000 f870 	bl	8003bb8 <FLASH_FlushCaches>

        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Page);
 8003ad8:	4b1a      	ldr	r3, [pc, #104]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003ada:	695b      	ldr	r3, [r3, #20]
 8003adc:	4618      	mov	r0, r3
 8003ade:	f000 f833 	bl	8003b48 <HAL_FLASH_EndOfOperationCallback>
 8003ae2:	e01b      	b.n	8003b1c <HAL_FLASH_IRQHandler+0x16c>
      }
    }
    else
    {
      /* Flush the caches to be sure of the data consistency */
      FLASH_FlushCaches();
 8003ae4:	f000 f868 	bl	8003bb8 <FLASH_FlushCaches>

      procedure = pFlash.ProcedureOnGoing;
 8003ae8:	4b16      	ldr	r3, [pc, #88]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003aea:	7a1b      	ldrb	r3, [r3, #8]
 8003aec:	72fb      	strb	r3, [r7, #11]
      if (procedure == FLASH_PROC_MASS_ERASE)
 8003aee:	7afb      	ldrb	r3, [r7, #11]
 8003af0:	2b02      	cmp	r3, #2
 8003af2:	d105      	bne.n	8003b00 <HAL_FLASH_IRQHandler+0x150>
      {
        /* MassErase ended. Return the selected bank */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Bank);
 8003af4:	4b13      	ldr	r3, [pc, #76]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003af6:	691b      	ldr	r3, [r3, #16]
 8003af8:	4618      	mov	r0, r3
 8003afa:	f000 f825 	bl	8003b48 <HAL_FLASH_EndOfOperationCallback>
 8003afe:	e00a      	b.n	8003b16 <HAL_FLASH_IRQHandler+0x166>
      }
      else if ((procedure == FLASH_PROC_PROGRAM) ||
 8003b00:	7afb      	ldrb	r3, [r7, #11]
 8003b02:	2b03      	cmp	r3, #3
 8003b04:	d002      	beq.n	8003b0c <HAL_FLASH_IRQHandler+0x15c>
 8003b06:	7afb      	ldrb	r3, [r7, #11]
 8003b08:	2b04      	cmp	r3, #4
 8003b0a:	d104      	bne.n	8003b16 <HAL_FLASH_IRQHandler+0x166>
               (procedure == FLASH_PROC_PROGRAM_LAST))
      {
        /* Program ended. Return the selected address */
        /* FLASH EOP interrupt user callback */
        HAL_FLASH_EndOfOperationCallback(pFlash.Address);
 8003b0c:	4b0d      	ldr	r3, [pc, #52]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003b0e:	68db      	ldr	r3, [r3, #12]
 8003b10:	4618      	mov	r0, r3
 8003b12:	f000 f819 	bl	8003b48 <HAL_FLASH_EndOfOperationCallback>
      {
        /* Nothing to do */
      }

      /*Clear the procedure ongoing*/
      pFlash.ProcedureOnGoing = FLASH_PROC_NONE;
 8003b16:	4b0b      	ldr	r3, [pc, #44]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003b18:	2200      	movs	r2, #0
 8003b1a:	721a      	strb	r2, [r3, #8]
    }
  }

  if (pFlash.ProcedureOnGoing == FLASH_PROC_NONE)
 8003b1c:	4b09      	ldr	r3, [pc, #36]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003b1e:	7a1b      	ldrb	r3, [r3, #8]
 8003b20:	b2db      	uxtb	r3, r3
 8003b22:	2b00      	cmp	r3, #0
 8003b24:	d108      	bne.n	8003b38 <HAL_FLASH_IRQHandler+0x188>
  {
    /* Disable End of Operation and Error interrupts */
    __HAL_FLASH_DISABLE_IT(FLASH_IT_EOP | FLASH_IT_OPERR);
 8003b26:	4b06      	ldr	r3, [pc, #24]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 8003b28:	695b      	ldr	r3, [r3, #20]
 8003b2a:	4a05      	ldr	r2, [pc, #20]	@ (8003b40 <HAL_FLASH_IRQHandler+0x190>)
 8003b2c:	f023 7340 	bic.w	r3, r3, #50331648	@ 0x3000000
 8003b30:	6153      	str	r3, [r2, #20]

    /* Process Unlocked */
    __HAL_UNLOCK(&pFlash);
 8003b32:	4b04      	ldr	r3, [pc, #16]	@ (8003b44 <HAL_FLASH_IRQHandler+0x194>)
 8003b34:	2200      	movs	r2, #0
 8003b36:	701a      	strb	r2, [r3, #0]
  }
}
 8003b38:	bf00      	nop
 8003b3a:	3710      	adds	r7, #16
 8003b3c:	46bd      	mov	sp, r7
 8003b3e:	bd80      	pop	{r7, pc}
 8003b40:	40022000 	.word	0x40022000
 8003b44:	2000010c 	.word	0x2000010c

08003b48 <HAL_FLASH_EndOfOperationCallback>:
  *                            (if 0xFFFFFFFF, it means that all the selected pages have been erased)
  *           @arg Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_EndOfOperationCallback(uint32_t ReturnValue)
{
 8003b48:	b480      	push	{r7}
 8003b4a:	b083      	sub	sp, #12
 8003b4c:	af00      	add	r7, sp, #0
 8003b4e:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_EndOfOperationCallback could be implemented in the user file
   */
}
 8003b50:	bf00      	nop
 8003b52:	370c      	adds	r7, #12
 8003b54:	46bd      	mov	sp, r7
 8003b56:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b5a:	4770      	bx	lr

08003b5c <HAL_FLASH_OperationErrorCallback>:
  *           @arg Page Erase: Page number which returned an error
  *           @arg Program: Address which was selected for data program
  * @retval None
  */
__weak void HAL_FLASH_OperationErrorCallback(uint32_t ReturnValue)
{
 8003b5c:	b480      	push	{r7}
 8003b5e:	b083      	sub	sp, #12
 8003b60:	af00      	add	r7, sp, #0
 8003b62:	6078      	str	r0, [r7, #4]
  UNUSED(ReturnValue);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_FLASH_OperationErrorCallback could be implemented in the user file
   */
}
 8003b64:	bf00      	nop
 8003b66:	370c      	adds	r7, #12
 8003b68:	46bd      	mov	sp, r7
 8003b6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b6e:	4770      	bx	lr

08003b70 <FLASH_PageErase>:
  *            @arg FLASH_BANK_2: Page in bank 2 to be erased (*)
  * @note   (*) availability depends on devices
  * @retval None
  */
void FLASH_PageErase(uint32_t Page, uint32_t Banks)
{
 8003b70:	b480      	push	{r7}
 8003b72:	b083      	sub	sp, #12
 8003b74:	af00      	add	r7, sp, #0
 8003b76:	6078      	str	r0, [r7, #4]
 8003b78:	6039      	str	r1, [r7, #0]
  /* Prevent unused argument(s) compilation warning */
  UNUSED(Banks);
#endif /* FLASH_OPTR_DBANK */

  /* Proceed to erase the page */
  MODIFY_REG(FLASH->CR, FLASH_CR_PNB, ((Page & 0xFFU) << FLASH_CR_PNB_Pos));
 8003b7a:	4b0e      	ldr	r3, [pc, #56]	@ (8003bb4 <FLASH_PageErase+0x44>)
 8003b7c:	695b      	ldr	r3, [r3, #20]
 8003b7e:	f423 72fc 	bic.w	r2, r3, #504	@ 0x1f8
 8003b82:	687b      	ldr	r3, [r7, #4]
 8003b84:	00db      	lsls	r3, r3, #3
 8003b86:	f403 63ff 	and.w	r3, r3, #2040	@ 0x7f8
 8003b8a:	490a      	ldr	r1, [pc, #40]	@ (8003bb4 <FLASH_PageErase+0x44>)
 8003b8c:	4313      	orrs	r3, r2
 8003b8e:	614b      	str	r3, [r1, #20]
  SET_BIT(FLASH->CR, FLASH_CR_PER);
 8003b90:	4b08      	ldr	r3, [pc, #32]	@ (8003bb4 <FLASH_PageErase+0x44>)
 8003b92:	695b      	ldr	r3, [r3, #20]
 8003b94:	4a07      	ldr	r2, [pc, #28]	@ (8003bb4 <FLASH_PageErase+0x44>)
 8003b96:	f043 0302 	orr.w	r3, r3, #2
 8003b9a:	6153      	str	r3, [r2, #20]
  SET_BIT(FLASH->CR, FLASH_CR_STRT);
 8003b9c:	4b05      	ldr	r3, [pc, #20]	@ (8003bb4 <FLASH_PageErase+0x44>)
 8003b9e:	695b      	ldr	r3, [r3, #20]
 8003ba0:	4a04      	ldr	r2, [pc, #16]	@ (8003bb4 <FLASH_PageErase+0x44>)
 8003ba2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003ba6:	6153      	str	r3, [r2, #20]
}
 8003ba8:	bf00      	nop
 8003baa:	370c      	adds	r7, #12
 8003bac:	46bd      	mov	sp, r7
 8003bae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003bb2:	4770      	bx	lr
 8003bb4:	40022000 	.word	0x40022000

08003bb8 <FLASH_FlushCaches>:
/**
  * @brief  Flush the instruction and data caches.
  * @retval None
  */
void FLASH_FlushCaches(void)
{
 8003bb8:	b480      	push	{r7}
 8003bba:	b083      	sub	sp, #12
 8003bbc:	af00      	add	r7, sp, #0
  FLASH_CacheTypeDef cache = pFlash.CacheToReactivate;
 8003bbe:	4b21      	ldr	r3, [pc, #132]	@ (8003c44 <FLASH_FlushCaches+0x8c>)
 8003bc0:	7f1b      	ldrb	r3, [r3, #28]
 8003bc2:	71fb      	strb	r3, [r7, #7]

  /* Flush instruction cache  */
  if ((cache == FLASH_CACHE_ICACHE_ENABLED) ||
 8003bc4:	79fb      	ldrb	r3, [r7, #7]
 8003bc6:	2b01      	cmp	r3, #1
 8003bc8:	d002      	beq.n	8003bd0 <FLASH_FlushCaches+0x18>
 8003bca:	79fb      	ldrb	r3, [r7, #7]
 8003bcc:	2b03      	cmp	r3, #3
 8003bce:	d117      	bne.n	8003c00 <FLASH_FlushCaches+0x48>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Disable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_DISABLE();
 8003bd0:	4b1d      	ldr	r3, [pc, #116]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003bd2:	681b      	ldr	r3, [r3, #0]
 8003bd4:	4a1c      	ldr	r2, [pc, #112]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003bd6:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8003bda:	6013      	str	r3, [r2, #0]
    /* Reset instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_RESET();
 8003bdc:	4b1a      	ldr	r3, [pc, #104]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003bde:	681b      	ldr	r3, [r3, #0]
 8003be0:	4a19      	ldr	r2, [pc, #100]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003be2:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8003be6:	6013      	str	r3, [r2, #0]
 8003be8:	4b17      	ldr	r3, [pc, #92]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003bea:	681b      	ldr	r3, [r3, #0]
 8003bec:	4a16      	ldr	r2, [pc, #88]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003bee:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8003bf2:	6013      	str	r3, [r2, #0]
    /* Enable instruction cache */
    __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8003bf4:	4b14      	ldr	r3, [pc, #80]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003bf6:	681b      	ldr	r3, [r3, #0]
 8003bf8:	4a13      	ldr	r2, [pc, #76]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003bfa:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 8003bfe:	6013      	str	r3, [r2, #0]
  }

  /* Flush data cache */
  if ((cache == FLASH_CACHE_DCACHE_ENABLED) ||
 8003c00:	79fb      	ldrb	r3, [r7, #7]
 8003c02:	2b02      	cmp	r3, #2
 8003c04:	d002      	beq.n	8003c0c <FLASH_FlushCaches+0x54>
 8003c06:	79fb      	ldrb	r3, [r7, #7]
 8003c08:	2b03      	cmp	r3, #3
 8003c0a:	d111      	bne.n	8003c30 <FLASH_FlushCaches+0x78>
      (cache == FLASH_CACHE_ICACHE_DCACHE_ENABLED))
  {
    /* Reset data cache */
    __HAL_FLASH_DATA_CACHE_RESET();
 8003c0c:	4b0e      	ldr	r3, [pc, #56]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003c0e:	681b      	ldr	r3, [r3, #0]
 8003c10:	4a0d      	ldr	r2, [pc, #52]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003c12:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 8003c16:	6013      	str	r3, [r2, #0]
 8003c18:	4b0b      	ldr	r3, [pc, #44]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003c1a:	681b      	ldr	r3, [r3, #0]
 8003c1c:	4a0a      	ldr	r2, [pc, #40]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003c1e:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 8003c22:	6013      	str	r3, [r2, #0]
    /* Enable data cache */
    __HAL_FLASH_DATA_CACHE_ENABLE();
 8003c24:	4b08      	ldr	r3, [pc, #32]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003c26:	681b      	ldr	r3, [r3, #0]
 8003c28:	4a07      	ldr	r2, [pc, #28]	@ (8003c48 <FLASH_FlushCaches+0x90>)
 8003c2a:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8003c2e:	6013      	str	r3, [r2, #0]
  }

  /* Reset internal variable */
  pFlash.CacheToReactivate = FLASH_CACHE_DISABLED;
 8003c30:	4b04      	ldr	r3, [pc, #16]	@ (8003c44 <FLASH_FlushCaches+0x8c>)
 8003c32:	2200      	movs	r2, #0
 8003c34:	771a      	strb	r2, [r3, #28]
}
 8003c36:	bf00      	nop
 8003c38:	370c      	adds	r7, #12
 8003c3a:	46bd      	mov	sp, r7
 8003c3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003c40:	4770      	bx	lr
 8003c42:	bf00      	nop
 8003c44:	2000010c 	.word	0x2000010c
 8003c48:	40022000 	.word	0x40022000

08003c4c <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8003c4c:	b480      	push	{r7}
 8003c4e:	b087      	sub	sp, #28
 8003c50:	af00      	add	r7, sp, #0
 8003c52:	6078      	str	r0, [r7, #4]
 8003c54:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 8003c56:	2300      	movs	r3, #0
 8003c58:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003c5a:	e15a      	b.n	8003f12 <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8003c5c:	683b      	ldr	r3, [r7, #0]
 8003c5e:	681a      	ldr	r2, [r3, #0]
 8003c60:	2101      	movs	r1, #1
 8003c62:	697b      	ldr	r3, [r7, #20]
 8003c64:	fa01 f303 	lsl.w	r3, r1, r3
 8003c68:	4013      	ands	r3, r2
 8003c6a:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8003c6c:	68fb      	ldr	r3, [r7, #12]
 8003c6e:	2b00      	cmp	r3, #0
 8003c70:	f000 814c 	beq.w	8003f0c <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c74:	683b      	ldr	r3, [r7, #0]
 8003c76:	685b      	ldr	r3, [r3, #4]
 8003c78:	f003 0303 	and.w	r3, r3, #3
 8003c7c:	2b01      	cmp	r3, #1
 8003c7e:	d005      	beq.n	8003c8c <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8003c80:	683b      	ldr	r3, [r7, #0]
 8003c82:	685b      	ldr	r3, [r3, #4]
 8003c84:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8003c88:	2b02      	cmp	r3, #2
 8003c8a:	d130      	bne.n	8003cee <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8003c8c:	687b      	ldr	r3, [r7, #4]
 8003c8e:	689b      	ldr	r3, [r3, #8]
 8003c90:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 8003c92:	697b      	ldr	r3, [r7, #20]
 8003c94:	005b      	lsls	r3, r3, #1
 8003c96:	2203      	movs	r2, #3
 8003c98:	fa02 f303 	lsl.w	r3, r2, r3
 8003c9c:	43db      	mvns	r3, r3
 8003c9e:	693a      	ldr	r2, [r7, #16]
 8003ca0:	4013      	ands	r3, r2
 8003ca2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8003ca4:	683b      	ldr	r3, [r7, #0]
 8003ca6:	68da      	ldr	r2, [r3, #12]
 8003ca8:	697b      	ldr	r3, [r7, #20]
 8003caa:	005b      	lsls	r3, r3, #1
 8003cac:	fa02 f303 	lsl.w	r3, r2, r3
 8003cb0:	693a      	ldr	r2, [r7, #16]
 8003cb2:	4313      	orrs	r3, r2
 8003cb4:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 8003cb6:	687b      	ldr	r3, [r7, #4]
 8003cb8:	693a      	ldr	r2, [r7, #16]
 8003cba:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8003cbc:	687b      	ldr	r3, [r7, #4]
 8003cbe:	685b      	ldr	r3, [r3, #4]
 8003cc0:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 8003cc2:	2201      	movs	r2, #1
 8003cc4:	697b      	ldr	r3, [r7, #20]
 8003cc6:	fa02 f303 	lsl.w	r3, r2, r3
 8003cca:	43db      	mvns	r3, r3
 8003ccc:	693a      	ldr	r2, [r7, #16]
 8003cce:	4013      	ands	r3, r2
 8003cd0:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 8003cd2:	683b      	ldr	r3, [r7, #0]
 8003cd4:	685b      	ldr	r3, [r3, #4]
 8003cd6:	091b      	lsrs	r3, r3, #4
 8003cd8:	f003 0201 	and.w	r2, r3, #1
 8003cdc:	697b      	ldr	r3, [r7, #20]
 8003cde:	fa02 f303 	lsl.w	r3, r2, r3
 8003ce2:	693a      	ldr	r2, [r7, #16]
 8003ce4:	4313      	orrs	r3, r2
 8003ce6:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 8003ce8:	687b      	ldr	r3, [r7, #4]
 8003cea:	693a      	ldr	r2, [r7, #16]
 8003cec:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 8003cee:	683b      	ldr	r3, [r7, #0]
 8003cf0:	685b      	ldr	r3, [r3, #4]
 8003cf2:	f003 0303 	and.w	r3, r3, #3
 8003cf6:	2b03      	cmp	r3, #3
 8003cf8:	d017      	beq.n	8003d2a <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 8003cfa:	687b      	ldr	r3, [r7, #4]
 8003cfc:	68db      	ldr	r3, [r3, #12]
 8003cfe:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 8003d00:	697b      	ldr	r3, [r7, #20]
 8003d02:	005b      	lsls	r3, r3, #1
 8003d04:	2203      	movs	r2, #3
 8003d06:	fa02 f303 	lsl.w	r3, r2, r3
 8003d0a:	43db      	mvns	r3, r3
 8003d0c:	693a      	ldr	r2, [r7, #16]
 8003d0e:	4013      	ands	r3, r2
 8003d10:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 8003d12:	683b      	ldr	r3, [r7, #0]
 8003d14:	689a      	ldr	r2, [r3, #8]
 8003d16:	697b      	ldr	r3, [r7, #20]
 8003d18:	005b      	lsls	r3, r3, #1
 8003d1a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d1e:	693a      	ldr	r2, [r7, #16]
 8003d20:	4313      	orrs	r3, r2
 8003d22:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 8003d24:	687b      	ldr	r3, [r7, #4]
 8003d26:	693a      	ldr	r2, [r7, #16]
 8003d28:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8003d2a:	683b      	ldr	r3, [r7, #0]
 8003d2c:	685b      	ldr	r3, [r3, #4]
 8003d2e:	f003 0303 	and.w	r3, r3, #3
 8003d32:	2b02      	cmp	r3, #2
 8003d34:	d123      	bne.n	8003d7e <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8003d36:	697b      	ldr	r3, [r7, #20]
 8003d38:	08da      	lsrs	r2, r3, #3
 8003d3a:	687b      	ldr	r3, [r7, #4]
 8003d3c:	3208      	adds	r2, #8
 8003d3e:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8003d42:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 8003d44:	697b      	ldr	r3, [r7, #20]
 8003d46:	f003 0307 	and.w	r3, r3, #7
 8003d4a:	009b      	lsls	r3, r3, #2
 8003d4c:	220f      	movs	r2, #15
 8003d4e:	fa02 f303 	lsl.w	r3, r2, r3
 8003d52:	43db      	mvns	r3, r3
 8003d54:	693a      	ldr	r2, [r7, #16]
 8003d56:	4013      	ands	r3, r2
 8003d58:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8003d5a:	683b      	ldr	r3, [r7, #0]
 8003d5c:	691a      	ldr	r2, [r3, #16]
 8003d5e:	697b      	ldr	r3, [r7, #20]
 8003d60:	f003 0307 	and.w	r3, r3, #7
 8003d64:	009b      	lsls	r3, r3, #2
 8003d66:	fa02 f303 	lsl.w	r3, r2, r3
 8003d6a:	693a      	ldr	r2, [r7, #16]
 8003d6c:	4313      	orrs	r3, r2
 8003d6e:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8003d70:	697b      	ldr	r3, [r7, #20]
 8003d72:	08da      	lsrs	r2, r3, #3
 8003d74:	687b      	ldr	r3, [r7, #4]
 8003d76:	3208      	adds	r2, #8
 8003d78:	6939      	ldr	r1, [r7, #16]
 8003d7a:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8003d7e:	687b      	ldr	r3, [r7, #4]
 8003d80:	681b      	ldr	r3, [r3, #0]
 8003d82:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	005b      	lsls	r3, r3, #1
 8003d88:	2203      	movs	r2, #3
 8003d8a:	fa02 f303 	lsl.w	r3, r2, r3
 8003d8e:	43db      	mvns	r3, r3
 8003d90:	693a      	ldr	r2, [r7, #16]
 8003d92:	4013      	ands	r3, r2
 8003d94:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8003d96:	683b      	ldr	r3, [r7, #0]
 8003d98:	685b      	ldr	r3, [r3, #4]
 8003d9a:	f003 0203 	and.w	r2, r3, #3
 8003d9e:	697b      	ldr	r3, [r7, #20]
 8003da0:	005b      	lsls	r3, r3, #1
 8003da2:	fa02 f303 	lsl.w	r3, r2, r3
 8003da6:	693a      	ldr	r2, [r7, #16]
 8003da8:	4313      	orrs	r3, r2
 8003daa:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8003dac:	687b      	ldr	r3, [r7, #4]
 8003dae:	693a      	ldr	r2, [r7, #16]
 8003db0:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 8003db2:	683b      	ldr	r3, [r7, #0]
 8003db4:	685b      	ldr	r3, [r3, #4]
 8003db6:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 8003dba:	2b00      	cmp	r3, #0
 8003dbc:	f000 80a6 	beq.w	8003f0c <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 8003dc0:	4b5b      	ldr	r3, [pc, #364]	@ (8003f30 <HAL_GPIO_Init+0x2e4>)
 8003dc2:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dc4:	4a5a      	ldr	r2, [pc, #360]	@ (8003f30 <HAL_GPIO_Init+0x2e4>)
 8003dc6:	f043 0301 	orr.w	r3, r3, #1
 8003dca:	6613      	str	r3, [r2, #96]	@ 0x60
 8003dcc:	4b58      	ldr	r3, [pc, #352]	@ (8003f30 <HAL_GPIO_Init+0x2e4>)
 8003dce:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8003dd0:	f003 0301 	and.w	r3, r3, #1
 8003dd4:	60bb      	str	r3, [r7, #8]
 8003dd6:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 8003dd8:	4a56      	ldr	r2, [pc, #344]	@ (8003f34 <HAL_GPIO_Init+0x2e8>)
 8003dda:	697b      	ldr	r3, [r7, #20]
 8003ddc:	089b      	lsrs	r3, r3, #2
 8003dde:	3302      	adds	r3, #2
 8003de0:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8003de4:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 8003de6:	697b      	ldr	r3, [r7, #20]
 8003de8:	f003 0303 	and.w	r3, r3, #3
 8003dec:	009b      	lsls	r3, r3, #2
 8003dee:	220f      	movs	r2, #15
 8003df0:	fa02 f303 	lsl.w	r3, r2, r3
 8003df4:	43db      	mvns	r3, r3
 8003df6:	693a      	ldr	r2, [r7, #16]
 8003df8:	4013      	ands	r3, r2
 8003dfa:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 8003dfc:	687b      	ldr	r3, [r7, #4]
 8003dfe:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 8003e02:	d01f      	beq.n	8003e44 <HAL_GPIO_Init+0x1f8>
 8003e04:	687b      	ldr	r3, [r7, #4]
 8003e06:	4a4c      	ldr	r2, [pc, #304]	@ (8003f38 <HAL_GPIO_Init+0x2ec>)
 8003e08:	4293      	cmp	r3, r2
 8003e0a:	d019      	beq.n	8003e40 <HAL_GPIO_Init+0x1f4>
 8003e0c:	687b      	ldr	r3, [r7, #4]
 8003e0e:	4a4b      	ldr	r2, [pc, #300]	@ (8003f3c <HAL_GPIO_Init+0x2f0>)
 8003e10:	4293      	cmp	r3, r2
 8003e12:	d013      	beq.n	8003e3c <HAL_GPIO_Init+0x1f0>
 8003e14:	687b      	ldr	r3, [r7, #4]
 8003e16:	4a4a      	ldr	r2, [pc, #296]	@ (8003f40 <HAL_GPIO_Init+0x2f4>)
 8003e18:	4293      	cmp	r3, r2
 8003e1a:	d00d      	beq.n	8003e38 <HAL_GPIO_Init+0x1ec>
 8003e1c:	687b      	ldr	r3, [r7, #4]
 8003e1e:	4a49      	ldr	r2, [pc, #292]	@ (8003f44 <HAL_GPIO_Init+0x2f8>)
 8003e20:	4293      	cmp	r3, r2
 8003e22:	d007      	beq.n	8003e34 <HAL_GPIO_Init+0x1e8>
 8003e24:	687b      	ldr	r3, [r7, #4]
 8003e26:	4a48      	ldr	r2, [pc, #288]	@ (8003f48 <HAL_GPIO_Init+0x2fc>)
 8003e28:	4293      	cmp	r3, r2
 8003e2a:	d101      	bne.n	8003e30 <HAL_GPIO_Init+0x1e4>
 8003e2c:	2305      	movs	r3, #5
 8003e2e:	e00a      	b.n	8003e46 <HAL_GPIO_Init+0x1fa>
 8003e30:	2306      	movs	r3, #6
 8003e32:	e008      	b.n	8003e46 <HAL_GPIO_Init+0x1fa>
 8003e34:	2304      	movs	r3, #4
 8003e36:	e006      	b.n	8003e46 <HAL_GPIO_Init+0x1fa>
 8003e38:	2303      	movs	r3, #3
 8003e3a:	e004      	b.n	8003e46 <HAL_GPIO_Init+0x1fa>
 8003e3c:	2302      	movs	r3, #2
 8003e3e:	e002      	b.n	8003e46 <HAL_GPIO_Init+0x1fa>
 8003e40:	2301      	movs	r3, #1
 8003e42:	e000      	b.n	8003e46 <HAL_GPIO_Init+0x1fa>
 8003e44:	2300      	movs	r3, #0
 8003e46:	697a      	ldr	r2, [r7, #20]
 8003e48:	f002 0203 	and.w	r2, r2, #3
 8003e4c:	0092      	lsls	r2, r2, #2
 8003e4e:	4093      	lsls	r3, r2
 8003e50:	693a      	ldr	r2, [r7, #16]
 8003e52:	4313      	orrs	r3, r2
 8003e54:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 8003e56:	4937      	ldr	r1, [pc, #220]	@ (8003f34 <HAL_GPIO_Init+0x2e8>)
 8003e58:	697b      	ldr	r3, [r7, #20]
 8003e5a:	089b      	lsrs	r3, r3, #2
 8003e5c:	3302      	adds	r3, #2
 8003e5e:	693a      	ldr	r2, [r7, #16]
 8003e60:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 8003e64:	4b39      	ldr	r3, [pc, #228]	@ (8003f4c <HAL_GPIO_Init+0x300>)
 8003e66:	689b      	ldr	r3, [r3, #8]
 8003e68:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e6a:	68fb      	ldr	r3, [r7, #12]
 8003e6c:	43db      	mvns	r3, r3
 8003e6e:	693a      	ldr	r2, [r7, #16]
 8003e70:	4013      	ands	r3, r2
 8003e72:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 8003e74:	683b      	ldr	r3, [r7, #0]
 8003e76:	685b      	ldr	r3, [r3, #4]
 8003e78:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8003e7c:	2b00      	cmp	r3, #0
 8003e7e:	d003      	beq.n	8003e88 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8003e80:	693a      	ldr	r2, [r7, #16]
 8003e82:	68fb      	ldr	r3, [r7, #12]
 8003e84:	4313      	orrs	r3, r2
 8003e86:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8003e88:	4a30      	ldr	r2, [pc, #192]	@ (8003f4c <HAL_GPIO_Init+0x300>)
 8003e8a:	693b      	ldr	r3, [r7, #16]
 8003e8c:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8003e8e:	4b2f      	ldr	r3, [pc, #188]	@ (8003f4c <HAL_GPIO_Init+0x300>)
 8003e90:	68db      	ldr	r3, [r3, #12]
 8003e92:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003e94:	68fb      	ldr	r3, [r7, #12]
 8003e96:	43db      	mvns	r3, r3
 8003e98:	693a      	ldr	r2, [r7, #16]
 8003e9a:	4013      	ands	r3, r2
 8003e9c:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8003e9e:	683b      	ldr	r3, [r7, #0]
 8003ea0:	685b      	ldr	r3, [r3, #4]
 8003ea2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8003ea6:	2b00      	cmp	r3, #0
 8003ea8:	d003      	beq.n	8003eb2 <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8003eaa:	693a      	ldr	r2, [r7, #16]
 8003eac:	68fb      	ldr	r3, [r7, #12]
 8003eae:	4313      	orrs	r3, r2
 8003eb0:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 8003eb2:	4a26      	ldr	r2, [pc, #152]	@ (8003f4c <HAL_GPIO_Init+0x300>)
 8003eb4:	693b      	ldr	r3, [r7, #16]
 8003eb6:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 8003eb8:	4b24      	ldr	r3, [pc, #144]	@ (8003f4c <HAL_GPIO_Init+0x300>)
 8003eba:	685b      	ldr	r3, [r3, #4]
 8003ebc:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ebe:	68fb      	ldr	r3, [r7, #12]
 8003ec0:	43db      	mvns	r3, r3
 8003ec2:	693a      	ldr	r2, [r7, #16]
 8003ec4:	4013      	ands	r3, r2
 8003ec6:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 8003ec8:	683b      	ldr	r3, [r7, #0]
 8003eca:	685b      	ldr	r3, [r3, #4]
 8003ecc:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8003ed0:	2b00      	cmp	r3, #0
 8003ed2:	d003      	beq.n	8003edc <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 8003ed4:	693a      	ldr	r2, [r7, #16]
 8003ed6:	68fb      	ldr	r3, [r7, #12]
 8003ed8:	4313      	orrs	r3, r2
 8003eda:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 8003edc:	4a1b      	ldr	r2, [pc, #108]	@ (8003f4c <HAL_GPIO_Init+0x300>)
 8003ede:	693b      	ldr	r3, [r7, #16]
 8003ee0:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 8003ee2:	4b1a      	ldr	r3, [pc, #104]	@ (8003f4c <HAL_GPIO_Init+0x300>)
 8003ee4:	681b      	ldr	r3, [r3, #0]
 8003ee6:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8003ee8:	68fb      	ldr	r3, [r7, #12]
 8003eea:	43db      	mvns	r3, r3
 8003eec:	693a      	ldr	r2, [r7, #16]
 8003eee:	4013      	ands	r3, r2
 8003ef0:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 8003ef2:	683b      	ldr	r3, [r7, #0]
 8003ef4:	685b      	ldr	r3, [r3, #4]
 8003ef6:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8003efa:	2b00      	cmp	r3, #0
 8003efc:	d003      	beq.n	8003f06 <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 8003efe:	693a      	ldr	r2, [r7, #16]
 8003f00:	68fb      	ldr	r3, [r7, #12]
 8003f02:	4313      	orrs	r3, r2
 8003f04:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 8003f06:	4a11      	ldr	r2, [pc, #68]	@ (8003f4c <HAL_GPIO_Init+0x300>)
 8003f08:	693b      	ldr	r3, [r7, #16]
 8003f0a:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 8003f0c:	697b      	ldr	r3, [r7, #20]
 8003f0e:	3301      	adds	r3, #1
 8003f10:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 8003f12:	683b      	ldr	r3, [r7, #0]
 8003f14:	681a      	ldr	r2, [r3, #0]
 8003f16:	697b      	ldr	r3, [r7, #20]
 8003f18:	fa22 f303 	lsr.w	r3, r2, r3
 8003f1c:	2b00      	cmp	r3, #0
 8003f1e:	f47f ae9d 	bne.w	8003c5c <HAL_GPIO_Init+0x10>
  }
}
 8003f22:	bf00      	nop
 8003f24:	bf00      	nop
 8003f26:	371c      	adds	r7, #28
 8003f28:	46bd      	mov	sp, r7
 8003f2a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f2e:	4770      	bx	lr
 8003f30:	40021000 	.word	0x40021000
 8003f34:	40010000 	.word	0x40010000
 8003f38:	48000400 	.word	0x48000400
 8003f3c:	48000800 	.word	0x48000800
 8003f40:	48000c00 	.word	0x48000c00
 8003f44:	48001000 	.word	0x48001000
 8003f48:	48001400 	.word	0x48001400
 8003f4c:	40010400 	.word	0x40010400

08003f50 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8003f50:	b480      	push	{r7}
 8003f52:	b083      	sub	sp, #12
 8003f54:	af00      	add	r7, sp, #0
 8003f56:	6078      	str	r0, [r7, #4]
 8003f58:	460b      	mov	r3, r1
 8003f5a:	807b      	strh	r3, [r7, #2]
 8003f5c:	4613      	mov	r3, r2
 8003f5e:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8003f60:	787b      	ldrb	r3, [r7, #1]
 8003f62:	2b00      	cmp	r3, #0
 8003f64:	d003      	beq.n	8003f6e <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 8003f66:	887a      	ldrh	r2, [r7, #2]
 8003f68:	687b      	ldr	r3, [r7, #4]
 8003f6a:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8003f6c:	e002      	b.n	8003f74 <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8003f6e:	887a      	ldrh	r2, [r7, #2]
 8003f70:	687b      	ldr	r3, [r7, #4]
 8003f72:	629a      	str	r2, [r3, #40]	@ 0x28
}
 8003f74:	bf00      	nop
 8003f76:	370c      	adds	r7, #12
 8003f78:	46bd      	mov	sp, r7
 8003f7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003f7e:	4770      	bx	lr

08003f80 <HAL_GPIO_TogglePin>:
  * @param  GPIO_Pin specifies the pin to be toggled.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8003f80:	b480      	push	{r7}
 8003f82:	b085      	sub	sp, #20
 8003f84:	af00      	add	r7, sp, #0
 8003f86:	6078      	str	r0, [r7, #4]
 8003f88:	460b      	mov	r3, r1
 8003f8a:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 8003f8c:	687b      	ldr	r3, [r7, #4]
 8003f8e:	695b      	ldr	r3, [r3, #20]
 8003f90:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8003f92:	887a      	ldrh	r2, [r7, #2]
 8003f94:	68fb      	ldr	r3, [r7, #12]
 8003f96:	4013      	ands	r3, r2
 8003f98:	041a      	lsls	r2, r3, #16
 8003f9a:	68fb      	ldr	r3, [r7, #12]
 8003f9c:	43d9      	mvns	r1, r3
 8003f9e:	887b      	ldrh	r3, [r7, #2]
 8003fa0:	400b      	ands	r3, r1
 8003fa2:	431a      	orrs	r2, r3
 8003fa4:	687b      	ldr	r3, [r7, #4]
 8003fa6:	619a      	str	r2, [r3, #24]
}
 8003fa8:	bf00      	nop
 8003faa:	3714      	adds	r7, #20
 8003fac:	46bd      	mov	sp, r7
 8003fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003fb2:	4770      	bx	lr

08003fb4 <HAL_GPIO_EXTI_IRQHandler>:
  * @brief  Handle EXTI interrupt request.
  * @param  GPIO_Pin Specifies the port pin connected to corresponding EXTI line.
  * @retval None
  */
void HAL_GPIO_EXTI_IRQHandler(uint16_t GPIO_Pin)
{
 8003fb4:	b580      	push	{r7, lr}
 8003fb6:	b082      	sub	sp, #8
 8003fb8:	af00      	add	r7, sp, #0
 8003fba:	4603      	mov	r3, r0
 8003fbc:	80fb      	strh	r3, [r7, #6]
  /* EXTI line interrupt detected */
  if (__HAL_GPIO_EXTI_GET_IT(GPIO_Pin) != 0x00u)
 8003fbe:	4b08      	ldr	r3, [pc, #32]	@ (8003fe0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fc0:	695a      	ldr	r2, [r3, #20]
 8003fc2:	88fb      	ldrh	r3, [r7, #6]
 8003fc4:	4013      	ands	r3, r2
 8003fc6:	2b00      	cmp	r3, #0
 8003fc8:	d006      	beq.n	8003fd8 <HAL_GPIO_EXTI_IRQHandler+0x24>
  {
    __HAL_GPIO_EXTI_CLEAR_IT(GPIO_Pin);
 8003fca:	4a05      	ldr	r2, [pc, #20]	@ (8003fe0 <HAL_GPIO_EXTI_IRQHandler+0x2c>)
 8003fcc:	88fb      	ldrh	r3, [r7, #6]
 8003fce:	6153      	str	r3, [r2, #20]
    HAL_GPIO_EXTI_Callback(GPIO_Pin);
 8003fd0:	88fb      	ldrh	r3, [r7, #6]
 8003fd2:	4618      	mov	r0, r3
 8003fd4:	f7fd fc72 	bl	80018bc <HAL_GPIO_EXTI_Callback>
  }
}
 8003fd8:	bf00      	nop
 8003fda:	3708      	adds	r7, #8
 8003fdc:	46bd      	mov	sp, r7
 8003fde:	bd80      	pop	{r7, pc}
 8003fe0:	40010400 	.word	0x40010400

08003fe4 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8003fe4:	b580      	push	{r7, lr}
 8003fe6:	b082      	sub	sp, #8
 8003fe8:	af00      	add	r7, sp, #0
 8003fea:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 8003fec:	687b      	ldr	r3, [r7, #4]
 8003fee:	2b00      	cmp	r3, #0
 8003ff0:	d101      	bne.n	8003ff6 <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 8003ff2:	2301      	movs	r3, #1
 8003ff4:	e08d      	b.n	8004112 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 8003ff6:	687b      	ldr	r3, [r7, #4]
 8003ff8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8003ffc:	b2db      	uxtb	r3, r3
 8003ffe:	2b00      	cmp	r3, #0
 8004000:	d106      	bne.n	8004010 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 8004002:	687b      	ldr	r3, [r7, #4]
 8004004:	2200      	movs	r2, #0
 8004006:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 800400a:	6878      	ldr	r0, [r7, #4]
 800400c:	f7fd f91e 	bl	800124c <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 8004010:	687b      	ldr	r3, [r7, #4]
 8004012:	2224      	movs	r2, #36	@ 0x24
 8004014:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 8004018:	687b      	ldr	r3, [r7, #4]
 800401a:	681b      	ldr	r3, [r3, #0]
 800401c:	681a      	ldr	r2, [r3, #0]
 800401e:	687b      	ldr	r3, [r7, #4]
 8004020:	681b      	ldr	r3, [r3, #0]
 8004022:	f022 0201 	bic.w	r2, r2, #1
 8004026:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 8004028:	687b      	ldr	r3, [r7, #4]
 800402a:	685a      	ldr	r2, [r3, #4]
 800402c:	687b      	ldr	r3, [r7, #4]
 800402e:	681b      	ldr	r3, [r3, #0]
 8004030:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 8004034:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 8004036:	687b      	ldr	r3, [r7, #4]
 8004038:	681b      	ldr	r3, [r3, #0]
 800403a:	689a      	ldr	r2, [r3, #8]
 800403c:	687b      	ldr	r3, [r7, #4]
 800403e:	681b      	ldr	r3, [r3, #0]
 8004040:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004044:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 8004046:	687b      	ldr	r3, [r7, #4]
 8004048:	68db      	ldr	r3, [r3, #12]
 800404a:	2b01      	cmp	r3, #1
 800404c:	d107      	bne.n	800405e <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 800404e:	687b      	ldr	r3, [r7, #4]
 8004050:	689a      	ldr	r2, [r3, #8]
 8004052:	687b      	ldr	r3, [r7, #4]
 8004054:	681b      	ldr	r3, [r3, #0]
 8004056:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800405a:	609a      	str	r2, [r3, #8]
 800405c:	e006      	b.n	800406c <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 800405e:	687b      	ldr	r3, [r7, #4]
 8004060:	689a      	ldr	r2, [r3, #8]
 8004062:	687b      	ldr	r3, [r7, #4]
 8004064:	681b      	ldr	r3, [r3, #0]
 8004066:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800406a:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 800406c:	687b      	ldr	r3, [r7, #4]
 800406e:	68db      	ldr	r3, [r3, #12]
 8004070:	2b02      	cmp	r3, #2
 8004072:	d108      	bne.n	8004086 <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004074:	687b      	ldr	r3, [r7, #4]
 8004076:	681b      	ldr	r3, [r3, #0]
 8004078:	685a      	ldr	r2, [r3, #4]
 800407a:	687b      	ldr	r3, [r7, #4]
 800407c:	681b      	ldr	r3, [r3, #0]
 800407e:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8004082:	605a      	str	r2, [r3, #4]
 8004084:	e007      	b.n	8004096 <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8004086:	687b      	ldr	r3, [r7, #4]
 8004088:	681b      	ldr	r3, [r3, #0]
 800408a:	685a      	ldr	r2, [r3, #4]
 800408c:	687b      	ldr	r3, [r7, #4]
 800408e:	681b      	ldr	r3, [r3, #0]
 8004090:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8004094:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 8004096:	687b      	ldr	r3, [r7, #4]
 8004098:	681b      	ldr	r3, [r3, #0]
 800409a:	685b      	ldr	r3, [r3, #4]
 800409c:	687a      	ldr	r2, [r7, #4]
 800409e:	6812      	ldr	r2, [r2, #0]
 80040a0:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80040a4:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 80040a8:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 80040aa:	687b      	ldr	r3, [r7, #4]
 80040ac:	681b      	ldr	r3, [r3, #0]
 80040ae:	68da      	ldr	r2, [r3, #12]
 80040b0:	687b      	ldr	r3, [r7, #4]
 80040b2:	681b      	ldr	r3, [r3, #0]
 80040b4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80040b8:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040ba:	687b      	ldr	r3, [r7, #4]
 80040bc:	691a      	ldr	r2, [r3, #16]
 80040be:	687b      	ldr	r3, [r7, #4]
 80040c0:	695b      	ldr	r3, [r3, #20]
 80040c2:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 80040c6:	687b      	ldr	r3, [r7, #4]
 80040c8:	699b      	ldr	r3, [r3, #24]
 80040ca:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 80040cc:	687b      	ldr	r3, [r7, #4]
 80040ce:	681b      	ldr	r3, [r3, #0]
 80040d0:	430a      	orrs	r2, r1
 80040d2:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 80040d4:	687b      	ldr	r3, [r7, #4]
 80040d6:	69d9      	ldr	r1, [r3, #28]
 80040d8:	687b      	ldr	r3, [r7, #4]
 80040da:	6a1a      	ldr	r2, [r3, #32]
 80040dc:	687b      	ldr	r3, [r7, #4]
 80040de:	681b      	ldr	r3, [r3, #0]
 80040e0:	430a      	orrs	r2, r1
 80040e2:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 80040e4:	687b      	ldr	r3, [r7, #4]
 80040e6:	681b      	ldr	r3, [r3, #0]
 80040e8:	681a      	ldr	r2, [r3, #0]
 80040ea:	687b      	ldr	r3, [r7, #4]
 80040ec:	681b      	ldr	r3, [r3, #0]
 80040ee:	f042 0201 	orr.w	r2, r2, #1
 80040f2:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80040f4:	687b      	ldr	r3, [r7, #4]
 80040f6:	2200      	movs	r2, #0
 80040f8:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80040fa:	687b      	ldr	r3, [r7, #4]
 80040fc:	2220      	movs	r2, #32
 80040fe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 8004102:	687b      	ldr	r3, [r7, #4]
 8004104:	2200      	movs	r2, #0
 8004106:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004108:	687b      	ldr	r3, [r7, #4]
 800410a:	2200      	movs	r2, #0
 800410c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 8004110:	2300      	movs	r3, #0
}
 8004112:	4618      	mov	r0, r3
 8004114:	3708      	adds	r7, #8
 8004116:	46bd      	mov	sp, r7
 8004118:	bd80      	pop	{r7, pc}
	...

0800411c <HAL_I2C_Mem_Write>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Mem_Write(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint16_t MemAddress,
                                    uint16_t MemAddSize, uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800411c:	b580      	push	{r7, lr}
 800411e:	b088      	sub	sp, #32
 8004120:	af02      	add	r7, sp, #8
 8004122:	60f8      	str	r0, [r7, #12]
 8004124:	4608      	mov	r0, r1
 8004126:	4611      	mov	r1, r2
 8004128:	461a      	mov	r2, r3
 800412a:	4603      	mov	r3, r0
 800412c:	817b      	strh	r3, [r7, #10]
 800412e:	460b      	mov	r3, r1
 8004130:	813b      	strh	r3, [r7, #8]
 8004132:	4613      	mov	r3, r2
 8004134:	80fb      	strh	r3, [r7, #6]
  uint32_t tickstart;

  /* Check the parameters */
  assert_param(IS_I2C_MEMADD_SIZE(MemAddSize));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8004136:	68fb      	ldr	r3, [r7, #12]
 8004138:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800413c:	b2db      	uxtb	r3, r3
 800413e:	2b20      	cmp	r3, #32
 8004140:	f040 80f9 	bne.w	8004336 <HAL_I2C_Mem_Write+0x21a>
  {
    if ((pData == NULL) || (Size == 0U))
 8004144:	6a3b      	ldr	r3, [r7, #32]
 8004146:	2b00      	cmp	r3, #0
 8004148:	d002      	beq.n	8004150 <HAL_I2C_Mem_Write+0x34>
 800414a:	8cbb      	ldrh	r3, [r7, #36]	@ 0x24
 800414c:	2b00      	cmp	r3, #0
 800414e:	d105      	bne.n	800415c <HAL_I2C_Mem_Write+0x40>
    {
      hi2c->ErrorCode = HAL_I2C_ERROR_INVALID_PARAM;
 8004150:	68fb      	ldr	r3, [r7, #12]
 8004152:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004156:	645a      	str	r2, [r3, #68]	@ 0x44
      return  HAL_ERROR;
 8004158:	2301      	movs	r3, #1
 800415a:	e0ed      	b.n	8004338 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Process Locked */
    __HAL_LOCK(hi2c);
 800415c:	68fb      	ldr	r3, [r7, #12]
 800415e:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8004162:	2b01      	cmp	r3, #1
 8004164:	d101      	bne.n	800416a <HAL_I2C_Mem_Write+0x4e>
 8004166:	2302      	movs	r3, #2
 8004168:	e0e6      	b.n	8004338 <HAL_I2C_Mem_Write+0x21c>
 800416a:	68fb      	ldr	r3, [r7, #12]
 800416c:	2201      	movs	r2, #1
 800416e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8004172:	f7ff fa41 	bl	80035f8 <HAL_GetTick>
 8004176:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 8004178:	697b      	ldr	r3, [r7, #20]
 800417a:	9300      	str	r3, [sp, #0]
 800417c:	2319      	movs	r3, #25
 800417e:	2201      	movs	r2, #1
 8004180:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004184:	68f8      	ldr	r0, [r7, #12]
 8004186:	f000 feec 	bl	8004f62 <I2C_WaitOnFlagUntilTimeout>
 800418a:	4603      	mov	r3, r0
 800418c:	2b00      	cmp	r3, #0
 800418e:	d001      	beq.n	8004194 <HAL_I2C_Mem_Write+0x78>
    {
      return HAL_ERROR;
 8004190:	2301      	movs	r3, #1
 8004192:	e0d1      	b.n	8004338 <HAL_I2C_Mem_Write+0x21c>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 8004194:	68fb      	ldr	r3, [r7, #12]
 8004196:	2221      	movs	r2, #33	@ 0x21
 8004198:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MEM;
 800419c:	68fb      	ldr	r3, [r7, #12]
 800419e:	2240      	movs	r2, #64	@ 0x40
 80041a0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80041a4:	68fb      	ldr	r3, [r7, #12]
 80041a6:	2200      	movs	r2, #0
 80041a8:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 80041aa:	68fb      	ldr	r3, [r7, #12]
 80041ac:	6a3a      	ldr	r2, [r7, #32]
 80041ae:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 80041b0:	68fb      	ldr	r3, [r7, #12]
 80041b2:	8cba      	ldrh	r2, [r7, #36]	@ 0x24
 80041b4:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 80041b6:	68fb      	ldr	r3, [r7, #12]
 80041b8:	2200      	movs	r2, #0
 80041ba:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address and Memory Address */
    if (I2C_RequestMemoryWrite(hi2c, DevAddress, MemAddress, MemAddSize, Timeout, tickstart) != HAL_OK)
 80041bc:	88f8      	ldrh	r0, [r7, #6]
 80041be:	893a      	ldrh	r2, [r7, #8]
 80041c0:	8979      	ldrh	r1, [r7, #10]
 80041c2:	697b      	ldr	r3, [r7, #20]
 80041c4:	9301      	str	r3, [sp, #4]
 80041c6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80041c8:	9300      	str	r3, [sp, #0]
 80041ca:	4603      	mov	r3, r0
 80041cc:	68f8      	ldr	r0, [r7, #12]
 80041ce:	f000 fa79 	bl	80046c4 <I2C_RequestMemoryWrite>
 80041d2:	4603      	mov	r3, r0
 80041d4:	2b00      	cmp	r3, #0
 80041d6:	d005      	beq.n	80041e4 <HAL_I2C_Mem_Write+0xc8>
    {
      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 80041d8:	68fb      	ldr	r3, [r7, #12]
 80041da:	2200      	movs	r2, #0
 80041dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      return HAL_ERROR;
 80041e0:	2301      	movs	r3, #1
 80041e2:	e0a9      	b.n	8004338 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 80041e4:	68fb      	ldr	r3, [r7, #12]
 80041e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80041e8:	b29b      	uxth	r3, r3
 80041ea:	2bff      	cmp	r3, #255	@ 0xff
 80041ec:	d90e      	bls.n	800420c <HAL_I2C_Mem_Write+0xf0>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 80041ee:	68fb      	ldr	r3, [r7, #12]
 80041f0:	22ff      	movs	r2, #255	@ 0xff
 80041f2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE, I2C_NO_STARTSTOP);
 80041f4:	68fb      	ldr	r3, [r7, #12]
 80041f6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80041f8:	b2da      	uxtb	r2, r3
 80041fa:	8979      	ldrh	r1, [r7, #10]
 80041fc:	2300      	movs	r3, #0
 80041fe:	9300      	str	r3, [sp, #0]
 8004200:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8004204:	68f8      	ldr	r0, [r7, #12]
 8004206:	f001 f86f 	bl	80052e8 <I2C_TransferConfig>
 800420a:	e00f      	b.n	800422c <HAL_I2C_Mem_Write+0x110>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800420c:	68fb      	ldr	r3, [r7, #12]
 800420e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004210:	b29a      	uxth	r2, r3
 8004212:	68fb      	ldr	r3, [r7, #12]
 8004214:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE, I2C_NO_STARTSTOP);
 8004216:	68fb      	ldr	r3, [r7, #12]
 8004218:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800421a:	b2da      	uxtb	r2, r3
 800421c:	8979      	ldrh	r1, [r7, #10]
 800421e:	2300      	movs	r3, #0
 8004220:	9300      	str	r3, [sp, #0]
 8004222:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8004226:	68f8      	ldr	r0, [r7, #12]
 8004228:	f001 f85e 	bl	80052e8 <I2C_TransferConfig>
    }

    do
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 800422c:	697a      	ldr	r2, [r7, #20]
 800422e:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8004230:	68f8      	ldr	r0, [r7, #12]
 8004232:	f000 feef 	bl	8005014 <I2C_WaitOnTXISFlagUntilTimeout>
 8004236:	4603      	mov	r3, r0
 8004238:	2b00      	cmp	r3, #0
 800423a:	d001      	beq.n	8004240 <HAL_I2C_Mem_Write+0x124>
      {
        return HAL_ERROR;
 800423c:	2301      	movs	r3, #1
 800423e:	e07b      	b.n	8004338 <HAL_I2C_Mem_Write+0x21c>
      }

      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004240:	68fb      	ldr	r3, [r7, #12]
 8004242:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004244:	781a      	ldrb	r2, [r3, #0]
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	681b      	ldr	r3, [r3, #0]
 800424a:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800424c:	68fb      	ldr	r3, [r7, #12]
 800424e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004250:	1c5a      	adds	r2, r3, #1
 8004252:	68fb      	ldr	r3, [r7, #12]
 8004254:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800425a:	b29b      	uxth	r3, r3
 800425c:	3b01      	subs	r3, #1
 800425e:	b29a      	uxth	r2, r3
 8004260:	68fb      	ldr	r3, [r7, #12]
 8004262:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004264:	68fb      	ldr	r3, [r7, #12]
 8004266:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004268:	3b01      	subs	r3, #1
 800426a:	b29a      	uxth	r2, r3
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8004270:	68fb      	ldr	r3, [r7, #12]
 8004272:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004274:	b29b      	uxth	r3, r3
 8004276:	2b00      	cmp	r3, #0
 8004278:	d034      	beq.n	80042e4 <HAL_I2C_Mem_Write+0x1c8>
 800427a:	68fb      	ldr	r3, [r7, #12]
 800427c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800427e:	2b00      	cmp	r3, #0
 8004280:	d130      	bne.n	80042e4 <HAL_I2C_Mem_Write+0x1c8>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8004282:	697b      	ldr	r3, [r7, #20]
 8004284:	9300      	str	r3, [sp, #0]
 8004286:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8004288:	2200      	movs	r2, #0
 800428a:	2180      	movs	r1, #128	@ 0x80
 800428c:	68f8      	ldr	r0, [r7, #12]
 800428e:	f000 fe68 	bl	8004f62 <I2C_WaitOnFlagUntilTimeout>
 8004292:	4603      	mov	r3, r0
 8004294:	2b00      	cmp	r3, #0
 8004296:	d001      	beq.n	800429c <HAL_I2C_Mem_Write+0x180>
        {
          return HAL_ERROR;
 8004298:	2301      	movs	r3, #1
 800429a:	e04d      	b.n	8004338 <HAL_I2C_Mem_Write+0x21c>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800429c:	68fb      	ldr	r3, [r7, #12]
 800429e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042a0:	b29b      	uxth	r3, r3
 80042a2:	2bff      	cmp	r3, #255	@ 0xff
 80042a4:	d90e      	bls.n	80042c4 <HAL_I2C_Mem_Write+0x1a8>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 80042a6:	68fb      	ldr	r3, [r7, #12]
 80042a8:	22ff      	movs	r2, #255	@ 0xff
 80042aa:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 80042ac:	68fb      	ldr	r3, [r7, #12]
 80042ae:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042b0:	b2da      	uxtb	r2, r3
 80042b2:	8979      	ldrh	r1, [r7, #10]
 80042b4:	2300      	movs	r3, #0
 80042b6:	9300      	str	r3, [sp, #0]
 80042b8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80042bc:	68f8      	ldr	r0, [r7, #12]
 80042be:	f001 f813 	bl	80052e8 <I2C_TransferConfig>
 80042c2:	e00f      	b.n	80042e4 <HAL_I2C_Mem_Write+0x1c8>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 80042c4:	68fb      	ldr	r3, [r7, #12]
 80042c6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042c8:	b29a      	uxth	r2, r3
 80042ca:	68fb      	ldr	r3, [r7, #12]
 80042cc:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80042ce:	68fb      	ldr	r3, [r7, #12]
 80042d0:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80042d2:	b2da      	uxtb	r2, r3
 80042d4:	8979      	ldrh	r1, [r7, #10]
 80042d6:	2300      	movs	r3, #0
 80042d8:	9300      	str	r3, [sp, #0]
 80042da:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80042de:	68f8      	ldr	r0, [r7, #12]
 80042e0:	f001 f802 	bl	80052e8 <I2C_TransferConfig>
                             I2C_NO_STARTSTOP);
        }
      }

    } while (hi2c->XferCount > 0U);
 80042e4:	68fb      	ldr	r3, [r7, #12]
 80042e6:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80042e8:	b29b      	uxth	r3, r3
 80042ea:	2b00      	cmp	r3, #0
 80042ec:	d19e      	bne.n	800422c <HAL_I2C_Mem_Write+0x110>

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is reset */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80042ee:	697a      	ldr	r2, [r7, #20]
 80042f0:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 80042f2:	68f8      	ldr	r0, [r7, #12]
 80042f4:	f000 fed5 	bl	80050a2 <I2C_WaitOnSTOPFlagUntilTimeout>
 80042f8:	4603      	mov	r3, r0
 80042fa:	2b00      	cmp	r3, #0
 80042fc:	d001      	beq.n	8004302 <HAL_I2C_Mem_Write+0x1e6>
    {
      return HAL_ERROR;
 80042fe:	2301      	movs	r3, #1
 8004300:	e01a      	b.n	8004338 <HAL_I2C_Mem_Write+0x21c>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004302:	68fb      	ldr	r3, [r7, #12]
 8004304:	681b      	ldr	r3, [r3, #0]
 8004306:	2220      	movs	r2, #32
 8004308:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 800430a:	68fb      	ldr	r3, [r7, #12]
 800430c:	681b      	ldr	r3, [r3, #0]
 800430e:	6859      	ldr	r1, [r3, #4]
 8004310:	68fb      	ldr	r3, [r7, #12]
 8004312:	681a      	ldr	r2, [r3, #0]
 8004314:	4b0a      	ldr	r3, [pc, #40]	@ (8004340 <HAL_I2C_Mem_Write+0x224>)
 8004316:	400b      	ands	r3, r1
 8004318:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 800431a:	68fb      	ldr	r3, [r7, #12]
 800431c:	2220      	movs	r2, #32
 800431e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 8004322:	68fb      	ldr	r3, [r7, #12]
 8004324:	2200      	movs	r2, #0
 8004326:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800432a:	68fb      	ldr	r3, [r7, #12]
 800432c:	2200      	movs	r2, #0
 800432e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8004332:	2300      	movs	r3, #0
 8004334:	e000      	b.n	8004338 <HAL_I2C_Mem_Write+0x21c>
  }
  else
  {
    return HAL_BUSY;
 8004336:	2302      	movs	r3, #2
  }
}
 8004338:	4618      	mov	r0, r3
 800433a:	3718      	adds	r7, #24
 800433c:	46bd      	mov	sp, r7
 800433e:	bd80      	pop	{r7, pc}
 8004340:	fe00e800 	.word	0xfe00e800

08004344 <HAL_I2C_EV_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_EV_IRQHandler(I2C_HandleTypeDef *hi2c) /* Derogation MISRAC2012-Rule-8.13 */
{
 8004344:	b580      	push	{r7, lr}
 8004346:	b084      	sub	sp, #16
 8004348:	af00      	add	r7, sp, #0
 800434a:	6078      	str	r0, [r7, #4]
  /* Get current IT Flags and IT sources value */
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	681b      	ldr	r3, [r3, #0]
 8004350:	699b      	ldr	r3, [r3, #24]
 8004352:	60fb      	str	r3, [r7, #12]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	681b      	ldr	r3, [r3, #0]
 8004358:	681b      	ldr	r3, [r3, #0]
 800435a:	60bb      	str	r3, [r7, #8]

  /* I2C events treatment -------------------------------------*/
  if (hi2c->XferISR != NULL)
 800435c:	687b      	ldr	r3, [r7, #4]
 800435e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004360:	2b00      	cmp	r3, #0
 8004362:	d005      	beq.n	8004370 <HAL_I2C_EV_IRQHandler+0x2c>
  {
    hi2c->XferISR(hi2c, itflags, itsources);
 8004364:	687b      	ldr	r3, [r7, #4]
 8004366:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8004368:	68ba      	ldr	r2, [r7, #8]
 800436a:	68f9      	ldr	r1, [r7, #12]
 800436c:	6878      	ldr	r0, [r7, #4]
 800436e:	4798      	blx	r3
  }
}
 8004370:	bf00      	nop
 8004372:	3710      	adds	r7, #16
 8004374:	46bd      	mov	sp, r7
 8004376:	bd80      	pop	{r7, pc}

08004378 <HAL_I2C_ER_IRQHandler>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
void HAL_I2C_ER_IRQHandler(I2C_HandleTypeDef *hi2c)
{
 8004378:	b580      	push	{r7, lr}
 800437a:	b086      	sub	sp, #24
 800437c:	af00      	add	r7, sp, #0
 800437e:	6078      	str	r0, [r7, #4]
  uint32_t itflags   = READ_REG(hi2c->Instance->ISR);
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	681b      	ldr	r3, [r3, #0]
 8004384:	699b      	ldr	r3, [r3, #24]
 8004386:	617b      	str	r3, [r7, #20]
  uint32_t itsources = READ_REG(hi2c->Instance->CR1);
 8004388:	687b      	ldr	r3, [r7, #4]
 800438a:	681b      	ldr	r3, [r3, #0]
 800438c:	681b      	ldr	r3, [r3, #0]
 800438e:	613b      	str	r3, [r7, #16]
  uint32_t tmperror;

  /* I2C Bus error interrupt occurred ------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 8004390:	697b      	ldr	r3, [r7, #20]
 8004392:	0a1b      	lsrs	r3, r3, #8
 8004394:	f003 0301 	and.w	r3, r3, #1
 8004398:	2b00      	cmp	r3, #0
 800439a:	d010      	beq.n	80043be <HAL_I2C_ER_IRQHandler+0x46>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 800439c:	693b      	ldr	r3, [r7, #16]
 800439e:	09db      	lsrs	r3, r3, #7
 80043a0:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_BERR) != RESET) && \
 80043a4:	2b00      	cmp	r3, #0
 80043a6:	d00a      	beq.n	80043be <HAL_I2C_ER_IRQHandler+0x46>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_BERR;
 80043a8:	687b      	ldr	r3, [r7, #4]
 80043aa:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043ac:	f043 0201 	orr.w	r2, r3, #1
 80043b0:	687b      	ldr	r3, [r7, #4]
 80043b2:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 80043b4:	687b      	ldr	r3, [r7, #4]
 80043b6:	681b      	ldr	r3, [r3, #0]
 80043b8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80043bc:	61da      	str	r2, [r3, #28]
  }

  /* I2C Over-Run/Under-Run interrupt occurred ----------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80043be:	697b      	ldr	r3, [r7, #20]
 80043c0:	0a9b      	lsrs	r3, r3, #10
 80043c2:	f003 0301 	and.w	r3, r3, #1
 80043c6:	2b00      	cmp	r3, #0
 80043c8:	d010      	beq.n	80043ec <HAL_I2C_ER_IRQHandler+0x74>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80043ca:	693b      	ldr	r3, [r7, #16]
 80043cc:	09db      	lsrs	r3, r3, #7
 80043ce:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_OVR) != RESET) && \
 80043d2:	2b00      	cmp	r3, #0
 80043d4:	d00a      	beq.n	80043ec <HAL_I2C_ER_IRQHandler+0x74>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_OVR;
 80043d6:	687b      	ldr	r3, [r7, #4]
 80043d8:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80043da:	f043 0208 	orr.w	r2, r3, #8
 80043de:	687b      	ldr	r3, [r7, #4]
 80043e0:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 80043e2:	687b      	ldr	r3, [r7, #4]
 80043e4:	681b      	ldr	r3, [r3, #0]
 80043e6:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80043ea:	61da      	str	r2, [r3, #28]
  }

  /* I2C Arbitration Loss error interrupt occurred -------------------------------------*/
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 80043ec:	697b      	ldr	r3, [r7, #20]
 80043ee:	0a5b      	lsrs	r3, r3, #9
 80043f0:	f003 0301 	and.w	r3, r3, #1
 80043f4:	2b00      	cmp	r3, #0
 80043f6:	d010      	beq.n	800441a <HAL_I2C_ER_IRQHandler+0xa2>
      (I2C_CHECK_IT_SOURCE(itsources, I2C_IT_ERRI) != RESET))
 80043f8:	693b      	ldr	r3, [r7, #16]
 80043fa:	09db      	lsrs	r3, r3, #7
 80043fc:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(itflags, I2C_FLAG_ARLO) != RESET) && \
 8004400:	2b00      	cmp	r3, #0
 8004402:	d00a      	beq.n	800441a <HAL_I2C_ER_IRQHandler+0xa2>
  {
    hi2c->ErrorCode |= HAL_I2C_ERROR_ARLO;
 8004404:	687b      	ldr	r3, [r7, #4]
 8004406:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004408:	f043 0202 	orr.w	r2, r3, #2
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8004410:	687b      	ldr	r3, [r7, #4]
 8004412:	681b      	ldr	r3, [r3, #0]
 8004414:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004418:	61da      	str	r2, [r3, #28]
  }

  /* Store current volatile hi2c->ErrorCode, misra rule */
  tmperror = hi2c->ErrorCode;
 800441a:	687b      	ldr	r3, [r7, #4]
 800441c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800441e:	60fb      	str	r3, [r7, #12]

  /* Call the Error Callback in case of Error detected */
  if ((tmperror & (HAL_I2C_ERROR_BERR | HAL_I2C_ERROR_OVR | HAL_I2C_ERROR_ARLO)) !=  HAL_I2C_ERROR_NONE)
 8004420:	68fb      	ldr	r3, [r7, #12]
 8004422:	f003 030b 	and.w	r3, r3, #11
 8004426:	2b00      	cmp	r3, #0
 8004428:	d003      	beq.n	8004432 <HAL_I2C_ER_IRQHandler+0xba>
  {
    I2C_ITError(hi2c, tmperror);
 800442a:	68f9      	ldr	r1, [r7, #12]
 800442c:	6878      	ldr	r0, [r7, #4]
 800442e:	f000 fc3f 	bl	8004cb0 <I2C_ITError>
  }
}
 8004432:	bf00      	nop
 8004434:	3718      	adds	r7, #24
 8004436:	46bd      	mov	sp, r7
 8004438:	bd80      	pop	{r7, pc}

0800443a <HAL_I2C_SlaveTxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveTxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800443a:	b480      	push	{r7}
 800443c:	b083      	sub	sp, #12
 800443e:	af00      	add	r7, sp, #0
 8004440:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveTxCpltCallback could be implemented in the user file
   */
}
 8004442:	bf00      	nop
 8004444:	370c      	adds	r7, #12
 8004446:	46bd      	mov	sp, r7
 8004448:	f85d 7b04 	ldr.w	r7, [sp], #4
 800444c:	4770      	bx	lr

0800444e <HAL_I2C_SlaveRxCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_SlaveRxCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800444e:	b480      	push	{r7}
 8004450:	b083      	sub	sp, #12
 8004452:	af00      	add	r7, sp, #0
 8004454:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_SlaveRxCpltCallback could be implemented in the user file
   */
}
 8004456:	bf00      	nop
 8004458:	370c      	adds	r7, #12
 800445a:	46bd      	mov	sp, r7
 800445c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004460:	4770      	bx	lr

08004462 <HAL_I2C_AddrCallback>:
  * @param  TransferDirection Master request Transfer Direction (Write/Read), value of @ref I2C_XFERDIRECTION
  * @param  AddrMatchCode Address Match Code
  * @retval None
  */
__weak void HAL_I2C_AddrCallback(I2C_HandleTypeDef *hi2c, uint8_t TransferDirection, uint16_t AddrMatchCode)
{
 8004462:	b480      	push	{r7}
 8004464:	b083      	sub	sp, #12
 8004466:	af00      	add	r7, sp, #0
 8004468:	6078      	str	r0, [r7, #4]
 800446a:	460b      	mov	r3, r1
 800446c:	70fb      	strb	r3, [r7, #3]
 800446e:	4613      	mov	r3, r2
 8004470:	803b      	strh	r3, [r7, #0]
  UNUSED(AddrMatchCode);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AddrCallback() could be implemented in the user file
   */
}
 8004472:	bf00      	nop
 8004474:	370c      	adds	r7, #12
 8004476:	46bd      	mov	sp, r7
 8004478:	f85d 7b04 	ldr.w	r7, [sp], #4
 800447c:	4770      	bx	lr

0800447e <HAL_I2C_ListenCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ListenCpltCallback(I2C_HandleTypeDef *hi2c)
{
 800447e:	b480      	push	{r7}
 8004480:	b083      	sub	sp, #12
 8004482:	af00      	add	r7, sp, #0
 8004484:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ListenCpltCallback() could be implemented in the user file
   */
}
 8004486:	bf00      	nop
 8004488:	370c      	adds	r7, #12
 800448a:	46bd      	mov	sp, r7
 800448c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004490:	4770      	bx	lr

08004492 <HAL_I2C_ErrorCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_ErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004492:	b480      	push	{r7}
 8004494:	b083      	sub	sp, #12
 8004496:	af00      	add	r7, sp, #0
 8004498:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_ErrorCallback could be implemented in the user file
   */
}
 800449a:	bf00      	nop
 800449c:	370c      	adds	r7, #12
 800449e:	46bd      	mov	sp, r7
 80044a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044a4:	4770      	bx	lr

080044a6 <HAL_I2C_AbortCpltCallback>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval None
  */
__weak void HAL_I2C_AbortCpltCallback(I2C_HandleTypeDef *hi2c)
{
 80044a6:	b480      	push	{r7}
 80044a8:	b083      	sub	sp, #12
 80044aa:	af00      	add	r7, sp, #0
 80044ac:	6078      	str	r0, [r7, #4]
  UNUSED(hi2c);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_I2C_AbortCpltCallback could be implemented in the user file
   */
}
 80044ae:	bf00      	nop
 80044b0:	370c      	adds	r7, #12
 80044b2:	46bd      	mov	sp, r7
 80044b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80044b8:	4770      	bx	lr

080044ba <I2C_Slave_ISR_IT>:
  * @param  ITSources Interrupt sources enabled.
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_Slave_ISR_IT(struct __I2C_HandleTypeDef *hi2c, uint32_t ITFlags,
                                          uint32_t ITSources)
{
 80044ba:	b580      	push	{r7, lr}
 80044bc:	b086      	sub	sp, #24
 80044be:	af00      	add	r7, sp, #0
 80044c0:	60f8      	str	r0, [r7, #12]
 80044c2:	60b9      	str	r1, [r7, #8]
 80044c4:	607a      	str	r2, [r7, #4]
  uint32_t tmpoptions = hi2c->XferOptions;
 80044c6:	68fb      	ldr	r3, [r7, #12]
 80044c8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80044ca:	617b      	str	r3, [r7, #20]
  uint32_t tmpITFlags = ITFlags;
 80044cc:	68bb      	ldr	r3, [r7, #8]
 80044ce:	613b      	str	r3, [r7, #16]

  /* Process locked */
  __HAL_LOCK(hi2c);
 80044d0:	68fb      	ldr	r3, [r7, #12]
 80044d2:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80044d6:	2b01      	cmp	r3, #1
 80044d8:	d101      	bne.n	80044de <I2C_Slave_ISR_IT+0x24>
 80044da:	2302      	movs	r3, #2
 80044dc:	e0ed      	b.n	80046ba <I2C_Slave_ISR_IT+0x200>
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	2201      	movs	r2, #1
 80044e2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Check if STOPF is set */
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044e6:	693b      	ldr	r3, [r7, #16]
 80044e8:	095b      	lsrs	r3, r3, #5
 80044ea:	f003 0301 	and.w	r3, r3, #1
 80044ee:	2b00      	cmp	r3, #0
 80044f0:	d00a      	beq.n	8004508 <I2C_Slave_ISR_IT+0x4e>
      (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_STOPI) != RESET))
 80044f2:	687b      	ldr	r3, [r7, #4]
 80044f4:	095b      	lsrs	r3, r3, #5
 80044f6:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_STOPF) != RESET) && \
 80044fa:	2b00      	cmp	r3, #0
 80044fc:	d004      	beq.n	8004508 <I2C_Slave_ISR_IT+0x4e>
  {
    /* Call I2C Slave complete process */
    I2C_ITSlaveCplt(hi2c, tmpITFlags);
 80044fe:	6939      	ldr	r1, [r7, #16]
 8004500:	68f8      	ldr	r0, [r7, #12]
 8004502:	f000 fa15 	bl	8004930 <I2C_ITSlaveCplt>
 8004506:	e0d3      	b.n	80046b0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004508:	693b      	ldr	r3, [r7, #16]
 800450a:	091b      	lsrs	r3, r3, #4
 800450c:	f003 0301 	and.w	r3, r3, #1
 8004510:	2b00      	cmp	r3, #0
 8004512:	d04d      	beq.n	80045b0 <I2C_Slave_ISR_IT+0xf6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_NACKI) != RESET))
 8004514:	687b      	ldr	r3, [r7, #4]
 8004516:	091b      	lsrs	r3, r3, #4
 8004518:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 800451c:	2b00      	cmp	r3, #0
 800451e:	d047      	beq.n	80045b0 <I2C_Slave_ISR_IT+0xf6>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004520:	68fb      	ldr	r3, [r7, #12]
 8004522:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004524:	b29b      	uxth	r3, r3
 8004526:	2b00      	cmp	r3, #0
 8004528:	d128      	bne.n	800457c <I2C_Slave_ISR_IT+0xc2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 800452a:	68fb      	ldr	r3, [r7, #12]
 800452c:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004530:	b2db      	uxtb	r3, r3
 8004532:	2b28      	cmp	r3, #40	@ 0x28
 8004534:	d108      	bne.n	8004548 <I2C_Slave_ISR_IT+0x8e>
 8004536:	697b      	ldr	r3, [r7, #20]
 8004538:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 800453c:	d104      	bne.n	8004548 <I2C_Slave_ISR_IT+0x8e>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 800453e:	6939      	ldr	r1, [r7, #16]
 8004540:	68f8      	ldr	r0, [r7, #12]
 8004542:	f000 fb5f 	bl	8004c04 <I2C_ITListenCplt>
 8004546:	e032      	b.n	80045ae <I2C_Slave_ISR_IT+0xf4>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004548:	68fb      	ldr	r3, [r7, #12]
 800454a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800454e:	b2db      	uxtb	r3, r3
 8004550:	2b29      	cmp	r3, #41	@ 0x29
 8004552:	d10e      	bne.n	8004572 <I2C_Slave_ISR_IT+0xb8>
 8004554:	697b      	ldr	r3, [r7, #20]
 8004556:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 800455a:	d00a      	beq.n	8004572 <I2C_Slave_ISR_IT+0xb8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	681b      	ldr	r3, [r3, #0]
 8004560:	2210      	movs	r2, #16
 8004562:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004564:	68f8      	ldr	r0, [r7, #12]
 8004566:	f000 fcba 	bl	8004ede <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 800456a:	68f8      	ldr	r0, [r7, #12]
 800456c:	f000 f982 	bl	8004874 <I2C_ITSlaveSeqCplt>
 8004570:	e01d      	b.n	80045ae <I2C_Slave_ISR_IT+0xf4>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004572:	68fb      	ldr	r3, [r7, #12]
 8004574:	681b      	ldr	r3, [r3, #0]
 8004576:	2210      	movs	r2, #16
 8004578:	61da      	str	r2, [r3, #28]
    if (hi2c->XferCount == 0U)
 800457a:	e096      	b.n	80046aa <I2C_Slave_ISR_IT+0x1f0>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 800457c:	68fb      	ldr	r3, [r7, #12]
 800457e:	681b      	ldr	r3, [r3, #0]
 8004580:	2210      	movs	r2, #16
 8004582:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004584:	68fb      	ldr	r3, [r7, #12]
 8004586:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004588:	f043 0204 	orr.w	r2, r3, #4
 800458c:	68fb      	ldr	r3, [r7, #12]
 800458e:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004590:	697b      	ldr	r3, [r7, #20]
 8004592:	2b00      	cmp	r3, #0
 8004594:	d004      	beq.n	80045a0 <I2C_Slave_ISR_IT+0xe6>
 8004596:	697b      	ldr	r3, [r7, #20]
 8004598:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800459c:	f040 8085 	bne.w	80046aa <I2C_Slave_ISR_IT+0x1f0>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 80045a0:	68fb      	ldr	r3, [r7, #12]
 80045a2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80045a4:	4619      	mov	r1, r3
 80045a6:	68f8      	ldr	r0, [r7, #12]
 80045a8:	f000 fb82 	bl	8004cb0 <I2C_ITError>
    if (hi2c->XferCount == 0U)
 80045ac:	e07d      	b.n	80046aa <I2C_Slave_ISR_IT+0x1f0>
 80045ae:	e07c      	b.n	80046aa <I2C_Slave_ISR_IT+0x1f0>
      }
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80045b0:	693b      	ldr	r3, [r7, #16]
 80045b2:	089b      	lsrs	r3, r3, #2
 80045b4:	f003 0301 	and.w	r3, r3, #1
 80045b8:	2b00      	cmp	r3, #0
 80045ba:	d030      	beq.n	800461e <I2C_Slave_ISR_IT+0x164>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_RXI) != RESET))
 80045bc:	687b      	ldr	r3, [r7, #4]
 80045be:	089b      	lsrs	r3, r3, #2
 80045c0:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET) && \
 80045c4:	2b00      	cmp	r3, #0
 80045c6:	d02a      	beq.n	800461e <I2C_Slave_ISR_IT+0x164>
  {
    if (hi2c->XferCount > 0U)
 80045c8:	68fb      	ldr	r3, [r7, #12]
 80045ca:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045cc:	b29b      	uxth	r3, r3
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d018      	beq.n	8004604 <I2C_Slave_ISR_IT+0x14a>
    {
      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80045d2:	68fb      	ldr	r3, [r7, #12]
 80045d4:	681b      	ldr	r3, [r3, #0]
 80045d6:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80045d8:	68fb      	ldr	r3, [r7, #12]
 80045da:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045dc:	b2d2      	uxtb	r2, r2
 80045de:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80045e0:	68fb      	ldr	r3, [r7, #12]
 80045e2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80045e4:	1c5a      	adds	r2, r3, #1
 80045e6:	68fb      	ldr	r3, [r7, #12]
 80045e8:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80045ea:	68fb      	ldr	r3, [r7, #12]
 80045ec:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80045ee:	3b01      	subs	r3, #1
 80045f0:	b29a      	uxth	r2, r3
 80045f2:	68fb      	ldr	r3, [r7, #12]
 80045f4:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 80045f6:	68fb      	ldr	r3, [r7, #12]
 80045f8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80045fa:	b29b      	uxth	r3, r3
 80045fc:	3b01      	subs	r3, #1
 80045fe:	b29a      	uxth	r2, r3
 8004600:	68fb      	ldr	r3, [r7, #12]
 8004602:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }

    if ((hi2c->XferCount == 0U) && \
 8004604:	68fb      	ldr	r3, [r7, #12]
 8004606:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004608:	b29b      	uxth	r3, r3
 800460a:	2b00      	cmp	r3, #0
 800460c:	d14f      	bne.n	80046ae <I2C_Slave_ISR_IT+0x1f4>
 800460e:	697b      	ldr	r3, [r7, #20]
 8004610:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004614:	d04b      	beq.n	80046ae <I2C_Slave_ISR_IT+0x1f4>
        (tmpoptions != I2C_NO_OPTION_FRAME))
    {
      /* Call I2C Slave Sequential complete process */
      I2C_ITSlaveSeqCplt(hi2c);
 8004616:	68f8      	ldr	r0, [r7, #12]
 8004618:	f000 f92c 	bl	8004874 <I2C_ITSlaveSeqCplt>
    if ((hi2c->XferCount == 0U) && \
 800461c:	e047      	b.n	80046ae <I2C_Slave_ISR_IT+0x1f4>
    }
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 800461e:	693b      	ldr	r3, [r7, #16]
 8004620:	08db      	lsrs	r3, r3, #3
 8004622:	f003 0301 	and.w	r3, r3, #1
 8004626:	2b00      	cmp	r3, #0
 8004628:	d00a      	beq.n	8004640 <I2C_Slave_ISR_IT+0x186>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_ADDRI) != RESET))
 800462a:	687b      	ldr	r3, [r7, #4]
 800462c:	08db      	lsrs	r3, r3, #3
 800462e:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_ADDR) != RESET) && \
 8004632:	2b00      	cmp	r3, #0
 8004634:	d004      	beq.n	8004640 <I2C_Slave_ISR_IT+0x186>
  {
    I2C_ITAddrCplt(hi2c, tmpITFlags);
 8004636:	6939      	ldr	r1, [r7, #16]
 8004638:	68f8      	ldr	r0, [r7, #12]
 800463a:	f000 f897 	bl	800476c <I2C_ITAddrCplt>
 800463e:	e037      	b.n	80046b0 <I2C_Slave_ISR_IT+0x1f6>
  }
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004640:	693b      	ldr	r3, [r7, #16]
 8004642:	085b      	lsrs	r3, r3, #1
 8004644:	f003 0301 	and.w	r3, r3, #1
 8004648:	2b00      	cmp	r3, #0
 800464a:	d031      	beq.n	80046b0 <I2C_Slave_ISR_IT+0x1f6>
           (I2C_CHECK_IT_SOURCE(ITSources, I2C_IT_TXI) != RESET))
 800464c:	687b      	ldr	r3, [r7, #4]
 800464e:	085b      	lsrs	r3, r3, #1
 8004650:	f003 0301 	and.w	r3, r3, #1
  else if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_TXIS) != RESET) && \
 8004654:	2b00      	cmp	r3, #0
 8004656:	d02b      	beq.n	80046b0 <I2C_Slave_ISR_IT+0x1f6>
  {
    /* Write data to TXDR only if XferCount not reach "0" */
    /* A TXIS flag can be set, during STOP treatment      */
    /* Check if all Data have already been sent */
    /* If it is the case, this last write in TXDR is not sent, correspond to a dummy TXIS event */
    if (hi2c->XferCount > 0U)
 8004658:	68fb      	ldr	r3, [r7, #12]
 800465a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800465c:	b29b      	uxth	r3, r3
 800465e:	2b00      	cmp	r3, #0
 8004660:	d018      	beq.n	8004694 <I2C_Slave_ISR_IT+0x1da>
    {
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8004662:	68fb      	ldr	r3, [r7, #12]
 8004664:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004666:	781a      	ldrb	r2, [r3, #0]
 8004668:	68fb      	ldr	r3, [r7, #12]
 800466a:	681b      	ldr	r3, [r3, #0]
 800466c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800466e:	68fb      	ldr	r3, [r7, #12]
 8004670:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004672:	1c5a      	adds	r2, r3, #1
 8004674:	68fb      	ldr	r3, [r7, #12]
 8004676:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8004678:	68fb      	ldr	r3, [r7, #12]
 800467a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800467c:	b29b      	uxth	r3, r3
 800467e:	3b01      	subs	r3, #1
 8004680:	b29a      	uxth	r2, r3
 8004682:	68fb      	ldr	r3, [r7, #12]
 8004684:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 8004686:	68fb      	ldr	r3, [r7, #12]
 8004688:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800468a:	3b01      	subs	r3, #1
 800468c:	b29a      	uxth	r2, r3
 800468e:	68fb      	ldr	r3, [r7, #12]
 8004690:	851a      	strh	r2, [r3, #40]	@ 0x28
 8004692:	e00d      	b.n	80046b0 <I2C_Slave_ISR_IT+0x1f6>
    }
    else
    {
      if ((tmpoptions == I2C_NEXT_FRAME) || (tmpoptions == I2C_FIRST_FRAME))
 8004694:	697b      	ldr	r3, [r7, #20]
 8004696:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800469a:	d002      	beq.n	80046a2 <I2C_Slave_ISR_IT+0x1e8>
 800469c:	697b      	ldr	r3, [r7, #20]
 800469e:	2b00      	cmp	r3, #0
 80046a0:	d106      	bne.n	80046b0 <I2C_Slave_ISR_IT+0x1f6>
      {
        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 80046a2:	68f8      	ldr	r0, [r7, #12]
 80046a4:	f000 f8e6 	bl	8004874 <I2C_ITSlaveSeqCplt>
 80046a8:	e002      	b.n	80046b0 <I2C_Slave_ISR_IT+0x1f6>
    if (hi2c->XferCount == 0U)
 80046aa:	bf00      	nop
 80046ac:	e000      	b.n	80046b0 <I2C_Slave_ISR_IT+0x1f6>
    if ((hi2c->XferCount == 0U) && \
 80046ae:	bf00      	nop
  {
    /* Nothing to do */
  }

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 80046b0:	68fb      	ldr	r3, [r7, #12]
 80046b2:	2200      	movs	r2, #0
 80046b4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  return HAL_OK;
 80046b8:	2300      	movs	r3, #0
}
 80046ba:	4618      	mov	r0, r3
 80046bc:	3718      	adds	r7, #24
 80046be:	46bd      	mov	sp, r7
 80046c0:	bd80      	pop	{r7, pc}
	...

080046c4 <I2C_RequestMemoryWrite>:
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_RequestMemoryWrite(I2C_HandleTypeDef *hi2c, uint16_t DevAddress,
                                                uint16_t MemAddress, uint16_t MemAddSize, uint32_t Timeout,
                                                uint32_t Tickstart)
{
 80046c4:	b580      	push	{r7, lr}
 80046c6:	b086      	sub	sp, #24
 80046c8:	af02      	add	r7, sp, #8
 80046ca:	60f8      	str	r0, [r7, #12]
 80046cc:	4608      	mov	r0, r1
 80046ce:	4611      	mov	r1, r2
 80046d0:	461a      	mov	r2, r3
 80046d2:	4603      	mov	r3, r0
 80046d4:	817b      	strh	r3, [r7, #10]
 80046d6:	460b      	mov	r3, r1
 80046d8:	813b      	strh	r3, [r7, #8]
 80046da:	4613      	mov	r3, r2
 80046dc:	80fb      	strh	r3, [r7, #6]
  I2C_TransferConfig(hi2c, DevAddress, (uint8_t)MemAddSize, I2C_RELOAD_MODE, I2C_GENERATE_START_WRITE);
 80046de:	88fb      	ldrh	r3, [r7, #6]
 80046e0:	b2da      	uxtb	r2, r3
 80046e2:	8979      	ldrh	r1, [r7, #10]
 80046e4:	4b20      	ldr	r3, [pc, #128]	@ (8004768 <I2C_RequestMemoryWrite+0xa4>)
 80046e6:	9300      	str	r3, [sp, #0]
 80046e8:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80046ec:	68f8      	ldr	r0, [r7, #12]
 80046ee:	f000 fdfb 	bl	80052e8 <I2C_TransferConfig>

  /* Wait until TXIS flag is set */
  if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 80046f2:	69fa      	ldr	r2, [r7, #28]
 80046f4:	69b9      	ldr	r1, [r7, #24]
 80046f6:	68f8      	ldr	r0, [r7, #12]
 80046f8:	f000 fc8c 	bl	8005014 <I2C_WaitOnTXISFlagUntilTimeout>
 80046fc:	4603      	mov	r3, r0
 80046fe:	2b00      	cmp	r3, #0
 8004700:	d001      	beq.n	8004706 <I2C_RequestMemoryWrite+0x42>
  {
    return HAL_ERROR;
 8004702:	2301      	movs	r3, #1
 8004704:	e02c      	b.n	8004760 <I2C_RequestMemoryWrite+0x9c>
  }

  /* If Memory address size is 8Bit */
  if (MemAddSize == I2C_MEMADD_SIZE_8BIT)
 8004706:	88fb      	ldrh	r3, [r7, #6]
 8004708:	2b01      	cmp	r3, #1
 800470a:	d105      	bne.n	8004718 <I2C_RequestMemoryWrite+0x54>
  {
    /* Send Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800470c:	893b      	ldrh	r3, [r7, #8]
 800470e:	b2da      	uxtb	r2, r3
 8004710:	68fb      	ldr	r3, [r7, #12]
 8004712:	681b      	ldr	r3, [r3, #0]
 8004714:	629a      	str	r2, [r3, #40]	@ 0x28
 8004716:	e015      	b.n	8004744 <I2C_RequestMemoryWrite+0x80>
  }
  /* If Memory address size is 16Bit */
  else
  {
    /* Send MSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_MSB(MemAddress);
 8004718:	893b      	ldrh	r3, [r7, #8]
 800471a:	0a1b      	lsrs	r3, r3, #8
 800471c:	b29b      	uxth	r3, r3
 800471e:	b2da      	uxtb	r2, r3
 8004720:	68fb      	ldr	r3, [r7, #12]
 8004722:	681b      	ldr	r3, [r3, #0]
 8004724:	629a      	str	r2, [r3, #40]	@ 0x28

    /* Wait until TXIS flag is set */
    if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, Tickstart) != HAL_OK)
 8004726:	69fa      	ldr	r2, [r7, #28]
 8004728:	69b9      	ldr	r1, [r7, #24]
 800472a:	68f8      	ldr	r0, [r7, #12]
 800472c:	f000 fc72 	bl	8005014 <I2C_WaitOnTXISFlagUntilTimeout>
 8004730:	4603      	mov	r3, r0
 8004732:	2b00      	cmp	r3, #0
 8004734:	d001      	beq.n	800473a <I2C_RequestMemoryWrite+0x76>
    {
      return HAL_ERROR;
 8004736:	2301      	movs	r3, #1
 8004738:	e012      	b.n	8004760 <I2C_RequestMemoryWrite+0x9c>
    }

    /* Send LSB of Memory Address */
    hi2c->Instance->TXDR = I2C_MEM_ADD_LSB(MemAddress);
 800473a:	893b      	ldrh	r3, [r7, #8]
 800473c:	b2da      	uxtb	r2, r3
 800473e:	68fb      	ldr	r3, [r7, #12]
 8004740:	681b      	ldr	r3, [r3, #0]
 8004742:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Wait until TCR flag is set */
  if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, Tickstart) != HAL_OK)
 8004744:	69fb      	ldr	r3, [r7, #28]
 8004746:	9300      	str	r3, [sp, #0]
 8004748:	69bb      	ldr	r3, [r7, #24]
 800474a:	2200      	movs	r2, #0
 800474c:	2180      	movs	r1, #128	@ 0x80
 800474e:	68f8      	ldr	r0, [r7, #12]
 8004750:	f000 fc07 	bl	8004f62 <I2C_WaitOnFlagUntilTimeout>
 8004754:	4603      	mov	r3, r0
 8004756:	2b00      	cmp	r3, #0
 8004758:	d001      	beq.n	800475e <I2C_RequestMemoryWrite+0x9a>
  {
    return HAL_ERROR;
 800475a:	2301      	movs	r3, #1
 800475c:	e000      	b.n	8004760 <I2C_RequestMemoryWrite+0x9c>
  }

  return HAL_OK;
 800475e:	2300      	movs	r3, #0
}
 8004760:	4618      	mov	r0, r3
 8004762:	3710      	adds	r7, #16
 8004764:	46bd      	mov	sp, r7
 8004766:	bd80      	pop	{r7, pc}
 8004768:	80002000 	.word	0x80002000

0800476c <I2C_ITAddrCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITAddrCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 800476c:	b580      	push	{r7, lr}
 800476e:	b084      	sub	sp, #16
 8004770:	af00      	add	r7, sp, #0
 8004772:	6078      	str	r0, [r7, #4]
 8004774:	6039      	str	r1, [r7, #0]

  /* Prevent unused argument(s) compilation warning */
  UNUSED(ITFlags);

  /* In case of Listen state, need to inform upper layer of address match code event */
  if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) == (uint32_t)HAL_I2C_STATE_LISTEN)
 8004776:	687b      	ldr	r3, [r7, #4]
 8004778:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800477c:	b2db      	uxtb	r3, r3
 800477e:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 8004782:	2b28      	cmp	r3, #40	@ 0x28
 8004784:	d16a      	bne.n	800485c <I2C_ITAddrCplt+0xf0>
  {
    transferdirection = I2C_GET_DIR(hi2c);
 8004786:	687b      	ldr	r3, [r7, #4]
 8004788:	681b      	ldr	r3, [r3, #0]
 800478a:	699b      	ldr	r3, [r3, #24]
 800478c:	0c1b      	lsrs	r3, r3, #16
 800478e:	b2db      	uxtb	r3, r3
 8004790:	f003 0301 	and.w	r3, r3, #1
 8004794:	73fb      	strb	r3, [r7, #15]
    slaveaddrcode     = I2C_GET_ADDR_MATCH(hi2c);
 8004796:	687b      	ldr	r3, [r7, #4]
 8004798:	681b      	ldr	r3, [r3, #0]
 800479a:	699b      	ldr	r3, [r3, #24]
 800479c:	0c1b      	lsrs	r3, r3, #16
 800479e:	b29b      	uxth	r3, r3
 80047a0:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80047a4:	81bb      	strh	r3, [r7, #12]
    ownadd1code       = I2C_GET_OWN_ADDRESS1(hi2c);
 80047a6:	687b      	ldr	r3, [r7, #4]
 80047a8:	681b      	ldr	r3, [r3, #0]
 80047aa:	689b      	ldr	r3, [r3, #8]
 80047ac:	b29b      	uxth	r3, r3
 80047ae:	f3c3 0309 	ubfx	r3, r3, #0, #10
 80047b2:	817b      	strh	r3, [r7, #10]
    ownadd2code       = I2C_GET_OWN_ADDRESS2(hi2c);
 80047b4:	687b      	ldr	r3, [r7, #4]
 80047b6:	681b      	ldr	r3, [r3, #0]
 80047b8:	68db      	ldr	r3, [r3, #12]
 80047ba:	b29b      	uxth	r3, r3
 80047bc:	f003 03fe 	and.w	r3, r3, #254	@ 0xfe
 80047c0:	813b      	strh	r3, [r7, #8]

    /* If 10bits addressing mode is selected */
    if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 80047c2:	687b      	ldr	r3, [r7, #4]
 80047c4:	68db      	ldr	r3, [r3, #12]
 80047c6:	2b02      	cmp	r3, #2
 80047c8:	d138      	bne.n	800483c <I2C_ITAddrCplt+0xd0>
    {
      if ((slaveaddrcode & SLAVE_ADDR_MSK) == ((ownadd1code >> SLAVE_ADDR_SHIFT) & SLAVE_ADDR_MSK))
 80047ca:	897b      	ldrh	r3, [r7, #10]
 80047cc:	09db      	lsrs	r3, r3, #7
 80047ce:	b29a      	uxth	r2, r3
 80047d0:	89bb      	ldrh	r3, [r7, #12]
 80047d2:	4053      	eors	r3, r2
 80047d4:	b29b      	uxth	r3, r3
 80047d6:	f003 0306 	and.w	r3, r3, #6
 80047da:	2b00      	cmp	r3, #0
 80047dc:	d11c      	bne.n	8004818 <I2C_ITAddrCplt+0xac>
      {
        slaveaddrcode = ownadd1code;
 80047de:	897b      	ldrh	r3, [r7, #10]
 80047e0:	81bb      	strh	r3, [r7, #12]
        hi2c->AddrEventCount++;
 80047e2:	687b      	ldr	r3, [r7, #4]
 80047e4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047e6:	1c5a      	adds	r2, r3, #1
 80047e8:	687b      	ldr	r3, [r7, #4]
 80047ea:	649a      	str	r2, [r3, #72]	@ 0x48
        if (hi2c->AddrEventCount == 2U)
 80047ec:	687b      	ldr	r3, [r7, #4]
 80047ee:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80047f0:	2b02      	cmp	r3, #2
 80047f2:	d13b      	bne.n	800486c <I2C_ITAddrCplt+0x100>
        {
          /* Reset Address Event counter */
          hi2c->AddrEventCount = 0U;
 80047f4:	687b      	ldr	r3, [r7, #4]
 80047f6:	2200      	movs	r2, #0
 80047f8:	649a      	str	r2, [r3, #72]	@ 0x48

          /* Clear ADDR flag */
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 80047fa:	687b      	ldr	r3, [r7, #4]
 80047fc:	681b      	ldr	r3, [r3, #0]
 80047fe:	2208      	movs	r2, #8
 8004800:	61da      	str	r2, [r3, #28]

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004802:	687b      	ldr	r3, [r7, #4]
 8004804:	2200      	movs	r2, #0
 8004806:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          /* Call Slave Addr callback */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
          hi2c->AddrCallback(hi2c, transferdirection, slaveaddrcode);
#else
          HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800480a:	89ba      	ldrh	r2, [r7, #12]
 800480c:	7bfb      	ldrb	r3, [r7, #15]
 800480e:	4619      	mov	r1, r3
 8004810:	6878      	ldr	r0, [r7, #4]
 8004812:	f7ff fe26 	bl	8004462 <HAL_I2C_AddrCallback>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
  }
}
 8004816:	e029      	b.n	800486c <I2C_ITAddrCplt+0x100>
        slaveaddrcode = ownadd2code;
 8004818:	893b      	ldrh	r3, [r7, #8]
 800481a:	81bb      	strh	r3, [r7, #12]
        I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800481c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004820:	6878      	ldr	r0, [r7, #4]
 8004822:	f000 fd93 	bl	800534c <I2C_Disable_IRQ>
        __HAL_UNLOCK(hi2c);
 8004826:	687b      	ldr	r3, [r7, #4]
 8004828:	2200      	movs	r2, #0
 800482a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
        HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800482e:	89ba      	ldrh	r2, [r7, #12]
 8004830:	7bfb      	ldrb	r3, [r7, #15]
 8004832:	4619      	mov	r1, r3
 8004834:	6878      	ldr	r0, [r7, #4]
 8004836:	f7ff fe14 	bl	8004462 <HAL_I2C_AddrCallback>
}
 800483a:	e017      	b.n	800486c <I2C_ITAddrCplt+0x100>
      I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT);
 800483c:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8004840:	6878      	ldr	r0, [r7, #4]
 8004842:	f000 fd83 	bl	800534c <I2C_Disable_IRQ>
      __HAL_UNLOCK(hi2c);
 8004846:	687b      	ldr	r3, [r7, #4]
 8004848:	2200      	movs	r2, #0
 800484a:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
      HAL_I2C_AddrCallback(hi2c, transferdirection, slaveaddrcode);
 800484e:	89ba      	ldrh	r2, [r7, #12]
 8004850:	7bfb      	ldrb	r3, [r7, #15]
 8004852:	4619      	mov	r1, r3
 8004854:	6878      	ldr	r0, [r7, #4]
 8004856:	f7ff fe04 	bl	8004462 <HAL_I2C_AddrCallback>
}
 800485a:	e007      	b.n	800486c <I2C_ITAddrCplt+0x100>
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ADDR);
 800485c:	687b      	ldr	r3, [r7, #4]
 800485e:	681b      	ldr	r3, [r3, #0]
 8004860:	2208      	movs	r2, #8
 8004862:	61da      	str	r2, [r3, #28]
    __HAL_UNLOCK(hi2c);
 8004864:	687b      	ldr	r3, [r7, #4]
 8004866:	2200      	movs	r2, #0
 8004868:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
}
 800486c:	bf00      	nop
 800486e:	3710      	adds	r7, #16
 8004870:	46bd      	mov	sp, r7
 8004872:	bd80      	pop	{r7, pc}

08004874 <I2C_ITSlaveSeqCplt>:
  * @brief  I2C Slave sequential complete process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_ITSlaveSeqCplt(I2C_HandleTypeDef *hi2c)
{
 8004874:	b580      	push	{r7, lr}
 8004876:	b084      	sub	sp, #16
 8004878:	af00      	add	r7, sp, #0
 800487a:	6078      	str	r0, [r7, #4]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800487c:	687b      	ldr	r3, [r7, #4]
 800487e:	681b      	ldr	r3, [r3, #0]
 8004880:	681b      	ldr	r3, [r3, #0]
 8004882:	60fb      	str	r3, [r7, #12]

  /* Reset I2C handle mode */
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004884:	687b      	ldr	r3, [r7, #4]
 8004886:	2200      	movs	r2, #0
 8004888:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 800488c:	68fb      	ldr	r3, [r7, #12]
 800488e:	0b9b      	lsrs	r3, r3, #14
 8004890:	f003 0301 	and.w	r3, r3, #1
 8004894:	2b00      	cmp	r3, #0
 8004896:	d008      	beq.n	80048aa <I2C_ITSlaveSeqCplt+0x36>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004898:	687b      	ldr	r3, [r7, #4]
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	681a      	ldr	r2, [r3, #0]
 800489e:	687b      	ldr	r3, [r7, #4]
 80048a0:	681b      	ldr	r3, [r3, #0]
 80048a2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80048a6:	601a      	str	r2, [r3, #0]
 80048a8:	e00d      	b.n	80048c6 <I2C_ITSlaveSeqCplt+0x52>
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 80048aa:	68fb      	ldr	r3, [r7, #12]
 80048ac:	0bdb      	lsrs	r3, r3, #15
 80048ae:	f003 0301 	and.w	r3, r3, #1
 80048b2:	2b00      	cmp	r3, #0
 80048b4:	d007      	beq.n	80048c6 <I2C_ITSlaveSeqCplt+0x52>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 80048b6:	687b      	ldr	r3, [r7, #4]
 80048b8:	681b      	ldr	r3, [r3, #0]
 80048ba:	681a      	ldr	r2, [r3, #0]
 80048bc:	687b      	ldr	r3, [r7, #4]
 80048be:	681b      	ldr	r3, [r3, #0]
 80048c0:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80048c4:	601a      	str	r2, [r3, #0]
  else
  {
    /* Do nothing */
  }

  if (hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN)
 80048c6:	687b      	ldr	r3, [r7, #4]
 80048c8:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048cc:	b2db      	uxtb	r3, r3
 80048ce:	2b29      	cmp	r3, #41	@ 0x29
 80048d0:	d112      	bne.n	80048f8 <I2C_ITSlaveSeqCplt+0x84>
  {
    /* Remove HAL_I2C_STATE_SLAVE_BUSY_TX, keep only HAL_I2C_STATE_LISTEN */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 80048d2:	687b      	ldr	r3, [r7, #4]
 80048d4:	2228      	movs	r2, #40	@ 0x28
 80048d6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 80048da:	687b      	ldr	r3, [r7, #4]
 80048dc:	2221      	movs	r2, #33	@ 0x21
 80048de:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Disable Interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_TX_IT);
 80048e0:	2101      	movs	r1, #1
 80048e2:	6878      	ldr	r0, [r7, #4]
 80048e4:	f000 fd32 	bl	800534c <I2C_Disable_IRQ>

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80048e8:	687b      	ldr	r3, [r7, #4]
 80048ea:	2200      	movs	r2, #0
 80048ec:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 80048f0:	6878      	ldr	r0, [r7, #4]
 80048f2:	f7ff fda2 	bl	800443a <HAL_I2C_SlaveTxCpltCallback>
  }
  else
  {
    /* Nothing to do */
  }
}
 80048f6:	e017      	b.n	8004928 <I2C_ITSlaveSeqCplt+0xb4>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX_LISTEN)
 80048f8:	687b      	ldr	r3, [r7, #4]
 80048fa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80048fe:	b2db      	uxtb	r3, r3
 8004900:	2b2a      	cmp	r3, #42	@ 0x2a
 8004902:	d111      	bne.n	8004928 <I2C_ITSlaveSeqCplt+0xb4>
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004904:	687b      	ldr	r3, [r7, #4]
 8004906:	2228      	movs	r2, #40	@ 0x28
 8004908:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 800490c:	687b      	ldr	r3, [r7, #4]
 800490e:	2222      	movs	r2, #34	@ 0x22
 8004910:	631a      	str	r2, [r3, #48]	@ 0x30
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT);
 8004912:	2102      	movs	r1, #2
 8004914:	6878      	ldr	r0, [r7, #4]
 8004916:	f000 fd19 	bl	800534c <I2C_Disable_IRQ>
    __HAL_UNLOCK(hi2c);
 800491a:	687b      	ldr	r3, [r7, #4]
 800491c:	2200      	movs	r2, #0
 800491e:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004922:	6878      	ldr	r0, [r7, #4]
 8004924:	f7ff fd93 	bl	800444e <HAL_I2C_SlaveRxCpltCallback>
}
 8004928:	bf00      	nop
 800492a:	3710      	adds	r7, #16
 800492c:	46bd      	mov	sp, r7
 800492e:	bd80      	pop	{r7, pc}

08004930 <I2C_ITSlaveCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITSlaveCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004930:	b580      	push	{r7, lr}
 8004932:	b086      	sub	sp, #24
 8004934:	af00      	add	r7, sp, #0
 8004936:	6078      	str	r0, [r7, #4]
 8004938:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1value = READ_REG(hi2c->Instance->CR1);
 800493a:	687b      	ldr	r3, [r7, #4]
 800493c:	681b      	ldr	r3, [r3, #0]
 800493e:	681b      	ldr	r3, [r3, #0]
 8004940:	613b      	str	r3, [r7, #16]
  uint32_t tmpITFlags = ITFlags;
 8004942:	683b      	ldr	r3, [r7, #0]
 8004944:	617b      	str	r3, [r7, #20]
  uint32_t tmpoptions = hi2c->XferOptions;
 8004946:	687b      	ldr	r3, [r7, #4]
 8004948:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800494a:	60fb      	str	r3, [r7, #12]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 800494c:	687b      	ldr	r3, [r7, #4]
 800494e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004952:	72fb      	strb	r3, [r7, #11]

  /* Clear STOP Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004954:	687b      	ldr	r3, [r7, #4]
 8004956:	681b      	ldr	r3, [r3, #0]
 8004958:	2220      	movs	r2, #32
 800495a:	61da      	str	r2, [r3, #28]

  /* Disable Interrupts and Store Previous state */
  if ((tmpstate == HAL_I2C_STATE_BUSY_TX) || (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN))
 800495c:	7afb      	ldrb	r3, [r7, #11]
 800495e:	2b21      	cmp	r3, #33	@ 0x21
 8004960:	d002      	beq.n	8004968 <I2C_ITSlaveCplt+0x38>
 8004962:	7afb      	ldrb	r3, [r7, #11]
 8004964:	2b29      	cmp	r3, #41	@ 0x29
 8004966:	d108      	bne.n	800497a <I2C_ITSlaveCplt+0x4a>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT);
 8004968:	f248 0101 	movw	r1, #32769	@ 0x8001
 800496c:	6878      	ldr	r0, [r7, #4]
 800496e:	f000 fced 	bl	800534c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_TX;
 8004972:	687b      	ldr	r3, [r7, #4]
 8004974:	2221      	movs	r2, #33	@ 0x21
 8004976:	631a      	str	r2, [r3, #48]	@ 0x30
 8004978:	e019      	b.n	80049ae <I2C_ITSlaveCplt+0x7e>
  }
  else if ((tmpstate == HAL_I2C_STATE_BUSY_RX) || (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
 800497a:	7afb      	ldrb	r3, [r7, #11]
 800497c:	2b22      	cmp	r3, #34	@ 0x22
 800497e:	d002      	beq.n	8004986 <I2C_ITSlaveCplt+0x56>
 8004980:	7afb      	ldrb	r3, [r7, #11]
 8004982:	2b2a      	cmp	r3, #42	@ 0x2a
 8004984:	d108      	bne.n	8004998 <I2C_ITSlaveCplt+0x68>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT);
 8004986:	f248 0102 	movw	r1, #32770	@ 0x8002
 800498a:	6878      	ldr	r0, [r7, #4]
 800498c:	f000 fcde 	bl	800534c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_SLAVE_BUSY_RX;
 8004990:	687b      	ldr	r3, [r7, #4]
 8004992:	2222      	movs	r2, #34	@ 0x22
 8004994:	631a      	str	r2, [r3, #48]	@ 0x30
 8004996:	e00a      	b.n	80049ae <I2C_ITSlaveCplt+0x7e>
  }
  else if (tmpstate == HAL_I2C_STATE_LISTEN)
 8004998:	7afb      	ldrb	r3, [r7, #11]
 800499a:	2b28      	cmp	r3, #40	@ 0x28
 800499c:	d107      	bne.n	80049ae <I2C_ITSlaveCplt+0x7e>
  {
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_TX_IT | I2C_XFER_RX_IT);
 800499e:	f248 0103 	movw	r1, #32771	@ 0x8003
 80049a2:	6878      	ldr	r0, [r7, #4]
 80049a4:	f000 fcd2 	bl	800534c <I2C_Disable_IRQ>
    hi2c->PreviousState = I2C_STATE_NONE;
 80049a8:	687b      	ldr	r3, [r7, #4]
 80049aa:	2200      	movs	r2, #0
 80049ac:	631a      	str	r2, [r3, #48]	@ 0x30
  {
    /* Do nothing */
  }

  /* Disable Address Acknowledge */
  hi2c->Instance->CR2 |= I2C_CR2_NACK;
 80049ae:	687b      	ldr	r3, [r7, #4]
 80049b0:	681b      	ldr	r3, [r3, #0]
 80049b2:	685a      	ldr	r2, [r3, #4]
 80049b4:	687b      	ldr	r3, [r7, #4]
 80049b6:	681b      	ldr	r3, [r3, #0]
 80049b8:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 80049bc:	605a      	str	r2, [r3, #4]

  /* Clear Configuration Register 2 */
  I2C_RESET_CR2(hi2c);
 80049be:	687b      	ldr	r3, [r7, #4]
 80049c0:	681b      	ldr	r3, [r3, #0]
 80049c2:	6859      	ldr	r1, [r3, #4]
 80049c4:	687b      	ldr	r3, [r7, #4]
 80049c6:	681a      	ldr	r2, [r3, #0]
 80049c8:	4b8c      	ldr	r3, [pc, #560]	@ (8004bfc <I2C_ITSlaveCplt+0x2cc>)
 80049ca:	400b      	ands	r3, r1
 80049cc:	6053      	str	r3, [r2, #4]

  /* Flush TX register */
  I2C_Flush_TXDR(hi2c);
 80049ce:	6878      	ldr	r0, [r7, #4]
 80049d0:	f000 fa85 	bl	8004ede <I2C_Flush_TXDR>

  /* If a DMA is ongoing, Update handle size context */
  if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_TXDMAEN) != RESET)
 80049d4:	693b      	ldr	r3, [r7, #16]
 80049d6:	0b9b      	lsrs	r3, r3, #14
 80049d8:	f003 0301 	and.w	r3, r3, #1
 80049dc:	2b00      	cmp	r3, #0
 80049de:	d013      	beq.n	8004a08 <I2C_ITSlaveCplt+0xd8>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 80049e0:	687b      	ldr	r3, [r7, #4]
 80049e2:	681b      	ldr	r3, [r3, #0]
 80049e4:	681a      	ldr	r2, [r3, #0]
 80049e6:	687b      	ldr	r3, [r7, #4]
 80049e8:	681b      	ldr	r3, [r3, #0]
 80049ea:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 80049ee:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmatx != NULL)
 80049f0:	687b      	ldr	r3, [r7, #4]
 80049f2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049f4:	2b00      	cmp	r3, #0
 80049f6:	d020      	beq.n	8004a3a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmatx);
 80049f8:	687b      	ldr	r3, [r7, #4]
 80049fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80049fc:	681b      	ldr	r3, [r3, #0]
 80049fe:	685b      	ldr	r3, [r3, #4]
 8004a00:	b29a      	uxth	r2, r3
 8004a02:	687b      	ldr	r3, [r7, #4]
 8004a04:	855a      	strh	r2, [r3, #42]	@ 0x2a
 8004a06:	e018      	b.n	8004a3a <I2C_ITSlaveCplt+0x10a>
    }
  }
  else if (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_CR1_RXDMAEN) != RESET)
 8004a08:	693b      	ldr	r3, [r7, #16]
 8004a0a:	0bdb      	lsrs	r3, r3, #15
 8004a0c:	f003 0301 	and.w	r3, r3, #1
 8004a10:	2b00      	cmp	r3, #0
 8004a12:	d012      	beq.n	8004a3a <I2C_ITSlaveCplt+0x10a>
  {
    /* Disable DMA Request */
    hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004a14:	687b      	ldr	r3, [r7, #4]
 8004a16:	681b      	ldr	r3, [r3, #0]
 8004a18:	681a      	ldr	r2, [r3, #0]
 8004a1a:	687b      	ldr	r3, [r7, #4]
 8004a1c:	681b      	ldr	r3, [r3, #0]
 8004a1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004a22:	601a      	str	r2, [r3, #0]

    if (hi2c->hdmarx != NULL)
 8004a24:	687b      	ldr	r3, [r7, #4]
 8004a26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a28:	2b00      	cmp	r3, #0
 8004a2a:	d006      	beq.n	8004a3a <I2C_ITSlaveCplt+0x10a>
    {
      hi2c->XferCount = (uint16_t)I2C_GET_DMA_REMAIN_DATA(hi2c->hdmarx);
 8004a2c:	687b      	ldr	r3, [r7, #4]
 8004a2e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004a30:	681b      	ldr	r3, [r3, #0]
 8004a32:	685b      	ldr	r3, [r3, #4]
 8004a34:	b29a      	uxth	r2, r3
 8004a36:	687b      	ldr	r3, [r7, #4]
 8004a38:	855a      	strh	r2, [r3, #42]	@ 0x2a
  {
    /* Do nothing */
  }

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_RXNE) != RESET)
 8004a3a:	697b      	ldr	r3, [r7, #20]
 8004a3c:	089b      	lsrs	r3, r3, #2
 8004a3e:	f003 0301 	and.w	r3, r3, #1
 8004a42:	2b00      	cmp	r3, #0
 8004a44:	d020      	beq.n	8004a88 <I2C_ITSlaveCplt+0x158>
  {
    /* Remove RXNE flag on temporary variable as read done */
    tmpITFlags &= ~I2C_FLAG_RXNE;
 8004a46:	697b      	ldr	r3, [r7, #20]
 8004a48:	f023 0304 	bic.w	r3, r3, #4
 8004a4c:	617b      	str	r3, [r7, #20]

    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004a4e:	687b      	ldr	r3, [r7, #4]
 8004a50:	681b      	ldr	r3, [r3, #0]
 8004a52:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004a54:	687b      	ldr	r3, [r7, #4]
 8004a56:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a58:	b2d2      	uxtb	r2, r2
 8004a5a:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004a5c:	687b      	ldr	r3, [r7, #4]
 8004a5e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004a60:	1c5a      	adds	r2, r3, #1
 8004a62:	687b      	ldr	r3, [r7, #4]
 8004a64:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004a66:	687b      	ldr	r3, [r7, #4]
 8004a68:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a6a:	2b00      	cmp	r3, #0
 8004a6c:	d00c      	beq.n	8004a88 <I2C_ITSlaveCplt+0x158>
    {
      hi2c->XferSize--;
 8004a6e:	687b      	ldr	r3, [r7, #4]
 8004a70:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004a72:	3b01      	subs	r3, #1
 8004a74:	b29a      	uxth	r2, r3
 8004a76:	687b      	ldr	r3, [r7, #4]
 8004a78:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004a7a:	687b      	ldr	r3, [r7, #4]
 8004a7c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a7e:	b29b      	uxth	r3, r3
 8004a80:	3b01      	subs	r3, #1
 8004a82:	b29a      	uxth	r2, r3
 8004a84:	687b      	ldr	r3, [r7, #4]
 8004a86:	855a      	strh	r2, [r3, #42]	@ 0x2a
    }
  }

  /* All data are not transferred, so set error code accordingly */
  if (hi2c->XferCount != 0U)
 8004a88:	687b      	ldr	r3, [r7, #4]
 8004a8a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004a8c:	b29b      	uxth	r3, r3
 8004a8e:	2b00      	cmp	r3, #0
 8004a90:	d005      	beq.n	8004a9e <I2C_ITSlaveCplt+0x16e>
  {
    /* Set ErrorCode corresponding to a Non-Acknowledge */
    hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004a92:	687b      	ldr	r3, [r7, #4]
 8004a94:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004a96:	f043 0204 	orr.w	r2, r3, #4
 8004a9a:	687b      	ldr	r3, [r7, #4]
 8004a9c:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004a9e:	697b      	ldr	r3, [r7, #20]
 8004aa0:	091b      	lsrs	r3, r3, #4
 8004aa2:	f003 0301 	and.w	r3, r3, #1
 8004aa6:	2b00      	cmp	r3, #0
 8004aa8:	d04a      	beq.n	8004b40 <I2C_ITSlaveCplt+0x210>
      (I2C_CHECK_IT_SOURCE(tmpcr1value, I2C_IT_NACKI) != RESET))
 8004aaa:	693b      	ldr	r3, [r7, #16]
 8004aac:	091b      	lsrs	r3, r3, #4
 8004aae:	f003 0301 	and.w	r3, r3, #1
  if ((I2C_CHECK_FLAG(tmpITFlags, I2C_FLAG_AF) != RESET) && \
 8004ab2:	2b00      	cmp	r3, #0
 8004ab4:	d044      	beq.n	8004b40 <I2C_ITSlaveCplt+0x210>
  {
    /* Check that I2C transfer finished */
    /* if yes, normal use case, a NACK is sent by the MASTER when Transfer is finished */
    /* Mean XferCount == 0*/
    /* So clear Flag NACKF only */
    if (hi2c->XferCount == 0U)
 8004ab6:	687b      	ldr	r3, [r7, #4]
 8004ab8:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004aba:	b29b      	uxth	r3, r3
 8004abc:	2b00      	cmp	r3, #0
 8004abe:	d128      	bne.n	8004b12 <I2C_ITSlaveCplt+0x1e2>
    {
      if ((hi2c->State == HAL_I2C_STATE_LISTEN) && (tmpoptions == I2C_FIRST_AND_LAST_FRAME))
 8004ac0:	687b      	ldr	r3, [r7, #4]
 8004ac2:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ac6:	b2db      	uxtb	r3, r3
 8004ac8:	2b28      	cmp	r3, #40	@ 0x28
 8004aca:	d108      	bne.n	8004ade <I2C_ITSlaveCplt+0x1ae>
 8004acc:	68fb      	ldr	r3, [r7, #12]
 8004ace:	f1b3 7f00 	cmp.w	r3, #33554432	@ 0x2000000
 8004ad2:	d104      	bne.n	8004ade <I2C_ITSlaveCplt+0x1ae>
        /* Same action must be done for (tmpoptions == I2C_LAST_FRAME) which removed for
           Warning[Pa134]: left and right operands are identical */
      {
        /* Call I2C Listen complete process */
        I2C_ITListenCplt(hi2c, tmpITFlags);
 8004ad4:	6979      	ldr	r1, [r7, #20]
 8004ad6:	6878      	ldr	r0, [r7, #4]
 8004ad8:	f000 f894 	bl	8004c04 <I2C_ITListenCplt>
 8004adc:	e030      	b.n	8004b40 <I2C_ITSlaveCplt+0x210>
      }
      else if ((hi2c->State == HAL_I2C_STATE_BUSY_TX_LISTEN) && (tmpoptions != I2C_NO_OPTION_FRAME))
 8004ade:	687b      	ldr	r3, [r7, #4]
 8004ae0:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004ae4:	b2db      	uxtb	r3, r3
 8004ae6:	2b29      	cmp	r3, #41	@ 0x29
 8004ae8:	d10e      	bne.n	8004b08 <I2C_ITSlaveCplt+0x1d8>
 8004aea:	68fb      	ldr	r3, [r7, #12]
 8004aec:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004af0:	d00a      	beq.n	8004b08 <I2C_ITSlaveCplt+0x1d8>
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004af2:	687b      	ldr	r3, [r7, #4]
 8004af4:	681b      	ldr	r3, [r3, #0]
 8004af6:	2210      	movs	r2, #16
 8004af8:	61da      	str	r2, [r3, #28]

        /* Flush TX register */
        I2C_Flush_TXDR(hi2c);
 8004afa:	6878      	ldr	r0, [r7, #4]
 8004afc:	f000 f9ef 	bl	8004ede <I2C_Flush_TXDR>

        /* Last Byte is Transmitted */
        /* Call I2C Slave Sequential complete process */
        I2C_ITSlaveSeqCplt(hi2c);
 8004b00:	6878      	ldr	r0, [r7, #4]
 8004b02:	f7ff feb7 	bl	8004874 <I2C_ITSlaveSeqCplt>
 8004b06:	e01b      	b.n	8004b40 <I2C_ITSlaveCplt+0x210>
      }
      else
      {
        /* Clear NACK Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b08:	687b      	ldr	r3, [r7, #4]
 8004b0a:	681b      	ldr	r3, [r3, #0]
 8004b0c:	2210      	movs	r2, #16
 8004b0e:	61da      	str	r2, [r3, #28]
 8004b10:	e016      	b.n	8004b40 <I2C_ITSlaveCplt+0x210>
    }
    else
    {
      /* if no, error use case, a Non-Acknowledge of last Data is generated by the MASTER*/
      /* Clear NACK Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004b12:	687b      	ldr	r3, [r7, #4]
 8004b14:	681b      	ldr	r3, [r3, #0]
 8004b16:	2210      	movs	r2, #16
 8004b18:	61da      	str	r2, [r3, #28]

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004b1a:	687b      	ldr	r3, [r7, #4]
 8004b1c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b1e:	f043 0204 	orr.w	r2, r3, #4
 8004b22:	687b      	ldr	r3, [r7, #4]
 8004b24:	645a      	str	r2, [r3, #68]	@ 0x44

      if ((tmpoptions == I2C_FIRST_FRAME) || (tmpoptions == I2C_NEXT_FRAME))
 8004b26:	68fb      	ldr	r3, [r7, #12]
 8004b28:	2b00      	cmp	r3, #0
 8004b2a:	d003      	beq.n	8004b34 <I2C_ITSlaveCplt+0x204>
 8004b2c:	68fb      	ldr	r3, [r7, #12]
 8004b2e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8004b32:	d105      	bne.n	8004b40 <I2C_ITSlaveCplt+0x210>
      {
        /* Call the corresponding callback to inform upper layer of End of Transfer */
        I2C_ITError(hi2c, hi2c->ErrorCode);
 8004b34:	687b      	ldr	r3, [r7, #4]
 8004b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b38:	4619      	mov	r1, r3
 8004b3a:	6878      	ldr	r0, [r7, #4]
 8004b3c:	f000 f8b8 	bl	8004cb0 <I2C_ITError>
      }
    }
  }

  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004b40:	687b      	ldr	r3, [r7, #4]
 8004b42:	2200      	movs	r2, #0
 8004b44:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004b48:	687b      	ldr	r3, [r7, #4]
 8004b4a:	2200      	movs	r2, #0
 8004b4c:	635a      	str	r2, [r3, #52]	@ 0x34

  if (hi2c->ErrorCode != HAL_I2C_ERROR_NONE)
 8004b4e:	687b      	ldr	r3, [r7, #4]
 8004b50:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b52:	2b00      	cmp	r3, #0
 8004b54:	d010      	beq.n	8004b78 <I2C_ITSlaveCplt+0x248>
  {
    /* Call the corresponding callback to inform upper layer of End of Transfer */
    I2C_ITError(hi2c, hi2c->ErrorCode);
 8004b56:	687b      	ldr	r3, [r7, #4]
 8004b58:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004b5a:	4619      	mov	r1, r3
 8004b5c:	6878      	ldr	r0, [r7, #4]
 8004b5e:	f000 f8a7 	bl	8004cb0 <I2C_ITError>

    /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
    if (hi2c->State == HAL_I2C_STATE_LISTEN)
 8004b62:	687b      	ldr	r3, [r7, #4]
 8004b64:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004b68:	b2db      	uxtb	r3, r3
 8004b6a:	2b28      	cmp	r3, #40	@ 0x28
 8004b6c:	d141      	bne.n	8004bf2 <I2C_ITSlaveCplt+0x2c2>
    {
      /* Call I2C Listen complete process */
      I2C_ITListenCplt(hi2c, tmpITFlags);
 8004b6e:	6979      	ldr	r1, [r7, #20]
 8004b70:	6878      	ldr	r0, [r7, #4]
 8004b72:	f000 f847 	bl	8004c04 <I2C_ITListenCplt>
    hi2c->SlaveTxCpltCallback(hi2c);
#else
    HAL_I2C_SlaveTxCpltCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004b76:	e03c      	b.n	8004bf2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->XferOptions != I2C_NO_OPTION_FRAME)
 8004b78:	687b      	ldr	r3, [r7, #4]
 8004b7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8004b7c:	f513 3f80 	cmn.w	r3, #65536	@ 0x10000
 8004b80:	d014      	beq.n	8004bac <I2C_ITSlaveCplt+0x27c>
    I2C_ITSlaveSeqCplt(hi2c);
 8004b82:	6878      	ldr	r0, [r7, #4]
 8004b84:	f7ff fe76 	bl	8004874 <I2C_ITSlaveSeqCplt>
    hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004b88:	687b      	ldr	r3, [r7, #4]
 8004b8a:	4a1d      	ldr	r2, [pc, #116]	@ (8004c00 <I2C_ITSlaveCplt+0x2d0>)
 8004b8c:	62da      	str	r2, [r3, #44]	@ 0x2c
    hi2c->State = HAL_I2C_STATE_READY;
 8004b8e:	687b      	ldr	r3, [r7, #4]
 8004b90:	2220      	movs	r2, #32
 8004b92:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004b96:	687b      	ldr	r3, [r7, #4]
 8004b98:	2200      	movs	r2, #0
 8004b9a:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004b9c:	687b      	ldr	r3, [r7, #4]
 8004b9e:	2200      	movs	r2, #0
 8004ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ListenCpltCallback(hi2c);
 8004ba4:	6878      	ldr	r0, [r7, #4]
 8004ba6:	f7ff fc6a 	bl	800447e <HAL_I2C_ListenCpltCallback>
}
 8004baa:	e022      	b.n	8004bf2 <I2C_ITSlaveCplt+0x2c2>
  else if (hi2c->State == HAL_I2C_STATE_BUSY_RX)
 8004bac:	687b      	ldr	r3, [r7, #4]
 8004bae:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004bb2:	b2db      	uxtb	r3, r3
 8004bb4:	2b22      	cmp	r3, #34	@ 0x22
 8004bb6:	d10e      	bne.n	8004bd6 <I2C_ITSlaveCplt+0x2a6>
    hi2c->State = HAL_I2C_STATE_READY;
 8004bb8:	687b      	ldr	r3, [r7, #4]
 8004bba:	2220      	movs	r2, #32
 8004bbc:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004bc0:	687b      	ldr	r3, [r7, #4]
 8004bc2:	2200      	movs	r2, #0
 8004bc4:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004bc6:	687b      	ldr	r3, [r7, #4]
 8004bc8:	2200      	movs	r2, #0
 8004bca:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveRxCpltCallback(hi2c);
 8004bce:	6878      	ldr	r0, [r7, #4]
 8004bd0:	f7ff fc3d 	bl	800444e <HAL_I2C_SlaveRxCpltCallback>
}
 8004bd4:	e00d      	b.n	8004bf2 <I2C_ITSlaveCplt+0x2c2>
    hi2c->State = HAL_I2C_STATE_READY;
 8004bd6:	687b      	ldr	r3, [r7, #4]
 8004bd8:	2220      	movs	r2, #32
 8004bda:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004bde:	687b      	ldr	r3, [r7, #4]
 8004be0:	2200      	movs	r2, #0
 8004be2:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004be4:	687b      	ldr	r3, [r7, #4]
 8004be6:	2200      	movs	r2, #0
 8004be8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_SlaveTxCpltCallback(hi2c);
 8004bec:	6878      	ldr	r0, [r7, #4]
 8004bee:	f7ff fc24 	bl	800443a <HAL_I2C_SlaveTxCpltCallback>
}
 8004bf2:	bf00      	nop
 8004bf4:	3718      	adds	r7, #24
 8004bf6:	46bd      	mov	sp, r7
 8004bf8:	bd80      	pop	{r7, pc}
 8004bfa:	bf00      	nop
 8004bfc:	fe00e800 	.word	0xfe00e800
 8004c00:	ffff0000 	.word	0xffff0000

08004c04 <I2C_ITListenCplt>:
  * @param  hi2c I2C handle.
  * @param  ITFlags Interrupt flags to handle.
  * @retval None
  */
static void I2C_ITListenCplt(I2C_HandleTypeDef *hi2c, uint32_t ITFlags)
{
 8004c04:	b580      	push	{r7, lr}
 8004c06:	b082      	sub	sp, #8
 8004c08:	af00      	add	r7, sp, #0
 8004c0a:	6078      	str	r0, [r7, #4]
 8004c0c:	6039      	str	r1, [r7, #0]
  /* Reset handle parameters */
  hi2c->XferOptions = I2C_NO_OPTION_FRAME;
 8004c0e:	687b      	ldr	r3, [r7, #4]
 8004c10:	4a26      	ldr	r2, [pc, #152]	@ (8004cac <I2C_ITListenCplt+0xa8>)
 8004c12:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->PreviousState = I2C_STATE_NONE;
 8004c14:	687b      	ldr	r3, [r7, #4]
 8004c16:	2200      	movs	r2, #0
 8004c18:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->State = HAL_I2C_STATE_READY;
 8004c1a:	687b      	ldr	r3, [r7, #4]
 8004c1c:	2220      	movs	r2, #32
 8004c1e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->Mode = HAL_I2C_MODE_NONE;
 8004c22:	687b      	ldr	r3, [r7, #4]
 8004c24:	2200      	movs	r2, #0
 8004c26:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferISR = NULL;
 8004c2a:	687b      	ldr	r3, [r7, #4]
 8004c2c:	2200      	movs	r2, #0
 8004c2e:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Store Last receive data if any */
  if (I2C_CHECK_FLAG(ITFlags, I2C_FLAG_RXNE) != RESET)
 8004c30:	683b      	ldr	r3, [r7, #0]
 8004c32:	089b      	lsrs	r3, r3, #2
 8004c34:	f003 0301 	and.w	r3, r3, #1
 8004c38:	2b00      	cmp	r3, #0
 8004c3a:	d022      	beq.n	8004c82 <I2C_ITListenCplt+0x7e>
  {
    /* Read data from RXDR */
    *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 8004c3c:	687b      	ldr	r3, [r7, #4]
 8004c3e:	681b      	ldr	r3, [r3, #0]
 8004c40:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8004c42:	687b      	ldr	r3, [r7, #4]
 8004c44:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c46:	b2d2      	uxtb	r2, r2
 8004c48:	701a      	strb	r2, [r3, #0]

    /* Increment Buffer pointer */
    hi2c->pBuffPtr++;
 8004c4a:	687b      	ldr	r3, [r7, #4]
 8004c4c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8004c4e:	1c5a      	adds	r2, r3, #1
 8004c50:	687b      	ldr	r3, [r7, #4]
 8004c52:	625a      	str	r2, [r3, #36]	@ 0x24

    if ((hi2c->XferSize > 0U))
 8004c54:	687b      	ldr	r3, [r7, #4]
 8004c56:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c58:	2b00      	cmp	r3, #0
 8004c5a:	d012      	beq.n	8004c82 <I2C_ITListenCplt+0x7e>
    {
      hi2c->XferSize--;
 8004c5c:	687b      	ldr	r3, [r7, #4]
 8004c5e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8004c60:	3b01      	subs	r3, #1
 8004c62:	b29a      	uxth	r2, r3
 8004c64:	687b      	ldr	r3, [r7, #4]
 8004c66:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8004c68:	687b      	ldr	r3, [r7, #4]
 8004c6a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8004c6c:	b29b      	uxth	r3, r3
 8004c6e:	3b01      	subs	r3, #1
 8004c70:	b29a      	uxth	r2, r3
 8004c72:	687b      	ldr	r3, [r7, #4]
 8004c74:	855a      	strh	r2, [r3, #42]	@ 0x2a

      /* Set ErrorCode corresponding to a Non-Acknowledge */
      hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004c76:	687b      	ldr	r3, [r7, #4]
 8004c78:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004c7a:	f043 0204 	orr.w	r2, r3, #4
 8004c7e:	687b      	ldr	r3, [r7, #4]
 8004c80:	645a      	str	r2, [r3, #68]	@ 0x44
    }
  }

  /* Disable all Interrupts*/
  I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004c82:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004c86:	6878      	ldr	r0, [r7, #4]
 8004c88:	f000 fb60 	bl	800534c <I2C_Disable_IRQ>

  /* Clear NACK Flag */
  __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004c8c:	687b      	ldr	r3, [r7, #4]
 8004c8e:	681b      	ldr	r3, [r3, #0]
 8004c90:	2210      	movs	r2, #16
 8004c92:	61da      	str	r2, [r3, #28]

  /* Process Unlocked */
  __HAL_UNLOCK(hi2c);
 8004c94:	687b      	ldr	r3, [r7, #4]
 8004c96:	2200      	movs	r2, #0
 8004c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  /* Call the Listen Complete callback, to inform upper layer of the end of Listen usecase */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
  hi2c->ListenCpltCallback(hi2c);
#else
  HAL_I2C_ListenCpltCallback(hi2c);
 8004c9c:	6878      	ldr	r0, [r7, #4]
 8004c9e:	f7ff fbee 	bl	800447e <HAL_I2C_ListenCpltCallback>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
}
 8004ca2:	bf00      	nop
 8004ca4:	3708      	adds	r7, #8
 8004ca6:	46bd      	mov	sp, r7
 8004ca8:	bd80      	pop	{r7, pc}
 8004caa:	bf00      	nop
 8004cac:	ffff0000 	.word	0xffff0000

08004cb0 <I2C_ITError>:
  * @param  hi2c I2C handle.
  * @param  ErrorCode Error code to handle.
  * @retval None
  */
static void I2C_ITError(I2C_HandleTypeDef *hi2c, uint32_t ErrorCode)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b084      	sub	sp, #16
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]
 8004cb8:	6039      	str	r1, [r7, #0]
  HAL_I2C_StateTypeDef tmpstate = hi2c->State;
 8004cba:	687b      	ldr	r3, [r7, #4]
 8004cbc:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004cc0:	73fb      	strb	r3, [r7, #15]

  uint32_t tmppreviousstate;

  /* Reset handle parameters */
  hi2c->Mode          = HAL_I2C_MODE_NONE;
 8004cc2:	687b      	ldr	r3, [r7, #4]
 8004cc4:	2200      	movs	r2, #0
 8004cc6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
  hi2c->XferOptions   = I2C_NO_OPTION_FRAME;
 8004cca:	687b      	ldr	r3, [r7, #4]
 8004ccc:	4a6d      	ldr	r2, [pc, #436]	@ (8004e84 <I2C_ITError+0x1d4>)
 8004cce:	62da      	str	r2, [r3, #44]	@ 0x2c
  hi2c->XferCount     = 0U;
 8004cd0:	687b      	ldr	r3, [r7, #4]
 8004cd2:	2200      	movs	r2, #0
 8004cd4:	855a      	strh	r2, [r3, #42]	@ 0x2a

  /* Set new error code */
  hi2c->ErrorCode |= ErrorCode;
 8004cd6:	687b      	ldr	r3, [r7, #4]
 8004cd8:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8004cda:	683b      	ldr	r3, [r7, #0]
 8004cdc:	431a      	orrs	r2, r3
 8004cde:	687b      	ldr	r3, [r7, #4]
 8004ce0:	645a      	str	r2, [r3, #68]	@ 0x44

  /* Disable Interrupts */
  if ((tmpstate == HAL_I2C_STATE_LISTEN)         ||
 8004ce2:	7bfb      	ldrb	r3, [r7, #15]
 8004ce4:	2b28      	cmp	r3, #40	@ 0x28
 8004ce6:	d005      	beq.n	8004cf4 <I2C_ITError+0x44>
 8004ce8:	7bfb      	ldrb	r3, [r7, #15]
 8004cea:	2b29      	cmp	r3, #41	@ 0x29
 8004cec:	d002      	beq.n	8004cf4 <I2C_ITError+0x44>
      (tmpstate == HAL_I2C_STATE_BUSY_TX_LISTEN) ||
 8004cee:	7bfb      	ldrb	r3, [r7, #15]
 8004cf0:	2b2a      	cmp	r3, #42	@ 0x2a
 8004cf2:	d10b      	bne.n	8004d0c <I2C_ITError+0x5c>
      (tmpstate == HAL_I2C_STATE_BUSY_RX_LISTEN))
  {
    /* Disable all interrupts, except interrupts related to LISTEN state */
    I2C_Disable_IRQ(hi2c, I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004cf4:	2103      	movs	r1, #3
 8004cf6:	6878      	ldr	r0, [r7, #4]
 8004cf8:	f000 fb28 	bl	800534c <I2C_Disable_IRQ>

    /* keep HAL_I2C_STATE_LISTEN if set */
    hi2c->State         = HAL_I2C_STATE_LISTEN;
 8004cfc:	687b      	ldr	r3, [r7, #4]
 8004cfe:	2228      	movs	r2, #40	@ 0x28
 8004d00:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->XferISR       = I2C_Slave_ISR_IT;
 8004d04:	687b      	ldr	r3, [r7, #4]
 8004d06:	4a60      	ldr	r2, [pc, #384]	@ (8004e88 <I2C_ITError+0x1d8>)
 8004d08:	635a      	str	r2, [r3, #52]	@ 0x34
 8004d0a:	e030      	b.n	8004d6e <I2C_ITError+0xbe>
  }
  else
  {
    /* Disable all interrupts */
    I2C_Disable_IRQ(hi2c, I2C_XFER_LISTEN_IT | I2C_XFER_RX_IT | I2C_XFER_TX_IT);
 8004d0c:	f248 0103 	movw	r1, #32771	@ 0x8003
 8004d10:	6878      	ldr	r0, [r7, #4]
 8004d12:	f000 fb1b 	bl	800534c <I2C_Disable_IRQ>

    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8004d16:	6878      	ldr	r0, [r7, #4]
 8004d18:	f000 f8e1 	bl	8004ede <I2C_Flush_TXDR>

    /* If state is an abort treatment on going, don't change state */
    /* This change will be do later */
    if (hi2c->State != HAL_I2C_STATE_ABORT)
 8004d1c:	687b      	ldr	r3, [r7, #4]
 8004d1e:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004d22:	b2db      	uxtb	r3, r3
 8004d24:	2b60      	cmp	r3, #96	@ 0x60
 8004d26:	d01f      	beq.n	8004d68 <I2C_ITError+0xb8>
    {
      /* Set HAL_I2C_STATE_READY */
      hi2c->State         = HAL_I2C_STATE_READY;
 8004d28:	687b      	ldr	r3, [r7, #4]
 8004d2a:	2220      	movs	r2, #32
 8004d2c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

      /* Check if a STOPF is detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET)
 8004d30:	687b      	ldr	r3, [r7, #4]
 8004d32:	681b      	ldr	r3, [r3, #0]
 8004d34:	699b      	ldr	r3, [r3, #24]
 8004d36:	f003 0320 	and.w	r3, r3, #32
 8004d3a:	2b20      	cmp	r3, #32
 8004d3c:	d114      	bne.n	8004d68 <I2C_ITError+0xb8>
      {
        if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8004d3e:	687b      	ldr	r3, [r7, #4]
 8004d40:	681b      	ldr	r3, [r3, #0]
 8004d42:	699b      	ldr	r3, [r3, #24]
 8004d44:	f003 0310 	and.w	r3, r3, #16
 8004d48:	2b10      	cmp	r3, #16
 8004d4a:	d109      	bne.n	8004d60 <I2C_ITError+0xb0>
        {
          __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8004d4c:	687b      	ldr	r3, [r7, #4]
 8004d4e:	681b      	ldr	r3, [r3, #0]
 8004d50:	2210      	movs	r2, #16
 8004d52:	61da      	str	r2, [r3, #28]
          hi2c->ErrorCode |= HAL_I2C_ERROR_AF;
 8004d54:	687b      	ldr	r3, [r7, #4]
 8004d56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004d58:	f043 0204 	orr.w	r2, r3, #4
 8004d5c:	687b      	ldr	r3, [r7, #4]
 8004d5e:	645a      	str	r2, [r3, #68]	@ 0x44
        }

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8004d60:	687b      	ldr	r3, [r7, #4]
 8004d62:	681b      	ldr	r3, [r3, #0]
 8004d64:	2220      	movs	r2, #32
 8004d66:	61da      	str	r2, [r3, #28]
      }

    }
    hi2c->XferISR       = NULL;
 8004d68:	687b      	ldr	r3, [r7, #4]
 8004d6a:	2200      	movs	r2, #0
 8004d6c:	635a      	str	r2, [r3, #52]	@ 0x34
  }

  /* Abort DMA TX transfer if any */
  tmppreviousstate = hi2c->PreviousState;
 8004d6e:	687b      	ldr	r3, [r7, #4]
 8004d70:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8004d72:	60bb      	str	r3, [r7, #8]

  if ((hi2c->hdmatx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_TX) || \
 8004d74:	687b      	ldr	r3, [r7, #4]
 8004d76:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004d78:	2b00      	cmp	r3, #0
 8004d7a:	d039      	beq.n	8004df0 <I2C_ITError+0x140>
 8004d7c:	68bb      	ldr	r3, [r7, #8]
 8004d7e:	2b11      	cmp	r3, #17
 8004d80:	d002      	beq.n	8004d88 <I2C_ITError+0xd8>
 8004d82:	68bb      	ldr	r3, [r7, #8]
 8004d84:	2b21      	cmp	r3, #33	@ 0x21
 8004d86:	d133      	bne.n	8004df0 <I2C_ITError+0x140>
                                 (tmppreviousstate == I2C_STATE_SLAVE_BUSY_TX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_TXDMAEN) == I2C_CR1_TXDMAEN)
 8004d88:	687b      	ldr	r3, [r7, #4]
 8004d8a:	681b      	ldr	r3, [r3, #0]
 8004d8c:	681b      	ldr	r3, [r3, #0]
 8004d8e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8004d92:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8004d96:	d107      	bne.n	8004da8 <I2C_ITError+0xf8>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_TXDMAEN;
 8004d98:	687b      	ldr	r3, [r7, #4]
 8004d9a:	681b      	ldr	r3, [r3, #0]
 8004d9c:	681a      	ldr	r2, [r3, #0]
 8004d9e:	687b      	ldr	r3, [r7, #4]
 8004da0:	681b      	ldr	r3, [r3, #0]
 8004da2:	f422 4280 	bic.w	r2, r2, #16384	@ 0x4000
 8004da6:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004da8:	687b      	ldr	r3, [r7, #4]
 8004daa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dac:	4618      	mov	r0, r3
 8004dae:	f7fe fdf1 	bl	8003994 <HAL_DMA_GetState>
 8004db2:	4603      	mov	r3, r0
 8004db4:	2b01      	cmp	r3, #1
 8004db6:	d017      	beq.n	8004de8 <I2C_ITError+0x138>
    {
      /* Set the I2C DMA Abort callback :
       will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmatx->XferAbortCallback = I2C_DMAAbort;
 8004db8:	687b      	ldr	r3, [r7, #4]
 8004dba:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dbc:	4a33      	ldr	r2, [pc, #204]	@ (8004e8c <I2C_ITError+0x1dc>)
 8004dbe:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004dc0:	687b      	ldr	r3, [r7, #4]
 8004dc2:	2200      	movs	r2, #0
 8004dc4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA TX */
      if (HAL_DMA_Abort_IT(hi2c->hdmatx) != HAL_OK)
 8004dc8:	687b      	ldr	r3, [r7, #4]
 8004dca:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dcc:	4618      	mov	r0, r3
 8004dce:	f7fe fd7a 	bl	80038c6 <HAL_DMA_Abort_IT>
 8004dd2:	4603      	mov	r3, r0
 8004dd4:	2b00      	cmp	r3, #0
 8004dd6:	d04d      	beq.n	8004e74 <I2C_ITError+0x1c4>
      {
        /* Call Directly XferAbortCallback function in case of error */
        hi2c->hdmatx->XferAbortCallback(hi2c->hdmatx);
 8004dd8:	687b      	ldr	r3, [r7, #4]
 8004dda:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004ddc:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004dde:	687a      	ldr	r2, [r7, #4]
 8004de0:	6b92      	ldr	r2, [r2, #56]	@ 0x38
 8004de2:	4610      	mov	r0, r2
 8004de4:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004de6:	e045      	b.n	8004e74 <I2C_ITError+0x1c4>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004de8:	6878      	ldr	r0, [r7, #4]
 8004dea:	f000 f851 	bl	8004e90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004dee:	e041      	b.n	8004e74 <I2C_ITError+0x1c4>
    }
  }
  /* Abort DMA RX transfer if any */
  else if ((hi2c->hdmarx != NULL) && ((tmppreviousstate == I2C_STATE_MASTER_BUSY_RX) || \
 8004df0:	687b      	ldr	r3, [r7, #4]
 8004df2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004df4:	2b00      	cmp	r3, #0
 8004df6:	d039      	beq.n	8004e6c <I2C_ITError+0x1bc>
 8004df8:	68bb      	ldr	r3, [r7, #8]
 8004dfa:	2b12      	cmp	r3, #18
 8004dfc:	d002      	beq.n	8004e04 <I2C_ITError+0x154>
 8004dfe:	68bb      	ldr	r3, [r7, #8]
 8004e00:	2b22      	cmp	r3, #34	@ 0x22
 8004e02:	d133      	bne.n	8004e6c <I2C_ITError+0x1bc>
                                      (tmppreviousstate == I2C_STATE_SLAVE_BUSY_RX)))
  {
    if ((hi2c->Instance->CR1 & I2C_CR1_RXDMAEN) == I2C_CR1_RXDMAEN)
 8004e04:	687b      	ldr	r3, [r7, #4]
 8004e06:	681b      	ldr	r3, [r3, #0]
 8004e08:	681b      	ldr	r3, [r3, #0]
 8004e0a:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8004e0e:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8004e12:	d107      	bne.n	8004e24 <I2C_ITError+0x174>
    {
      hi2c->Instance->CR1 &= ~I2C_CR1_RXDMAEN;
 8004e14:	687b      	ldr	r3, [r7, #4]
 8004e16:	681b      	ldr	r3, [r3, #0]
 8004e18:	681a      	ldr	r2, [r3, #0]
 8004e1a:	687b      	ldr	r3, [r7, #4]
 8004e1c:	681b      	ldr	r3, [r3, #0]
 8004e1e:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 8004e22:	601a      	str	r2, [r3, #0]
    }

    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e28:	4618      	mov	r0, r3
 8004e2a:	f7fe fdb3 	bl	8003994 <HAL_DMA_GetState>
 8004e2e:	4603      	mov	r3, r0
 8004e30:	2b01      	cmp	r3, #1
 8004e32:	d017      	beq.n	8004e64 <I2C_ITError+0x1b4>
    {
      /* Set the I2C DMA Abort callback :
        will lead to call HAL_I2C_ErrorCallback() at end of DMA abort procedure */
      hi2c->hdmarx->XferAbortCallback = I2C_DMAAbort;
 8004e34:	687b      	ldr	r3, [r7, #4]
 8004e36:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e38:	4a14      	ldr	r2, [pc, #80]	@ (8004e8c <I2C_ITError+0x1dc>)
 8004e3a:	639a      	str	r2, [r3, #56]	@ 0x38

      /* Process Unlocked */
      __HAL_UNLOCK(hi2c);
 8004e3c:	687b      	ldr	r3, [r7, #4]
 8004e3e:	2200      	movs	r2, #0
 8004e40:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

      /* Abort DMA RX */
      if (HAL_DMA_Abort_IT(hi2c->hdmarx) != HAL_OK)
 8004e44:	687b      	ldr	r3, [r7, #4]
 8004e46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e48:	4618      	mov	r0, r3
 8004e4a:	f7fe fd3c 	bl	80038c6 <HAL_DMA_Abort_IT>
 8004e4e:	4603      	mov	r3, r0
 8004e50:	2b00      	cmp	r3, #0
 8004e52:	d011      	beq.n	8004e78 <I2C_ITError+0x1c8>
      {
        /* Call Directly hi2c->hdmarx->XferAbortCallback function in case of error */
        hi2c->hdmarx->XferAbortCallback(hi2c->hdmarx);
 8004e54:	687b      	ldr	r3, [r7, #4]
 8004e56:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004e58:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004e5a:	687a      	ldr	r2, [r7, #4]
 8004e5c:	6bd2      	ldr	r2, [r2, #60]	@ 0x3c
 8004e5e:	4610      	mov	r0, r2
 8004e60:	4798      	blx	r3
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e62:	e009      	b.n	8004e78 <I2C_ITError+0x1c8>
      }
    }
    else
    {
      I2C_TreatErrorCallback(hi2c);
 8004e64:	6878      	ldr	r0, [r7, #4]
 8004e66:	f000 f813 	bl	8004e90 <I2C_TreatErrorCallback>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e6a:	e005      	b.n	8004e78 <I2C_ITError+0x1c8>
    }
  }
  else
  {
    I2C_TreatErrorCallback(hi2c);
 8004e6c:	6878      	ldr	r0, [r7, #4]
 8004e6e:	f000 f80f 	bl	8004e90 <I2C_TreatErrorCallback>
  }
}
 8004e72:	e002      	b.n	8004e7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmatx) != HAL_DMA_STATE_READY)
 8004e74:	bf00      	nop
 8004e76:	e000      	b.n	8004e7a <I2C_ITError+0x1ca>
    if (HAL_DMA_GetState(hi2c->hdmarx) != HAL_DMA_STATE_READY)
 8004e78:	bf00      	nop
}
 8004e7a:	bf00      	nop
 8004e7c:	3710      	adds	r7, #16
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	ffff0000 	.word	0xffff0000
 8004e88:	080044bb 	.word	0x080044bb
 8004e8c:	08004f27 	.word	0x08004f27

08004e90 <I2C_TreatErrorCallback>:
  * @brief  I2C Error callback treatment.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_TreatErrorCallback(I2C_HandleTypeDef *hi2c)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b082      	sub	sp, #8
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]
  if (hi2c->State == HAL_I2C_STATE_ABORT)
 8004e98:	687b      	ldr	r3, [r7, #4]
 8004e9a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8004e9e:	b2db      	uxtb	r3, r3
 8004ea0:	2b60      	cmp	r3, #96	@ 0x60
 8004ea2:	d10e      	bne.n	8004ec2 <I2C_TreatErrorCallback+0x32>
  {
    hi2c->State = HAL_I2C_STATE_READY;
 8004ea4:	687b      	ldr	r3, [r7, #4]
 8004ea6:	2220      	movs	r2, #32
 8004ea8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->PreviousState = I2C_STATE_NONE;
 8004eac:	687b      	ldr	r3, [r7, #4]
 8004eae:	2200      	movs	r2, #0
 8004eb0:	631a      	str	r2, [r3, #48]	@ 0x30

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8004eb2:	687b      	ldr	r3, [r7, #4]
 8004eb4:	2200      	movs	r2, #0
 8004eb6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Call the corresponding callback to inform upper layer of End of Transfer */
#if (USE_HAL_I2C_REGISTER_CALLBACKS == 1)
    hi2c->AbortCpltCallback(hi2c);
#else
    HAL_I2C_AbortCpltCallback(hi2c);
 8004eba:	6878      	ldr	r0, [r7, #4]
 8004ebc:	f7ff faf3 	bl	80044a6 <HAL_I2C_AbortCpltCallback>
    hi2c->ErrorCallback(hi2c);
#else
    HAL_I2C_ErrorCallback(hi2c);
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }
}
 8004ec0:	e009      	b.n	8004ed6 <I2C_TreatErrorCallback+0x46>
    hi2c->PreviousState = I2C_STATE_NONE;
 8004ec2:	687b      	ldr	r3, [r7, #4]
 8004ec4:	2200      	movs	r2, #0
 8004ec6:	631a      	str	r2, [r3, #48]	@ 0x30
    __HAL_UNLOCK(hi2c);
 8004ec8:	687b      	ldr	r3, [r7, #4]
 8004eca:	2200      	movs	r2, #0
 8004ecc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
    HAL_I2C_ErrorCallback(hi2c);
 8004ed0:	6878      	ldr	r0, [r7, #4]
 8004ed2:	f7ff fade 	bl	8004492 <HAL_I2C_ErrorCallback>
}
 8004ed6:	bf00      	nop
 8004ed8:	3708      	adds	r7, #8
 8004eda:	46bd      	mov	sp, r7
 8004edc:	bd80      	pop	{r7, pc}

08004ede <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 8004ede:	b480      	push	{r7}
 8004ee0:	b083      	sub	sp, #12
 8004ee2:	af00      	add	r7, sp, #0
 8004ee4:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 8004ee6:	687b      	ldr	r3, [r7, #4]
 8004ee8:	681b      	ldr	r3, [r3, #0]
 8004eea:	699b      	ldr	r3, [r3, #24]
 8004eec:	f003 0302 	and.w	r3, r3, #2
 8004ef0:	2b02      	cmp	r3, #2
 8004ef2:	d103      	bne.n	8004efc <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8004ef4:	687b      	ldr	r3, [r7, #4]
 8004ef6:	681b      	ldr	r3, [r3, #0]
 8004ef8:	2200      	movs	r2, #0
 8004efa:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8004efc:	687b      	ldr	r3, [r7, #4]
 8004efe:	681b      	ldr	r3, [r3, #0]
 8004f00:	699b      	ldr	r3, [r3, #24]
 8004f02:	f003 0301 	and.w	r3, r3, #1
 8004f06:	2b01      	cmp	r3, #1
 8004f08:	d007      	beq.n	8004f1a <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8004f0a:	687b      	ldr	r3, [r7, #4]
 8004f0c:	681b      	ldr	r3, [r3, #0]
 8004f0e:	699a      	ldr	r2, [r3, #24]
 8004f10:	687b      	ldr	r3, [r7, #4]
 8004f12:	681b      	ldr	r3, [r3, #0]
 8004f14:	f042 0201 	orr.w	r2, r2, #1
 8004f18:	619a      	str	r2, [r3, #24]
  }
}
 8004f1a:	bf00      	nop
 8004f1c:	370c      	adds	r7, #12
 8004f1e:	46bd      	mov	sp, r7
 8004f20:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004f24:	4770      	bx	lr

08004f26 <I2C_DMAAbort>:
  *        (To be called at end of DMA Abort procedure).
  * @param hdma DMA handle.
  * @retval None
  */
static void I2C_DMAAbort(DMA_HandleTypeDef *hdma)
{
 8004f26:	b580      	push	{r7, lr}
 8004f28:	b084      	sub	sp, #16
 8004f2a:	af00      	add	r7, sp, #0
 8004f2c:	6078      	str	r0, [r7, #4]
  /* Derogation MISRAC2012-Rule-11.5 */
  I2C_HandleTypeDef *hi2c = (I2C_HandleTypeDef *)(((DMA_HandleTypeDef *)hdma)->Parent);
 8004f2e:	687b      	ldr	r3, [r7, #4]
 8004f30:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8004f32:	60fb      	str	r3, [r7, #12]

  /* Reset AbortCpltCallback */
  if (hi2c->hdmatx != NULL)
 8004f34:	68fb      	ldr	r3, [r7, #12]
 8004f36:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f38:	2b00      	cmp	r3, #0
 8004f3a:	d003      	beq.n	8004f44 <I2C_DMAAbort+0x1e>
  {
    hi2c->hdmatx->XferAbortCallback = NULL;
 8004f3c:	68fb      	ldr	r3, [r7, #12]
 8004f3e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8004f40:	2200      	movs	r2, #0
 8004f42:	639a      	str	r2, [r3, #56]	@ 0x38
  }
  if (hi2c->hdmarx != NULL)
 8004f44:	68fb      	ldr	r3, [r7, #12]
 8004f46:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f48:	2b00      	cmp	r3, #0
 8004f4a:	d003      	beq.n	8004f54 <I2C_DMAAbort+0x2e>
  {
    hi2c->hdmarx->XferAbortCallback = NULL;
 8004f4c:	68fb      	ldr	r3, [r7, #12]
 8004f4e:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8004f50:	2200      	movs	r2, #0
 8004f52:	639a      	str	r2, [r3, #56]	@ 0x38
  }

  I2C_TreatErrorCallback(hi2c);
 8004f54:	68f8      	ldr	r0, [r7, #12]
 8004f56:	f7ff ff9b 	bl	8004e90 <I2C_TreatErrorCallback>
}
 8004f5a:	bf00      	nop
 8004f5c:	3710      	adds	r7, #16
 8004f5e:	46bd      	mov	sp, r7
 8004f60:	bd80      	pop	{r7, pc}

08004f62 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8004f62:	b580      	push	{r7, lr}
 8004f64:	b084      	sub	sp, #16
 8004f66:	af00      	add	r7, sp, #0
 8004f68:	60f8      	str	r0, [r7, #12]
 8004f6a:	60b9      	str	r1, [r7, #8]
 8004f6c:	603b      	str	r3, [r7, #0]
 8004f6e:	4613      	mov	r3, r2
 8004f70:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004f72:	e03b      	b.n	8004fec <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8004f74:	69ba      	ldr	r2, [r7, #24]
 8004f76:	6839      	ldr	r1, [r7, #0]
 8004f78:	68f8      	ldr	r0, [r7, #12]
 8004f7a:	f000 f8d5 	bl	8005128 <I2C_IsErrorOccurred>
 8004f7e:	4603      	mov	r3, r0
 8004f80:	2b00      	cmp	r3, #0
 8004f82:	d001      	beq.n	8004f88 <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8004f84:	2301      	movs	r3, #1
 8004f86:	e041      	b.n	800500c <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8004f88:	683b      	ldr	r3, [r7, #0]
 8004f8a:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8004f8e:	d02d      	beq.n	8004fec <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8004f90:	f7fe fb32 	bl	80035f8 <HAL_GetTick>
 8004f94:	4602      	mov	r2, r0
 8004f96:	69bb      	ldr	r3, [r7, #24]
 8004f98:	1ad3      	subs	r3, r2, r3
 8004f9a:	683a      	ldr	r2, [r7, #0]
 8004f9c:	429a      	cmp	r2, r3
 8004f9e:	d302      	bcc.n	8004fa6 <I2C_WaitOnFlagUntilTimeout+0x44>
 8004fa0:	683b      	ldr	r3, [r7, #0]
 8004fa2:	2b00      	cmp	r3, #0
 8004fa4:	d122      	bne.n	8004fec <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8004fa6:	68fb      	ldr	r3, [r7, #12]
 8004fa8:	681b      	ldr	r3, [r3, #0]
 8004faa:	699a      	ldr	r2, [r3, #24]
 8004fac:	68bb      	ldr	r3, [r7, #8]
 8004fae:	4013      	ands	r3, r2
 8004fb0:	68ba      	ldr	r2, [r7, #8]
 8004fb2:	429a      	cmp	r2, r3
 8004fb4:	bf0c      	ite	eq
 8004fb6:	2301      	moveq	r3, #1
 8004fb8:	2300      	movne	r3, #0
 8004fba:	b2db      	uxtb	r3, r3
 8004fbc:	461a      	mov	r2, r3
 8004fbe:	79fb      	ldrb	r3, [r7, #7]
 8004fc0:	429a      	cmp	r2, r3
 8004fc2:	d113      	bne.n	8004fec <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8004fc4:	68fb      	ldr	r3, [r7, #12]
 8004fc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8004fc8:	f043 0220 	orr.w	r2, r3, #32
 8004fcc:	68fb      	ldr	r3, [r7, #12]
 8004fce:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8004fd0:	68fb      	ldr	r3, [r7, #12]
 8004fd2:	2220      	movs	r2, #32
 8004fd4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8004fd8:	68fb      	ldr	r3, [r7, #12]
 8004fda:	2200      	movs	r2, #0
 8004fdc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8004fe0:	68fb      	ldr	r3, [r7, #12]
 8004fe2:	2200      	movs	r2, #0
 8004fe4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8004fe8:	2301      	movs	r3, #1
 8004fea:	e00f      	b.n	800500c <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8004fec:	68fb      	ldr	r3, [r7, #12]
 8004fee:	681b      	ldr	r3, [r3, #0]
 8004ff0:	699a      	ldr	r2, [r3, #24]
 8004ff2:	68bb      	ldr	r3, [r7, #8]
 8004ff4:	4013      	ands	r3, r2
 8004ff6:	68ba      	ldr	r2, [r7, #8]
 8004ff8:	429a      	cmp	r2, r3
 8004ffa:	bf0c      	ite	eq
 8004ffc:	2301      	moveq	r3, #1
 8004ffe:	2300      	movne	r3, #0
 8005000:	b2db      	uxtb	r3, r3
 8005002:	461a      	mov	r2, r3
 8005004:	79fb      	ldrb	r3, [r7, #7]
 8005006:	429a      	cmp	r2, r3
 8005008:	d0b4      	beq.n	8004f74 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800500a:	2300      	movs	r3, #0
}
 800500c:	4618      	mov	r0, r3
 800500e:	3710      	adds	r7, #16
 8005010:	46bd      	mov	sp, r7
 8005012:	bd80      	pop	{r7, pc}

08005014 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8005014:	b580      	push	{r7, lr}
 8005016:	b084      	sub	sp, #16
 8005018:	af00      	add	r7, sp, #0
 800501a:	60f8      	str	r0, [r7, #12]
 800501c:	60b9      	str	r1, [r7, #8]
 800501e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8005020:	e033      	b.n	800508a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8005022:	687a      	ldr	r2, [r7, #4]
 8005024:	68b9      	ldr	r1, [r7, #8]
 8005026:	68f8      	ldr	r0, [r7, #12]
 8005028:	f000 f87e 	bl	8005128 <I2C_IsErrorOccurred>
 800502c:	4603      	mov	r3, r0
 800502e:	2b00      	cmp	r3, #0
 8005030:	d001      	beq.n	8005036 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8005032:	2301      	movs	r3, #1
 8005034:	e031      	b.n	800509a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8005036:	68bb      	ldr	r3, [r7, #8]
 8005038:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800503c:	d025      	beq.n	800508a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800503e:	f7fe fadb 	bl	80035f8 <HAL_GetTick>
 8005042:	4602      	mov	r2, r0
 8005044:	687b      	ldr	r3, [r7, #4]
 8005046:	1ad3      	subs	r3, r2, r3
 8005048:	68ba      	ldr	r2, [r7, #8]
 800504a:	429a      	cmp	r2, r3
 800504c:	d302      	bcc.n	8005054 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 800504e:	68bb      	ldr	r3, [r7, #8]
 8005050:	2b00      	cmp	r3, #0
 8005052:	d11a      	bne.n	800508a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8005054:	68fb      	ldr	r3, [r7, #12]
 8005056:	681b      	ldr	r3, [r3, #0]
 8005058:	699b      	ldr	r3, [r3, #24]
 800505a:	f003 0302 	and.w	r3, r3, #2
 800505e:	2b02      	cmp	r3, #2
 8005060:	d013      	beq.n	800508a <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8005062:	68fb      	ldr	r3, [r7, #12]
 8005064:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8005066:	f043 0220 	orr.w	r2, r3, #32
 800506a:	68fb      	ldr	r3, [r7, #12]
 800506c:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 800506e:	68fb      	ldr	r3, [r7, #12]
 8005070:	2220      	movs	r2, #32
 8005072:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8005076:	68fb      	ldr	r3, [r7, #12]
 8005078:	2200      	movs	r2, #0
 800507a:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 800507e:	68fb      	ldr	r3, [r7, #12]
 8005080:	2200      	movs	r2, #0
 8005082:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8005086:	2301      	movs	r3, #1
 8005088:	e007      	b.n	800509a <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 800508a:	68fb      	ldr	r3, [r7, #12]
 800508c:	681b      	ldr	r3, [r3, #0]
 800508e:	699b      	ldr	r3, [r3, #24]
 8005090:	f003 0302 	and.w	r3, r3, #2
 8005094:	2b02      	cmp	r3, #2
 8005096:	d1c4      	bne.n	8005022 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8005098:	2300      	movs	r3, #0
}
 800509a:	4618      	mov	r0, r3
 800509c:	3710      	adds	r7, #16
 800509e:	46bd      	mov	sp, r7
 80050a0:	bd80      	pop	{r7, pc}

080050a2 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 80050a2:	b580      	push	{r7, lr}
 80050a4:	b084      	sub	sp, #16
 80050a6:	af00      	add	r7, sp, #0
 80050a8:	60f8      	str	r0, [r7, #12]
 80050aa:	60b9      	str	r1, [r7, #8]
 80050ac:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80050ae:	e02f      	b.n	8005110 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 80050b0:	687a      	ldr	r2, [r7, #4]
 80050b2:	68b9      	ldr	r1, [r7, #8]
 80050b4:	68f8      	ldr	r0, [r7, #12]
 80050b6:	f000 f837 	bl	8005128 <I2C_IsErrorOccurred>
 80050ba:	4603      	mov	r3, r0
 80050bc:	2b00      	cmp	r3, #0
 80050be:	d001      	beq.n	80050c4 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 80050c0:	2301      	movs	r3, #1
 80050c2:	e02d      	b.n	8005120 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 80050c4:	f7fe fa98 	bl	80035f8 <HAL_GetTick>
 80050c8:	4602      	mov	r2, r0
 80050ca:	687b      	ldr	r3, [r7, #4]
 80050cc:	1ad3      	subs	r3, r2, r3
 80050ce:	68ba      	ldr	r2, [r7, #8]
 80050d0:	429a      	cmp	r2, r3
 80050d2:	d302      	bcc.n	80050da <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 80050d4:	68bb      	ldr	r3, [r7, #8]
 80050d6:	2b00      	cmp	r3, #0
 80050d8:	d11a      	bne.n	8005110 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 80050da:	68fb      	ldr	r3, [r7, #12]
 80050dc:	681b      	ldr	r3, [r3, #0]
 80050de:	699b      	ldr	r3, [r3, #24]
 80050e0:	f003 0320 	and.w	r3, r3, #32
 80050e4:	2b20      	cmp	r3, #32
 80050e6:	d013      	beq.n	8005110 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 80050e8:	68fb      	ldr	r3, [r7, #12]
 80050ea:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80050ec:	f043 0220 	orr.w	r2, r3, #32
 80050f0:	68fb      	ldr	r3, [r7, #12]
 80050f2:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 80050f4:	68fb      	ldr	r3, [r7, #12]
 80050f6:	2220      	movs	r2, #32
 80050f8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 80050fc:	68fb      	ldr	r3, [r7, #12]
 80050fe:	2200      	movs	r2, #0
 8005100:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8005104:	68fb      	ldr	r3, [r7, #12]
 8005106:	2200      	movs	r2, #0
 8005108:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 800510c:	2301      	movs	r3, #1
 800510e:	e007      	b.n	8005120 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8005110:	68fb      	ldr	r3, [r7, #12]
 8005112:	681b      	ldr	r3, [r3, #0]
 8005114:	699b      	ldr	r3, [r3, #24]
 8005116:	f003 0320 	and.w	r3, r3, #32
 800511a:	2b20      	cmp	r3, #32
 800511c:	d1c8      	bne.n	80050b0 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 800511e:	2300      	movs	r3, #0
}
 8005120:	4618      	mov	r0, r3
 8005122:	3710      	adds	r7, #16
 8005124:	46bd      	mov	sp, r7
 8005126:	bd80      	pop	{r7, pc}

08005128 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8005128:	b580      	push	{r7, lr}
 800512a:	b08a      	sub	sp, #40	@ 0x28
 800512c:	af00      	add	r7, sp, #0
 800512e:	60f8      	str	r0, [r7, #12]
 8005130:	60b9      	str	r1, [r7, #8]
 8005132:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8005134:	2300      	movs	r3, #0
 8005136:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 800513a:	68fb      	ldr	r3, [r7, #12]
 800513c:	681b      	ldr	r3, [r3, #0]
 800513e:	699b      	ldr	r3, [r3, #24]
 8005140:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8005142:	2300      	movs	r3, #0
 8005144:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8005146:	687b      	ldr	r3, [r7, #4]
 8005148:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 800514a:	69bb      	ldr	r3, [r7, #24]
 800514c:	f003 0310 	and.w	r3, r3, #16
 8005150:	2b00      	cmp	r3, #0
 8005152:	d068      	beq.n	8005226 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8005154:	68fb      	ldr	r3, [r7, #12]
 8005156:	681b      	ldr	r3, [r3, #0]
 8005158:	2210      	movs	r2, #16
 800515a:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 800515c:	e049      	b.n	80051f2 <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 800515e:	68bb      	ldr	r3, [r7, #8]
 8005160:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8005164:	d045      	beq.n	80051f2 <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8005166:	f7fe fa47 	bl	80035f8 <HAL_GetTick>
 800516a:	4602      	mov	r2, r0
 800516c:	69fb      	ldr	r3, [r7, #28]
 800516e:	1ad3      	subs	r3, r2, r3
 8005170:	68ba      	ldr	r2, [r7, #8]
 8005172:	429a      	cmp	r2, r3
 8005174:	d302      	bcc.n	800517c <I2C_IsErrorOccurred+0x54>
 8005176:	68bb      	ldr	r3, [r7, #8]
 8005178:	2b00      	cmp	r3, #0
 800517a:	d13a      	bne.n	80051f2 <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 800517c:	68fb      	ldr	r3, [r7, #12]
 800517e:	681b      	ldr	r3, [r3, #0]
 8005180:	685b      	ldr	r3, [r3, #4]
 8005182:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8005186:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8005188:	68fb      	ldr	r3, [r7, #12]
 800518a:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 800518e:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8005190:	68fb      	ldr	r3, [r7, #12]
 8005192:	681b      	ldr	r3, [r3, #0]
 8005194:	699b      	ldr	r3, [r3, #24]
 8005196:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 800519a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800519e:	d121      	bne.n	80051e4 <I2C_IsErrorOccurred+0xbc>
 80051a0:	697b      	ldr	r3, [r7, #20]
 80051a2:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 80051a6:	d01d      	beq.n	80051e4 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 80051a8:	7cfb      	ldrb	r3, [r7, #19]
 80051aa:	2b20      	cmp	r3, #32
 80051ac:	d01a      	beq.n	80051e4 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 80051ae:	68fb      	ldr	r3, [r7, #12]
 80051b0:	681b      	ldr	r3, [r3, #0]
 80051b2:	685a      	ldr	r2, [r3, #4]
 80051b4:	68fb      	ldr	r3, [r7, #12]
 80051b6:	681b      	ldr	r3, [r3, #0]
 80051b8:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 80051bc:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 80051be:	f7fe fa1b 	bl	80035f8 <HAL_GetTick>
 80051c2:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80051c4:	e00e      	b.n	80051e4 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 80051c6:	f7fe fa17 	bl	80035f8 <HAL_GetTick>
 80051ca:	4602      	mov	r2, r0
 80051cc:	69fb      	ldr	r3, [r7, #28]
 80051ce:	1ad3      	subs	r3, r2, r3
 80051d0:	2b19      	cmp	r3, #25
 80051d2:	d907      	bls.n	80051e4 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 80051d4:	6a3b      	ldr	r3, [r7, #32]
 80051d6:	f043 0320 	orr.w	r3, r3, #32
 80051da:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 80051dc:	2301      	movs	r3, #1
 80051de:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 80051e2:	e006      	b.n	80051f2 <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 80051e4:	68fb      	ldr	r3, [r7, #12]
 80051e6:	681b      	ldr	r3, [r3, #0]
 80051e8:	699b      	ldr	r3, [r3, #24]
 80051ea:	f003 0320 	and.w	r3, r3, #32
 80051ee:	2b20      	cmp	r3, #32
 80051f0:	d1e9      	bne.n	80051c6 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 80051f2:	68fb      	ldr	r3, [r7, #12]
 80051f4:	681b      	ldr	r3, [r3, #0]
 80051f6:	699b      	ldr	r3, [r3, #24]
 80051f8:	f003 0320 	and.w	r3, r3, #32
 80051fc:	2b20      	cmp	r3, #32
 80051fe:	d003      	beq.n	8005208 <I2C_IsErrorOccurred+0xe0>
 8005200:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005204:	2b00      	cmp	r3, #0
 8005206:	d0aa      	beq.n	800515e <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8005208:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 800520c:	2b00      	cmp	r3, #0
 800520e:	d103      	bne.n	8005218 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8005210:	68fb      	ldr	r3, [r7, #12]
 8005212:	681b      	ldr	r3, [r3, #0]
 8005214:	2220      	movs	r2, #32
 8005216:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8005218:	6a3b      	ldr	r3, [r7, #32]
 800521a:	f043 0304 	orr.w	r3, r3, #4
 800521e:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8005220:	2301      	movs	r3, #1
 8005222:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8005226:	68fb      	ldr	r3, [r7, #12]
 8005228:	681b      	ldr	r3, [r3, #0]
 800522a:	699b      	ldr	r3, [r3, #24]
 800522c:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 800522e:	69bb      	ldr	r3, [r7, #24]
 8005230:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005234:	2b00      	cmp	r3, #0
 8005236:	d00b      	beq.n	8005250 <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8005238:	6a3b      	ldr	r3, [r7, #32]
 800523a:	f043 0301 	orr.w	r3, r3, #1
 800523e:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8005240:	68fb      	ldr	r3, [r7, #12]
 8005242:	681b      	ldr	r3, [r3, #0]
 8005244:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8005248:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800524a:	2301      	movs	r3, #1
 800524c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8005250:	69bb      	ldr	r3, [r7, #24]
 8005252:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005256:	2b00      	cmp	r3, #0
 8005258:	d00b      	beq.n	8005272 <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 800525a:	6a3b      	ldr	r3, [r7, #32]
 800525c:	f043 0308 	orr.w	r3, r3, #8
 8005260:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8005262:	68fb      	ldr	r3, [r7, #12]
 8005264:	681b      	ldr	r3, [r3, #0]
 8005266:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 800526a:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800526c:	2301      	movs	r3, #1
 800526e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8005272:	69bb      	ldr	r3, [r7, #24]
 8005274:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8005278:	2b00      	cmp	r3, #0
 800527a:	d00b      	beq.n	8005294 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 800527c:	6a3b      	ldr	r3, [r7, #32]
 800527e:	f043 0302 	orr.w	r3, r3, #2
 8005282:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8005284:	68fb      	ldr	r3, [r7, #12]
 8005286:	681b      	ldr	r3, [r3, #0]
 8005288:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800528c:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 800528e:	2301      	movs	r3, #1
 8005290:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8005294:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8005298:	2b00      	cmp	r3, #0
 800529a:	d01c      	beq.n	80052d6 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 800529c:	68f8      	ldr	r0, [r7, #12]
 800529e:	f7ff fe1e 	bl	8004ede <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80052a2:	68fb      	ldr	r3, [r7, #12]
 80052a4:	681b      	ldr	r3, [r3, #0]
 80052a6:	6859      	ldr	r1, [r3, #4]
 80052a8:	68fb      	ldr	r3, [r7, #12]
 80052aa:	681a      	ldr	r2, [r3, #0]
 80052ac:	4b0d      	ldr	r3, [pc, #52]	@ (80052e4 <I2C_IsErrorOccurred+0x1bc>)
 80052ae:	400b      	ands	r3, r1
 80052b0:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 80052b2:	68fb      	ldr	r3, [r7, #12]
 80052b4:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 80052b6:	6a3b      	ldr	r3, [r7, #32]
 80052b8:	431a      	orrs	r2, r3
 80052ba:	68fb      	ldr	r3, [r7, #12]
 80052bc:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 80052be:	68fb      	ldr	r3, [r7, #12]
 80052c0:	2220      	movs	r2, #32
 80052c2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 80052c6:	68fb      	ldr	r3, [r7, #12]
 80052c8:	2200      	movs	r2, #0
 80052ca:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80052ce:	68fb      	ldr	r3, [r7, #12]
 80052d0:	2200      	movs	r2, #0
 80052d2:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 80052d6:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 80052da:	4618      	mov	r0, r3
 80052dc:	3728      	adds	r7, #40	@ 0x28
 80052de:	46bd      	mov	sp, r7
 80052e0:	bd80      	pop	{r7, pc}
 80052e2:	bf00      	nop
 80052e4:	fe00e800 	.word	0xfe00e800

080052e8 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 80052e8:	b480      	push	{r7}
 80052ea:	b087      	sub	sp, #28
 80052ec:	af00      	add	r7, sp, #0
 80052ee:	60f8      	str	r0, [r7, #12]
 80052f0:	607b      	str	r3, [r7, #4]
 80052f2:	460b      	mov	r3, r1
 80052f4:	817b      	strh	r3, [r7, #10]
 80052f6:	4613      	mov	r3, r2
 80052f8:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 80052fa:	897b      	ldrh	r3, [r7, #10]
 80052fc:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8005300:	7a7b      	ldrb	r3, [r7, #9]
 8005302:	041b      	lsls	r3, r3, #16
 8005304:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8005308:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 800530a:	687b      	ldr	r3, [r7, #4]
 800530c:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 800530e:	6a3b      	ldr	r3, [r7, #32]
 8005310:	4313      	orrs	r3, r2
 8005312:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005316:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8005318:	68fb      	ldr	r3, [r7, #12]
 800531a:	681b      	ldr	r3, [r3, #0]
 800531c:	685a      	ldr	r2, [r3, #4]
 800531e:	6a3b      	ldr	r3, [r7, #32]
 8005320:	0d5b      	lsrs	r3, r3, #21
 8005322:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8005326:	4b08      	ldr	r3, [pc, #32]	@ (8005348 <I2C_TransferConfig+0x60>)
 8005328:	430b      	orrs	r3, r1
 800532a:	43db      	mvns	r3, r3
 800532c:	ea02 0103 	and.w	r1, r2, r3
 8005330:	68fb      	ldr	r3, [r7, #12]
 8005332:	681b      	ldr	r3, [r3, #0]
 8005334:	697a      	ldr	r2, [r7, #20]
 8005336:	430a      	orrs	r2, r1
 8005338:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 800533a:	bf00      	nop
 800533c:	371c      	adds	r7, #28
 800533e:	46bd      	mov	sp, r7
 8005340:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005344:	4770      	bx	lr
 8005346:	bf00      	nop
 8005348:	03ff63ff 	.word	0x03ff63ff

0800534c <I2C_Disable_IRQ>:
  *                the configuration information for the specified I2C.
  * @param  InterruptRequest Value of @ref I2C_Interrupt_configuration_definition.
  * @retval None
  */
static void I2C_Disable_IRQ(I2C_HandleTypeDef *hi2c, uint16_t InterruptRequest)
{
 800534c:	b480      	push	{r7}
 800534e:	b085      	sub	sp, #20
 8005350:	af00      	add	r7, sp, #0
 8005352:	6078      	str	r0, [r7, #4]
 8005354:	460b      	mov	r3, r1
 8005356:	807b      	strh	r3, [r7, #2]
  uint32_t tmpisr = 0U;
 8005358:	2300      	movs	r3, #0
 800535a:	60fb      	str	r3, [r7, #12]

  if ((InterruptRequest & I2C_XFER_TX_IT) == I2C_XFER_TX_IT)
 800535c:	887b      	ldrh	r3, [r7, #2]
 800535e:	f003 0301 	and.w	r3, r3, #1
 8005362:	2b00      	cmp	r3, #0
 8005364:	d00f      	beq.n	8005386 <I2C_Disable_IRQ+0x3a>
  {
    /* Disable TC and TXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_TXI;
 8005366:	68fb      	ldr	r3, [r7, #12]
 8005368:	f043 0342 	orr.w	r3, r3, #66	@ 0x42
 800536c:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 800536e:	687b      	ldr	r3, [r7, #4]
 8005370:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005374:	b2db      	uxtb	r3, r3
 8005376:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 800537a:	2b28      	cmp	r3, #40	@ 0x28
 800537c:	d003      	beq.n	8005386 <I2C_Disable_IRQ+0x3a>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 8005384:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_RX_IT) == I2C_XFER_RX_IT)
 8005386:	887b      	ldrh	r3, [r7, #2]
 8005388:	f003 0302 	and.w	r3, r3, #2
 800538c:	2b00      	cmp	r3, #0
 800538e:	d00f      	beq.n	80053b0 <I2C_Disable_IRQ+0x64>
  {
    /* Disable TC and RXI interrupts */
    tmpisr |= I2C_IT_TCI | I2C_IT_RXI;
 8005390:	68fb      	ldr	r3, [r7, #12]
 8005392:	f043 0344 	orr.w	r3, r3, #68	@ 0x44
 8005396:	60fb      	str	r3, [r7, #12]

    if (((uint32_t)hi2c->State & (uint32_t)HAL_I2C_STATE_LISTEN) != (uint32_t)HAL_I2C_STATE_LISTEN)
 8005398:	687b      	ldr	r3, [r7, #4]
 800539a:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800539e:	b2db      	uxtb	r3, r3
 80053a0:	f003 0328 	and.w	r3, r3, #40	@ 0x28
 80053a4:	2b28      	cmp	r3, #40	@ 0x28
 80053a6:	d003      	beq.n	80053b0 <I2C_Disable_IRQ+0x64>
    {
      /* Disable NACK and STOP interrupts */
      tmpisr |= I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053a8:	68fb      	ldr	r3, [r7, #12]
 80053aa:	f043 03b0 	orr.w	r3, r3, #176	@ 0xb0
 80053ae:	60fb      	str	r3, [r7, #12]
    }
  }

  if ((InterruptRequest & I2C_XFER_LISTEN_IT) == I2C_XFER_LISTEN_IT)
 80053b0:	f9b7 3002 	ldrsh.w	r3, [r7, #2]
 80053b4:	2b00      	cmp	r3, #0
 80053b6:	da03      	bge.n	80053c0 <I2C_Disable_IRQ+0x74>
  {
    /* Disable ADDR, NACK and STOP interrupts */
    tmpisr |= I2C_IT_ADDRI | I2C_IT_STOPI | I2C_IT_NACKI | I2C_IT_ERRI;
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	f043 03b8 	orr.w	r3, r3, #184	@ 0xb8
 80053be:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_ERROR_IT)
 80053c0:	887b      	ldrh	r3, [r7, #2]
 80053c2:	2b10      	cmp	r3, #16
 80053c4:	d103      	bne.n	80053ce <I2C_Disable_IRQ+0x82>
  {
    /* Enable ERR and NACK interrupts */
    tmpisr |= I2C_IT_ERRI | I2C_IT_NACKI;
 80053c6:	68fb      	ldr	r3, [r7, #12]
 80053c8:	f043 0390 	orr.w	r3, r3, #144	@ 0x90
 80053cc:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_CPLT_IT)
 80053ce:	887b      	ldrh	r3, [r7, #2]
 80053d0:	2b20      	cmp	r3, #32
 80053d2:	d103      	bne.n	80053dc <I2C_Disable_IRQ+0x90>
  {
    /* Enable STOP interrupts */
    tmpisr |= I2C_IT_STOPI;
 80053d4:	68fb      	ldr	r3, [r7, #12]
 80053d6:	f043 0320 	orr.w	r3, r3, #32
 80053da:	60fb      	str	r3, [r7, #12]
  }

  if (InterruptRequest == I2C_XFER_RELOAD_IT)
 80053dc:	887b      	ldrh	r3, [r7, #2]
 80053de:	2b40      	cmp	r3, #64	@ 0x40
 80053e0:	d103      	bne.n	80053ea <I2C_Disable_IRQ+0x9e>
  {
    /* Enable TC interrupts */
    tmpisr |= I2C_IT_TCI;
 80053e2:	68fb      	ldr	r3, [r7, #12]
 80053e4:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 80053e8:	60fb      	str	r3, [r7, #12]
  }

  /* Disable interrupts only at the end */
  /* to avoid a breaking situation like at "t" time */
  /* all disable interrupts request are not done */
  __HAL_I2C_DISABLE_IT(hi2c, tmpisr);
 80053ea:	687b      	ldr	r3, [r7, #4]
 80053ec:	681b      	ldr	r3, [r3, #0]
 80053ee:	6819      	ldr	r1, [r3, #0]
 80053f0:	68fb      	ldr	r3, [r7, #12]
 80053f2:	43da      	mvns	r2, r3
 80053f4:	687b      	ldr	r3, [r7, #4]
 80053f6:	681b      	ldr	r3, [r3, #0]
 80053f8:	400a      	ands	r2, r1
 80053fa:	601a      	str	r2, [r3, #0]
}
 80053fc:	bf00      	nop
 80053fe:	3714      	adds	r7, #20
 8005400:	46bd      	mov	sp, r7
 8005402:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005406:	4770      	bx	lr

08005408 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8005408:	b480      	push	{r7}
 800540a:	b083      	sub	sp, #12
 800540c:	af00      	add	r7, sp, #0
 800540e:	6078      	str	r0, [r7, #4]
 8005410:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8005412:	687b      	ldr	r3, [r7, #4]
 8005414:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8005418:	b2db      	uxtb	r3, r3
 800541a:	2b20      	cmp	r3, #32
 800541c:	d138      	bne.n	8005490 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 800541e:	687b      	ldr	r3, [r7, #4]
 8005420:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8005424:	2b01      	cmp	r3, #1
 8005426:	d101      	bne.n	800542c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8005428:	2302      	movs	r3, #2
 800542a:	e032      	b.n	8005492 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 800542c:	687b      	ldr	r3, [r7, #4]
 800542e:	2201      	movs	r2, #1
 8005430:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8005434:	687b      	ldr	r3, [r7, #4]
 8005436:	2224      	movs	r2, #36	@ 0x24
 8005438:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 800543c:	687b      	ldr	r3, [r7, #4]
 800543e:	681b      	ldr	r3, [r3, #0]
 8005440:	681a      	ldr	r2, [r3, #0]
 8005442:	687b      	ldr	r3, [r7, #4]
 8005444:	681b      	ldr	r3, [r3, #0]
 8005446:	f022 0201 	bic.w	r2, r2, #1
 800544a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 800544c:	687b      	ldr	r3, [r7, #4]
 800544e:	681b      	ldr	r3, [r3, #0]
 8005450:	681a      	ldr	r2, [r3, #0]
 8005452:	687b      	ldr	r3, [r7, #4]
 8005454:	681b      	ldr	r3, [r3, #0]
 8005456:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 800545a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 800545c:	687b      	ldr	r3, [r7, #4]
 800545e:	681b      	ldr	r3, [r3, #0]
 8005460:	6819      	ldr	r1, [r3, #0]
 8005462:	687b      	ldr	r3, [r7, #4]
 8005464:	681b      	ldr	r3, [r3, #0]
 8005466:	683a      	ldr	r2, [r7, #0]
 8005468:	430a      	orrs	r2, r1
 800546a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 800546c:	687b      	ldr	r3, [r7, #4]
 800546e:	681b      	ldr	r3, [r3, #0]
 8005470:	681a      	ldr	r2, [r3, #0]
 8005472:	687b      	ldr	r3, [r7, #4]
 8005474:	681b      	ldr	r3, [r3, #0]
 8005476:	f042 0201 	orr.w	r2, r2, #1
 800547a:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	2220      	movs	r2, #32
 8005480:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8005484:	687b      	ldr	r3, [r7, #4]
 8005486:	2200      	movs	r2, #0
 8005488:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 800548c:	2300      	movs	r3, #0
 800548e:	e000      	b.n	8005492 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8005490:	2302      	movs	r3, #2
  }
}
 8005492:	4618      	mov	r0, r3
 8005494:	370c      	adds	r7, #12
 8005496:	46bd      	mov	sp, r7
 8005498:	f85d 7b04 	ldr.w	r7, [sp], #4
 800549c:	4770      	bx	lr

0800549e <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 800549e:	b480      	push	{r7}
 80054a0:	b085      	sub	sp, #20
 80054a2:	af00      	add	r7, sp, #0
 80054a4:	6078      	str	r0, [r7, #4]
 80054a6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 80054a8:	687b      	ldr	r3, [r7, #4]
 80054aa:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80054ae:	b2db      	uxtb	r3, r3
 80054b0:	2b20      	cmp	r3, #32
 80054b2:	d139      	bne.n	8005528 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80054b4:	687b      	ldr	r3, [r7, #4]
 80054b6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80054ba:	2b01      	cmp	r3, #1
 80054bc:	d101      	bne.n	80054c2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 80054be:	2302      	movs	r3, #2
 80054c0:	e033      	b.n	800552a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 80054c2:	687b      	ldr	r3, [r7, #4]
 80054c4:	2201      	movs	r2, #1
 80054c6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 80054ca:	687b      	ldr	r3, [r7, #4]
 80054cc:	2224      	movs	r2, #36	@ 0x24
 80054ce:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 80054d2:	687b      	ldr	r3, [r7, #4]
 80054d4:	681b      	ldr	r3, [r3, #0]
 80054d6:	681a      	ldr	r2, [r3, #0]
 80054d8:	687b      	ldr	r3, [r7, #4]
 80054da:	681b      	ldr	r3, [r3, #0]
 80054dc:	f022 0201 	bic.w	r2, r2, #1
 80054e0:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 80054e2:	687b      	ldr	r3, [r7, #4]
 80054e4:	681b      	ldr	r3, [r3, #0]
 80054e6:	681b      	ldr	r3, [r3, #0]
 80054e8:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 80054ea:	68fb      	ldr	r3, [r7, #12]
 80054ec:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 80054f0:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 80054f2:	683b      	ldr	r3, [r7, #0]
 80054f4:	021b      	lsls	r3, r3, #8
 80054f6:	68fa      	ldr	r2, [r7, #12]
 80054f8:	4313      	orrs	r3, r2
 80054fa:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 80054fc:	687b      	ldr	r3, [r7, #4]
 80054fe:	681b      	ldr	r3, [r3, #0]
 8005500:	68fa      	ldr	r2, [r7, #12]
 8005502:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8005504:	687b      	ldr	r3, [r7, #4]
 8005506:	681b      	ldr	r3, [r3, #0]
 8005508:	681a      	ldr	r2, [r3, #0]
 800550a:	687b      	ldr	r3, [r7, #4]
 800550c:	681b      	ldr	r3, [r3, #0]
 800550e:	f042 0201 	orr.w	r2, r2, #1
 8005512:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8005514:	687b      	ldr	r3, [r7, #4]
 8005516:	2220      	movs	r2, #32
 8005518:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800551c:	687b      	ldr	r3, [r7, #4]
 800551e:	2200      	movs	r2, #0
 8005520:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8005524:	2300      	movs	r3, #0
 8005526:	e000      	b.n	800552a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8005528:	2302      	movs	r3, #2
  }
}
 800552a:	4618      	mov	r0, r3
 800552c:	3714      	adds	r7, #20
 800552e:	46bd      	mov	sp, r7
 8005530:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005534:	4770      	bx	lr

08005536 <HAL_PWR_PVDCallback>:
/**
  * @brief PWR PVD interrupt callback
  * @retval None
  */
__weak void HAL_PWR_PVDCallback(void)
{
 8005536:	b480      	push	{r7}
 8005538:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            the HAL_PWR_PVDCallback can be implemented in the user file
   */
}
 800553a:	bf00      	nop
 800553c:	46bd      	mov	sp, r7
 800553e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005542:	4770      	bx	lr

08005544 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8005544:	b480      	push	{r7}
 8005546:	b085      	sub	sp, #20
 8005548:	af00      	add	r7, sp, #0
 800554a:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 800554c:	687b      	ldr	r3, [r7, #4]
 800554e:	2b00      	cmp	r3, #0
 8005550:	d141      	bne.n	80055d6 <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8005552:	4b4b      	ldr	r3, [pc, #300]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005554:	681b      	ldr	r3, [r3, #0]
 8005556:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800555a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800555e:	d131      	bne.n	80055c4 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005560:	4b47      	ldr	r3, [pc, #284]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005562:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005566:	4a46      	ldr	r2, [pc, #280]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005568:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800556c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8005570:	4b43      	ldr	r3, [pc, #268]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005572:	681b      	ldr	r3, [r3, #0]
 8005574:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005578:	4a41      	ldr	r2, [pc, #260]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800557a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800557e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8005580:	4b40      	ldr	r3, [pc, #256]	@ (8005684 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8005582:	681b      	ldr	r3, [r3, #0]
 8005584:	2232      	movs	r2, #50	@ 0x32
 8005586:	fb02 f303 	mul.w	r3, r2, r3
 800558a:	4a3f      	ldr	r2, [pc, #252]	@ (8005688 <HAL_PWREx_ControlVoltageScaling+0x144>)
 800558c:	fba2 2303 	umull	r2, r3, r2, r3
 8005590:	0c9b      	lsrs	r3, r3, #18
 8005592:	3301      	adds	r3, #1
 8005594:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005596:	e002      	b.n	800559e <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 8005598:	68fb      	ldr	r3, [r7, #12]
 800559a:	3b01      	subs	r3, #1
 800559c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800559e:	4b38      	ldr	r3, [pc, #224]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055a0:	695b      	ldr	r3, [r3, #20]
 80055a2:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055a6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055aa:	d102      	bne.n	80055b2 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80055ac:	68fb      	ldr	r3, [r7, #12]
 80055ae:	2b00      	cmp	r3, #0
 80055b0:	d1f2      	bne.n	8005598 <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80055b2:	4b33      	ldr	r3, [pc, #204]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055b4:	695b      	ldr	r3, [r3, #20]
 80055b6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80055ba:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055be:	d158      	bne.n	8005672 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 80055c0:	2303      	movs	r3, #3
 80055c2:	e057      	b.n	8005674 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055c4:	4b2e      	ldr	r3, [pc, #184]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055c6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055ca:	4a2d      	ldr	r2, [pc, #180]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055cc:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80055d0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80055d4:	e04d      	b.n	8005672 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 80055d6:	687b      	ldr	r3, [r7, #4]
 80055d8:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 80055dc:	d141      	bne.n	8005662 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 80055de:	4b28      	ldr	r3, [pc, #160]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055e0:	681b      	ldr	r3, [r3, #0]
 80055e2:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 80055e6:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80055ea:	d131      	bne.n	8005650 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80055ec:	4b24      	ldr	r3, [pc, #144]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055ee:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80055f2:	4a23      	ldr	r2, [pc, #140]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055f4:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80055f8:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80055fc:	4b20      	ldr	r3, [pc, #128]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80055fe:	681b      	ldr	r3, [r3, #0]
 8005600:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8005604:	4a1e      	ldr	r2, [pc, #120]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005606:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800560a:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 800560c:	4b1d      	ldr	r3, [pc, #116]	@ (8005684 <HAL_PWREx_ControlVoltageScaling+0x140>)
 800560e:	681b      	ldr	r3, [r3, #0]
 8005610:	2232      	movs	r2, #50	@ 0x32
 8005612:	fb02 f303 	mul.w	r3, r2, r3
 8005616:	4a1c      	ldr	r2, [pc, #112]	@ (8005688 <HAL_PWREx_ControlVoltageScaling+0x144>)
 8005618:	fba2 2303 	umull	r2, r3, r2, r3
 800561c:	0c9b      	lsrs	r3, r3, #18
 800561e:	3301      	adds	r3, #1
 8005620:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8005622:	e002      	b.n	800562a <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8005624:	68fb      	ldr	r3, [r7, #12]
 8005626:	3b01      	subs	r3, #1
 8005628:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800562a:	4b15      	ldr	r3, [pc, #84]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800562c:	695b      	ldr	r3, [r3, #20]
 800562e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005632:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8005636:	d102      	bne.n	800563e <HAL_PWREx_ControlVoltageScaling+0xfa>
 8005638:	68fb      	ldr	r3, [r7, #12]
 800563a:	2b00      	cmp	r3, #0
 800563c:	d1f2      	bne.n	8005624 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 800563e:	4b10      	ldr	r3, [pc, #64]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005646:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800564a:	d112      	bne.n	8005672 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 800564c:	2303      	movs	r3, #3
 800564e:	e011      	b.n	8005674 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8005650:	4b0b      	ldr	r3, [pc, #44]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005652:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8005656:	4a0a      	ldr	r2, [pc, #40]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005658:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800565c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8005660:	e007      	b.n	8005672 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 8005662:	4b07      	ldr	r3, [pc, #28]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8005664:	681b      	ldr	r3, [r3, #0]
 8005666:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 800566a:	4a05      	ldr	r2, [pc, #20]	@ (8005680 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800566c:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 8005670:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 8005672:	2300      	movs	r3, #0
}
 8005674:	4618      	mov	r0, r3
 8005676:	3714      	adds	r7, #20
 8005678:	46bd      	mov	sp, r7
 800567a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800567e:	4770      	bx	lr
 8005680:	40007000 	.word	0x40007000
 8005684:	20000100 	.word	0x20000100
 8005688:	431bde83 	.word	0x431bde83

0800568c <HAL_PWREx_PVD_PVM_IRQHandler>:
  * @brief This function handles the PWR PVD/PVMx interrupt request.
  * @note This API should be called under the PVD_PVM_IRQHandler().
  * @retval None
  */
void HAL_PWREx_PVD_PVM_IRQHandler(void)
{
 800568c:	b580      	push	{r7, lr}
 800568e:	af00      	add	r7, sp, #0
  /* Check PWR exti flag */
  if(__HAL_PWR_PVD_EXTI_GET_FLAG() != 0U)
 8005690:	4b1c      	ldr	r3, [pc, #112]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 8005692:	695b      	ldr	r3, [r3, #20]
 8005694:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8005698:	2b00      	cmp	r3, #0
 800569a:	d005      	beq.n	80056a8 <HAL_PWREx_PVD_PVM_IRQHandler+0x1c>
  {
    /* PWR PVD interrupt user callback */
    HAL_PWR_PVDCallback();
 800569c:	f7ff ff4b 	bl	8005536 <HAL_PWR_PVDCallback>

    /* Clear PVD exti pending bit */
    __HAL_PWR_PVD_EXTI_CLEAR_FLAG();
 80056a0:	4b18      	ldr	r3, [pc, #96]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056a2:	f44f 3280 	mov.w	r2, #65536	@ 0x10000
 80056a6:	615a      	str	r2, [r3, #20]
  }
  /* Next, successively check PVMx exti flags */
#if defined(PWR_CR2_PVME1)
  if(__HAL_PWR_PVM1_EXTI_GET_FLAG() != 0U)
 80056a8:	4b16      	ldr	r3, [pc, #88]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056aa:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ac:	f003 0308 	and.w	r3, r3, #8
 80056b0:	2b00      	cmp	r3, #0
 80056b2:	d004      	beq.n	80056be <HAL_PWREx_PVD_PVM_IRQHandler+0x32>
  {
    /* PWR PVM1 interrupt user callback */
    HAL_PWREx_PVM1Callback();
 80056b4:	f000 f828 	bl	8005708 <HAL_PWREx_PVM1Callback>

    /* Clear PVM1 exti pending bit */
    __HAL_PWR_PVM1_EXTI_CLEAR_FLAG();
 80056b8:	4b12      	ldr	r3, [pc, #72]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056ba:	2208      	movs	r2, #8
 80056bc:	635a      	str	r2, [r3, #52]	@ 0x34
  }
#endif /* PWR_CR2_PVME1 */
#if defined(PWR_CR2_PVME2)
  if(__HAL_PWR_PVM2_EXTI_GET_FLAG() != 0U)
 80056be:	4b11      	ldr	r3, [pc, #68]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056c0:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056c2:	f003 0310 	and.w	r3, r3, #16
 80056c6:	2b00      	cmp	r3, #0
 80056c8:	d004      	beq.n	80056d4 <HAL_PWREx_PVD_PVM_IRQHandler+0x48>
  {
    /* PWR PVM2 interrupt user callback */
    HAL_PWREx_PVM2Callback();
 80056ca:	f000 f824 	bl	8005716 <HAL_PWREx_PVM2Callback>

    /* Clear PVM2 exti pending bit */
    __HAL_PWR_PVM2_EXTI_CLEAR_FLAG();
 80056ce:	4b0d      	ldr	r3, [pc, #52]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056d0:	2210      	movs	r2, #16
 80056d2:	635a      	str	r2, [r3, #52]	@ 0x34
  }
#endif /* PWR_CR2_PVME2 */
  if(__HAL_PWR_PVM3_EXTI_GET_FLAG() != 0U)
 80056d4:	4b0b      	ldr	r3, [pc, #44]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056d6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056d8:	f003 0320 	and.w	r3, r3, #32
 80056dc:	2b00      	cmp	r3, #0
 80056de:	d004      	beq.n	80056ea <HAL_PWREx_PVD_PVM_IRQHandler+0x5e>
  {
    /* PWR PVM3 interrupt user callback */
    HAL_PWREx_PVM3Callback();
 80056e0:	f000 f820 	bl	8005724 <HAL_PWREx_PVM3Callback>

    /* Clear PVM3 exti pending bit */
    __HAL_PWR_PVM3_EXTI_CLEAR_FLAG();
 80056e4:	4b07      	ldr	r3, [pc, #28]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056e6:	2220      	movs	r2, #32
 80056e8:	635a      	str	r2, [r3, #52]	@ 0x34
  }
  if(__HAL_PWR_PVM4_EXTI_GET_FLAG() != 0U)
 80056ea:	4b06      	ldr	r3, [pc, #24]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056ec:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80056ee:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80056f2:	2b00      	cmp	r3, #0
 80056f4:	d004      	beq.n	8005700 <HAL_PWREx_PVD_PVM_IRQHandler+0x74>
  {
    /* PWR PVM4 interrupt user callback */
    HAL_PWREx_PVM4Callback();
 80056f6:	f000 f81c 	bl	8005732 <HAL_PWREx_PVM4Callback>

    /* Clear PVM4 exti pending bit */
    __HAL_PWR_PVM4_EXTI_CLEAR_FLAG();
 80056fa:	4b02      	ldr	r3, [pc, #8]	@ (8005704 <HAL_PWREx_PVD_PVM_IRQHandler+0x78>)
 80056fc:	2240      	movs	r2, #64	@ 0x40
 80056fe:	635a      	str	r2, [r3, #52]	@ 0x34
  }
}
 8005700:	bf00      	nop
 8005702:	bd80      	pop	{r7, pc}
 8005704:	40010400 	.word	0x40010400

08005708 <HAL_PWREx_PVM1Callback>:
/**
  * @brief PWR PVM1 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM1Callback(void)
{
 8005708:	b480      	push	{r7}
 800570a:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM1Callback() API can be implemented in the user file
   */
}
 800570c:	bf00      	nop
 800570e:	46bd      	mov	sp, r7
 8005710:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005714:	4770      	bx	lr

08005716 <HAL_PWREx_PVM2Callback>:
/**
  * @brief PWR PVM2 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM2Callback(void)
{
 8005716:	b480      	push	{r7}
 8005718:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM2Callback() API can be implemented in the user file
   */
}
 800571a:	bf00      	nop
 800571c:	46bd      	mov	sp, r7
 800571e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005722:	4770      	bx	lr

08005724 <HAL_PWREx_PVM3Callback>:
/**
  * @brief PWR PVM3 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM3Callback(void)
{
 8005724:	b480      	push	{r7}
 8005726:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM3Callback() API can be implemented in the user file
   */
}
 8005728:	bf00      	nop
 800572a:	46bd      	mov	sp, r7
 800572c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005730:	4770      	bx	lr

08005732 <HAL_PWREx_PVM4Callback>:
/**
  * @brief PWR PVM4 interrupt callback
  * @retval None
  */
__weak void HAL_PWREx_PVM4Callback(void)
{
 8005732:	b480      	push	{r7}
 8005734:	af00      	add	r7, sp, #0
  /* NOTE : This function should not be modified; when the callback is needed,
            HAL_PWREx_PVM4Callback() API can be implemented in the user file
   */
}
 8005736:	bf00      	nop
 8005738:	46bd      	mov	sp, r7
 800573a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800573e:	4770      	bx	lr

08005740 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 8005740:	b480      	push	{r7}
 8005742:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 8005744:	4b05      	ldr	r3, [pc, #20]	@ (800575c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 8005746:	689b      	ldr	r3, [r3, #8]
 8005748:	4a04      	ldr	r2, [pc, #16]	@ (800575c <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 800574a:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 800574e:	6093      	str	r3, [r2, #8]
}
 8005750:	bf00      	nop
 8005752:	46bd      	mov	sp, r7
 8005754:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005758:	4770      	bx	lr
 800575a:	bf00      	nop
 800575c:	40007000 	.word	0x40007000

08005760 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8005760:	b580      	push	{r7, lr}
 8005762:	b088      	sub	sp, #32
 8005764:	af00      	add	r7, sp, #0
 8005766:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 8005768:	687b      	ldr	r3, [r7, #4]
 800576a:	2b00      	cmp	r3, #0
 800576c:	d101      	bne.n	8005772 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800576e:	2301      	movs	r3, #1
 8005770:	e2fe      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8005772:	687b      	ldr	r3, [r7, #4]
 8005774:	681b      	ldr	r3, [r3, #0]
 8005776:	f003 0301 	and.w	r3, r3, #1
 800577a:	2b00      	cmp	r3, #0
 800577c:	d075      	beq.n	800586a <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800577e:	4b97      	ldr	r3, [pc, #604]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005780:	689b      	ldr	r3, [r3, #8]
 8005782:	f003 030c 	and.w	r3, r3, #12
 8005786:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005788:	4b94      	ldr	r3, [pc, #592]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 800578a:	68db      	ldr	r3, [r3, #12]
 800578c:	f003 0303 	and.w	r3, r3, #3
 8005790:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8005792:	69bb      	ldr	r3, [r7, #24]
 8005794:	2b0c      	cmp	r3, #12
 8005796:	d102      	bne.n	800579e <HAL_RCC_OscConfig+0x3e>
 8005798:	697b      	ldr	r3, [r7, #20]
 800579a:	2b03      	cmp	r3, #3
 800579c:	d002      	beq.n	80057a4 <HAL_RCC_OscConfig+0x44>
 800579e:	69bb      	ldr	r3, [r7, #24]
 80057a0:	2b08      	cmp	r3, #8
 80057a2:	d10b      	bne.n	80057bc <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80057a4:	4b8d      	ldr	r3, [pc, #564]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057a6:	681b      	ldr	r3, [r3, #0]
 80057a8:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80057ac:	2b00      	cmp	r3, #0
 80057ae:	d05b      	beq.n	8005868 <HAL_RCC_OscConfig+0x108>
 80057b0:	687b      	ldr	r3, [r7, #4]
 80057b2:	685b      	ldr	r3, [r3, #4]
 80057b4:	2b00      	cmp	r3, #0
 80057b6:	d157      	bne.n	8005868 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80057b8:	2301      	movs	r3, #1
 80057ba:	e2d9      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80057bc:	687b      	ldr	r3, [r7, #4]
 80057be:	685b      	ldr	r3, [r3, #4]
 80057c0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80057c4:	d106      	bne.n	80057d4 <HAL_RCC_OscConfig+0x74>
 80057c6:	4b85      	ldr	r3, [pc, #532]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057c8:	681b      	ldr	r3, [r3, #0]
 80057ca:	4a84      	ldr	r2, [pc, #528]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057d0:	6013      	str	r3, [r2, #0]
 80057d2:	e01d      	b.n	8005810 <HAL_RCC_OscConfig+0xb0>
 80057d4:	687b      	ldr	r3, [r7, #4]
 80057d6:	685b      	ldr	r3, [r3, #4]
 80057d8:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 80057dc:	d10c      	bne.n	80057f8 <HAL_RCC_OscConfig+0x98>
 80057de:	4b7f      	ldr	r3, [pc, #508]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057e0:	681b      	ldr	r3, [r3, #0]
 80057e2:	4a7e      	ldr	r2, [pc, #504]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057e4:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 80057e8:	6013      	str	r3, [r2, #0]
 80057ea:	4b7c      	ldr	r3, [pc, #496]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057ec:	681b      	ldr	r3, [r3, #0]
 80057ee:	4a7b      	ldr	r2, [pc, #492]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057f0:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80057f4:	6013      	str	r3, [r2, #0]
 80057f6:	e00b      	b.n	8005810 <HAL_RCC_OscConfig+0xb0>
 80057f8:	4b78      	ldr	r3, [pc, #480]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057fa:	681b      	ldr	r3, [r3, #0]
 80057fc:	4a77      	ldr	r2, [pc, #476]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80057fe:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8005802:	6013      	str	r3, [r2, #0]
 8005804:	4b75      	ldr	r3, [pc, #468]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005806:	681b      	ldr	r3, [r3, #0]
 8005808:	4a74      	ldr	r2, [pc, #464]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 800580a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800580e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8005810:	687b      	ldr	r3, [r7, #4]
 8005812:	685b      	ldr	r3, [r3, #4]
 8005814:	2b00      	cmp	r3, #0
 8005816:	d013      	beq.n	8005840 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005818:	f7fd feee 	bl	80035f8 <HAL_GetTick>
 800581c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 800581e:	e008      	b.n	8005832 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005820:	f7fd feea 	bl	80035f8 <HAL_GetTick>
 8005824:	4602      	mov	r2, r0
 8005826:	693b      	ldr	r3, [r7, #16]
 8005828:	1ad3      	subs	r3, r2, r3
 800582a:	2b64      	cmp	r3, #100	@ 0x64
 800582c:	d901      	bls.n	8005832 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800582e:	2303      	movs	r3, #3
 8005830:	e29e      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005832:	4b6a      	ldr	r3, [pc, #424]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005834:	681b      	ldr	r3, [r3, #0]
 8005836:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800583a:	2b00      	cmp	r3, #0
 800583c:	d0f0      	beq.n	8005820 <HAL_RCC_OscConfig+0xc0>
 800583e:	e014      	b.n	800586a <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005840:	f7fd feda 	bl	80035f8 <HAL_GetTick>
 8005844:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 8005846:	e008      	b.n	800585a <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8005848:	f7fd fed6 	bl	80035f8 <HAL_GetTick>
 800584c:	4602      	mov	r2, r0
 800584e:	693b      	ldr	r3, [r7, #16]
 8005850:	1ad3      	subs	r3, r2, r3
 8005852:	2b64      	cmp	r3, #100	@ 0x64
 8005854:	d901      	bls.n	800585a <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8005856:	2303      	movs	r3, #3
 8005858:	e28a      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 800585a:	4b60      	ldr	r3, [pc, #384]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 800585c:	681b      	ldr	r3, [r3, #0]
 800585e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005862:	2b00      	cmp	r3, #0
 8005864:	d1f0      	bne.n	8005848 <HAL_RCC_OscConfig+0xe8>
 8005866:	e000      	b.n	800586a <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8005868:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 800586a:	687b      	ldr	r3, [r7, #4]
 800586c:	681b      	ldr	r3, [r3, #0]
 800586e:	f003 0302 	and.w	r3, r3, #2
 8005872:	2b00      	cmp	r3, #0
 8005874:	d075      	beq.n	8005962 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8005876:	4b59      	ldr	r3, [pc, #356]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005878:	689b      	ldr	r3, [r3, #8]
 800587a:	f003 030c 	and.w	r3, r3, #12
 800587e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8005880:	4b56      	ldr	r3, [pc, #344]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005882:	68db      	ldr	r3, [r3, #12]
 8005884:	f003 0303 	and.w	r3, r3, #3
 8005888:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800588a:	69bb      	ldr	r3, [r7, #24]
 800588c:	2b0c      	cmp	r3, #12
 800588e:	d102      	bne.n	8005896 <HAL_RCC_OscConfig+0x136>
 8005890:	697b      	ldr	r3, [r7, #20]
 8005892:	2b02      	cmp	r3, #2
 8005894:	d002      	beq.n	800589c <HAL_RCC_OscConfig+0x13c>
 8005896:	69bb      	ldr	r3, [r7, #24]
 8005898:	2b04      	cmp	r3, #4
 800589a:	d11f      	bne.n	80058dc <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800589c:	4b4f      	ldr	r3, [pc, #316]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 800589e:	681b      	ldr	r3, [r3, #0]
 80058a0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80058a4:	2b00      	cmp	r3, #0
 80058a6:	d005      	beq.n	80058b4 <HAL_RCC_OscConfig+0x154>
 80058a8:	687b      	ldr	r3, [r7, #4]
 80058aa:	68db      	ldr	r3, [r3, #12]
 80058ac:	2b00      	cmp	r3, #0
 80058ae:	d101      	bne.n	80058b4 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 80058b0:	2301      	movs	r3, #1
 80058b2:	e25d      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80058b4:	4b49      	ldr	r3, [pc, #292]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80058b6:	685b      	ldr	r3, [r3, #4]
 80058b8:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80058bc:	687b      	ldr	r3, [r7, #4]
 80058be:	691b      	ldr	r3, [r3, #16]
 80058c0:	061b      	lsls	r3, r3, #24
 80058c2:	4946      	ldr	r1, [pc, #280]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80058c4:	4313      	orrs	r3, r2
 80058c6:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 80058c8:	4b45      	ldr	r3, [pc, #276]	@ (80059e0 <HAL_RCC_OscConfig+0x280>)
 80058ca:	681b      	ldr	r3, [r3, #0]
 80058cc:	4618      	mov	r0, r3
 80058ce:	f7fc fb9f 	bl	8002010 <HAL_InitTick>
 80058d2:	4603      	mov	r3, r0
 80058d4:	2b00      	cmp	r3, #0
 80058d6:	d043      	beq.n	8005960 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 80058d8:	2301      	movs	r3, #1
 80058da:	e249      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 80058dc:	687b      	ldr	r3, [r7, #4]
 80058de:	68db      	ldr	r3, [r3, #12]
 80058e0:	2b00      	cmp	r3, #0
 80058e2:	d023      	beq.n	800592c <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80058e4:	4b3d      	ldr	r3, [pc, #244]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80058e6:	681b      	ldr	r3, [r3, #0]
 80058e8:	4a3c      	ldr	r2, [pc, #240]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80058ea:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80058ee:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80058f0:	f7fd fe82 	bl	80035f8 <HAL_GetTick>
 80058f4:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80058f6:	e008      	b.n	800590a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80058f8:	f7fd fe7e 	bl	80035f8 <HAL_GetTick>
 80058fc:	4602      	mov	r2, r0
 80058fe:	693b      	ldr	r3, [r7, #16]
 8005900:	1ad3      	subs	r3, r2, r3
 8005902:	2b02      	cmp	r3, #2
 8005904:	d901      	bls.n	800590a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8005906:	2303      	movs	r3, #3
 8005908:	e232      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800590a:	4b34      	ldr	r3, [pc, #208]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 800590c:	681b      	ldr	r3, [r3, #0]
 800590e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005912:	2b00      	cmp	r3, #0
 8005914:	d0f0      	beq.n	80058f8 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8005916:	4b31      	ldr	r3, [pc, #196]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005918:	685b      	ldr	r3, [r3, #4]
 800591a:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800591e:	687b      	ldr	r3, [r7, #4]
 8005920:	691b      	ldr	r3, [r3, #16]
 8005922:	061b      	lsls	r3, r3, #24
 8005924:	492d      	ldr	r1, [pc, #180]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005926:	4313      	orrs	r3, r2
 8005928:	604b      	str	r3, [r1, #4]
 800592a:	e01a      	b.n	8005962 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800592c:	4b2b      	ldr	r3, [pc, #172]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	4a2a      	ldr	r2, [pc, #168]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005932:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8005936:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005938:	f7fd fe5e 	bl	80035f8 <HAL_GetTick>
 800593c:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 800593e:	e008      	b.n	8005952 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8005940:	f7fd fe5a 	bl	80035f8 <HAL_GetTick>
 8005944:	4602      	mov	r2, r0
 8005946:	693b      	ldr	r3, [r7, #16]
 8005948:	1ad3      	subs	r3, r2, r3
 800594a:	2b02      	cmp	r3, #2
 800594c:	d901      	bls.n	8005952 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 800594e:	2303      	movs	r3, #3
 8005950:	e20e      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 8005952:	4b22      	ldr	r3, [pc, #136]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005954:	681b      	ldr	r3, [r3, #0]
 8005956:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800595a:	2b00      	cmp	r3, #0
 800595c:	d1f0      	bne.n	8005940 <HAL_RCC_OscConfig+0x1e0>
 800595e:	e000      	b.n	8005962 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 8005960:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8005962:	687b      	ldr	r3, [r7, #4]
 8005964:	681b      	ldr	r3, [r3, #0]
 8005966:	f003 0308 	and.w	r3, r3, #8
 800596a:	2b00      	cmp	r3, #0
 800596c:	d041      	beq.n	80059f2 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	695b      	ldr	r3, [r3, #20]
 8005972:	2b00      	cmp	r3, #0
 8005974:	d01c      	beq.n	80059b0 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8005976:	4b19      	ldr	r3, [pc, #100]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 8005978:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800597c:	4a17      	ldr	r2, [pc, #92]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 800597e:	f043 0301 	orr.w	r3, r3, #1
 8005982:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005986:	f7fd fe37 	bl	80035f8 <HAL_GetTick>
 800598a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800598c:	e008      	b.n	80059a0 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800598e:	f7fd fe33 	bl	80035f8 <HAL_GetTick>
 8005992:	4602      	mov	r2, r0
 8005994:	693b      	ldr	r3, [r7, #16]
 8005996:	1ad3      	subs	r3, r2, r3
 8005998:	2b02      	cmp	r3, #2
 800599a:	d901      	bls.n	80059a0 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800599c:	2303      	movs	r3, #3
 800599e:	e1e7      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 80059a0:	4b0e      	ldr	r3, [pc, #56]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80059a2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059a6:	f003 0302 	and.w	r3, r3, #2
 80059aa:	2b00      	cmp	r3, #0
 80059ac:	d0ef      	beq.n	800598e <HAL_RCC_OscConfig+0x22e>
 80059ae:	e020      	b.n	80059f2 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80059b0:	4b0a      	ldr	r3, [pc, #40]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80059b2:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059b6:	4a09      	ldr	r2, [pc, #36]	@ (80059dc <HAL_RCC_OscConfig+0x27c>)
 80059b8:	f023 0301 	bic.w	r3, r3, #1
 80059bc:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80059c0:	f7fd fe1a 	bl	80035f8 <HAL_GetTick>
 80059c4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059c6:	e00d      	b.n	80059e4 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80059c8:	f7fd fe16 	bl	80035f8 <HAL_GetTick>
 80059cc:	4602      	mov	r2, r0
 80059ce:	693b      	ldr	r3, [r7, #16]
 80059d0:	1ad3      	subs	r3, r2, r3
 80059d2:	2b02      	cmp	r3, #2
 80059d4:	d906      	bls.n	80059e4 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 80059d6:	2303      	movs	r3, #3
 80059d8:	e1ca      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
 80059da:	bf00      	nop
 80059dc:	40021000 	.word	0x40021000
 80059e0:	20000104 	.word	0x20000104
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 80059e4:	4b8c      	ldr	r3, [pc, #560]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 80059e6:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 80059ea:	f003 0302 	and.w	r3, r3, #2
 80059ee:	2b00      	cmp	r3, #0
 80059f0:	d1ea      	bne.n	80059c8 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80059f2:	687b      	ldr	r3, [r7, #4]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	f003 0304 	and.w	r3, r3, #4
 80059fa:	2b00      	cmp	r3, #0
 80059fc:	f000 80a6 	beq.w	8005b4c <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8005a00:	2300      	movs	r3, #0
 8005a02:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8005a04:	4b84      	ldr	r3, [pc, #528]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005a06:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a08:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a0c:	2b00      	cmp	r3, #0
 8005a0e:	d101      	bne.n	8005a14 <HAL_RCC_OscConfig+0x2b4>
 8005a10:	2301      	movs	r3, #1
 8005a12:	e000      	b.n	8005a16 <HAL_RCC_OscConfig+0x2b6>
 8005a14:	2300      	movs	r3, #0
 8005a16:	2b00      	cmp	r3, #0
 8005a18:	d00d      	beq.n	8005a36 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8005a1a:	4b7f      	ldr	r3, [pc, #508]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005a1c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a1e:	4a7e      	ldr	r2, [pc, #504]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005a20:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8005a24:	6593      	str	r3, [r2, #88]	@ 0x58
 8005a26:	4b7c      	ldr	r3, [pc, #496]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005a28:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005a2a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005a2e:	60fb      	str	r3, [r7, #12]
 8005a30:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 8005a32:	2301      	movs	r3, #1
 8005a34:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a36:	4b79      	ldr	r3, [pc, #484]	@ (8005c1c <HAL_RCC_OscConfig+0x4bc>)
 8005a38:	681b      	ldr	r3, [r3, #0]
 8005a3a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a3e:	2b00      	cmp	r3, #0
 8005a40:	d118      	bne.n	8005a74 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8005a42:	4b76      	ldr	r3, [pc, #472]	@ (8005c1c <HAL_RCC_OscConfig+0x4bc>)
 8005a44:	681b      	ldr	r3, [r3, #0]
 8005a46:	4a75      	ldr	r2, [pc, #468]	@ (8005c1c <HAL_RCC_OscConfig+0x4bc>)
 8005a48:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8005a4c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 8005a4e:	f7fd fdd3 	bl	80035f8 <HAL_GetTick>
 8005a52:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a54:	e008      	b.n	8005a68 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8005a56:	f7fd fdcf 	bl	80035f8 <HAL_GetTick>
 8005a5a:	4602      	mov	r2, r0
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	1ad3      	subs	r3, r2, r3
 8005a60:	2b02      	cmp	r3, #2
 8005a62:	d901      	bls.n	8005a68 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 8005a64:	2303      	movs	r3, #3
 8005a66:	e183      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 8005a68:	4b6c      	ldr	r3, [pc, #432]	@ (8005c1c <HAL_RCC_OscConfig+0x4bc>)
 8005a6a:	681b      	ldr	r3, [r3, #0]
 8005a6c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8005a70:	2b00      	cmp	r3, #0
 8005a72:	d0f0      	beq.n	8005a56 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8005a74:	687b      	ldr	r3, [r7, #4]
 8005a76:	689b      	ldr	r3, [r3, #8]
 8005a78:	2b01      	cmp	r3, #1
 8005a7a:	d108      	bne.n	8005a8e <HAL_RCC_OscConfig+0x32e>
 8005a7c:	4b66      	ldr	r3, [pc, #408]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005a7e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a82:	4a65      	ldr	r2, [pc, #404]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005a84:	f043 0301 	orr.w	r3, r3, #1
 8005a88:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005a8c:	e024      	b.n	8005ad8 <HAL_RCC_OscConfig+0x378>
 8005a8e:	687b      	ldr	r3, [r7, #4]
 8005a90:	689b      	ldr	r3, [r3, #8]
 8005a92:	2b05      	cmp	r3, #5
 8005a94:	d110      	bne.n	8005ab8 <HAL_RCC_OscConfig+0x358>
 8005a96:	4b60      	ldr	r3, [pc, #384]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005a98:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005a9c:	4a5e      	ldr	r2, [pc, #376]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005a9e:	f043 0304 	orr.w	r3, r3, #4
 8005aa2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005aa6:	4b5c      	ldr	r3, [pc, #368]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005aa8:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005aac:	4a5a      	ldr	r2, [pc, #360]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005aae:	f043 0301 	orr.w	r3, r3, #1
 8005ab2:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ab6:	e00f      	b.n	8005ad8 <HAL_RCC_OscConfig+0x378>
 8005ab8:	4b57      	ldr	r3, [pc, #348]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005aba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005abe:	4a56      	ldr	r2, [pc, #344]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005ac0:	f023 0301 	bic.w	r3, r3, #1
 8005ac4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8005ac8:	4b53      	ldr	r3, [pc, #332]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005aca:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005ace:	4a52      	ldr	r2, [pc, #328]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005ad0:	f023 0304 	bic.w	r3, r3, #4
 8005ad4:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8005ad8:	687b      	ldr	r3, [r7, #4]
 8005ada:	689b      	ldr	r3, [r3, #8]
 8005adc:	2b00      	cmp	r3, #0
 8005ade:	d016      	beq.n	8005b0e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005ae0:	f7fd fd8a 	bl	80035f8 <HAL_GetTick>
 8005ae4:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005ae6:	e00a      	b.n	8005afe <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005ae8:	f7fd fd86 	bl	80035f8 <HAL_GetTick>
 8005aec:	4602      	mov	r2, r0
 8005aee:	693b      	ldr	r3, [r7, #16]
 8005af0:	1ad3      	subs	r3, r2, r3
 8005af2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005af6:	4293      	cmp	r3, r2
 8005af8:	d901      	bls.n	8005afe <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 8005afa:	2303      	movs	r3, #3
 8005afc:	e138      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8005afe:	4b46      	ldr	r3, [pc, #280]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005b00:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b04:	f003 0302 	and.w	r3, r3, #2
 8005b08:	2b00      	cmp	r3, #0
 8005b0a:	d0ed      	beq.n	8005ae8 <HAL_RCC_OscConfig+0x388>
 8005b0c:	e015      	b.n	8005b3a <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b0e:	f7fd fd73 	bl	80035f8 <HAL_GetTick>
 8005b12:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b14:	e00a      	b.n	8005b2c <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8005b16:	f7fd fd6f 	bl	80035f8 <HAL_GetTick>
 8005b1a:	4602      	mov	r2, r0
 8005b1c:	693b      	ldr	r3, [r7, #16]
 8005b1e:	1ad3      	subs	r3, r2, r3
 8005b20:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005b24:	4293      	cmp	r3, r2
 8005b26:	d901      	bls.n	8005b2c <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 8005b28:	2303      	movs	r3, #3
 8005b2a:	e121      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 8005b2c:	4b3a      	ldr	r3, [pc, #232]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8005b32:	f003 0302 	and.w	r3, r3, #2
 8005b36:	2b00      	cmp	r3, #0
 8005b38:	d1ed      	bne.n	8005b16 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 8005b3a:	7ffb      	ldrb	r3, [r7, #31]
 8005b3c:	2b01      	cmp	r3, #1
 8005b3e:	d105      	bne.n	8005b4c <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8005b40:	4b35      	ldr	r3, [pc, #212]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005b42:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8005b44:	4a34      	ldr	r2, [pc, #208]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005b46:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8005b4a:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 8005b4c:	687b      	ldr	r3, [r7, #4]
 8005b4e:	681b      	ldr	r3, [r3, #0]
 8005b50:	f003 0320 	and.w	r3, r3, #32
 8005b54:	2b00      	cmp	r3, #0
 8005b56:	d03c      	beq.n	8005bd2 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 8005b58:	687b      	ldr	r3, [r7, #4]
 8005b5a:	699b      	ldr	r3, [r3, #24]
 8005b5c:	2b00      	cmp	r3, #0
 8005b5e:	d01c      	beq.n	8005b9a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 8005b60:	4b2d      	ldr	r3, [pc, #180]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005b62:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b66:	4a2c      	ldr	r2, [pc, #176]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005b68:	f043 0301 	orr.w	r3, r3, #1
 8005b6c:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005b70:	f7fd fd42 	bl	80035f8 <HAL_GetTick>
 8005b74:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005b76:	e008      	b.n	8005b8a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005b78:	f7fd fd3e 	bl	80035f8 <HAL_GetTick>
 8005b7c:	4602      	mov	r2, r0
 8005b7e:	693b      	ldr	r3, [r7, #16]
 8005b80:	1ad3      	subs	r3, r2, r3
 8005b82:	2b02      	cmp	r3, #2
 8005b84:	d901      	bls.n	8005b8a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8005b86:	2303      	movs	r3, #3
 8005b88:	e0f2      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8005b8a:	4b23      	ldr	r3, [pc, #140]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005b8c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005b90:	f003 0302 	and.w	r3, r3, #2
 8005b94:	2b00      	cmp	r3, #0
 8005b96:	d0ef      	beq.n	8005b78 <HAL_RCC_OscConfig+0x418>
 8005b98:	e01b      	b.n	8005bd2 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 8005b9a:	4b1f      	ldr	r3, [pc, #124]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005b9c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005ba0:	4a1d      	ldr	r2, [pc, #116]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005ba2:	f023 0301 	bic.w	r3, r3, #1
 8005ba6:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8005baa:	f7fd fd25 	bl	80035f8 <HAL_GetTick>
 8005bae:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005bb0:	e008      	b.n	8005bc4 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8005bb2:	f7fd fd21 	bl	80035f8 <HAL_GetTick>
 8005bb6:	4602      	mov	r2, r0
 8005bb8:	693b      	ldr	r3, [r7, #16]
 8005bba:	1ad3      	subs	r3, r2, r3
 8005bbc:	2b02      	cmp	r3, #2
 8005bbe:	d901      	bls.n	8005bc4 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8005bc0:	2303      	movs	r3, #3
 8005bc2:	e0d5      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8005bc4:	4b14      	ldr	r3, [pc, #80]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005bc6:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8005bca:	f003 0302 	and.w	r3, r3, #2
 8005bce:	2b00      	cmp	r3, #0
 8005bd0:	d1ef      	bne.n	8005bb2 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8005bd2:	687b      	ldr	r3, [r7, #4]
 8005bd4:	69db      	ldr	r3, [r3, #28]
 8005bd6:	2b00      	cmp	r3, #0
 8005bd8:	f000 80c9 	beq.w	8005d6e <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8005bdc:	4b0e      	ldr	r3, [pc, #56]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005bde:	689b      	ldr	r3, [r3, #8]
 8005be0:	f003 030c 	and.w	r3, r3, #12
 8005be4:	2b0c      	cmp	r3, #12
 8005be6:	f000 8083 	beq.w	8005cf0 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 8005bea:	687b      	ldr	r3, [r7, #4]
 8005bec:	69db      	ldr	r3, [r3, #28]
 8005bee:	2b02      	cmp	r3, #2
 8005bf0:	d15e      	bne.n	8005cb0 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005bf2:	4b09      	ldr	r3, [pc, #36]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005bf4:	681b      	ldr	r3, [r3, #0]
 8005bf6:	4a08      	ldr	r2, [pc, #32]	@ (8005c18 <HAL_RCC_OscConfig+0x4b8>)
 8005bf8:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005bfc:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005bfe:	f7fd fcfb 	bl	80035f8 <HAL_GetTick>
 8005c02:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c04:	e00c      	b.n	8005c20 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c06:	f7fd fcf7 	bl	80035f8 <HAL_GetTick>
 8005c0a:	4602      	mov	r2, r0
 8005c0c:	693b      	ldr	r3, [r7, #16]
 8005c0e:	1ad3      	subs	r3, r2, r3
 8005c10:	2b02      	cmp	r3, #2
 8005c12:	d905      	bls.n	8005c20 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 8005c14:	2303      	movs	r3, #3
 8005c16:	e0ab      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
 8005c18:	40021000 	.word	0x40021000
 8005c1c:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005c20:	4b55      	ldr	r3, [pc, #340]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005c22:	681b      	ldr	r3, [r3, #0]
 8005c24:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005c28:	2b00      	cmp	r3, #0
 8005c2a:	d1ec      	bne.n	8005c06 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 8005c2c:	4b52      	ldr	r3, [pc, #328]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005c2e:	68da      	ldr	r2, [r3, #12]
 8005c30:	4b52      	ldr	r3, [pc, #328]	@ (8005d7c <HAL_RCC_OscConfig+0x61c>)
 8005c32:	4013      	ands	r3, r2
 8005c34:	687a      	ldr	r2, [r7, #4]
 8005c36:	6a11      	ldr	r1, [r2, #32]
 8005c38:	687a      	ldr	r2, [r7, #4]
 8005c3a:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 8005c3c:	3a01      	subs	r2, #1
 8005c3e:	0112      	lsls	r2, r2, #4
 8005c40:	4311      	orrs	r1, r2
 8005c42:	687a      	ldr	r2, [r7, #4]
 8005c44:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 8005c46:	0212      	lsls	r2, r2, #8
 8005c48:	4311      	orrs	r1, r2
 8005c4a:	687a      	ldr	r2, [r7, #4]
 8005c4c:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 8005c4e:	0852      	lsrs	r2, r2, #1
 8005c50:	3a01      	subs	r2, #1
 8005c52:	0552      	lsls	r2, r2, #21
 8005c54:	4311      	orrs	r1, r2
 8005c56:	687a      	ldr	r2, [r7, #4]
 8005c58:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 8005c5a:	0852      	lsrs	r2, r2, #1
 8005c5c:	3a01      	subs	r2, #1
 8005c5e:	0652      	lsls	r2, r2, #25
 8005c60:	4311      	orrs	r1, r2
 8005c62:	687a      	ldr	r2, [r7, #4]
 8005c64:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 8005c66:	06d2      	lsls	r2, r2, #27
 8005c68:	430a      	orrs	r2, r1
 8005c6a:	4943      	ldr	r1, [pc, #268]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005c6c:	4313      	orrs	r3, r2
 8005c6e:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8005c70:	4b41      	ldr	r3, [pc, #260]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005c72:	681b      	ldr	r3, [r3, #0]
 8005c74:	4a40      	ldr	r2, [pc, #256]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005c76:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c7a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 8005c7c:	4b3e      	ldr	r3, [pc, #248]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005c7e:	68db      	ldr	r3, [r3, #12]
 8005c80:	4a3d      	ldr	r2, [pc, #244]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005c82:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8005c86:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005c88:	f7fd fcb6 	bl	80035f8 <HAL_GetTick>
 8005c8c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005c8e:	e008      	b.n	8005ca2 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005c90:	f7fd fcb2 	bl	80035f8 <HAL_GetTick>
 8005c94:	4602      	mov	r2, r0
 8005c96:	693b      	ldr	r3, [r7, #16]
 8005c98:	1ad3      	subs	r3, r2, r3
 8005c9a:	2b02      	cmp	r3, #2
 8005c9c:	d901      	bls.n	8005ca2 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 8005c9e:	2303      	movs	r3, #3
 8005ca0:	e066      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005ca2:	4b35      	ldr	r3, [pc, #212]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005ca4:	681b      	ldr	r3, [r3, #0]
 8005ca6:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005caa:	2b00      	cmp	r3, #0
 8005cac:	d0f0      	beq.n	8005c90 <HAL_RCC_OscConfig+0x530>
 8005cae:	e05e      	b.n	8005d6e <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8005cb0:	4b31      	ldr	r3, [pc, #196]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	4a30      	ldr	r2, [pc, #192]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005cb6:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8005cba:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8005cbc:	f7fd fc9c 	bl	80035f8 <HAL_GetTick>
 8005cc0:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cc2:	e008      	b.n	8005cd6 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8005cc4:	f7fd fc98 	bl	80035f8 <HAL_GetTick>
 8005cc8:	4602      	mov	r2, r0
 8005cca:	693b      	ldr	r3, [r7, #16]
 8005ccc:	1ad3      	subs	r3, r2, r3
 8005cce:	2b02      	cmp	r3, #2
 8005cd0:	d901      	bls.n	8005cd6 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8005cd2:	2303      	movs	r3, #3
 8005cd4:	e04c      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8005cd6:	4b28      	ldr	r3, [pc, #160]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005cd8:	681b      	ldr	r3, [r3, #0]
 8005cda:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005cde:	2b00      	cmp	r3, #0
 8005ce0:	d1f0      	bne.n	8005cc4 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8005ce2:	4b25      	ldr	r3, [pc, #148]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005ce4:	68da      	ldr	r2, [r3, #12]
 8005ce6:	4924      	ldr	r1, [pc, #144]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005ce8:	4b25      	ldr	r3, [pc, #148]	@ (8005d80 <HAL_RCC_OscConfig+0x620>)
 8005cea:	4013      	ands	r3, r2
 8005cec:	60cb      	str	r3, [r1, #12]
 8005cee:	e03e      	b.n	8005d6e <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8005cf0:	687b      	ldr	r3, [r7, #4]
 8005cf2:	69db      	ldr	r3, [r3, #28]
 8005cf4:	2b01      	cmp	r3, #1
 8005cf6:	d101      	bne.n	8005cfc <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8005cf8:	2301      	movs	r3, #1
 8005cfa:	e039      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 8005cfc:	4b1e      	ldr	r3, [pc, #120]	@ (8005d78 <HAL_RCC_OscConfig+0x618>)
 8005cfe:	68db      	ldr	r3, [r3, #12]
 8005d00:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d02:	697b      	ldr	r3, [r7, #20]
 8005d04:	f003 0203 	and.w	r2, r3, #3
 8005d08:	687b      	ldr	r3, [r7, #4]
 8005d0a:	6a1b      	ldr	r3, [r3, #32]
 8005d0c:	429a      	cmp	r2, r3
 8005d0e:	d12c      	bne.n	8005d6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d10:	697b      	ldr	r3, [r7, #20]
 8005d12:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8005d16:	687b      	ldr	r3, [r7, #4]
 8005d18:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8005d1a:	3b01      	subs	r3, #1
 8005d1c:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8005d1e:	429a      	cmp	r2, r3
 8005d20:	d123      	bne.n	8005d6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d22:	697b      	ldr	r3, [r7, #20]
 8005d24:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 8005d28:	687b      	ldr	r3, [r7, #4]
 8005d2a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8005d2c:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 8005d2e:	429a      	cmp	r2, r3
 8005d30:	d11b      	bne.n	8005d6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d32:	697b      	ldr	r3, [r7, #20]
 8005d34:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 8005d38:	687b      	ldr	r3, [r7, #4]
 8005d3a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8005d3c:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 8005d3e:	429a      	cmp	r2, r3
 8005d40:	d113      	bne.n	8005d6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d42:	697b      	ldr	r3, [r7, #20]
 8005d44:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 8005d48:	687b      	ldr	r3, [r7, #4]
 8005d4a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8005d4c:	085b      	lsrs	r3, r3, #1
 8005d4e:	3b01      	subs	r3, #1
 8005d50:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 8005d52:	429a      	cmp	r2, r3
 8005d54:	d109      	bne.n	8005d6a <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 8005d56:	697b      	ldr	r3, [r7, #20]
 8005d58:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 8005d5c:	687b      	ldr	r3, [r7, #4]
 8005d5e:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8005d60:	085b      	lsrs	r3, r3, #1
 8005d62:	3b01      	subs	r3, #1
 8005d64:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 8005d66:	429a      	cmp	r2, r3
 8005d68:	d001      	beq.n	8005d6e <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 8005d6a:	2301      	movs	r3, #1
 8005d6c:	e000      	b.n	8005d70 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 8005d6e:	2300      	movs	r3, #0
}
 8005d70:	4618      	mov	r0, r3
 8005d72:	3720      	adds	r7, #32
 8005d74:	46bd      	mov	sp, r7
 8005d76:	bd80      	pop	{r7, pc}
 8005d78:	40021000 	.word	0x40021000
 8005d7c:	019f800c 	.word	0x019f800c
 8005d80:	feeefffc 	.word	0xfeeefffc

08005d84 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8005d84:	b580      	push	{r7, lr}
 8005d86:	b086      	sub	sp, #24
 8005d88:	af00      	add	r7, sp, #0
 8005d8a:	6078      	str	r0, [r7, #4]
 8005d8c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 8005d8e:	2300      	movs	r3, #0
 8005d90:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8005d92:	687b      	ldr	r3, [r7, #4]
 8005d94:	2b00      	cmp	r3, #0
 8005d96:	d101      	bne.n	8005d9c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8005d98:	2301      	movs	r3, #1
 8005d9a:	e11e      	b.n	8005fda <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 8005d9c:	4b91      	ldr	r3, [pc, #580]	@ (8005fe4 <HAL_RCC_ClockConfig+0x260>)
 8005d9e:	681b      	ldr	r3, [r3, #0]
 8005da0:	f003 030f 	and.w	r3, r3, #15
 8005da4:	683a      	ldr	r2, [r7, #0]
 8005da6:	429a      	cmp	r2, r3
 8005da8:	d910      	bls.n	8005dcc <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005daa:	4b8e      	ldr	r3, [pc, #568]	@ (8005fe4 <HAL_RCC_ClockConfig+0x260>)
 8005dac:	681b      	ldr	r3, [r3, #0]
 8005dae:	f023 020f 	bic.w	r2, r3, #15
 8005db2:	498c      	ldr	r1, [pc, #560]	@ (8005fe4 <HAL_RCC_ClockConfig+0x260>)
 8005db4:	683b      	ldr	r3, [r7, #0]
 8005db6:	4313      	orrs	r3, r2
 8005db8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005dba:	4b8a      	ldr	r3, [pc, #552]	@ (8005fe4 <HAL_RCC_ClockConfig+0x260>)
 8005dbc:	681b      	ldr	r3, [r3, #0]
 8005dbe:	f003 030f 	and.w	r3, r3, #15
 8005dc2:	683a      	ldr	r2, [r7, #0]
 8005dc4:	429a      	cmp	r2, r3
 8005dc6:	d001      	beq.n	8005dcc <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8005dc8:	2301      	movs	r3, #1
 8005dca:	e106      	b.n	8005fda <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 8005dcc:	687b      	ldr	r3, [r7, #4]
 8005dce:	681b      	ldr	r3, [r3, #0]
 8005dd0:	f003 0301 	and.w	r3, r3, #1
 8005dd4:	2b00      	cmp	r3, #0
 8005dd6:	d073      	beq.n	8005ec0 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8005dd8:	687b      	ldr	r3, [r7, #4]
 8005dda:	685b      	ldr	r3, [r3, #4]
 8005ddc:	2b03      	cmp	r3, #3
 8005dde:	d129      	bne.n	8005e34 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8005de0:	4b81      	ldr	r3, [pc, #516]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d101      	bne.n	8005df0 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 8005dec:	2301      	movs	r3, #1
 8005dee:	e0f4      	b.n	8005fda <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8005df0:	f000 f9ce 	bl	8006190 <RCC_GetSysClockFreqFromPLLSource>
 8005df4:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8005df6:	693b      	ldr	r3, [r7, #16]
 8005df8:	4a7c      	ldr	r2, [pc, #496]	@ (8005fec <HAL_RCC_ClockConfig+0x268>)
 8005dfa:	4293      	cmp	r3, r2
 8005dfc:	d93f      	bls.n	8005e7e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005dfe:	4b7a      	ldr	r3, [pc, #488]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e00:	689b      	ldr	r3, [r3, #8]
 8005e02:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8005e06:	2b00      	cmp	r3, #0
 8005e08:	d009      	beq.n	8005e1e <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e0a:	687b      	ldr	r3, [r7, #4]
 8005e0c:	681b      	ldr	r3, [r3, #0]
 8005e0e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 8005e12:	2b00      	cmp	r3, #0
 8005e14:	d033      	beq.n	8005e7e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 8005e16:	687b      	ldr	r3, [r7, #4]
 8005e18:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 8005e1a:	2b00      	cmp	r3, #0
 8005e1c:	d12f      	bne.n	8005e7e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e1e:	4b72      	ldr	r3, [pc, #456]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e20:	689b      	ldr	r3, [r3, #8]
 8005e22:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e26:	4a70      	ldr	r2, [pc, #448]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e28:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e2c:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 8005e2e:	2380      	movs	r3, #128	@ 0x80
 8005e30:	617b      	str	r3, [r7, #20]
 8005e32:	e024      	b.n	8005e7e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8005e34:	687b      	ldr	r3, [r7, #4]
 8005e36:	685b      	ldr	r3, [r3, #4]
 8005e38:	2b02      	cmp	r3, #2
 8005e3a:	d107      	bne.n	8005e4c <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 8005e3c:	4b6a      	ldr	r3, [pc, #424]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8005e44:	2b00      	cmp	r3, #0
 8005e46:	d109      	bne.n	8005e5c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005e48:	2301      	movs	r3, #1
 8005e4a:	e0c6      	b.n	8005fda <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8005e4c:	4b66      	ldr	r3, [pc, #408]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e4e:	681b      	ldr	r3, [r3, #0]
 8005e50:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8005e54:	2b00      	cmp	r3, #0
 8005e56:	d101      	bne.n	8005e5c <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 8005e58:	2301      	movs	r3, #1
 8005e5a:	e0be      	b.n	8005fda <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 8005e5c:	f000 f8ce 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 8005e60:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 8005e62:	693b      	ldr	r3, [r7, #16]
 8005e64:	4a61      	ldr	r2, [pc, #388]	@ (8005fec <HAL_RCC_ClockConfig+0x268>)
 8005e66:	4293      	cmp	r3, r2
 8005e68:	d909      	bls.n	8005e7e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 8005e6a:	4b5f      	ldr	r3, [pc, #380]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e6c:	689b      	ldr	r3, [r3, #8]
 8005e6e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005e72:	4a5d      	ldr	r2, [pc, #372]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e74:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8005e78:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 8005e7a:	2380      	movs	r3, #128	@ 0x80
 8005e7c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 8005e7e:	4b5a      	ldr	r3, [pc, #360]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e80:	689b      	ldr	r3, [r3, #8]
 8005e82:	f023 0203 	bic.w	r2, r3, #3
 8005e86:	687b      	ldr	r3, [r7, #4]
 8005e88:	685b      	ldr	r3, [r3, #4]
 8005e8a:	4957      	ldr	r1, [pc, #348]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005e8c:	4313      	orrs	r3, r2
 8005e8e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8005e90:	f7fd fbb2 	bl	80035f8 <HAL_GetTick>
 8005e94:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005e96:	e00a      	b.n	8005eae <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005e98:	f7fd fbae 	bl	80035f8 <HAL_GetTick>
 8005e9c:	4602      	mov	r2, r0
 8005e9e:	68fb      	ldr	r3, [r7, #12]
 8005ea0:	1ad3      	subs	r3, r2, r3
 8005ea2:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005ea6:	4293      	cmp	r3, r2
 8005ea8:	d901      	bls.n	8005eae <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 8005eaa:	2303      	movs	r3, #3
 8005eac:	e095      	b.n	8005fda <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8005eae:	4b4e      	ldr	r3, [pc, #312]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005eb0:	689b      	ldr	r3, [r3, #8]
 8005eb2:	f003 020c 	and.w	r2, r3, #12
 8005eb6:	687b      	ldr	r3, [r7, #4]
 8005eb8:	685b      	ldr	r3, [r3, #4]
 8005eba:	009b      	lsls	r3, r3, #2
 8005ebc:	429a      	cmp	r2, r3
 8005ebe:	d1eb      	bne.n	8005e98 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8005ec0:	687b      	ldr	r3, [r7, #4]
 8005ec2:	681b      	ldr	r3, [r3, #0]
 8005ec4:	f003 0302 	and.w	r3, r3, #2
 8005ec8:	2b00      	cmp	r3, #0
 8005eca:	d023      	beq.n	8005f14 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005ecc:	687b      	ldr	r3, [r7, #4]
 8005ece:	681b      	ldr	r3, [r3, #0]
 8005ed0:	f003 0304 	and.w	r3, r3, #4
 8005ed4:	2b00      	cmp	r3, #0
 8005ed6:	d005      	beq.n	8005ee4 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8005ed8:	4b43      	ldr	r3, [pc, #268]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005eda:	689b      	ldr	r3, [r3, #8]
 8005edc:	4a42      	ldr	r2, [pc, #264]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005ede:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005ee2:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005ee4:	687b      	ldr	r3, [r7, #4]
 8005ee6:	681b      	ldr	r3, [r3, #0]
 8005ee8:	f003 0308 	and.w	r3, r3, #8
 8005eec:	2b00      	cmp	r3, #0
 8005eee:	d007      	beq.n	8005f00 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8005ef0:	4b3d      	ldr	r3, [pc, #244]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005ef2:	689b      	ldr	r3, [r3, #8]
 8005ef4:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8005ef8:	4a3b      	ldr	r2, [pc, #236]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005efa:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8005efe:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8005f00:	4b39      	ldr	r3, [pc, #228]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005f02:	689b      	ldr	r3, [r3, #8]
 8005f04:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8005f08:	687b      	ldr	r3, [r7, #4]
 8005f0a:	689b      	ldr	r3, [r3, #8]
 8005f0c:	4936      	ldr	r1, [pc, #216]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005f0e:	4313      	orrs	r3, r2
 8005f10:	608b      	str	r3, [r1, #8]
 8005f12:	e008      	b.n	8005f26 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 8005f14:	697b      	ldr	r3, [r7, #20]
 8005f16:	2b80      	cmp	r3, #128	@ 0x80
 8005f18:	d105      	bne.n	8005f26 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 8005f1a:	4b33      	ldr	r3, [pc, #204]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005f1c:	689b      	ldr	r3, [r3, #8]
 8005f1e:	4a32      	ldr	r2, [pc, #200]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005f20:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8005f24:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 8005f26:	4b2f      	ldr	r3, [pc, #188]	@ (8005fe4 <HAL_RCC_ClockConfig+0x260>)
 8005f28:	681b      	ldr	r3, [r3, #0]
 8005f2a:	f003 030f 	and.w	r3, r3, #15
 8005f2e:	683a      	ldr	r2, [r7, #0]
 8005f30:	429a      	cmp	r2, r3
 8005f32:	d21d      	bcs.n	8005f70 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 8005f34:	4b2b      	ldr	r3, [pc, #172]	@ (8005fe4 <HAL_RCC_ClockConfig+0x260>)
 8005f36:	681b      	ldr	r3, [r3, #0]
 8005f38:	f023 020f 	bic.w	r2, r3, #15
 8005f3c:	4929      	ldr	r1, [pc, #164]	@ (8005fe4 <HAL_RCC_ClockConfig+0x260>)
 8005f3e:	683b      	ldr	r3, [r7, #0]
 8005f40:	4313      	orrs	r3, r2
 8005f42:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 8005f44:	f7fd fb58 	bl	80035f8 <HAL_GetTick>
 8005f48:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f4a:	e00a      	b.n	8005f62 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8005f4c:	f7fd fb54 	bl	80035f8 <HAL_GetTick>
 8005f50:	4602      	mov	r2, r0
 8005f52:	68fb      	ldr	r3, [r7, #12]
 8005f54:	1ad3      	subs	r3, r2, r3
 8005f56:	f241 3288 	movw	r2, #5000	@ 0x1388
 8005f5a:	4293      	cmp	r3, r2
 8005f5c:	d901      	bls.n	8005f62 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 8005f5e:	2303      	movs	r3, #3
 8005f60:	e03b      	b.n	8005fda <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 8005f62:	4b20      	ldr	r3, [pc, #128]	@ (8005fe4 <HAL_RCC_ClockConfig+0x260>)
 8005f64:	681b      	ldr	r3, [r3, #0]
 8005f66:	f003 030f 	and.w	r3, r3, #15
 8005f6a:	683a      	ldr	r2, [r7, #0]
 8005f6c:	429a      	cmp	r2, r3
 8005f6e:	d1ed      	bne.n	8005f4c <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8005f70:	687b      	ldr	r3, [r7, #4]
 8005f72:	681b      	ldr	r3, [r3, #0]
 8005f74:	f003 0304 	and.w	r3, r3, #4
 8005f78:	2b00      	cmp	r3, #0
 8005f7a:	d008      	beq.n	8005f8e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8005f7c:	4b1a      	ldr	r3, [pc, #104]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005f7e:	689b      	ldr	r3, [r3, #8]
 8005f80:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8005f84:	687b      	ldr	r3, [r7, #4]
 8005f86:	68db      	ldr	r3, [r3, #12]
 8005f88:	4917      	ldr	r1, [pc, #92]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005f8a:	4313      	orrs	r3, r2
 8005f8c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8005f8e:	687b      	ldr	r3, [r7, #4]
 8005f90:	681b      	ldr	r3, [r3, #0]
 8005f92:	f003 0308 	and.w	r3, r3, #8
 8005f96:	2b00      	cmp	r3, #0
 8005f98:	d009      	beq.n	8005fae <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8005f9a:	4b13      	ldr	r3, [pc, #76]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005f9c:	689b      	ldr	r3, [r3, #8]
 8005f9e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8005fa2:	687b      	ldr	r3, [r7, #4]
 8005fa4:	691b      	ldr	r3, [r3, #16]
 8005fa6:	00db      	lsls	r3, r3, #3
 8005fa8:	490f      	ldr	r1, [pc, #60]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005faa:	4313      	orrs	r3, r2
 8005fac:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8005fae:	f000 f825 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 8005fb2:	4602      	mov	r2, r0
 8005fb4:	4b0c      	ldr	r3, [pc, #48]	@ (8005fe8 <HAL_RCC_ClockConfig+0x264>)
 8005fb6:	689b      	ldr	r3, [r3, #8]
 8005fb8:	091b      	lsrs	r3, r3, #4
 8005fba:	f003 030f 	and.w	r3, r3, #15
 8005fbe:	490c      	ldr	r1, [pc, #48]	@ (8005ff0 <HAL_RCC_ClockConfig+0x26c>)
 8005fc0:	5ccb      	ldrb	r3, [r1, r3]
 8005fc2:	f003 031f 	and.w	r3, r3, #31
 8005fc6:	fa22 f303 	lsr.w	r3, r2, r3
 8005fca:	4a0a      	ldr	r2, [pc, #40]	@ (8005ff4 <HAL_RCC_ClockConfig+0x270>)
 8005fcc:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8005fce:	4b0a      	ldr	r3, [pc, #40]	@ (8005ff8 <HAL_RCC_ClockConfig+0x274>)
 8005fd0:	681b      	ldr	r3, [r3, #0]
 8005fd2:	4618      	mov	r0, r3
 8005fd4:	f7fc f81c 	bl	8002010 <HAL_InitTick>
 8005fd8:	4603      	mov	r3, r0
}
 8005fda:	4618      	mov	r0, r3
 8005fdc:	3718      	adds	r7, #24
 8005fde:	46bd      	mov	sp, r7
 8005fe0:	bd80      	pop	{r7, pc}
 8005fe2:	bf00      	nop
 8005fe4:	40022000 	.word	0x40022000
 8005fe8:	40021000 	.word	0x40021000
 8005fec:	04c4b400 	.word	0x04c4b400
 8005ff0:	0801965c 	.word	0x0801965c
 8005ff4:	20000100 	.word	0x20000100
 8005ff8:	20000104 	.word	0x20000104

08005ffc <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8005ffc:	b480      	push	{r7}
 8005ffe:	b087      	sub	sp, #28
 8006000:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8006002:	4b2c      	ldr	r3, [pc, #176]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006004:	689b      	ldr	r3, [r3, #8]
 8006006:	f003 030c 	and.w	r3, r3, #12
 800600a:	2b04      	cmp	r3, #4
 800600c:	d102      	bne.n	8006014 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 800600e:	4b2a      	ldr	r3, [pc, #168]	@ (80060b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006010:	613b      	str	r3, [r7, #16]
 8006012:	e047      	b.n	80060a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8006014:	4b27      	ldr	r3, [pc, #156]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006016:	689b      	ldr	r3, [r3, #8]
 8006018:	f003 030c 	and.w	r3, r3, #12
 800601c:	2b08      	cmp	r3, #8
 800601e:	d102      	bne.n	8006026 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8006020:	4b25      	ldr	r3, [pc, #148]	@ (80060b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006022:	613b      	str	r3, [r7, #16]
 8006024:	e03e      	b.n	80060a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8006026:	4b23      	ldr	r3, [pc, #140]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006028:	689b      	ldr	r3, [r3, #8]
 800602a:	f003 030c 	and.w	r3, r3, #12
 800602e:	2b0c      	cmp	r3, #12
 8006030:	d136      	bne.n	80060a0 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006032:	4b20      	ldr	r3, [pc, #128]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006034:	68db      	ldr	r3, [r3, #12]
 8006036:	f003 0303 	and.w	r3, r3, #3
 800603a:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 800603c:	4b1d      	ldr	r3, [pc, #116]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800603e:	68db      	ldr	r3, [r3, #12]
 8006040:	091b      	lsrs	r3, r3, #4
 8006042:	f003 030f 	and.w	r3, r3, #15
 8006046:	3301      	adds	r3, #1
 8006048:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 800604a:	68fb      	ldr	r3, [r7, #12]
 800604c:	2b03      	cmp	r3, #3
 800604e:	d10c      	bne.n	800606a <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8006050:	4a19      	ldr	r2, [pc, #100]	@ (80060b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 8006052:	68bb      	ldr	r3, [r7, #8]
 8006054:	fbb2 f3f3 	udiv	r3, r2, r3
 8006058:	4a16      	ldr	r2, [pc, #88]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 800605a:	68d2      	ldr	r2, [r2, #12]
 800605c:	0a12      	lsrs	r2, r2, #8
 800605e:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8006062:	fb02 f303 	mul.w	r3, r2, r3
 8006066:	617b      	str	r3, [r7, #20]
      break;
 8006068:	e00c      	b.n	8006084 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 800606a:	4a13      	ldr	r2, [pc, #76]	@ (80060b8 <HAL_RCC_GetSysClockFreq+0xbc>)
 800606c:	68bb      	ldr	r3, [r7, #8]
 800606e:	fbb2 f3f3 	udiv	r3, r2, r3
 8006072:	4a10      	ldr	r2, [pc, #64]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006074:	68d2      	ldr	r2, [r2, #12]
 8006076:	0a12      	lsrs	r2, r2, #8
 8006078:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 800607c:	fb02 f303 	mul.w	r3, r2, r3
 8006080:	617b      	str	r3, [r7, #20]
      break;
 8006082:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8006084:	4b0b      	ldr	r3, [pc, #44]	@ (80060b4 <HAL_RCC_GetSysClockFreq+0xb8>)
 8006086:	68db      	ldr	r3, [r3, #12]
 8006088:	0e5b      	lsrs	r3, r3, #25
 800608a:	f003 0303 	and.w	r3, r3, #3
 800608e:	3301      	adds	r3, #1
 8006090:	005b      	lsls	r3, r3, #1
 8006092:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8006094:	697a      	ldr	r2, [r7, #20]
 8006096:	687b      	ldr	r3, [r7, #4]
 8006098:	fbb2 f3f3 	udiv	r3, r2, r3
 800609c:	613b      	str	r3, [r7, #16]
 800609e:	e001      	b.n	80060a4 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 80060a0:	2300      	movs	r3, #0
 80060a2:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 80060a4:	693b      	ldr	r3, [r7, #16]
}
 80060a6:	4618      	mov	r0, r3
 80060a8:	371c      	adds	r7, #28
 80060aa:	46bd      	mov	sp, r7
 80060ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060b0:	4770      	bx	lr
 80060b2:	bf00      	nop
 80060b4:	40021000 	.word	0x40021000
 80060b8:	00f42400 	.word	0x00f42400

080060bc <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 80060bc:	b480      	push	{r7}
 80060be:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 80060c0:	4b03      	ldr	r3, [pc, #12]	@ (80060d0 <HAL_RCC_GetHCLKFreq+0x14>)
 80060c2:	681b      	ldr	r3, [r3, #0]
}
 80060c4:	4618      	mov	r0, r3
 80060c6:	46bd      	mov	sp, r7
 80060c8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80060cc:	4770      	bx	lr
 80060ce:	bf00      	nop
 80060d0:	20000100 	.word	0x20000100

080060d4 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 80060d4:	b580      	push	{r7, lr}
 80060d6:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 80060d8:	f7ff fff0 	bl	80060bc <HAL_RCC_GetHCLKFreq>
 80060dc:	4602      	mov	r2, r0
 80060de:	4b06      	ldr	r3, [pc, #24]	@ (80060f8 <HAL_RCC_GetPCLK1Freq+0x24>)
 80060e0:	689b      	ldr	r3, [r3, #8]
 80060e2:	0a1b      	lsrs	r3, r3, #8
 80060e4:	f003 0307 	and.w	r3, r3, #7
 80060e8:	4904      	ldr	r1, [pc, #16]	@ (80060fc <HAL_RCC_GetPCLK1Freq+0x28>)
 80060ea:	5ccb      	ldrb	r3, [r1, r3]
 80060ec:	f003 031f 	and.w	r3, r3, #31
 80060f0:	fa22 f303 	lsr.w	r3, r2, r3
}
 80060f4:	4618      	mov	r0, r3
 80060f6:	bd80      	pop	{r7, pc}
 80060f8:	40021000 	.word	0x40021000
 80060fc:	0801966c 	.word	0x0801966c

08006100 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8006100:	b580      	push	{r7, lr}
 8006102:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8006104:	f7ff ffda 	bl	80060bc <HAL_RCC_GetHCLKFreq>
 8006108:	4602      	mov	r2, r0
 800610a:	4b06      	ldr	r3, [pc, #24]	@ (8006124 <HAL_RCC_GetPCLK2Freq+0x24>)
 800610c:	689b      	ldr	r3, [r3, #8]
 800610e:	0adb      	lsrs	r3, r3, #11
 8006110:	f003 0307 	and.w	r3, r3, #7
 8006114:	4904      	ldr	r1, [pc, #16]	@ (8006128 <HAL_RCC_GetPCLK2Freq+0x28>)
 8006116:	5ccb      	ldrb	r3, [r1, r3]
 8006118:	f003 031f 	and.w	r3, r3, #31
 800611c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8006120:	4618      	mov	r0, r3
 8006122:	bd80      	pop	{r7, pc}
 8006124:	40021000 	.word	0x40021000
 8006128:	0801966c 	.word	0x0801966c

0800612c <HAL_RCC_GetClockConfig>:
  *         will be configured.
  * @param  pFLatency  Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 800612c:	b480      	push	{r7}
 800612e:	b083      	sub	sp, #12
 8006130:	af00      	add	r7, sp, #0
 8006132:	6078      	str	r0, [r7, #4]
 8006134:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(RCC_ClkInitStruct != (void  *)NULL);
  assert_param(pFLatency != (void *)NULL);

  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8006136:	687b      	ldr	r3, [r7, #4]
 8006138:	220f      	movs	r2, #15
 800613a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = READ_BIT(RCC->CFGR, RCC_CFGR_SW);
 800613c:	4b12      	ldr	r3, [pc, #72]	@ (8006188 <HAL_RCC_GetClockConfig+0x5c>)
 800613e:	689b      	ldr	r3, [r3, #8]
 8006140:	f003 0203 	and.w	r2, r3, #3
 8006144:	687b      	ldr	r3, [r7, #4]
 8006146:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_HPRE);
 8006148:	4b0f      	ldr	r3, [pc, #60]	@ (8006188 <HAL_RCC_GetClockConfig+0x5c>)
 800614a:	689b      	ldr	r3, [r3, #8]
 800614c:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 8006150:	687b      	ldr	r3, [r7, #4]
 8006152:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1);
 8006154:	4b0c      	ldr	r3, [pc, #48]	@ (8006188 <HAL_RCC_GetClockConfig+0x5c>)
 8006156:	689b      	ldr	r3, [r3, #8]
 8006158:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800615c:	687b      	ldr	r3, [r7, #4]
 800615e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> 3U);
 8006160:	4b09      	ldr	r3, [pc, #36]	@ (8006188 <HAL_RCC_GetClockConfig+0x5c>)
 8006162:	689b      	ldr	r3, [r3, #8]
 8006164:	08db      	lsrs	r3, r3, #3
 8006166:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800616a:	687b      	ldr	r3, [r7, #4]
 800616c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = __HAL_FLASH_GET_LATENCY();
 800616e:	4b07      	ldr	r3, [pc, #28]	@ (800618c <HAL_RCC_GetClockConfig+0x60>)
 8006170:	681b      	ldr	r3, [r3, #0]
 8006172:	f003 020f 	and.w	r2, r3, #15
 8006176:	683b      	ldr	r3, [r7, #0]
 8006178:	601a      	str	r2, [r3, #0]
}
 800617a:	bf00      	nop
 800617c:	370c      	adds	r7, #12
 800617e:	46bd      	mov	sp, r7
 8006180:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006184:	4770      	bx	lr
 8006186:	bf00      	nop
 8006188:	40021000 	.word	0x40021000
 800618c:	40022000 	.word	0x40022000

08006190 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8006190:	b480      	push	{r7}
 8006192:	b087      	sub	sp, #28
 8006194:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8006196:	4b1e      	ldr	r3, [pc, #120]	@ (8006210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8006198:	68db      	ldr	r3, [r3, #12]
 800619a:	f003 0303 	and.w	r3, r3, #3
 800619e:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 80061a0:	4b1b      	ldr	r3, [pc, #108]	@ (8006210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80061a2:	68db      	ldr	r3, [r3, #12]
 80061a4:	091b      	lsrs	r3, r3, #4
 80061a6:	f003 030f 	and.w	r3, r3, #15
 80061aa:	3301      	adds	r3, #1
 80061ac:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 80061ae:	693b      	ldr	r3, [r7, #16]
 80061b0:	2b03      	cmp	r3, #3
 80061b2:	d10c      	bne.n	80061ce <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80061b4:	4a17      	ldr	r2, [pc, #92]	@ (8006214 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80061b6:	68fb      	ldr	r3, [r7, #12]
 80061b8:	fbb2 f3f3 	udiv	r3, r2, r3
 80061bc:	4a14      	ldr	r2, [pc, #80]	@ (8006210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80061be:	68d2      	ldr	r2, [r2, #12]
 80061c0:	0a12      	lsrs	r2, r2, #8
 80061c2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80061c6:	fb02 f303 	mul.w	r3, r2, r3
 80061ca:	617b      	str	r3, [r7, #20]
    break;
 80061cc:	e00c      	b.n	80061e8 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 80061ce:	4a11      	ldr	r2, [pc, #68]	@ (8006214 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 80061d0:	68fb      	ldr	r3, [r7, #12]
 80061d2:	fbb2 f3f3 	udiv	r3, r2, r3
 80061d6:	4a0e      	ldr	r2, [pc, #56]	@ (8006210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80061d8:	68d2      	ldr	r2, [r2, #12]
 80061da:	0a12      	lsrs	r2, r2, #8
 80061dc:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 80061e0:	fb02 f303 	mul.w	r3, r2, r3
 80061e4:	617b      	str	r3, [r7, #20]
    break;
 80061e6:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 80061e8:	4b09      	ldr	r3, [pc, #36]	@ (8006210 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 80061ea:	68db      	ldr	r3, [r3, #12]
 80061ec:	0e5b      	lsrs	r3, r3, #25
 80061ee:	f003 0303 	and.w	r3, r3, #3
 80061f2:	3301      	adds	r3, #1
 80061f4:	005b      	lsls	r3, r3, #1
 80061f6:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 80061f8:	697a      	ldr	r2, [r7, #20]
 80061fa:	68bb      	ldr	r3, [r7, #8]
 80061fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8006200:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8006202:	687b      	ldr	r3, [r7, #4]
}
 8006204:	4618      	mov	r0, r3
 8006206:	371c      	adds	r7, #28
 8006208:	46bd      	mov	sp, r7
 800620a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800620e:	4770      	bx	lr
 8006210:	40021000 	.word	0x40021000
 8006214:	00f42400 	.word	0x00f42400

08006218 <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8006218:	b580      	push	{r7, lr}
 800621a:	b086      	sub	sp, #24
 800621c:	af00      	add	r7, sp, #0
 800621e:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8006220:	2300      	movs	r3, #0
 8006222:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8006224:	2300      	movs	r3, #0
 8006226:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8006228:	687b      	ldr	r3, [r7, #4]
 800622a:	681b      	ldr	r3, [r3, #0]
 800622c:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8006230:	2b00      	cmp	r3, #0
 8006232:	f000 8098 	beq.w	8006366 <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8006236:	2300      	movs	r3, #0
 8006238:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 800623a:	4b43      	ldr	r3, [pc, #268]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800623c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800623e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8006242:	2b00      	cmp	r3, #0
 8006244:	d10d      	bne.n	8006262 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8006246:	4b40      	ldr	r3, [pc, #256]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006248:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800624a:	4a3f      	ldr	r2, [pc, #252]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800624c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8006250:	6593      	str	r3, [r2, #88]	@ 0x58
 8006252:	4b3d      	ldr	r3, [pc, #244]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006254:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006256:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800625a:	60bb      	str	r3, [r7, #8]
 800625c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800625e:	2301      	movs	r3, #1
 8006260:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8006262:	4b3a      	ldr	r3, [pc, #232]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006264:	681b      	ldr	r3, [r3, #0]
 8006266:	4a39      	ldr	r2, [pc, #228]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8006268:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800626c:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 800626e:	f7fd f9c3 	bl	80035f8 <HAL_GetTick>
 8006272:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8006274:	e009      	b.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8006276:	f7fd f9bf 	bl	80035f8 <HAL_GetTick>
 800627a:	4602      	mov	r2, r0
 800627c:	68fb      	ldr	r3, [r7, #12]
 800627e:	1ad3      	subs	r3, r2, r3
 8006280:	2b02      	cmp	r3, #2
 8006282:	d902      	bls.n	800628a <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8006284:	2303      	movs	r3, #3
 8006286:	74fb      	strb	r3, [r7, #19]
        break;
 8006288:	e005      	b.n	8006296 <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 800628a:	4b30      	ldr	r3, [pc, #192]	@ (800634c <HAL_RCCEx_PeriphCLKConfig+0x134>)
 800628c:	681b      	ldr	r3, [r3, #0]
 800628e:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006292:	2b00      	cmp	r3, #0
 8006294:	d0ef      	beq.n	8006276 <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8006296:	7cfb      	ldrb	r3, [r7, #19]
 8006298:	2b00      	cmp	r3, #0
 800629a:	d159      	bne.n	8006350 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 800629c:	4b2a      	ldr	r3, [pc, #168]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800629e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062a2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 80062a6:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 80062a8:	697b      	ldr	r3, [r7, #20]
 80062aa:	2b00      	cmp	r3, #0
 80062ac:	d01e      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80062b2:	697a      	ldr	r2, [r7, #20]
 80062b4:	429a      	cmp	r2, r3
 80062b6:	d019      	beq.n	80062ec <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 80062b8:	4b23      	ldr	r3, [pc, #140]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062ba:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062be:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80062c2:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 80062c4:	4b20      	ldr	r3, [pc, #128]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062c6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062ca:	4a1f      	ldr	r2, [pc, #124]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062cc:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80062d0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 80062d4:	4b1c      	ldr	r3, [pc, #112]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062d6:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80062da:	4a1b      	ldr	r2, [pc, #108]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062dc:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 80062e0:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 80062e4:	4a18      	ldr	r2, [pc, #96]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 80062e6:	697b      	ldr	r3, [r7, #20]
 80062e8:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 80062ec:	697b      	ldr	r3, [r7, #20]
 80062ee:	f003 0301 	and.w	r3, r3, #1
 80062f2:	2b00      	cmp	r3, #0
 80062f4:	d016      	beq.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80062f6:	f7fd f97f 	bl	80035f8 <HAL_GetTick>
 80062fa:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 80062fc:	e00b      	b.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80062fe:	f7fd f97b 	bl	80035f8 <HAL_GetTick>
 8006302:	4602      	mov	r2, r0
 8006304:	68fb      	ldr	r3, [r7, #12]
 8006306:	1ad3      	subs	r3, r2, r3
 8006308:	f241 3288 	movw	r2, #5000	@ 0x1388
 800630c:	4293      	cmp	r3, r2
 800630e:	d902      	bls.n	8006316 <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8006310:	2303      	movs	r3, #3
 8006312:	74fb      	strb	r3, [r7, #19]
            break;
 8006314:	e006      	b.n	8006324 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8006316:	4b0c      	ldr	r3, [pc, #48]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8006318:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800631c:	f003 0302 	and.w	r3, r3, #2
 8006320:	2b00      	cmp	r3, #0
 8006322:	d0ec      	beq.n	80062fe <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8006324:	7cfb      	ldrb	r3, [r7, #19]
 8006326:	2b00      	cmp	r3, #0
 8006328:	d10b      	bne.n	8006342 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 800632a:	4b07      	ldr	r3, [pc, #28]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800632c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8006330:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8006334:	687b      	ldr	r3, [r7, #4]
 8006336:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006338:	4903      	ldr	r1, [pc, #12]	@ (8006348 <HAL_RCCEx_PeriphCLKConfig+0x130>)
 800633a:	4313      	orrs	r3, r2
 800633c:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8006340:	e008      	b.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8006342:	7cfb      	ldrb	r3, [r7, #19]
 8006344:	74bb      	strb	r3, [r7, #18]
 8006346:	e005      	b.n	8006354 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8006348:	40021000 	.word	0x40021000
 800634c:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8006350:	7cfb      	ldrb	r3, [r7, #19]
 8006352:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8006354:	7c7b      	ldrb	r3, [r7, #17]
 8006356:	2b01      	cmp	r3, #1
 8006358:	d105      	bne.n	8006366 <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800635a:	4ba6      	ldr	r3, [pc, #664]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800635c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800635e:	4aa5      	ldr	r2, [pc, #660]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006360:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8006364:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8006366:	687b      	ldr	r3, [r7, #4]
 8006368:	681b      	ldr	r3, [r3, #0]
 800636a:	f003 0301 	and.w	r3, r3, #1
 800636e:	2b00      	cmp	r3, #0
 8006370:	d00a      	beq.n	8006388 <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8006372:	4ba0      	ldr	r3, [pc, #640]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006374:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006378:	f023 0203 	bic.w	r2, r3, #3
 800637c:	687b      	ldr	r3, [r7, #4]
 800637e:	685b      	ldr	r3, [r3, #4]
 8006380:	499c      	ldr	r1, [pc, #624]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006382:	4313      	orrs	r3, r2
 8006384:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8006388:	687b      	ldr	r3, [r7, #4]
 800638a:	681b      	ldr	r3, [r3, #0]
 800638c:	f003 0302 	and.w	r3, r3, #2
 8006390:	2b00      	cmp	r3, #0
 8006392:	d00a      	beq.n	80063aa <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8006394:	4b97      	ldr	r3, [pc, #604]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006396:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800639a:	f023 020c 	bic.w	r2, r3, #12
 800639e:	687b      	ldr	r3, [r7, #4]
 80063a0:	689b      	ldr	r3, [r3, #8]
 80063a2:	4994      	ldr	r1, [pc, #592]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063a4:	4313      	orrs	r3, r2
 80063a6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 80063aa:	687b      	ldr	r3, [r7, #4]
 80063ac:	681b      	ldr	r3, [r3, #0]
 80063ae:	f003 0304 	and.w	r3, r3, #4
 80063b2:	2b00      	cmp	r3, #0
 80063b4:	d00a      	beq.n	80063cc <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 80063b6:	4b8f      	ldr	r3, [pc, #572]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063b8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063bc:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 80063c0:	687b      	ldr	r3, [r7, #4]
 80063c2:	68db      	ldr	r3, [r3, #12]
 80063c4:	498b      	ldr	r1, [pc, #556]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063c6:	4313      	orrs	r3, r2
 80063c8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 80063cc:	687b      	ldr	r3, [r7, #4]
 80063ce:	681b      	ldr	r3, [r3, #0]
 80063d0:	f003 0308 	and.w	r3, r3, #8
 80063d4:	2b00      	cmp	r3, #0
 80063d6:	d00a      	beq.n	80063ee <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 80063d8:	4b86      	ldr	r3, [pc, #536]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063da:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80063de:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 80063e2:	687b      	ldr	r3, [r7, #4]
 80063e4:	691b      	ldr	r3, [r3, #16]
 80063e6:	4983      	ldr	r1, [pc, #524]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063e8:	4313      	orrs	r3, r2
 80063ea:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 80063ee:	687b      	ldr	r3, [r7, #4]
 80063f0:	681b      	ldr	r3, [r3, #0]
 80063f2:	f003 0320 	and.w	r3, r3, #32
 80063f6:	2b00      	cmp	r3, #0
 80063f8:	d00a      	beq.n	8006410 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 80063fa:	4b7e      	ldr	r3, [pc, #504]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80063fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006400:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8006404:	687b      	ldr	r3, [r7, #4]
 8006406:	695b      	ldr	r3, [r3, #20]
 8006408:	497a      	ldr	r1, [pc, #488]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800640a:	4313      	orrs	r3, r2
 800640c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8006410:	687b      	ldr	r3, [r7, #4]
 8006412:	681b      	ldr	r3, [r3, #0]
 8006414:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006418:	2b00      	cmp	r3, #0
 800641a:	d00a      	beq.n	8006432 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 800641c:	4b75      	ldr	r3, [pc, #468]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800641e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006422:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8006426:	687b      	ldr	r3, [r7, #4]
 8006428:	699b      	ldr	r3, [r3, #24]
 800642a:	4972      	ldr	r1, [pc, #456]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800642c:	4313      	orrs	r3, r2
 800642e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	681b      	ldr	r3, [r3, #0]
 8006436:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800643a:	2b00      	cmp	r3, #0
 800643c:	d00a      	beq.n	8006454 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 800643e:	4b6d      	ldr	r3, [pc, #436]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006440:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006444:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8006448:	687b      	ldr	r3, [r7, #4]
 800644a:	69db      	ldr	r3, [r3, #28]
 800644c:	4969      	ldr	r1, [pc, #420]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800644e:	4313      	orrs	r3, r2
 8006450:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8006454:	687b      	ldr	r3, [r7, #4]
 8006456:	681b      	ldr	r3, [r3, #0]
 8006458:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800645c:	2b00      	cmp	r3, #0
 800645e:	d00a      	beq.n	8006476 <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8006460:	4b64      	ldr	r3, [pc, #400]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006462:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006466:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 800646a:	687b      	ldr	r3, [r7, #4]
 800646c:	6a1b      	ldr	r3, [r3, #32]
 800646e:	4961      	ldr	r1, [pc, #388]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006470:	4313      	orrs	r3, r2
 8006472:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8006476:	687b      	ldr	r3, [r7, #4]
 8006478:	681b      	ldr	r3, [r3, #0]
 800647a:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 800647e:	2b00      	cmp	r3, #0
 8006480:	d00a      	beq.n	8006498 <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8006482:	4b5c      	ldr	r3, [pc, #368]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006484:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006488:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 800648c:	687b      	ldr	r3, [r7, #4]
 800648e:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8006490:	4958      	ldr	r1, [pc, #352]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006492:	4313      	orrs	r3, r2
 8006494:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8006498:	687b      	ldr	r3, [r7, #4]
 800649a:	681b      	ldr	r3, [r3, #0]
 800649c:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80064a0:	2b00      	cmp	r3, #0
 80064a2:	d015      	beq.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 80064a4:	4b53      	ldr	r3, [pc, #332]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064aa:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80064ae:	687b      	ldr	r3, [r7, #4]
 80064b0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064b2:	4950      	ldr	r1, [pc, #320]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064b4:	4313      	orrs	r3, r2
 80064b6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80064be:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 80064c2:	d105      	bne.n	80064d0 <HAL_RCCEx_PeriphCLKConfig+0x2b8>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064c4:	4b4b      	ldr	r3, [pc, #300]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064c6:	68db      	ldr	r3, [r3, #12]
 80064c8:	4a4a      	ldr	r2, [pc, #296]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064ca:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80064ce:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 80064d0:	687b      	ldr	r3, [r7, #4]
 80064d2:	681b      	ldr	r3, [r3, #0]
 80064d4:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 80064d8:	2b00      	cmp	r3, #0
 80064da:	d015      	beq.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 80064dc:	4b45      	ldr	r3, [pc, #276]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064de:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80064e2:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 80064e6:	687b      	ldr	r3, [r7, #4]
 80064e8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064ea:	4942      	ldr	r1, [pc, #264]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064ec:	4313      	orrs	r3, r2
 80064ee:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 80064f2:	687b      	ldr	r3, [r7, #4]
 80064f4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80064f6:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 80064fa:	d105      	bne.n	8006508 <HAL_RCCEx_PeriphCLKConfig+0x2f0>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80064fc:	4b3d      	ldr	r3, [pc, #244]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80064fe:	68db      	ldr	r3, [r3, #12]
 8006500:	4a3c      	ldr	r2, [pc, #240]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006502:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006506:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8006508:	687b      	ldr	r3, [r7, #4]
 800650a:	681b      	ldr	r3, [r3, #0]
 800650c:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006510:	2b00      	cmp	r3, #0
 8006512:	d015      	beq.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x328>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8006514:	4b37      	ldr	r3, [pc, #220]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006516:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800651a:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 800651e:	687b      	ldr	r3, [r7, #4]
 8006520:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006522:	4934      	ldr	r1, [pc, #208]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006524:	4313      	orrs	r3, r2
 8006526:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 800652a:	687b      	ldr	r3, [r7, #4]
 800652c:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800652e:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006532:	d105      	bne.n	8006540 <HAL_RCCEx_PeriphCLKConfig+0x328>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8006534:	4b2f      	ldr	r3, [pc, #188]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006536:	68db      	ldr	r3, [r3, #12]
 8006538:	4a2e      	ldr	r2, [pc, #184]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800653a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800653e:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8006540:	687b      	ldr	r3, [r7, #4]
 8006542:	681b      	ldr	r3, [r3, #0]
 8006544:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8006548:	2b00      	cmp	r3, #0
 800654a:	d015      	beq.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x360>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 800654c:	4b29      	ldr	r3, [pc, #164]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800654e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8006552:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8006556:	687b      	ldr	r3, [r7, #4]
 8006558:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 800655a:	4926      	ldr	r1, [pc, #152]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800655c:	4313      	orrs	r3, r2
 800655e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8006562:	687b      	ldr	r3, [r7, #4]
 8006564:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006566:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800656a:	d105      	bne.n	8006578 <HAL_RCCEx_PeriphCLKConfig+0x360>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800656c:	4b21      	ldr	r3, [pc, #132]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 800656e:	68db      	ldr	r3, [r3, #12]
 8006570:	4a20      	ldr	r2, [pc, #128]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006572:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8006576:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8006578:	687b      	ldr	r3, [r7, #4]
 800657a:	681b      	ldr	r3, [r3, #0]
 800657c:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8006580:	2b00      	cmp	r3, #0
 8006582:	d015      	beq.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8006584:	4b1b      	ldr	r3, [pc, #108]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006586:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800658a:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 800658e:	687b      	ldr	r3, [r7, #4]
 8006590:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006592:	4918      	ldr	r1, [pc, #96]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 8006594:	4313      	orrs	r3, r2
 8006596:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 800659a:	687b      	ldr	r3, [r7, #4]
 800659c:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800659e:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 80065a2:	d105      	bne.n	80065b0 <HAL_RCCEx_PeriphCLKConfig+0x398>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80065a4:	4b13      	ldr	r3, [pc, #76]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065a6:	68db      	ldr	r3, [r3, #12]
 80065a8:	4a12      	ldr	r2, [pc, #72]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065aa:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80065ae:	60d3      	str	r3, [r2, #12]
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 80065b0:	687b      	ldr	r3, [r7, #4]
 80065b2:	681b      	ldr	r3, [r3, #0]
 80065b4:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 80065b8:	2b00      	cmp	r3, #0
 80065ba:	d015      	beq.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 80065bc:	4b0d      	ldr	r3, [pc, #52]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065be:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80065c2:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 80065c6:	687b      	ldr	r3, [r7, #4]
 80065c8:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065ca:	490a      	ldr	r1, [pc, #40]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065cc:	4313      	orrs	r3, r2
 80065ce:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 80065d2:	687b      	ldr	r3, [r7, #4]
 80065d4:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80065d6:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 80065da:	d105      	bne.n	80065e8 <HAL_RCCEx_PeriphCLKConfig+0x3d0>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 80065dc:	4b05      	ldr	r3, [pc, #20]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065de:	68db      	ldr	r3, [r3, #12]
 80065e0:	4a04      	ldr	r2, [pc, #16]	@ (80065f4 <HAL_RCCEx_PeriphCLKConfig+0x3dc>)
 80065e2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80065e6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80065e8:	7cbb      	ldrb	r3, [r7, #18]
}
 80065ea:	4618      	mov	r0, r3
 80065ec:	3718      	adds	r7, #24
 80065ee:	46bd      	mov	sp, r7
 80065f0:	bd80      	pop	{r7, pc}
 80065f2:	bf00      	nop
 80065f4:	40021000 	.word	0x40021000

080065f8 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 80065f8:	b580      	push	{r7, lr}
 80065fa:	b082      	sub	sp, #8
 80065fc:	af00      	add	r7, sp, #0
 80065fe:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006600:	687b      	ldr	r3, [r7, #4]
 8006602:	2b00      	cmp	r3, #0
 8006604:	d101      	bne.n	800660a <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8006606:	2301      	movs	r3, #1
 8006608:	e049      	b.n	800669e <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800660a:	687b      	ldr	r3, [r7, #4]
 800660c:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006610:	b2db      	uxtb	r3, r3
 8006612:	2b00      	cmp	r3, #0
 8006614:	d106      	bne.n	8006624 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8006616:	687b      	ldr	r3, [r7, #4]
 8006618:	2200      	movs	r2, #0
 800661a:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800661e:	6878      	ldr	r0, [r7, #4]
 8006620:	f7fc f9f8 	bl	8002a14 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006624:	687b      	ldr	r3, [r7, #4]
 8006626:	2202      	movs	r2, #2
 8006628:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 800662c:	687b      	ldr	r3, [r7, #4]
 800662e:	681a      	ldr	r2, [r3, #0]
 8006630:	687b      	ldr	r3, [r7, #4]
 8006632:	3304      	adds	r3, #4
 8006634:	4619      	mov	r1, r3
 8006636:	4610      	mov	r0, r2
 8006638:	f000 fc28 	bl	8006e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800663c:	687b      	ldr	r3, [r7, #4]
 800663e:	2201      	movs	r2, #1
 8006640:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006644:	687b      	ldr	r3, [r7, #4]
 8006646:	2201      	movs	r2, #1
 8006648:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 800664c:	687b      	ldr	r3, [r7, #4]
 800664e:	2201      	movs	r2, #1
 8006650:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8006654:	687b      	ldr	r3, [r7, #4]
 8006656:	2201      	movs	r2, #1
 8006658:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	2201      	movs	r2, #1
 8006660:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8006664:	687b      	ldr	r3, [r7, #4]
 8006666:	2201      	movs	r2, #1
 8006668:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 800666c:	687b      	ldr	r3, [r7, #4]
 800666e:	2201      	movs	r2, #1
 8006670:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8006674:	687b      	ldr	r3, [r7, #4]
 8006676:	2201      	movs	r2, #1
 8006678:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800667c:	687b      	ldr	r3, [r7, #4]
 800667e:	2201      	movs	r2, #1
 8006680:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006684:	687b      	ldr	r3, [r7, #4]
 8006686:	2201      	movs	r2, #1
 8006688:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 800668c:	687b      	ldr	r3, [r7, #4]
 800668e:	2201      	movs	r2, #1
 8006690:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006694:	687b      	ldr	r3, [r7, #4]
 8006696:	2201      	movs	r2, #1
 8006698:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800669c:	2300      	movs	r3, #0
}
 800669e:	4618      	mov	r0, r3
 80066a0:	3708      	adds	r7, #8
 80066a2:	46bd      	mov	sp, r7
 80066a4:	bd80      	pop	{r7, pc}
	...

080066a8 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80066a8:	b480      	push	{r7}
 80066aa:	b085      	sub	sp, #20
 80066ac:	af00      	add	r7, sp, #0
 80066ae:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 80066b6:	b2db      	uxtb	r3, r3
 80066b8:	2b01      	cmp	r3, #1
 80066ba:	d001      	beq.n	80066c0 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 80066bc:	2301      	movs	r3, #1
 80066be:	e04a      	b.n	8006756 <HAL_TIM_Base_Start_IT+0xae>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80066c0:	687b      	ldr	r3, [r7, #4]
 80066c2:	2202      	movs	r2, #2
 80066c4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 80066c8:	687b      	ldr	r3, [r7, #4]
 80066ca:	681b      	ldr	r3, [r3, #0]
 80066cc:	68da      	ldr	r2, [r3, #12]
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f042 0201 	orr.w	r2, r2, #1
 80066d6:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 80066d8:	687b      	ldr	r3, [r7, #4]
 80066da:	681b      	ldr	r3, [r3, #0]
 80066dc:	4a21      	ldr	r2, [pc, #132]	@ (8006764 <HAL_TIM_Base_Start_IT+0xbc>)
 80066de:	4293      	cmp	r3, r2
 80066e0:	d018      	beq.n	8006714 <HAL_TIM_Base_Start_IT+0x6c>
 80066e2:	687b      	ldr	r3, [r7, #4]
 80066e4:	681b      	ldr	r3, [r3, #0]
 80066e6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80066ea:	d013      	beq.n	8006714 <HAL_TIM_Base_Start_IT+0x6c>
 80066ec:	687b      	ldr	r3, [r7, #4]
 80066ee:	681b      	ldr	r3, [r3, #0]
 80066f0:	4a1d      	ldr	r2, [pc, #116]	@ (8006768 <HAL_TIM_Base_Start_IT+0xc0>)
 80066f2:	4293      	cmp	r3, r2
 80066f4:	d00e      	beq.n	8006714 <HAL_TIM_Base_Start_IT+0x6c>
 80066f6:	687b      	ldr	r3, [r7, #4]
 80066f8:	681b      	ldr	r3, [r3, #0]
 80066fa:	4a1c      	ldr	r2, [pc, #112]	@ (800676c <HAL_TIM_Base_Start_IT+0xc4>)
 80066fc:	4293      	cmp	r3, r2
 80066fe:	d009      	beq.n	8006714 <HAL_TIM_Base_Start_IT+0x6c>
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	681b      	ldr	r3, [r3, #0]
 8006704:	4a1a      	ldr	r2, [pc, #104]	@ (8006770 <HAL_TIM_Base_Start_IT+0xc8>)
 8006706:	4293      	cmp	r3, r2
 8006708:	d004      	beq.n	8006714 <HAL_TIM_Base_Start_IT+0x6c>
 800670a:	687b      	ldr	r3, [r7, #4]
 800670c:	681b      	ldr	r3, [r3, #0]
 800670e:	4a19      	ldr	r2, [pc, #100]	@ (8006774 <HAL_TIM_Base_Start_IT+0xcc>)
 8006710:	4293      	cmp	r3, r2
 8006712:	d115      	bne.n	8006740 <HAL_TIM_Base_Start_IT+0x98>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8006714:	687b      	ldr	r3, [r7, #4]
 8006716:	681b      	ldr	r3, [r3, #0]
 8006718:	689a      	ldr	r2, [r3, #8]
 800671a:	4b17      	ldr	r3, [pc, #92]	@ (8006778 <HAL_TIM_Base_Start_IT+0xd0>)
 800671c:	4013      	ands	r3, r2
 800671e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006720:	68fb      	ldr	r3, [r7, #12]
 8006722:	2b06      	cmp	r3, #6
 8006724:	d015      	beq.n	8006752 <HAL_TIM_Base_Start_IT+0xaa>
 8006726:	68fb      	ldr	r3, [r7, #12]
 8006728:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800672c:	d011      	beq.n	8006752 <HAL_TIM_Base_Start_IT+0xaa>
    {
      __HAL_TIM_ENABLE(htim);
 800672e:	687b      	ldr	r3, [r7, #4]
 8006730:	681b      	ldr	r3, [r3, #0]
 8006732:	681a      	ldr	r2, [r3, #0]
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f042 0201 	orr.w	r2, r2, #1
 800673c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 800673e:	e008      	b.n	8006752 <HAL_TIM_Base_Start_IT+0xaa>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8006740:	687b      	ldr	r3, [r7, #4]
 8006742:	681b      	ldr	r3, [r3, #0]
 8006744:	681a      	ldr	r2, [r3, #0]
 8006746:	687b      	ldr	r3, [r7, #4]
 8006748:	681b      	ldr	r3, [r3, #0]
 800674a:	f042 0201 	orr.w	r2, r2, #1
 800674e:	601a      	str	r2, [r3, #0]
 8006750:	e000      	b.n	8006754 <HAL_TIM_Base_Start_IT+0xac>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8006752:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8006754:	2300      	movs	r3, #0
}
 8006756:	4618      	mov	r0, r3
 8006758:	3714      	adds	r7, #20
 800675a:	46bd      	mov	sp, r7
 800675c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006760:	4770      	bx	lr
 8006762:	bf00      	nop
 8006764:	40012c00 	.word	0x40012c00
 8006768:	40000400 	.word	0x40000400
 800676c:	40000800 	.word	0x40000800
 8006770:	40013400 	.word	0x40013400
 8006774:	40014000 	.word	0x40014000
 8006778:	00010007 	.word	0x00010007

0800677c <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 800677c:	b580      	push	{r7, lr}
 800677e:	b082      	sub	sp, #8
 8006780:	af00      	add	r7, sp, #0
 8006782:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006784:	687b      	ldr	r3, [r7, #4]
 8006786:	2b00      	cmp	r3, #0
 8006788:	d101      	bne.n	800678e <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 800678a:	2301      	movs	r3, #1
 800678c:	e049      	b.n	8006822 <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 800678e:	687b      	ldr	r3, [r7, #4]
 8006790:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006794:	b2db      	uxtb	r3, r3
 8006796:	2b00      	cmp	r3, #0
 8006798:	d106      	bne.n	80067a8 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800679a:	687b      	ldr	r3, [r7, #4]
 800679c:	2200      	movs	r2, #0
 800679e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 80067a2:	6878      	ldr	r0, [r7, #4]
 80067a4:	f7fc f856 	bl	8002854 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 80067a8:	687b      	ldr	r3, [r7, #4]
 80067aa:	2202      	movs	r2, #2
 80067ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 80067b0:	687b      	ldr	r3, [r7, #4]
 80067b2:	681a      	ldr	r2, [r3, #0]
 80067b4:	687b      	ldr	r3, [r7, #4]
 80067b6:	3304      	adds	r3, #4
 80067b8:	4619      	mov	r1, r3
 80067ba:	4610      	mov	r0, r2
 80067bc:	f000 fb66 	bl	8006e8c <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 80067c0:	687b      	ldr	r3, [r7, #4]
 80067c2:	2201      	movs	r2, #1
 80067c4:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067c8:	687b      	ldr	r3, [r7, #4]
 80067ca:	2201      	movs	r2, #1
 80067cc:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 80067d0:	687b      	ldr	r3, [r7, #4]
 80067d2:	2201      	movs	r2, #1
 80067d4:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80067d8:	687b      	ldr	r3, [r7, #4]
 80067da:	2201      	movs	r2, #1
 80067dc:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80067e0:	687b      	ldr	r3, [r7, #4]
 80067e2:	2201      	movs	r2, #1
 80067e4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80067e8:	687b      	ldr	r3, [r7, #4]
 80067ea:	2201      	movs	r2, #1
 80067ec:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80067f0:	687b      	ldr	r3, [r7, #4]
 80067f2:	2201      	movs	r2, #1
 80067f4:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80067f8:	687b      	ldr	r3, [r7, #4]
 80067fa:	2201      	movs	r2, #1
 80067fc:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8006800:	687b      	ldr	r3, [r7, #4]
 8006802:	2201      	movs	r2, #1
 8006804:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8006808:	687b      	ldr	r3, [r7, #4]
 800680a:	2201      	movs	r2, #1
 800680c:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8006810:	687b      	ldr	r3, [r7, #4]
 8006812:	2201      	movs	r2, #1
 8006814:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006818:	687b      	ldr	r3, [r7, #4]
 800681a:	2201      	movs	r2, #1
 800681c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8006820:	2300      	movs	r3, #0
}
 8006822:	4618      	mov	r0, r3
 8006824:	3708      	adds	r7, #8
 8006826:	46bd      	mov	sp, r7
 8006828:	bd80      	pop	{r7, pc}

0800682a <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 800682a:	b580      	push	{r7, lr}
 800682c:	b086      	sub	sp, #24
 800682e:	af00      	add	r7, sp, #0
 8006830:	6078      	str	r0, [r7, #4]
 8006832:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8006834:	687b      	ldr	r3, [r7, #4]
 8006836:	2b00      	cmp	r3, #0
 8006838:	d101      	bne.n	800683e <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 800683a:	2301      	movs	r3, #1
 800683c:	e097      	b.n	800696e <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 800683e:	687b      	ldr	r3, [r7, #4]
 8006840:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8006844:	b2db      	uxtb	r3, r3
 8006846:	2b00      	cmp	r3, #0
 8006848:	d106      	bne.n	8006858 <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 800684a:	687b      	ldr	r3, [r7, #4]
 800684c:	2200      	movs	r2, #0
 800684e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8006852:	6878      	ldr	r0, [r7, #4]
 8006854:	f7fc f822 	bl	800289c <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8006858:	687b      	ldr	r3, [r7, #4]
 800685a:	2202      	movs	r2, #2
 800685c:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8006860:	687b      	ldr	r3, [r7, #4]
 8006862:	681b      	ldr	r3, [r3, #0]
 8006864:	689b      	ldr	r3, [r3, #8]
 8006866:	687a      	ldr	r2, [r7, #4]
 8006868:	6812      	ldr	r2, [r2, #0]
 800686a:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 800686e:	f023 0307 	bic.w	r3, r3, #7
 8006872:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	681a      	ldr	r2, [r3, #0]
 8006878:	687b      	ldr	r3, [r7, #4]
 800687a:	3304      	adds	r3, #4
 800687c:	4619      	mov	r1, r3
 800687e:	4610      	mov	r0, r2
 8006880:	f000 fb04 	bl	8006e8c <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8006884:	687b      	ldr	r3, [r7, #4]
 8006886:	681b      	ldr	r3, [r3, #0]
 8006888:	689b      	ldr	r3, [r3, #8]
 800688a:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 800688c:	687b      	ldr	r3, [r7, #4]
 800688e:	681b      	ldr	r3, [r3, #0]
 8006890:	699b      	ldr	r3, [r3, #24]
 8006892:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8006894:	687b      	ldr	r3, [r7, #4]
 8006896:	681b      	ldr	r3, [r3, #0]
 8006898:	6a1b      	ldr	r3, [r3, #32]
 800689a:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 800689c:	683b      	ldr	r3, [r7, #0]
 800689e:	681b      	ldr	r3, [r3, #0]
 80068a0:	697a      	ldr	r2, [r7, #20]
 80068a2:	4313      	orrs	r3, r2
 80068a4:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 80068a6:	693b      	ldr	r3, [r7, #16]
 80068a8:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 80068ac:	f023 0303 	bic.w	r3, r3, #3
 80068b0:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 80068b2:	683b      	ldr	r3, [r7, #0]
 80068b4:	689a      	ldr	r2, [r3, #8]
 80068b6:	683b      	ldr	r3, [r7, #0]
 80068b8:	699b      	ldr	r3, [r3, #24]
 80068ba:	021b      	lsls	r3, r3, #8
 80068bc:	4313      	orrs	r3, r2
 80068be:	693a      	ldr	r2, [r7, #16]
 80068c0:	4313      	orrs	r3, r2
 80068c2:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 80068c4:	693b      	ldr	r3, [r7, #16]
 80068c6:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 80068ca:	f023 030c 	bic.w	r3, r3, #12
 80068ce:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 80068d0:	693b      	ldr	r3, [r7, #16]
 80068d2:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 80068d6:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80068da:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 80068dc:	683b      	ldr	r3, [r7, #0]
 80068de:	68da      	ldr	r2, [r3, #12]
 80068e0:	683b      	ldr	r3, [r7, #0]
 80068e2:	69db      	ldr	r3, [r3, #28]
 80068e4:	021b      	lsls	r3, r3, #8
 80068e6:	4313      	orrs	r3, r2
 80068e8:	693a      	ldr	r2, [r7, #16]
 80068ea:	4313      	orrs	r3, r2
 80068ec:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 80068ee:	683b      	ldr	r3, [r7, #0]
 80068f0:	691b      	ldr	r3, [r3, #16]
 80068f2:	011a      	lsls	r2, r3, #4
 80068f4:	683b      	ldr	r3, [r7, #0]
 80068f6:	6a1b      	ldr	r3, [r3, #32]
 80068f8:	031b      	lsls	r3, r3, #12
 80068fa:	4313      	orrs	r3, r2
 80068fc:	693a      	ldr	r2, [r7, #16]
 80068fe:	4313      	orrs	r3, r2
 8006900:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8006902:	68fb      	ldr	r3, [r7, #12]
 8006904:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8006908:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 800690a:	68fb      	ldr	r3, [r7, #12]
 800690c:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8006910:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8006912:	683b      	ldr	r3, [r7, #0]
 8006914:	685a      	ldr	r2, [r3, #4]
 8006916:	683b      	ldr	r3, [r7, #0]
 8006918:	695b      	ldr	r3, [r3, #20]
 800691a:	011b      	lsls	r3, r3, #4
 800691c:	4313      	orrs	r3, r2
 800691e:	68fa      	ldr	r2, [r7, #12]
 8006920:	4313      	orrs	r3, r2
 8006922:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8006924:	687b      	ldr	r3, [r7, #4]
 8006926:	681b      	ldr	r3, [r3, #0]
 8006928:	697a      	ldr	r2, [r7, #20]
 800692a:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 800692c:	687b      	ldr	r3, [r7, #4]
 800692e:	681b      	ldr	r3, [r3, #0]
 8006930:	693a      	ldr	r2, [r7, #16]
 8006932:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8006934:	687b      	ldr	r3, [r7, #4]
 8006936:	681b      	ldr	r3, [r3, #0]
 8006938:	68fa      	ldr	r2, [r7, #12]
 800693a:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 800693c:	687b      	ldr	r3, [r7, #4]
 800693e:	2201      	movs	r2, #1
 8006940:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006944:	687b      	ldr	r3, [r7, #4]
 8006946:	2201      	movs	r2, #1
 8006948:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800694c:	687b      	ldr	r3, [r7, #4]
 800694e:	2201      	movs	r2, #1
 8006950:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8006954:	687b      	ldr	r3, [r7, #4]
 8006956:	2201      	movs	r2, #1
 8006958:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 800695c:	687b      	ldr	r3, [r7, #4]
 800695e:	2201      	movs	r2, #1
 8006960:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8006964:	687b      	ldr	r3, [r7, #4]
 8006966:	2201      	movs	r2, #1
 8006968:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 800696c:	2300      	movs	r3, #0
}
 800696e:	4618      	mov	r0, r3
 8006970:	3718      	adds	r7, #24
 8006972:	46bd      	mov	sp, r7
 8006974:	bd80      	pop	{r7, pc}

08006976 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8006976:	b580      	push	{r7, lr}
 8006978:	b084      	sub	sp, #16
 800697a:	af00      	add	r7, sp, #0
 800697c:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800697e:	687b      	ldr	r3, [r7, #4]
 8006980:	681b      	ldr	r3, [r3, #0]
 8006982:	68db      	ldr	r3, [r3, #12]
 8006984:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8006986:	687b      	ldr	r3, [r7, #4]
 8006988:	681b      	ldr	r3, [r3, #0]
 800698a:	691b      	ldr	r3, [r3, #16]
 800698c:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800698e:	68bb      	ldr	r3, [r7, #8]
 8006990:	f003 0302 	and.w	r3, r3, #2
 8006994:	2b00      	cmp	r3, #0
 8006996:	d020      	beq.n	80069da <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8006998:	68fb      	ldr	r3, [r7, #12]
 800699a:	f003 0302 	and.w	r3, r3, #2
 800699e:	2b00      	cmp	r3, #0
 80069a0:	d01b      	beq.n	80069da <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 80069a2:	687b      	ldr	r3, [r7, #4]
 80069a4:	681b      	ldr	r3, [r3, #0]
 80069a6:	f06f 0202 	mvn.w	r2, #2
 80069aa:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 80069ac:	687b      	ldr	r3, [r7, #4]
 80069ae:	2201      	movs	r2, #1
 80069b0:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 80069b2:	687b      	ldr	r3, [r7, #4]
 80069b4:	681b      	ldr	r3, [r3, #0]
 80069b6:	699b      	ldr	r3, [r3, #24]
 80069b8:	f003 0303 	and.w	r3, r3, #3
 80069bc:	2b00      	cmp	r3, #0
 80069be:	d003      	beq.n	80069c8 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 80069c0:	6878      	ldr	r0, [r7, #4]
 80069c2:	f000 fa45 	bl	8006e50 <HAL_TIM_IC_CaptureCallback>
 80069c6:	e005      	b.n	80069d4 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 80069c8:	6878      	ldr	r0, [r7, #4]
 80069ca:	f000 fa37 	bl	8006e3c <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 80069ce:	6878      	ldr	r0, [r7, #4]
 80069d0:	f000 fa48 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 80069d4:	687b      	ldr	r3, [r7, #4]
 80069d6:	2200      	movs	r2, #0
 80069d8:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 80069da:	68bb      	ldr	r3, [r7, #8]
 80069dc:	f003 0304 	and.w	r3, r3, #4
 80069e0:	2b00      	cmp	r3, #0
 80069e2:	d020      	beq.n	8006a26 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 80069e4:	68fb      	ldr	r3, [r7, #12]
 80069e6:	f003 0304 	and.w	r3, r3, #4
 80069ea:	2b00      	cmp	r3, #0
 80069ec:	d01b      	beq.n	8006a26 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 80069ee:	687b      	ldr	r3, [r7, #4]
 80069f0:	681b      	ldr	r3, [r3, #0]
 80069f2:	f06f 0204 	mvn.w	r2, #4
 80069f6:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	2202      	movs	r2, #2
 80069fc:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 80069fe:	687b      	ldr	r3, [r7, #4]
 8006a00:	681b      	ldr	r3, [r3, #0]
 8006a02:	699b      	ldr	r3, [r3, #24]
 8006a04:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006a08:	2b00      	cmp	r3, #0
 8006a0a:	d003      	beq.n	8006a14 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a0c:	6878      	ldr	r0, [r7, #4]
 8006a0e:	f000 fa1f 	bl	8006e50 <HAL_TIM_IC_CaptureCallback>
 8006a12:	e005      	b.n	8006a20 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a14:	6878      	ldr	r0, [r7, #4]
 8006a16:	f000 fa11 	bl	8006e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a1a:	6878      	ldr	r0, [r7, #4]
 8006a1c:	f000 fa22 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a20:	687b      	ldr	r3, [r7, #4]
 8006a22:	2200      	movs	r2, #0
 8006a24:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8006a26:	68bb      	ldr	r3, [r7, #8]
 8006a28:	f003 0308 	and.w	r3, r3, #8
 8006a2c:	2b00      	cmp	r3, #0
 8006a2e:	d020      	beq.n	8006a72 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8006a30:	68fb      	ldr	r3, [r7, #12]
 8006a32:	f003 0308 	and.w	r3, r3, #8
 8006a36:	2b00      	cmp	r3, #0
 8006a38:	d01b      	beq.n	8006a72 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8006a3a:	687b      	ldr	r3, [r7, #4]
 8006a3c:	681b      	ldr	r3, [r3, #0]
 8006a3e:	f06f 0208 	mvn.w	r2, #8
 8006a42:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8006a44:	687b      	ldr	r3, [r7, #4]
 8006a46:	2204      	movs	r2, #4
 8006a48:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8006a4a:	687b      	ldr	r3, [r7, #4]
 8006a4c:	681b      	ldr	r3, [r3, #0]
 8006a4e:	69db      	ldr	r3, [r3, #28]
 8006a50:	f003 0303 	and.w	r3, r3, #3
 8006a54:	2b00      	cmp	r3, #0
 8006a56:	d003      	beq.n	8006a60 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f000 f9f9 	bl	8006e50 <HAL_TIM_IC_CaptureCallback>
 8006a5e:	e005      	b.n	8006a6c <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006a60:	6878      	ldr	r0, [r7, #4]
 8006a62:	f000 f9eb 	bl	8006e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006a66:	6878      	ldr	r0, [r7, #4]
 8006a68:	f000 f9fc 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006a6c:	687b      	ldr	r3, [r7, #4]
 8006a6e:	2200      	movs	r2, #0
 8006a70:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8006a72:	68bb      	ldr	r3, [r7, #8]
 8006a74:	f003 0310 	and.w	r3, r3, #16
 8006a78:	2b00      	cmp	r3, #0
 8006a7a:	d020      	beq.n	8006abe <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8006a7c:	68fb      	ldr	r3, [r7, #12]
 8006a7e:	f003 0310 	and.w	r3, r3, #16
 8006a82:	2b00      	cmp	r3, #0
 8006a84:	d01b      	beq.n	8006abe <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8006a86:	687b      	ldr	r3, [r7, #4]
 8006a88:	681b      	ldr	r3, [r3, #0]
 8006a8a:	f06f 0210 	mvn.w	r2, #16
 8006a8e:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8006a90:	687b      	ldr	r3, [r7, #4]
 8006a92:	2208      	movs	r2, #8
 8006a94:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8006a96:	687b      	ldr	r3, [r7, #4]
 8006a98:	681b      	ldr	r3, [r3, #0]
 8006a9a:	69db      	ldr	r3, [r3, #28]
 8006a9c:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8006aa0:	2b00      	cmp	r3, #0
 8006aa2:	d003      	beq.n	8006aac <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8006aa4:	6878      	ldr	r0, [r7, #4]
 8006aa6:	f000 f9d3 	bl	8006e50 <HAL_TIM_IC_CaptureCallback>
 8006aaa:	e005      	b.n	8006ab8 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8006aac:	6878      	ldr	r0, [r7, #4]
 8006aae:	f000 f9c5 	bl	8006e3c <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8006ab2:	6878      	ldr	r0, [r7, #4]
 8006ab4:	f000 f9d6 	bl	8006e64 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8006ab8:	687b      	ldr	r3, [r7, #4]
 8006aba:	2200      	movs	r2, #0
 8006abc:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8006abe:	68bb      	ldr	r3, [r7, #8]
 8006ac0:	f003 0301 	and.w	r3, r3, #1
 8006ac4:	2b00      	cmp	r3, #0
 8006ac6:	d00c      	beq.n	8006ae2 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8006ac8:	68fb      	ldr	r3, [r7, #12]
 8006aca:	f003 0301 	and.w	r3, r3, #1
 8006ace:	2b00      	cmp	r3, #0
 8006ad0:	d007      	beq.n	8006ae2 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8006ad2:	687b      	ldr	r3, [r7, #4]
 8006ad4:	681b      	ldr	r3, [r3, #0]
 8006ad6:	f06f 0201 	mvn.w	r2, #1
 8006ada:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8006adc:	6878      	ldr	r0, [r7, #4]
 8006ade:	f7fa fd93 	bl	8001608 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006ae2:	68bb      	ldr	r3, [r7, #8]
 8006ae4:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006ae8:	2b00      	cmp	r3, #0
 8006aea:	d104      	bne.n	8006af6 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 8006aec:	68bb      	ldr	r3, [r7, #8]
 8006aee:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 8006af2:	2b00      	cmp	r3, #0
 8006af4:	d00c      	beq.n	8006b10 <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006af6:	68fb      	ldr	r3, [r7, #12]
 8006af8:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006afc:	2b00      	cmp	r3, #0
 8006afe:	d007      	beq.n	8006b10 <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 8006b00:	687b      	ldr	r3, [r7, #4]
 8006b02:	681b      	ldr	r3, [r3, #0]
 8006b04:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 8006b08:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8006b0a:	6878      	ldr	r0, [r7, #4]
 8006b0c:	f000 fe68 	bl	80077e0 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 8006b10:	68bb      	ldr	r3, [r7, #8]
 8006b12:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8006b16:	2b00      	cmp	r3, #0
 8006b18:	d00c      	beq.n	8006b34 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8006b1a:	68fb      	ldr	r3, [r7, #12]
 8006b1c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8006b20:	2b00      	cmp	r3, #0
 8006b22:	d007      	beq.n	8006b34 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 8006b24:	687b      	ldr	r3, [r7, #4]
 8006b26:	681b      	ldr	r3, [r3, #0]
 8006b28:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 8006b2c:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 8006b2e:	6878      	ldr	r0, [r7, #4]
 8006b30:	f000 fe60 	bl	80077f4 <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8006b34:	68bb      	ldr	r3, [r7, #8]
 8006b36:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b3a:	2b00      	cmp	r3, #0
 8006b3c:	d00c      	beq.n	8006b58 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8006b3e:	68fb      	ldr	r3, [r7, #12]
 8006b40:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8006b44:	2b00      	cmp	r3, #0
 8006b46:	d007      	beq.n	8006b58 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	681b      	ldr	r3, [r3, #0]
 8006b4c:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8006b50:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8006b52:	6878      	ldr	r0, [r7, #4]
 8006b54:	f000 f990 	bl	8006e78 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8006b58:	68bb      	ldr	r3, [r7, #8]
 8006b5a:	f003 0320 	and.w	r3, r3, #32
 8006b5e:	2b00      	cmp	r3, #0
 8006b60:	d00c      	beq.n	8006b7c <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8006b62:	68fb      	ldr	r3, [r7, #12]
 8006b64:	f003 0320 	and.w	r3, r3, #32
 8006b68:	2b00      	cmp	r3, #0
 8006b6a:	d007      	beq.n	8006b7c <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8006b6c:	687b      	ldr	r3, [r7, #4]
 8006b6e:	681b      	ldr	r3, [r3, #0]
 8006b70:	f06f 0220 	mvn.w	r2, #32
 8006b74:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8006b76:	6878      	ldr	r0, [r7, #4]
 8006b78:	f000 fe28 	bl	80077cc <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 8006b7c:	68bb      	ldr	r3, [r7, #8]
 8006b7e:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b82:	2b00      	cmp	r3, #0
 8006b84:	d00c      	beq.n	8006ba0 <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 8006b86:	68fb      	ldr	r3, [r7, #12]
 8006b88:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8006b8c:	2b00      	cmp	r3, #0
 8006b8e:	d007      	beq.n	8006ba0 <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 8006b90:	687b      	ldr	r3, [r7, #4]
 8006b92:	681b      	ldr	r3, [r3, #0]
 8006b94:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 8006b98:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 8006b9a:	6878      	ldr	r0, [r7, #4]
 8006b9c:	f000 fe34 	bl	8007808 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 8006ba0:	68bb      	ldr	r3, [r7, #8]
 8006ba2:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006ba6:	2b00      	cmp	r3, #0
 8006ba8:	d00c      	beq.n	8006bc4 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 8006baa:	68fb      	ldr	r3, [r7, #12]
 8006bac:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 8006bb0:	2b00      	cmp	r3, #0
 8006bb2:	d007      	beq.n	8006bc4 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 8006bb4:	687b      	ldr	r3, [r7, #4]
 8006bb6:	681b      	ldr	r3, [r3, #0]
 8006bb8:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 8006bbc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 8006bbe:	6878      	ldr	r0, [r7, #4]
 8006bc0:	f000 fe2c 	bl	800781c <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 8006bc4:	68bb      	ldr	r3, [r7, #8]
 8006bc6:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bca:	2b00      	cmp	r3, #0
 8006bcc:	d00c      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 8006bce:	68fb      	ldr	r3, [r7, #12]
 8006bd0:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8006bd4:	2b00      	cmp	r3, #0
 8006bd6:	d007      	beq.n	8006be8 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 8006bd8:	687b      	ldr	r3, [r7, #4]
 8006bda:	681b      	ldr	r3, [r3, #0]
 8006bdc:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 8006be0:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 8006be2:	6878      	ldr	r0, [r7, #4]
 8006be4:	f000 fe24 	bl	8007830 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 8006be8:	68bb      	ldr	r3, [r7, #8]
 8006bea:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bee:	2b00      	cmp	r3, #0
 8006bf0:	d00c      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 8006bf2:	68fb      	ldr	r3, [r7, #12]
 8006bf4:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006bf8:	2b00      	cmp	r3, #0
 8006bfa:	d007      	beq.n	8006c0c <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 8006bfc:	687b      	ldr	r3, [r7, #4]
 8006bfe:	681b      	ldr	r3, [r3, #0]
 8006c00:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 8006c04:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 8006c06:	6878      	ldr	r0, [r7, #4]
 8006c08:	f000 fe1c 	bl	8007844 <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8006c0c:	bf00      	nop
 8006c0e:	3710      	adds	r7, #16
 8006c10:	46bd      	mov	sp, r7
 8006c12:	bd80      	pop	{r7, pc}

08006c14 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 8006c14:	b580      	push	{r7, lr}
 8006c16:	b086      	sub	sp, #24
 8006c18:	af00      	add	r7, sp, #0
 8006c1a:	60f8      	str	r0, [r7, #12]
 8006c1c:	60b9      	str	r1, [r7, #8]
 8006c1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006c20:	2300      	movs	r3, #0
 8006c22:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 8006c24:	68fb      	ldr	r3, [r7, #12]
 8006c26:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8006c2a:	2b01      	cmp	r3, #1
 8006c2c:	d101      	bne.n	8006c32 <HAL_TIM_PWM_ConfigChannel+0x1e>
 8006c2e:	2302      	movs	r3, #2
 8006c30:	e0ff      	b.n	8006e32 <HAL_TIM_PWM_ConfigChannel+0x21e>
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	2201      	movs	r2, #1
 8006c36:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 8006c3a:	687b      	ldr	r3, [r7, #4]
 8006c3c:	2b14      	cmp	r3, #20
 8006c3e:	f200 80f0 	bhi.w	8006e22 <HAL_TIM_PWM_ConfigChannel+0x20e>
 8006c42:	a201      	add	r2, pc, #4	@ (adr r2, 8006c48 <HAL_TIM_PWM_ConfigChannel+0x34>)
 8006c44:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8006c48:	08006c9d 	.word	0x08006c9d
 8006c4c:	08006e23 	.word	0x08006e23
 8006c50:	08006e23 	.word	0x08006e23
 8006c54:	08006e23 	.word	0x08006e23
 8006c58:	08006cdd 	.word	0x08006cdd
 8006c5c:	08006e23 	.word	0x08006e23
 8006c60:	08006e23 	.word	0x08006e23
 8006c64:	08006e23 	.word	0x08006e23
 8006c68:	08006d1f 	.word	0x08006d1f
 8006c6c:	08006e23 	.word	0x08006e23
 8006c70:	08006e23 	.word	0x08006e23
 8006c74:	08006e23 	.word	0x08006e23
 8006c78:	08006d5f 	.word	0x08006d5f
 8006c7c:	08006e23 	.word	0x08006e23
 8006c80:	08006e23 	.word	0x08006e23
 8006c84:	08006e23 	.word	0x08006e23
 8006c88:	08006da1 	.word	0x08006da1
 8006c8c:	08006e23 	.word	0x08006e23
 8006c90:	08006e23 	.word	0x08006e23
 8006c94:	08006e23 	.word	0x08006e23
 8006c98:	08006de1 	.word	0x08006de1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 8006c9c:	68fb      	ldr	r3, [r7, #12]
 8006c9e:	681b      	ldr	r3, [r3, #0]
 8006ca0:	68b9      	ldr	r1, [r7, #8]
 8006ca2:	4618      	mov	r0, r3
 8006ca4:	f000 f98e 	bl	8006fc4 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	699a      	ldr	r2, [r3, #24]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f042 0208 	orr.w	r2, r2, #8
 8006cb6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	681b      	ldr	r3, [r3, #0]
 8006cbc:	699a      	ldr	r2, [r3, #24]
 8006cbe:	68fb      	ldr	r3, [r7, #12]
 8006cc0:	681b      	ldr	r3, [r3, #0]
 8006cc2:	f022 0204 	bic.w	r2, r2, #4
 8006cc6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 8006cc8:	68fb      	ldr	r3, [r7, #12]
 8006cca:	681b      	ldr	r3, [r3, #0]
 8006ccc:	6999      	ldr	r1, [r3, #24]
 8006cce:	68bb      	ldr	r3, [r7, #8]
 8006cd0:	691a      	ldr	r2, [r3, #16]
 8006cd2:	68fb      	ldr	r3, [r7, #12]
 8006cd4:	681b      	ldr	r3, [r3, #0]
 8006cd6:	430a      	orrs	r2, r1
 8006cd8:	619a      	str	r2, [r3, #24]
      break;
 8006cda:	e0a5      	b.n	8006e28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 8006cdc:	68fb      	ldr	r3, [r7, #12]
 8006cde:	681b      	ldr	r3, [r3, #0]
 8006ce0:	68b9      	ldr	r1, [r7, #8]
 8006ce2:	4618      	mov	r0, r3
 8006ce4:	f000 f9fe 	bl	80070e4 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 8006ce8:	68fb      	ldr	r3, [r7, #12]
 8006cea:	681b      	ldr	r3, [r3, #0]
 8006cec:	699a      	ldr	r2, [r3, #24]
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006cf6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 8006cf8:	68fb      	ldr	r3, [r7, #12]
 8006cfa:	681b      	ldr	r3, [r3, #0]
 8006cfc:	699a      	ldr	r2, [r3, #24]
 8006cfe:	68fb      	ldr	r3, [r7, #12]
 8006d00:	681b      	ldr	r3, [r3, #0]
 8006d02:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d06:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 8006d08:	68fb      	ldr	r3, [r7, #12]
 8006d0a:	681b      	ldr	r3, [r3, #0]
 8006d0c:	6999      	ldr	r1, [r3, #24]
 8006d0e:	68bb      	ldr	r3, [r7, #8]
 8006d10:	691b      	ldr	r3, [r3, #16]
 8006d12:	021a      	lsls	r2, r3, #8
 8006d14:	68fb      	ldr	r3, [r7, #12]
 8006d16:	681b      	ldr	r3, [r3, #0]
 8006d18:	430a      	orrs	r2, r1
 8006d1a:	619a      	str	r2, [r3, #24]
      break;
 8006d1c:	e084      	b.n	8006e28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 8006d1e:	68fb      	ldr	r3, [r7, #12]
 8006d20:	681b      	ldr	r3, [r3, #0]
 8006d22:	68b9      	ldr	r1, [r7, #8]
 8006d24:	4618      	mov	r0, r3
 8006d26:	f000 fa67 	bl	80071f8 <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 8006d2a:	68fb      	ldr	r3, [r7, #12]
 8006d2c:	681b      	ldr	r3, [r3, #0]
 8006d2e:	69da      	ldr	r2, [r3, #28]
 8006d30:	68fb      	ldr	r3, [r7, #12]
 8006d32:	681b      	ldr	r3, [r3, #0]
 8006d34:	f042 0208 	orr.w	r2, r2, #8
 8006d38:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 8006d3a:	68fb      	ldr	r3, [r7, #12]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	69da      	ldr	r2, [r3, #28]
 8006d40:	68fb      	ldr	r3, [r7, #12]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f022 0204 	bic.w	r2, r2, #4
 8006d48:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 8006d4a:	68fb      	ldr	r3, [r7, #12]
 8006d4c:	681b      	ldr	r3, [r3, #0]
 8006d4e:	69d9      	ldr	r1, [r3, #28]
 8006d50:	68bb      	ldr	r3, [r7, #8]
 8006d52:	691a      	ldr	r2, [r3, #16]
 8006d54:	68fb      	ldr	r3, [r7, #12]
 8006d56:	681b      	ldr	r3, [r3, #0]
 8006d58:	430a      	orrs	r2, r1
 8006d5a:	61da      	str	r2, [r3, #28]
      break;
 8006d5c:	e064      	b.n	8006e28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 8006d5e:	68fb      	ldr	r3, [r7, #12]
 8006d60:	681b      	ldr	r3, [r3, #0]
 8006d62:	68b9      	ldr	r1, [r7, #8]
 8006d64:	4618      	mov	r0, r3
 8006d66:	f000 facf 	bl	8007308 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 8006d6a:	68fb      	ldr	r3, [r7, #12]
 8006d6c:	681b      	ldr	r3, [r3, #0]
 8006d6e:	69da      	ldr	r2, [r3, #28]
 8006d70:	68fb      	ldr	r3, [r7, #12]
 8006d72:	681b      	ldr	r3, [r3, #0]
 8006d74:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006d78:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 8006d7a:	68fb      	ldr	r3, [r7, #12]
 8006d7c:	681b      	ldr	r3, [r3, #0]
 8006d7e:	69da      	ldr	r2, [r3, #28]
 8006d80:	68fb      	ldr	r3, [r7, #12]
 8006d82:	681b      	ldr	r3, [r3, #0]
 8006d84:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006d88:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 8006d8a:	68fb      	ldr	r3, [r7, #12]
 8006d8c:	681b      	ldr	r3, [r3, #0]
 8006d8e:	69d9      	ldr	r1, [r3, #28]
 8006d90:	68bb      	ldr	r3, [r7, #8]
 8006d92:	691b      	ldr	r3, [r3, #16]
 8006d94:	021a      	lsls	r2, r3, #8
 8006d96:	68fb      	ldr	r3, [r7, #12]
 8006d98:	681b      	ldr	r3, [r3, #0]
 8006d9a:	430a      	orrs	r2, r1
 8006d9c:	61da      	str	r2, [r3, #28]
      break;
 8006d9e:	e043      	b.n	8006e28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 8006da0:	68fb      	ldr	r3, [r7, #12]
 8006da2:	681b      	ldr	r3, [r3, #0]
 8006da4:	68b9      	ldr	r1, [r7, #8]
 8006da6:	4618      	mov	r0, r3
 8006da8:	f000 fb38 	bl	800741c <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 8006dac:	68fb      	ldr	r3, [r7, #12]
 8006dae:	681b      	ldr	r3, [r3, #0]
 8006db0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006db2:	68fb      	ldr	r3, [r7, #12]
 8006db4:	681b      	ldr	r3, [r3, #0]
 8006db6:	f042 0208 	orr.w	r2, r2, #8
 8006dba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 8006dbc:	68fb      	ldr	r3, [r7, #12]
 8006dbe:	681b      	ldr	r3, [r3, #0]
 8006dc0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006dc2:	68fb      	ldr	r3, [r7, #12]
 8006dc4:	681b      	ldr	r3, [r3, #0]
 8006dc6:	f022 0204 	bic.w	r2, r2, #4
 8006dca:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 8006dcc:	68fb      	ldr	r3, [r7, #12]
 8006dce:	681b      	ldr	r3, [r3, #0]
 8006dd0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006dd2:	68bb      	ldr	r3, [r7, #8]
 8006dd4:	691a      	ldr	r2, [r3, #16]
 8006dd6:	68fb      	ldr	r3, [r7, #12]
 8006dd8:	681b      	ldr	r3, [r3, #0]
 8006dda:	430a      	orrs	r2, r1
 8006ddc:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006dde:	e023      	b.n	8006e28 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 8006de0:	68fb      	ldr	r3, [r7, #12]
 8006de2:	681b      	ldr	r3, [r3, #0]
 8006de4:	68b9      	ldr	r1, [r7, #8]
 8006de6:	4618      	mov	r0, r3
 8006de8:	f000 fb7c 	bl	80074e4 <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 8006dec:	68fb      	ldr	r3, [r7, #12]
 8006dee:	681b      	ldr	r3, [r3, #0]
 8006df0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006df2:	68fb      	ldr	r3, [r7, #12]
 8006df4:	681b      	ldr	r3, [r3, #0]
 8006df6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8006dfa:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 8006dfc:	68fb      	ldr	r3, [r7, #12]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 8006e02:	68fb      	ldr	r3, [r7, #12]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 8006e0a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 8006e0c:	68fb      	ldr	r3, [r7, #12]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 8006e12:	68bb      	ldr	r3, [r7, #8]
 8006e14:	691b      	ldr	r3, [r3, #16]
 8006e16:	021a      	lsls	r2, r3, #8
 8006e18:	68fb      	ldr	r3, [r7, #12]
 8006e1a:	681b      	ldr	r3, [r3, #0]
 8006e1c:	430a      	orrs	r2, r1
 8006e1e:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 8006e20:	e002      	b.n	8006e28 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 8006e22:	2301      	movs	r3, #1
 8006e24:	75fb      	strb	r3, [r7, #23]
      break;
 8006e26:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 8006e28:	68fb      	ldr	r3, [r7, #12]
 8006e2a:	2200      	movs	r2, #0
 8006e2c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8006e30:	7dfb      	ldrb	r3, [r7, #23]
}
 8006e32:	4618      	mov	r0, r3
 8006e34:	3718      	adds	r7, #24
 8006e36:	46bd      	mov	sp, r7
 8006e38:	bd80      	pop	{r7, pc}
 8006e3a:	bf00      	nop

08006e3c <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8006e3c:	b480      	push	{r7}
 8006e3e:	b083      	sub	sp, #12
 8006e40:	af00      	add	r7, sp, #0
 8006e42:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8006e44:	bf00      	nop
 8006e46:	370c      	adds	r7, #12
 8006e48:	46bd      	mov	sp, r7
 8006e4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e4e:	4770      	bx	lr

08006e50 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8006e50:	b480      	push	{r7}
 8006e52:	b083      	sub	sp, #12
 8006e54:	af00      	add	r7, sp, #0
 8006e56:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8006e58:	bf00      	nop
 8006e5a:	370c      	adds	r7, #12
 8006e5c:	46bd      	mov	sp, r7
 8006e5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e62:	4770      	bx	lr

08006e64 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8006e64:	b480      	push	{r7}
 8006e66:	b083      	sub	sp, #12
 8006e68:	af00      	add	r7, sp, #0
 8006e6a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8006e6c:	bf00      	nop
 8006e6e:	370c      	adds	r7, #12
 8006e70:	46bd      	mov	sp, r7
 8006e72:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e76:	4770      	bx	lr

08006e78 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8006e78:	b480      	push	{r7}
 8006e7a:	b083      	sub	sp, #12
 8006e7c:	af00      	add	r7, sp, #0
 8006e7e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8006e80:	bf00      	nop
 8006e82:	370c      	adds	r7, #12
 8006e84:	46bd      	mov	sp, r7
 8006e86:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006e8a:	4770      	bx	lr

08006e8c <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8006e8c:	b480      	push	{r7}
 8006e8e:	b085      	sub	sp, #20
 8006e90:	af00      	add	r7, sp, #0
 8006e92:	6078      	str	r0, [r7, #4]
 8006e94:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8006e96:	687b      	ldr	r3, [r7, #4]
 8006e98:	681b      	ldr	r3, [r3, #0]
 8006e9a:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8006e9c:	687b      	ldr	r3, [r7, #4]
 8006e9e:	4a42      	ldr	r2, [pc, #264]	@ (8006fa8 <TIM_Base_SetConfig+0x11c>)
 8006ea0:	4293      	cmp	r3, r2
 8006ea2:	d00f      	beq.n	8006ec4 <TIM_Base_SetConfig+0x38>
 8006ea4:	687b      	ldr	r3, [r7, #4]
 8006ea6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006eaa:	d00b      	beq.n	8006ec4 <TIM_Base_SetConfig+0x38>
 8006eac:	687b      	ldr	r3, [r7, #4]
 8006eae:	4a3f      	ldr	r2, [pc, #252]	@ (8006fac <TIM_Base_SetConfig+0x120>)
 8006eb0:	4293      	cmp	r3, r2
 8006eb2:	d007      	beq.n	8006ec4 <TIM_Base_SetConfig+0x38>
 8006eb4:	687b      	ldr	r3, [r7, #4]
 8006eb6:	4a3e      	ldr	r2, [pc, #248]	@ (8006fb0 <TIM_Base_SetConfig+0x124>)
 8006eb8:	4293      	cmp	r3, r2
 8006eba:	d003      	beq.n	8006ec4 <TIM_Base_SetConfig+0x38>
 8006ebc:	687b      	ldr	r3, [r7, #4]
 8006ebe:	4a3d      	ldr	r2, [pc, #244]	@ (8006fb4 <TIM_Base_SetConfig+0x128>)
 8006ec0:	4293      	cmp	r3, r2
 8006ec2:	d108      	bne.n	8006ed6 <TIM_Base_SetConfig+0x4a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8006ec4:	68fb      	ldr	r3, [r7, #12]
 8006ec6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006eca:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8006ecc:	683b      	ldr	r3, [r7, #0]
 8006ece:	685b      	ldr	r3, [r3, #4]
 8006ed0:	68fa      	ldr	r2, [r7, #12]
 8006ed2:	4313      	orrs	r3, r2
 8006ed4:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8006ed6:	687b      	ldr	r3, [r7, #4]
 8006ed8:	4a33      	ldr	r2, [pc, #204]	@ (8006fa8 <TIM_Base_SetConfig+0x11c>)
 8006eda:	4293      	cmp	r3, r2
 8006edc:	d01b      	beq.n	8006f16 <TIM_Base_SetConfig+0x8a>
 8006ede:	687b      	ldr	r3, [r7, #4]
 8006ee0:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8006ee4:	d017      	beq.n	8006f16 <TIM_Base_SetConfig+0x8a>
 8006ee6:	687b      	ldr	r3, [r7, #4]
 8006ee8:	4a30      	ldr	r2, [pc, #192]	@ (8006fac <TIM_Base_SetConfig+0x120>)
 8006eea:	4293      	cmp	r3, r2
 8006eec:	d013      	beq.n	8006f16 <TIM_Base_SetConfig+0x8a>
 8006eee:	687b      	ldr	r3, [r7, #4]
 8006ef0:	4a2f      	ldr	r2, [pc, #188]	@ (8006fb0 <TIM_Base_SetConfig+0x124>)
 8006ef2:	4293      	cmp	r3, r2
 8006ef4:	d00f      	beq.n	8006f16 <TIM_Base_SetConfig+0x8a>
 8006ef6:	687b      	ldr	r3, [r7, #4]
 8006ef8:	4a2e      	ldr	r2, [pc, #184]	@ (8006fb4 <TIM_Base_SetConfig+0x128>)
 8006efa:	4293      	cmp	r3, r2
 8006efc:	d00b      	beq.n	8006f16 <TIM_Base_SetConfig+0x8a>
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	4a2d      	ldr	r2, [pc, #180]	@ (8006fb8 <TIM_Base_SetConfig+0x12c>)
 8006f02:	4293      	cmp	r3, r2
 8006f04:	d007      	beq.n	8006f16 <TIM_Base_SetConfig+0x8a>
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	4a2c      	ldr	r2, [pc, #176]	@ (8006fbc <TIM_Base_SetConfig+0x130>)
 8006f0a:	4293      	cmp	r3, r2
 8006f0c:	d003      	beq.n	8006f16 <TIM_Base_SetConfig+0x8a>
 8006f0e:	687b      	ldr	r3, [r7, #4]
 8006f10:	4a2b      	ldr	r2, [pc, #172]	@ (8006fc0 <TIM_Base_SetConfig+0x134>)
 8006f12:	4293      	cmp	r3, r2
 8006f14:	d108      	bne.n	8006f28 <TIM_Base_SetConfig+0x9c>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8006f16:	68fb      	ldr	r3, [r7, #12]
 8006f18:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8006f1c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8006f1e:	683b      	ldr	r3, [r7, #0]
 8006f20:	68db      	ldr	r3, [r3, #12]
 8006f22:	68fa      	ldr	r2, [r7, #12]
 8006f24:	4313      	orrs	r3, r2
 8006f26:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8006f28:	68fb      	ldr	r3, [r7, #12]
 8006f2a:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 8006f2e:	683b      	ldr	r3, [r7, #0]
 8006f30:	695b      	ldr	r3, [r3, #20]
 8006f32:	4313      	orrs	r3, r2
 8006f34:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8006f36:	687b      	ldr	r3, [r7, #4]
 8006f38:	68fa      	ldr	r2, [r7, #12]
 8006f3a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8006f3c:	683b      	ldr	r3, [r7, #0]
 8006f3e:	689a      	ldr	r2, [r3, #8]
 8006f40:	687b      	ldr	r3, [r7, #4]
 8006f42:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8006f44:	683b      	ldr	r3, [r7, #0]
 8006f46:	681a      	ldr	r2, [r3, #0]
 8006f48:	687b      	ldr	r3, [r7, #4]
 8006f4a:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	4a16      	ldr	r2, [pc, #88]	@ (8006fa8 <TIM_Base_SetConfig+0x11c>)
 8006f50:	4293      	cmp	r3, r2
 8006f52:	d00f      	beq.n	8006f74 <TIM_Base_SetConfig+0xe8>
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	4a17      	ldr	r2, [pc, #92]	@ (8006fb4 <TIM_Base_SetConfig+0x128>)
 8006f58:	4293      	cmp	r3, r2
 8006f5a:	d00b      	beq.n	8006f74 <TIM_Base_SetConfig+0xe8>
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	4a16      	ldr	r2, [pc, #88]	@ (8006fb8 <TIM_Base_SetConfig+0x12c>)
 8006f60:	4293      	cmp	r3, r2
 8006f62:	d007      	beq.n	8006f74 <TIM_Base_SetConfig+0xe8>
 8006f64:	687b      	ldr	r3, [r7, #4]
 8006f66:	4a15      	ldr	r2, [pc, #84]	@ (8006fbc <TIM_Base_SetConfig+0x130>)
 8006f68:	4293      	cmp	r3, r2
 8006f6a:	d003      	beq.n	8006f74 <TIM_Base_SetConfig+0xe8>
 8006f6c:	687b      	ldr	r3, [r7, #4]
 8006f6e:	4a14      	ldr	r2, [pc, #80]	@ (8006fc0 <TIM_Base_SetConfig+0x134>)
 8006f70:	4293      	cmp	r3, r2
 8006f72:	d103      	bne.n	8006f7c <TIM_Base_SetConfig+0xf0>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8006f74:	683b      	ldr	r3, [r7, #0]
 8006f76:	691a      	ldr	r2, [r3, #16]
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8006f7c:	687b      	ldr	r3, [r7, #4]
 8006f7e:	2201      	movs	r2, #1
 8006f80:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	691b      	ldr	r3, [r3, #16]
 8006f86:	f003 0301 	and.w	r3, r3, #1
 8006f8a:	2b01      	cmp	r3, #1
 8006f8c:	d105      	bne.n	8006f9a <TIM_Base_SetConfig+0x10e>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 8006f8e:	687b      	ldr	r3, [r7, #4]
 8006f90:	691b      	ldr	r3, [r3, #16]
 8006f92:	f023 0201 	bic.w	r2, r3, #1
 8006f96:	687b      	ldr	r3, [r7, #4]
 8006f98:	611a      	str	r2, [r3, #16]
  }
}
 8006f9a:	bf00      	nop
 8006f9c:	3714      	adds	r7, #20
 8006f9e:	46bd      	mov	sp, r7
 8006fa0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006fa4:	4770      	bx	lr
 8006fa6:	bf00      	nop
 8006fa8:	40012c00 	.word	0x40012c00
 8006fac:	40000400 	.word	0x40000400
 8006fb0:	40000800 	.word	0x40000800
 8006fb4:	40013400 	.word	0x40013400
 8006fb8:	40014000 	.word	0x40014000
 8006fbc:	40014400 	.word	0x40014400
 8006fc0:	40014800 	.word	0x40014800

08006fc4 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8006fc4:	b480      	push	{r7}
 8006fc6:	b087      	sub	sp, #28
 8006fc8:	af00      	add	r7, sp, #0
 8006fca:	6078      	str	r0, [r7, #4]
 8006fcc:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8006fce:	687b      	ldr	r3, [r7, #4]
 8006fd0:	6a1b      	ldr	r3, [r3, #32]
 8006fd2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 8006fd4:	687b      	ldr	r3, [r7, #4]
 8006fd6:	6a1b      	ldr	r3, [r3, #32]
 8006fd8:	f023 0201 	bic.w	r2, r3, #1
 8006fdc:	687b      	ldr	r3, [r7, #4]
 8006fde:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8006fe0:	687b      	ldr	r3, [r7, #4]
 8006fe2:	685b      	ldr	r3, [r3, #4]
 8006fe4:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8006fe6:	687b      	ldr	r3, [r7, #4]
 8006fe8:	699b      	ldr	r3, [r3, #24]
 8006fea:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 8006fec:	68fb      	ldr	r3, [r7, #12]
 8006fee:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8006ff2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006ff6:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 8006ff8:	68fb      	ldr	r3, [r7, #12]
 8006ffa:	f023 0303 	bic.w	r3, r3, #3
 8006ffe:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007000:	683b      	ldr	r3, [r7, #0]
 8007002:	681b      	ldr	r3, [r3, #0]
 8007004:	68fa      	ldr	r2, [r7, #12]
 8007006:	4313      	orrs	r3, r2
 8007008:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800700a:	697b      	ldr	r3, [r7, #20]
 800700c:	f023 0302 	bic.w	r3, r3, #2
 8007010:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 8007012:	683b      	ldr	r3, [r7, #0]
 8007014:	689b      	ldr	r3, [r3, #8]
 8007016:	697a      	ldr	r2, [r7, #20]
 8007018:	4313      	orrs	r3, r2
 800701a:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800701c:	687b      	ldr	r3, [r7, #4]
 800701e:	4a2c      	ldr	r2, [pc, #176]	@ (80070d0 <TIM_OC1_SetConfig+0x10c>)
 8007020:	4293      	cmp	r3, r2
 8007022:	d00f      	beq.n	8007044 <TIM_OC1_SetConfig+0x80>
 8007024:	687b      	ldr	r3, [r7, #4]
 8007026:	4a2b      	ldr	r2, [pc, #172]	@ (80070d4 <TIM_OC1_SetConfig+0x110>)
 8007028:	4293      	cmp	r3, r2
 800702a:	d00b      	beq.n	8007044 <TIM_OC1_SetConfig+0x80>
 800702c:	687b      	ldr	r3, [r7, #4]
 800702e:	4a2a      	ldr	r2, [pc, #168]	@ (80070d8 <TIM_OC1_SetConfig+0x114>)
 8007030:	4293      	cmp	r3, r2
 8007032:	d007      	beq.n	8007044 <TIM_OC1_SetConfig+0x80>
 8007034:	687b      	ldr	r3, [r7, #4]
 8007036:	4a29      	ldr	r2, [pc, #164]	@ (80070dc <TIM_OC1_SetConfig+0x118>)
 8007038:	4293      	cmp	r3, r2
 800703a:	d003      	beq.n	8007044 <TIM_OC1_SetConfig+0x80>
 800703c:	687b      	ldr	r3, [r7, #4]
 800703e:	4a28      	ldr	r2, [pc, #160]	@ (80070e0 <TIM_OC1_SetConfig+0x11c>)
 8007040:	4293      	cmp	r3, r2
 8007042:	d10c      	bne.n	800705e <TIM_OC1_SetConfig+0x9a>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 8007044:	697b      	ldr	r3, [r7, #20]
 8007046:	f023 0308 	bic.w	r3, r3, #8
 800704a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800704c:	683b      	ldr	r3, [r7, #0]
 800704e:	68db      	ldr	r3, [r3, #12]
 8007050:	697a      	ldr	r2, [r7, #20]
 8007052:	4313      	orrs	r3, r2
 8007054:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 8007056:	697b      	ldr	r3, [r7, #20]
 8007058:	f023 0304 	bic.w	r3, r3, #4
 800705c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800705e:	687b      	ldr	r3, [r7, #4]
 8007060:	4a1b      	ldr	r2, [pc, #108]	@ (80070d0 <TIM_OC1_SetConfig+0x10c>)
 8007062:	4293      	cmp	r3, r2
 8007064:	d00f      	beq.n	8007086 <TIM_OC1_SetConfig+0xc2>
 8007066:	687b      	ldr	r3, [r7, #4]
 8007068:	4a1a      	ldr	r2, [pc, #104]	@ (80070d4 <TIM_OC1_SetConfig+0x110>)
 800706a:	4293      	cmp	r3, r2
 800706c:	d00b      	beq.n	8007086 <TIM_OC1_SetConfig+0xc2>
 800706e:	687b      	ldr	r3, [r7, #4]
 8007070:	4a19      	ldr	r2, [pc, #100]	@ (80070d8 <TIM_OC1_SetConfig+0x114>)
 8007072:	4293      	cmp	r3, r2
 8007074:	d007      	beq.n	8007086 <TIM_OC1_SetConfig+0xc2>
 8007076:	687b      	ldr	r3, [r7, #4]
 8007078:	4a18      	ldr	r2, [pc, #96]	@ (80070dc <TIM_OC1_SetConfig+0x118>)
 800707a:	4293      	cmp	r3, r2
 800707c:	d003      	beq.n	8007086 <TIM_OC1_SetConfig+0xc2>
 800707e:	687b      	ldr	r3, [r7, #4]
 8007080:	4a17      	ldr	r2, [pc, #92]	@ (80070e0 <TIM_OC1_SetConfig+0x11c>)
 8007082:	4293      	cmp	r3, r2
 8007084:	d111      	bne.n	80070aa <TIM_OC1_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 8007086:	693b      	ldr	r3, [r7, #16]
 8007088:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800708c:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800708e:	693b      	ldr	r3, [r7, #16]
 8007090:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007094:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 8007096:	683b      	ldr	r3, [r7, #0]
 8007098:	695b      	ldr	r3, [r3, #20]
 800709a:	693a      	ldr	r2, [r7, #16]
 800709c:	4313      	orrs	r3, r2
 800709e:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 80070a0:	683b      	ldr	r3, [r7, #0]
 80070a2:	699b      	ldr	r3, [r3, #24]
 80070a4:	693a      	ldr	r2, [r7, #16]
 80070a6:	4313      	orrs	r3, r2
 80070a8:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80070aa:	687b      	ldr	r3, [r7, #4]
 80070ac:	693a      	ldr	r2, [r7, #16]
 80070ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80070b0:	687b      	ldr	r3, [r7, #4]
 80070b2:	68fa      	ldr	r2, [r7, #12]
 80070b4:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 80070b6:	683b      	ldr	r3, [r7, #0]
 80070b8:	685a      	ldr	r2, [r3, #4]
 80070ba:	687b      	ldr	r3, [r7, #4]
 80070bc:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80070be:	687b      	ldr	r3, [r7, #4]
 80070c0:	697a      	ldr	r2, [r7, #20]
 80070c2:	621a      	str	r2, [r3, #32]
}
 80070c4:	bf00      	nop
 80070c6:	371c      	adds	r7, #28
 80070c8:	46bd      	mov	sp, r7
 80070ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070ce:	4770      	bx	lr
 80070d0:	40012c00 	.word	0x40012c00
 80070d4:	40013400 	.word	0x40013400
 80070d8:	40014000 	.word	0x40014000
 80070dc:	40014400 	.word	0x40014400
 80070e0:	40014800 	.word	0x40014800

080070e4 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80070e4:	b480      	push	{r7}
 80070e6:	b087      	sub	sp, #28
 80070e8:	af00      	add	r7, sp, #0
 80070ea:	6078      	str	r0, [r7, #4]
 80070ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80070ee:	687b      	ldr	r3, [r7, #4]
 80070f0:	6a1b      	ldr	r3, [r3, #32]
 80070f2:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	6a1b      	ldr	r3, [r3, #32]
 80070f8:	f023 0210 	bic.w	r2, r3, #16
 80070fc:	687b      	ldr	r3, [r7, #4]
 80070fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007100:	687b      	ldr	r3, [r7, #4]
 8007102:	685b      	ldr	r3, [r3, #4]
 8007104:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	699b      	ldr	r3, [r3, #24]
 800710a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800710c:	68fb      	ldr	r3, [r7, #12]
 800710e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007112:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007116:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 8007118:	68fb      	ldr	r3, [r7, #12]
 800711a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800711e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007120:	683b      	ldr	r3, [r7, #0]
 8007122:	681b      	ldr	r3, [r3, #0]
 8007124:	021b      	lsls	r3, r3, #8
 8007126:	68fa      	ldr	r2, [r7, #12]
 8007128:	4313      	orrs	r3, r2
 800712a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800712c:	697b      	ldr	r3, [r7, #20]
 800712e:	f023 0320 	bic.w	r3, r3, #32
 8007132:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 8007134:	683b      	ldr	r3, [r7, #0]
 8007136:	689b      	ldr	r3, [r3, #8]
 8007138:	011b      	lsls	r3, r3, #4
 800713a:	697a      	ldr	r2, [r7, #20]
 800713c:	4313      	orrs	r3, r2
 800713e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 8007140:	687b      	ldr	r3, [r7, #4]
 8007142:	4a28      	ldr	r2, [pc, #160]	@ (80071e4 <TIM_OC2_SetConfig+0x100>)
 8007144:	4293      	cmp	r3, r2
 8007146:	d003      	beq.n	8007150 <TIM_OC2_SetConfig+0x6c>
 8007148:	687b      	ldr	r3, [r7, #4]
 800714a:	4a27      	ldr	r2, [pc, #156]	@ (80071e8 <TIM_OC2_SetConfig+0x104>)
 800714c:	4293      	cmp	r3, r2
 800714e:	d10d      	bne.n	800716c <TIM_OC2_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 8007150:	697b      	ldr	r3, [r7, #20]
 8007152:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8007156:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 8007158:	683b      	ldr	r3, [r7, #0]
 800715a:	68db      	ldr	r3, [r3, #12]
 800715c:	011b      	lsls	r3, r3, #4
 800715e:	697a      	ldr	r2, [r7, #20]
 8007160:	4313      	orrs	r3, r2
 8007162:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 8007164:	697b      	ldr	r3, [r7, #20]
 8007166:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800716a:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800716c:	687b      	ldr	r3, [r7, #4]
 800716e:	4a1d      	ldr	r2, [pc, #116]	@ (80071e4 <TIM_OC2_SetConfig+0x100>)
 8007170:	4293      	cmp	r3, r2
 8007172:	d00f      	beq.n	8007194 <TIM_OC2_SetConfig+0xb0>
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	4a1c      	ldr	r2, [pc, #112]	@ (80071e8 <TIM_OC2_SetConfig+0x104>)
 8007178:	4293      	cmp	r3, r2
 800717a:	d00b      	beq.n	8007194 <TIM_OC2_SetConfig+0xb0>
 800717c:	687b      	ldr	r3, [r7, #4]
 800717e:	4a1b      	ldr	r2, [pc, #108]	@ (80071ec <TIM_OC2_SetConfig+0x108>)
 8007180:	4293      	cmp	r3, r2
 8007182:	d007      	beq.n	8007194 <TIM_OC2_SetConfig+0xb0>
 8007184:	687b      	ldr	r3, [r7, #4]
 8007186:	4a1a      	ldr	r2, [pc, #104]	@ (80071f0 <TIM_OC2_SetConfig+0x10c>)
 8007188:	4293      	cmp	r3, r2
 800718a:	d003      	beq.n	8007194 <TIM_OC2_SetConfig+0xb0>
 800718c:	687b      	ldr	r3, [r7, #4]
 800718e:	4a19      	ldr	r2, [pc, #100]	@ (80071f4 <TIM_OC2_SetConfig+0x110>)
 8007190:	4293      	cmp	r3, r2
 8007192:	d113      	bne.n	80071bc <TIM_OC2_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 8007194:	693b      	ldr	r3, [r7, #16]
 8007196:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800719a:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800719c:	693b      	ldr	r3, [r7, #16]
 800719e:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 80071a2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 80071a4:	683b      	ldr	r3, [r7, #0]
 80071a6:	695b      	ldr	r3, [r3, #20]
 80071a8:	009b      	lsls	r3, r3, #2
 80071aa:	693a      	ldr	r2, [r7, #16]
 80071ac:	4313      	orrs	r3, r2
 80071ae:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 80071b0:	683b      	ldr	r3, [r7, #0]
 80071b2:	699b      	ldr	r3, [r3, #24]
 80071b4:	009b      	lsls	r3, r3, #2
 80071b6:	693a      	ldr	r2, [r7, #16]
 80071b8:	4313      	orrs	r3, r2
 80071ba:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80071bc:	687b      	ldr	r3, [r7, #4]
 80071be:	693a      	ldr	r2, [r7, #16]
 80071c0:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 80071c2:	687b      	ldr	r3, [r7, #4]
 80071c4:	68fa      	ldr	r2, [r7, #12]
 80071c6:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 80071c8:	683b      	ldr	r3, [r7, #0]
 80071ca:	685a      	ldr	r2, [r3, #4]
 80071cc:	687b      	ldr	r3, [r7, #4]
 80071ce:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	697a      	ldr	r2, [r7, #20]
 80071d4:	621a      	str	r2, [r3, #32]
}
 80071d6:	bf00      	nop
 80071d8:	371c      	adds	r7, #28
 80071da:	46bd      	mov	sp, r7
 80071dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80071e0:	4770      	bx	lr
 80071e2:	bf00      	nop
 80071e4:	40012c00 	.word	0x40012c00
 80071e8:	40013400 	.word	0x40013400
 80071ec:	40014000 	.word	0x40014000
 80071f0:	40014400 	.word	0x40014400
 80071f4:	40014800 	.word	0x40014800

080071f8 <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 80071f8:	b480      	push	{r7}
 80071fa:	b087      	sub	sp, #28
 80071fc:	af00      	add	r7, sp, #0
 80071fe:	6078      	str	r0, [r7, #4]
 8007200:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007202:	687b      	ldr	r3, [r7, #4]
 8007204:	6a1b      	ldr	r3, [r3, #32]
 8007206:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 8007208:	687b      	ldr	r3, [r7, #4]
 800720a:	6a1b      	ldr	r3, [r3, #32]
 800720c:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8007210:	687b      	ldr	r3, [r7, #4]
 8007212:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007214:	687b      	ldr	r3, [r7, #4]
 8007216:	685b      	ldr	r3, [r3, #4]
 8007218:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800721a:	687b      	ldr	r3, [r7, #4]
 800721c:	69db      	ldr	r3, [r3, #28]
 800721e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 8007220:	68fb      	ldr	r3, [r7, #12]
 8007222:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8007226:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800722a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800722c:	68fb      	ldr	r3, [r7, #12]
 800722e:	f023 0303 	bic.w	r3, r3, #3
 8007232:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007234:	683b      	ldr	r3, [r7, #0]
 8007236:	681b      	ldr	r3, [r3, #0]
 8007238:	68fa      	ldr	r2, [r7, #12]
 800723a:	4313      	orrs	r3, r2
 800723c:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800723e:	697b      	ldr	r3, [r7, #20]
 8007240:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 8007244:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 8007246:	683b      	ldr	r3, [r7, #0]
 8007248:	689b      	ldr	r3, [r3, #8]
 800724a:	021b      	lsls	r3, r3, #8
 800724c:	697a      	ldr	r2, [r7, #20]
 800724e:	4313      	orrs	r3, r2
 8007250:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 8007252:	687b      	ldr	r3, [r7, #4]
 8007254:	4a27      	ldr	r2, [pc, #156]	@ (80072f4 <TIM_OC3_SetConfig+0xfc>)
 8007256:	4293      	cmp	r3, r2
 8007258:	d003      	beq.n	8007262 <TIM_OC3_SetConfig+0x6a>
 800725a:	687b      	ldr	r3, [r7, #4]
 800725c:	4a26      	ldr	r2, [pc, #152]	@ (80072f8 <TIM_OC3_SetConfig+0x100>)
 800725e:	4293      	cmp	r3, r2
 8007260:	d10d      	bne.n	800727e <TIM_OC3_SetConfig+0x86>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 8007262:	697b      	ldr	r3, [r7, #20]
 8007264:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 8007268:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800726a:	683b      	ldr	r3, [r7, #0]
 800726c:	68db      	ldr	r3, [r3, #12]
 800726e:	021b      	lsls	r3, r3, #8
 8007270:	697a      	ldr	r2, [r7, #20]
 8007272:	4313      	orrs	r3, r2
 8007274:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 8007276:	697b      	ldr	r3, [r7, #20]
 8007278:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800727c:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800727e:	687b      	ldr	r3, [r7, #4]
 8007280:	4a1c      	ldr	r2, [pc, #112]	@ (80072f4 <TIM_OC3_SetConfig+0xfc>)
 8007282:	4293      	cmp	r3, r2
 8007284:	d00f      	beq.n	80072a6 <TIM_OC3_SetConfig+0xae>
 8007286:	687b      	ldr	r3, [r7, #4]
 8007288:	4a1b      	ldr	r2, [pc, #108]	@ (80072f8 <TIM_OC3_SetConfig+0x100>)
 800728a:	4293      	cmp	r3, r2
 800728c:	d00b      	beq.n	80072a6 <TIM_OC3_SetConfig+0xae>
 800728e:	687b      	ldr	r3, [r7, #4]
 8007290:	4a1a      	ldr	r2, [pc, #104]	@ (80072fc <TIM_OC3_SetConfig+0x104>)
 8007292:	4293      	cmp	r3, r2
 8007294:	d007      	beq.n	80072a6 <TIM_OC3_SetConfig+0xae>
 8007296:	687b      	ldr	r3, [r7, #4]
 8007298:	4a19      	ldr	r2, [pc, #100]	@ (8007300 <TIM_OC3_SetConfig+0x108>)
 800729a:	4293      	cmp	r3, r2
 800729c:	d003      	beq.n	80072a6 <TIM_OC3_SetConfig+0xae>
 800729e:	687b      	ldr	r3, [r7, #4]
 80072a0:	4a18      	ldr	r2, [pc, #96]	@ (8007304 <TIM_OC3_SetConfig+0x10c>)
 80072a2:	4293      	cmp	r3, r2
 80072a4:	d113      	bne.n	80072ce <TIM_OC3_SetConfig+0xd6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 80072a6:	693b      	ldr	r3, [r7, #16]
 80072a8:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80072ac:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 80072ae:	693b      	ldr	r3, [r7, #16]
 80072b0:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 80072b4:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 80072b6:	683b      	ldr	r3, [r7, #0]
 80072b8:	695b      	ldr	r3, [r3, #20]
 80072ba:	011b      	lsls	r3, r3, #4
 80072bc:	693a      	ldr	r2, [r7, #16]
 80072be:	4313      	orrs	r3, r2
 80072c0:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 80072c2:	683b      	ldr	r3, [r7, #0]
 80072c4:	699b      	ldr	r3, [r3, #24]
 80072c6:	011b      	lsls	r3, r3, #4
 80072c8:	693a      	ldr	r2, [r7, #16]
 80072ca:	4313      	orrs	r3, r2
 80072cc:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80072ce:	687b      	ldr	r3, [r7, #4]
 80072d0:	693a      	ldr	r2, [r7, #16]
 80072d2:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80072d4:	687b      	ldr	r3, [r7, #4]
 80072d6:	68fa      	ldr	r2, [r7, #12]
 80072d8:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 80072da:	683b      	ldr	r3, [r7, #0]
 80072dc:	685a      	ldr	r2, [r3, #4]
 80072de:	687b      	ldr	r3, [r7, #4]
 80072e0:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80072e2:	687b      	ldr	r3, [r7, #4]
 80072e4:	697a      	ldr	r2, [r7, #20]
 80072e6:	621a      	str	r2, [r3, #32]
}
 80072e8:	bf00      	nop
 80072ea:	371c      	adds	r7, #28
 80072ec:	46bd      	mov	sp, r7
 80072ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80072f2:	4770      	bx	lr
 80072f4:	40012c00 	.word	0x40012c00
 80072f8:	40013400 	.word	0x40013400
 80072fc:	40014000 	.word	0x40014000
 8007300:	40014400 	.word	0x40014400
 8007304:	40014800 	.word	0x40014800

08007308 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 8007308:	b480      	push	{r7}
 800730a:	b087      	sub	sp, #28
 800730c:	af00      	add	r7, sp, #0
 800730e:	6078      	str	r0, [r7, #4]
 8007310:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007312:	687b      	ldr	r3, [r7, #4]
 8007314:	6a1b      	ldr	r3, [r3, #32]
 8007316:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 8007318:	687b      	ldr	r3, [r7, #4]
 800731a:	6a1b      	ldr	r3, [r3, #32]
 800731c:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007320:	687b      	ldr	r3, [r7, #4]
 8007322:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007324:	687b      	ldr	r3, [r7, #4]
 8007326:	685b      	ldr	r3, [r3, #4]
 8007328:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800732a:	687b      	ldr	r3, [r7, #4]
 800732c:	69db      	ldr	r3, [r3, #28]
 800732e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 8007330:	68fb      	ldr	r3, [r7, #12]
 8007332:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007336:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800733a:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800733c:	68fb      	ldr	r3, [r7, #12]
 800733e:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8007342:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007344:	683b      	ldr	r3, [r7, #0]
 8007346:	681b      	ldr	r3, [r3, #0]
 8007348:	021b      	lsls	r3, r3, #8
 800734a:	68fa      	ldr	r2, [r7, #12]
 800734c:	4313      	orrs	r3, r2
 800734e:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 8007350:	697b      	ldr	r3, [r7, #20]
 8007352:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 8007356:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 8007358:	683b      	ldr	r3, [r7, #0]
 800735a:	689b      	ldr	r3, [r3, #8]
 800735c:	031b      	lsls	r3, r3, #12
 800735e:	697a      	ldr	r2, [r7, #20]
 8007360:	4313      	orrs	r3, r2
 8007362:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 8007364:	687b      	ldr	r3, [r7, #4]
 8007366:	4a28      	ldr	r2, [pc, #160]	@ (8007408 <TIM_OC4_SetConfig+0x100>)
 8007368:	4293      	cmp	r3, r2
 800736a:	d003      	beq.n	8007374 <TIM_OC4_SetConfig+0x6c>
 800736c:	687b      	ldr	r3, [r7, #4]
 800736e:	4a27      	ldr	r2, [pc, #156]	@ (800740c <TIM_OC4_SetConfig+0x104>)
 8007370:	4293      	cmp	r3, r2
 8007372:	d10d      	bne.n	8007390 <TIM_OC4_SetConfig+0x88>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 8007374:	697b      	ldr	r3, [r7, #20]
 8007376:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800737a:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800737c:	683b      	ldr	r3, [r7, #0]
 800737e:	68db      	ldr	r3, [r3, #12]
 8007380:	031b      	lsls	r3, r3, #12
 8007382:	697a      	ldr	r2, [r7, #20]
 8007384:	4313      	orrs	r3, r2
 8007386:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 8007388:	697b      	ldr	r3, [r7, #20]
 800738a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800738e:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007390:	687b      	ldr	r3, [r7, #4]
 8007392:	4a1d      	ldr	r2, [pc, #116]	@ (8007408 <TIM_OC4_SetConfig+0x100>)
 8007394:	4293      	cmp	r3, r2
 8007396:	d00f      	beq.n	80073b8 <TIM_OC4_SetConfig+0xb0>
 8007398:	687b      	ldr	r3, [r7, #4]
 800739a:	4a1c      	ldr	r2, [pc, #112]	@ (800740c <TIM_OC4_SetConfig+0x104>)
 800739c:	4293      	cmp	r3, r2
 800739e:	d00b      	beq.n	80073b8 <TIM_OC4_SetConfig+0xb0>
 80073a0:	687b      	ldr	r3, [r7, #4]
 80073a2:	4a1b      	ldr	r2, [pc, #108]	@ (8007410 <TIM_OC4_SetConfig+0x108>)
 80073a4:	4293      	cmp	r3, r2
 80073a6:	d007      	beq.n	80073b8 <TIM_OC4_SetConfig+0xb0>
 80073a8:	687b      	ldr	r3, [r7, #4]
 80073aa:	4a1a      	ldr	r2, [pc, #104]	@ (8007414 <TIM_OC4_SetConfig+0x10c>)
 80073ac:	4293      	cmp	r3, r2
 80073ae:	d003      	beq.n	80073b8 <TIM_OC4_SetConfig+0xb0>
 80073b0:	687b      	ldr	r3, [r7, #4]
 80073b2:	4a19      	ldr	r2, [pc, #100]	@ (8007418 <TIM_OC4_SetConfig+0x110>)
 80073b4:	4293      	cmp	r3, r2
 80073b6:	d113      	bne.n	80073e0 <TIM_OC4_SetConfig+0xd8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 80073b8:	693b      	ldr	r3, [r7, #16]
 80073ba:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 80073be:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 80073c0:	693b      	ldr	r3, [r7, #16]
 80073c2:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 80073c6:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 80073c8:	683b      	ldr	r3, [r7, #0]
 80073ca:	695b      	ldr	r3, [r3, #20]
 80073cc:	019b      	lsls	r3, r3, #6
 80073ce:	693a      	ldr	r2, [r7, #16]
 80073d0:	4313      	orrs	r3, r2
 80073d2:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 80073d4:	683b      	ldr	r3, [r7, #0]
 80073d6:	699b      	ldr	r3, [r3, #24]
 80073d8:	019b      	lsls	r3, r3, #6
 80073da:	693a      	ldr	r2, [r7, #16]
 80073dc:	4313      	orrs	r3, r2
 80073de:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80073e0:	687b      	ldr	r3, [r7, #4]
 80073e2:	693a      	ldr	r2, [r7, #16]
 80073e4:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 80073e6:	687b      	ldr	r3, [r7, #4]
 80073e8:	68fa      	ldr	r2, [r7, #12]
 80073ea:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 80073ec:	683b      	ldr	r3, [r7, #0]
 80073ee:	685a      	ldr	r2, [r3, #4]
 80073f0:	687b      	ldr	r3, [r7, #4]
 80073f2:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80073f4:	687b      	ldr	r3, [r7, #4]
 80073f6:	697a      	ldr	r2, [r7, #20]
 80073f8:	621a      	str	r2, [r3, #32]
}
 80073fa:	bf00      	nop
 80073fc:	371c      	adds	r7, #28
 80073fe:	46bd      	mov	sp, r7
 8007400:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007404:	4770      	bx	lr
 8007406:	bf00      	nop
 8007408:	40012c00 	.word	0x40012c00
 800740c:	40013400 	.word	0x40013400
 8007410:	40014000 	.word	0x40014000
 8007414:	40014400 	.word	0x40014400
 8007418:	40014800 	.word	0x40014800

0800741c <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800741c:	b480      	push	{r7}
 800741e:	b087      	sub	sp, #28
 8007420:	af00      	add	r7, sp, #0
 8007422:	6078      	str	r0, [r7, #4]
 8007424:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 8007426:	687b      	ldr	r3, [r7, #4]
 8007428:	6a1b      	ldr	r3, [r3, #32]
 800742a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800742c:	687b      	ldr	r3, [r7, #4]
 800742e:	6a1b      	ldr	r3, [r3, #32]
 8007430:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 8007434:	687b      	ldr	r3, [r7, #4]
 8007436:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007438:	687b      	ldr	r3, [r7, #4]
 800743a:	685b      	ldr	r3, [r3, #4]
 800743c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800743e:	687b      	ldr	r3, [r7, #4]
 8007440:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8007442:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 8007444:	68fb      	ldr	r3, [r7, #12]
 8007446:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800744a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800744e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 8007450:	683b      	ldr	r3, [r7, #0]
 8007452:	681b      	ldr	r3, [r3, #0]
 8007454:	68fa      	ldr	r2, [r7, #12]
 8007456:	4313      	orrs	r3, r2
 8007458:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800745a:	693b      	ldr	r3, [r7, #16]
 800745c:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 8007460:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 8007462:	683b      	ldr	r3, [r7, #0]
 8007464:	689b      	ldr	r3, [r3, #8]
 8007466:	041b      	lsls	r3, r3, #16
 8007468:	693a      	ldr	r2, [r7, #16]
 800746a:	4313      	orrs	r3, r2
 800746c:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800746e:	687b      	ldr	r3, [r7, #4]
 8007470:	4a17      	ldr	r2, [pc, #92]	@ (80074d0 <TIM_OC5_SetConfig+0xb4>)
 8007472:	4293      	cmp	r3, r2
 8007474:	d00f      	beq.n	8007496 <TIM_OC5_SetConfig+0x7a>
 8007476:	687b      	ldr	r3, [r7, #4]
 8007478:	4a16      	ldr	r2, [pc, #88]	@ (80074d4 <TIM_OC5_SetConfig+0xb8>)
 800747a:	4293      	cmp	r3, r2
 800747c:	d00b      	beq.n	8007496 <TIM_OC5_SetConfig+0x7a>
 800747e:	687b      	ldr	r3, [r7, #4]
 8007480:	4a15      	ldr	r2, [pc, #84]	@ (80074d8 <TIM_OC5_SetConfig+0xbc>)
 8007482:	4293      	cmp	r3, r2
 8007484:	d007      	beq.n	8007496 <TIM_OC5_SetConfig+0x7a>
 8007486:	687b      	ldr	r3, [r7, #4]
 8007488:	4a14      	ldr	r2, [pc, #80]	@ (80074dc <TIM_OC5_SetConfig+0xc0>)
 800748a:	4293      	cmp	r3, r2
 800748c:	d003      	beq.n	8007496 <TIM_OC5_SetConfig+0x7a>
 800748e:	687b      	ldr	r3, [r7, #4]
 8007490:	4a13      	ldr	r2, [pc, #76]	@ (80074e0 <TIM_OC5_SetConfig+0xc4>)
 8007492:	4293      	cmp	r3, r2
 8007494:	d109      	bne.n	80074aa <TIM_OC5_SetConfig+0x8e>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 8007496:	697b      	ldr	r3, [r7, #20]
 8007498:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800749c:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800749e:	683b      	ldr	r3, [r7, #0]
 80074a0:	695b      	ldr	r3, [r3, #20]
 80074a2:	021b      	lsls	r3, r3, #8
 80074a4:	697a      	ldr	r2, [r7, #20]
 80074a6:	4313      	orrs	r3, r2
 80074a8:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	697a      	ldr	r2, [r7, #20]
 80074ae:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 80074b0:	687b      	ldr	r3, [r7, #4]
 80074b2:	68fa      	ldr	r2, [r7, #12]
 80074b4:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 80074b6:	683b      	ldr	r3, [r7, #0]
 80074b8:	685a      	ldr	r2, [r3, #4]
 80074ba:	687b      	ldr	r3, [r7, #4]
 80074bc:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 80074be:	687b      	ldr	r3, [r7, #4]
 80074c0:	693a      	ldr	r2, [r7, #16]
 80074c2:	621a      	str	r2, [r3, #32]
}
 80074c4:	bf00      	nop
 80074c6:	371c      	adds	r7, #28
 80074c8:	46bd      	mov	sp, r7
 80074ca:	f85d 7b04 	ldr.w	r7, [sp], #4
 80074ce:	4770      	bx	lr
 80074d0:	40012c00 	.word	0x40012c00
 80074d4:	40013400 	.word	0x40013400
 80074d8:	40014000 	.word	0x40014000
 80074dc:	40014400 	.word	0x40014400
 80074e0:	40014800 	.word	0x40014800

080074e4 <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 80074e4:	b480      	push	{r7}
 80074e6:	b087      	sub	sp, #28
 80074e8:	af00      	add	r7, sp, #0
 80074ea:	6078      	str	r0, [r7, #4]
 80074ec:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 80074ee:	687b      	ldr	r3, [r7, #4]
 80074f0:	6a1b      	ldr	r3, [r3, #32]
 80074f2:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 80074f4:	687b      	ldr	r3, [r7, #4]
 80074f6:	6a1b      	ldr	r3, [r3, #32]
 80074f8:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 80074fc:	687b      	ldr	r3, [r7, #4]
 80074fe:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 8007500:	687b      	ldr	r3, [r7, #4]
 8007502:	685b      	ldr	r3, [r3, #4]
 8007504:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800750a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800750c:	68fb      	ldr	r3, [r7, #12]
 800750e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 8007512:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 8007516:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 8007518:	683b      	ldr	r3, [r7, #0]
 800751a:	681b      	ldr	r3, [r3, #0]
 800751c:	021b      	lsls	r3, r3, #8
 800751e:	68fa      	ldr	r2, [r7, #12]
 8007520:	4313      	orrs	r3, r2
 8007522:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 8007524:	693b      	ldr	r3, [r7, #16]
 8007526:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800752a:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800752c:	683b      	ldr	r3, [r7, #0]
 800752e:	689b      	ldr	r3, [r3, #8]
 8007530:	051b      	lsls	r3, r3, #20
 8007532:	693a      	ldr	r2, [r7, #16]
 8007534:	4313      	orrs	r3, r2
 8007536:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 8007538:	687b      	ldr	r3, [r7, #4]
 800753a:	4a18      	ldr	r2, [pc, #96]	@ (800759c <TIM_OC6_SetConfig+0xb8>)
 800753c:	4293      	cmp	r3, r2
 800753e:	d00f      	beq.n	8007560 <TIM_OC6_SetConfig+0x7c>
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	4a17      	ldr	r2, [pc, #92]	@ (80075a0 <TIM_OC6_SetConfig+0xbc>)
 8007544:	4293      	cmp	r3, r2
 8007546:	d00b      	beq.n	8007560 <TIM_OC6_SetConfig+0x7c>
 8007548:	687b      	ldr	r3, [r7, #4]
 800754a:	4a16      	ldr	r2, [pc, #88]	@ (80075a4 <TIM_OC6_SetConfig+0xc0>)
 800754c:	4293      	cmp	r3, r2
 800754e:	d007      	beq.n	8007560 <TIM_OC6_SetConfig+0x7c>
 8007550:	687b      	ldr	r3, [r7, #4]
 8007552:	4a15      	ldr	r2, [pc, #84]	@ (80075a8 <TIM_OC6_SetConfig+0xc4>)
 8007554:	4293      	cmp	r3, r2
 8007556:	d003      	beq.n	8007560 <TIM_OC6_SetConfig+0x7c>
 8007558:	687b      	ldr	r3, [r7, #4]
 800755a:	4a14      	ldr	r2, [pc, #80]	@ (80075ac <TIM_OC6_SetConfig+0xc8>)
 800755c:	4293      	cmp	r3, r2
 800755e:	d109      	bne.n	8007574 <TIM_OC6_SetConfig+0x90>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 8007560:	697b      	ldr	r3, [r7, #20]
 8007562:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8007566:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 8007568:	683b      	ldr	r3, [r7, #0]
 800756a:	695b      	ldr	r3, [r3, #20]
 800756c:	029b      	lsls	r3, r3, #10
 800756e:	697a      	ldr	r2, [r7, #20]
 8007570:	4313      	orrs	r3, r2
 8007572:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 8007574:	687b      	ldr	r3, [r7, #4]
 8007576:	697a      	ldr	r2, [r7, #20]
 8007578:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	68fa      	ldr	r2, [r7, #12]
 800757e:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 8007580:	683b      	ldr	r3, [r7, #0]
 8007582:	685a      	ldr	r2, [r3, #4]
 8007584:	687b      	ldr	r3, [r7, #4]
 8007586:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	693a      	ldr	r2, [r7, #16]
 800758c:	621a      	str	r2, [r3, #32]
}
 800758e:	bf00      	nop
 8007590:	371c      	adds	r7, #28
 8007592:	46bd      	mov	sp, r7
 8007594:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007598:	4770      	bx	lr
 800759a:	bf00      	nop
 800759c:	40012c00 	.word	0x40012c00
 80075a0:	40013400 	.word	0x40013400
 80075a4:	40014000 	.word	0x40014000
 80075a8:	40014400 	.word	0x40014400
 80075ac:	40014800 	.word	0x40014800

080075b0 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 80075b0:	b480      	push	{r7}
 80075b2:	b085      	sub	sp, #20
 80075b4:	af00      	add	r7, sp, #0
 80075b6:	6078      	str	r0, [r7, #4]
 80075b8:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80075ba:	687b      	ldr	r3, [r7, #4]
 80075bc:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80075c0:	2b01      	cmp	r3, #1
 80075c2:	d101      	bne.n	80075c8 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 80075c4:	2302      	movs	r3, #2
 80075c6:	e065      	b.n	8007694 <HAL_TIMEx_MasterConfigSynchronization+0xe4>
 80075c8:	687b      	ldr	r3, [r7, #4]
 80075ca:	2201      	movs	r2, #1
 80075cc:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 80075d0:	687b      	ldr	r3, [r7, #4]
 80075d2:	2202      	movs	r2, #2
 80075d4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 80075d8:	687b      	ldr	r3, [r7, #4]
 80075da:	681b      	ldr	r3, [r3, #0]
 80075dc:	685b      	ldr	r3, [r3, #4]
 80075de:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 80075e0:	687b      	ldr	r3, [r7, #4]
 80075e2:	681b      	ldr	r3, [r3, #0]
 80075e4:	689b      	ldr	r3, [r3, #8]
 80075e6:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 80075e8:	687b      	ldr	r3, [r7, #4]
 80075ea:	681b      	ldr	r3, [r3, #0]
 80075ec:	4a2c      	ldr	r2, [pc, #176]	@ (80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 80075ee:	4293      	cmp	r3, r2
 80075f0:	d004      	beq.n	80075fc <HAL_TIMEx_MasterConfigSynchronization+0x4c>
 80075f2:	687b      	ldr	r3, [r7, #4]
 80075f4:	681b      	ldr	r3, [r3, #0]
 80075f6:	4a2b      	ldr	r2, [pc, #172]	@ (80076a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 80075f8:	4293      	cmp	r3, r2
 80075fa:	d108      	bne.n	800760e <HAL_TIMEx_MasterConfigSynchronization+0x5e>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 80075fc:	68fb      	ldr	r3, [r7, #12]
 80075fe:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 8007602:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 8007604:	683b      	ldr	r3, [r7, #0]
 8007606:	685b      	ldr	r3, [r3, #4]
 8007608:	68fa      	ldr	r2, [r7, #12]
 800760a:	4313      	orrs	r3, r2
 800760c:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800760e:	68fb      	ldr	r3, [r7, #12]
 8007610:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 8007614:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8007618:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800761a:	683b      	ldr	r3, [r7, #0]
 800761c:	681b      	ldr	r3, [r3, #0]
 800761e:	68fa      	ldr	r2, [r7, #12]
 8007620:	4313      	orrs	r3, r2
 8007622:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 8007624:	687b      	ldr	r3, [r7, #4]
 8007626:	681b      	ldr	r3, [r3, #0]
 8007628:	68fa      	ldr	r2, [r7, #12]
 800762a:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800762c:	687b      	ldr	r3, [r7, #4]
 800762e:	681b      	ldr	r3, [r3, #0]
 8007630:	4a1b      	ldr	r2, [pc, #108]	@ (80076a0 <HAL_TIMEx_MasterConfigSynchronization+0xf0>)
 8007632:	4293      	cmp	r3, r2
 8007634:	d018      	beq.n	8007668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007636:	687b      	ldr	r3, [r7, #4]
 8007638:	681b      	ldr	r3, [r3, #0]
 800763a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800763e:	d013      	beq.n	8007668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007640:	687b      	ldr	r3, [r7, #4]
 8007642:	681b      	ldr	r3, [r3, #0]
 8007644:	4a18      	ldr	r2, [pc, #96]	@ (80076a8 <HAL_TIMEx_MasterConfigSynchronization+0xf8>)
 8007646:	4293      	cmp	r3, r2
 8007648:	d00e      	beq.n	8007668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800764a:	687b      	ldr	r3, [r7, #4]
 800764c:	681b      	ldr	r3, [r3, #0]
 800764e:	4a17      	ldr	r2, [pc, #92]	@ (80076ac <HAL_TIMEx_MasterConfigSynchronization+0xfc>)
 8007650:	4293      	cmp	r3, r2
 8007652:	d009      	beq.n	8007668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 8007654:	687b      	ldr	r3, [r7, #4]
 8007656:	681b      	ldr	r3, [r3, #0]
 8007658:	4a12      	ldr	r2, [pc, #72]	@ (80076a4 <HAL_TIMEx_MasterConfigSynchronization+0xf4>)
 800765a:	4293      	cmp	r3, r2
 800765c:	d004      	beq.n	8007668 <HAL_TIMEx_MasterConfigSynchronization+0xb8>
 800765e:	687b      	ldr	r3, [r7, #4]
 8007660:	681b      	ldr	r3, [r3, #0]
 8007662:	4a13      	ldr	r2, [pc, #76]	@ (80076b0 <HAL_TIMEx_MasterConfigSynchronization+0x100>)
 8007664:	4293      	cmp	r3, r2
 8007666:	d10c      	bne.n	8007682 <HAL_TIMEx_MasterConfigSynchronization+0xd2>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8007668:	68bb      	ldr	r3, [r7, #8]
 800766a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800766e:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 8007670:	683b      	ldr	r3, [r7, #0]
 8007672:	689b      	ldr	r3, [r3, #8]
 8007674:	68ba      	ldr	r2, [r7, #8]
 8007676:	4313      	orrs	r3, r2
 8007678:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800767a:	687b      	ldr	r3, [r7, #4]
 800767c:	681b      	ldr	r3, [r3, #0]
 800767e:	68ba      	ldr	r2, [r7, #8]
 8007680:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 8007682:	687b      	ldr	r3, [r7, #4]
 8007684:	2201      	movs	r2, #1
 8007686:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800768a:	687b      	ldr	r3, [r7, #4]
 800768c:	2200      	movs	r2, #0
 800768e:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 8007692:	2300      	movs	r3, #0
}
 8007694:	4618      	mov	r0, r3
 8007696:	3714      	adds	r7, #20
 8007698:	46bd      	mov	sp, r7
 800769a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800769e:	4770      	bx	lr
 80076a0:	40012c00 	.word	0x40012c00
 80076a4:	40013400 	.word	0x40013400
 80076a8:	40000400 	.word	0x40000400
 80076ac:	40000800 	.word	0x40000800
 80076b0:	40014000 	.word	0x40014000

080076b4 <HAL_TIMEx_ConfigBreakDeadTime>:
  *         interrupt can be enabled by calling the @ref __HAL_TIM_ENABLE_IT macro.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_ConfigBreakDeadTime(TIM_HandleTypeDef *htim,
                                                const TIM_BreakDeadTimeConfigTypeDef *sBreakDeadTimeConfig)
{
 80076b4:	b480      	push	{r7}
 80076b6:	b085      	sub	sp, #20
 80076b8:	af00      	add	r7, sp, #0
 80076ba:	6078      	str	r0, [r7, #4]
 80076bc:	6039      	str	r1, [r7, #0]
  /* Keep this variable initialized to 0 as it is used to configure BDTR register */
  uint32_t tmpbdtr = 0U;
 80076be:	2300      	movs	r3, #0
 80076c0:	60fb      	str	r3, [r7, #12]
  assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->BreakFilter));
  assert_param(IS_TIM_AUTOMATIC_OUTPUT_STATE(sBreakDeadTimeConfig->AutomaticOutput));
  assert_param(IS_TIM_BREAK_AFMODE(sBreakDeadTimeConfig->BreakAFMode));

  /* Check input state */
  __HAL_LOCK(htim);
 80076c2:	687b      	ldr	r3, [r7, #4]
 80076c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 80076c8:	2b01      	cmp	r3, #1
 80076ca:	d101      	bne.n	80076d0 <HAL_TIMEx_ConfigBreakDeadTime+0x1c>
 80076cc:	2302      	movs	r3, #2
 80076ce:	e073      	b.n	80077b8 <HAL_TIMEx_ConfigBreakDeadTime+0x104>
 80076d0:	687b      	ldr	r3, [r7, #4]
 80076d2:	2201      	movs	r2, #1
 80076d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Set the Lock level, the Break enable Bit and the Polarity, the OSSR State,
     the OSSI State, the dead time value and the Automatic Output Enable Bit */

  /* Set the BDTR bits */
  MODIFY_REG(tmpbdtr, TIM_BDTR_DTG, sBreakDeadTimeConfig->DeadTime);
 80076d8:	68fb      	ldr	r3, [r7, #12]
 80076da:	f023 02ff 	bic.w	r2, r3, #255	@ 0xff
 80076de:	683b      	ldr	r3, [r7, #0]
 80076e0:	68db      	ldr	r3, [r3, #12]
 80076e2:	4313      	orrs	r3, r2
 80076e4:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_LOCK, sBreakDeadTimeConfig->LockLevel);
 80076e6:	68fb      	ldr	r3, [r7, #12]
 80076e8:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 80076ec:	683b      	ldr	r3, [r7, #0]
 80076ee:	689b      	ldr	r3, [r3, #8]
 80076f0:	4313      	orrs	r3, r2
 80076f2:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSI, sBreakDeadTimeConfig->OffStateIDLEMode);
 80076f4:	68fb      	ldr	r3, [r7, #12]
 80076f6:	f423 6280 	bic.w	r2, r3, #1024	@ 0x400
 80076fa:	683b      	ldr	r3, [r7, #0]
 80076fc:	685b      	ldr	r3, [r3, #4]
 80076fe:	4313      	orrs	r3, r2
 8007700:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_OSSR, sBreakDeadTimeConfig->OffStateRunMode);
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	f423 6200 	bic.w	r2, r3, #2048	@ 0x800
 8007708:	683b      	ldr	r3, [r7, #0]
 800770a:	681b      	ldr	r3, [r3, #0]
 800770c:	4313      	orrs	r3, r2
 800770e:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKE, sBreakDeadTimeConfig->BreakState);
 8007710:	68fb      	ldr	r3, [r7, #12]
 8007712:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 8007716:	683b      	ldr	r3, [r7, #0]
 8007718:	691b      	ldr	r3, [r3, #16]
 800771a:	4313      	orrs	r3, r2
 800771c:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKP, sBreakDeadTimeConfig->BreakPolarity);
 800771e:	68fb      	ldr	r3, [r7, #12]
 8007720:	f423 5200 	bic.w	r2, r3, #8192	@ 0x2000
 8007724:	683b      	ldr	r3, [r7, #0]
 8007726:	695b      	ldr	r3, [r3, #20]
 8007728:	4313      	orrs	r3, r2
 800772a:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_AOE, sBreakDeadTimeConfig->AutomaticOutput);
 800772c:	68fb      	ldr	r3, [r7, #12]
 800772e:	f423 4280 	bic.w	r2, r3, #16384	@ 0x4000
 8007732:	683b      	ldr	r3, [r7, #0]
 8007734:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8007736:	4313      	orrs	r3, r2
 8007738:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKF, (sBreakDeadTimeConfig->BreakFilter << TIM_BDTR_BKF_Pos));
 800773a:	68fb      	ldr	r3, [r7, #12]
 800773c:	f423 2270 	bic.w	r2, r3, #983040	@ 0xf0000
 8007740:	683b      	ldr	r3, [r7, #0]
 8007742:	699b      	ldr	r3, [r3, #24]
 8007744:	041b      	lsls	r3, r3, #16
 8007746:	4313      	orrs	r3, r2
 8007748:	60fb      	str	r3, [r7, #12]
  MODIFY_REG(tmpbdtr, TIM_BDTR_BKBID, sBreakDeadTimeConfig->BreakAFMode);
 800774a:	68fb      	ldr	r3, [r7, #12]
 800774c:	f023 5280 	bic.w	r2, r3, #268435456	@ 0x10000000
 8007750:	683b      	ldr	r3, [r7, #0]
 8007752:	69db      	ldr	r3, [r3, #28]
 8007754:	4313      	orrs	r3, r2
 8007756:	60fb      	str	r3, [r7, #12]

  if (IS_TIM_BKIN2_INSTANCE(htim->Instance))
 8007758:	687b      	ldr	r3, [r7, #4]
 800775a:	681b      	ldr	r3, [r3, #0]
 800775c:	4a19      	ldr	r2, [pc, #100]	@ (80077c4 <HAL_TIMEx_ConfigBreakDeadTime+0x110>)
 800775e:	4293      	cmp	r3, r2
 8007760:	d004      	beq.n	800776c <HAL_TIMEx_ConfigBreakDeadTime+0xb8>
 8007762:	687b      	ldr	r3, [r7, #4]
 8007764:	681b      	ldr	r3, [r3, #0]
 8007766:	4a18      	ldr	r2, [pc, #96]	@ (80077c8 <HAL_TIMEx_ConfigBreakDeadTime+0x114>)
 8007768:	4293      	cmp	r3, r2
 800776a:	d11c      	bne.n	80077a6 <HAL_TIMEx_ConfigBreakDeadTime+0xf2>
    assert_param(IS_TIM_BREAK2_POLARITY(sBreakDeadTimeConfig->Break2Polarity));
    assert_param(IS_TIM_BREAK_FILTER(sBreakDeadTimeConfig->Break2Filter));
    assert_param(IS_TIM_BREAK2_AFMODE(sBreakDeadTimeConfig->Break2AFMode));

    /* Set the BREAK2 input related BDTR bits */
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2F, (sBreakDeadTimeConfig->Break2Filter << TIM_BDTR_BK2F_Pos));
 800776c:	68fb      	ldr	r3, [r7, #12]
 800776e:	f423 0270 	bic.w	r2, r3, #15728640	@ 0xf00000
 8007772:	683b      	ldr	r3, [r7, #0]
 8007774:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8007776:	051b      	lsls	r3, r3, #20
 8007778:	4313      	orrs	r3, r2
 800777a:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2E, sBreakDeadTimeConfig->Break2State);
 800777c:	68fb      	ldr	r3, [r7, #12]
 800777e:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 8007782:	683b      	ldr	r3, [r7, #0]
 8007784:	6a1b      	ldr	r3, [r3, #32]
 8007786:	4313      	orrs	r3, r2
 8007788:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2P, sBreakDeadTimeConfig->Break2Polarity);
 800778a:	68fb      	ldr	r3, [r7, #12]
 800778c:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8007790:	683b      	ldr	r3, [r7, #0]
 8007792:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007794:	4313      	orrs	r3, r2
 8007796:	60fb      	str	r3, [r7, #12]
    MODIFY_REG(tmpbdtr, TIM_BDTR_BK2BID, sBreakDeadTimeConfig->Break2AFMode);
 8007798:	68fb      	ldr	r3, [r7, #12]
 800779a:	f023 5200 	bic.w	r2, r3, #536870912	@ 0x20000000
 800779e:	683b      	ldr	r3, [r7, #0]
 80077a0:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80077a2:	4313      	orrs	r3, r2
 80077a4:	60fb      	str	r3, [r7, #12]
  }

  /* Set TIMx_BDTR */
  htim->Instance->BDTR = tmpbdtr;
 80077a6:	687b      	ldr	r3, [r7, #4]
 80077a8:	681b      	ldr	r3, [r3, #0]
 80077aa:	68fa      	ldr	r2, [r7, #12]
 80077ac:	645a      	str	r2, [r3, #68]	@ 0x44

  __HAL_UNLOCK(htim);
 80077ae:	687b      	ldr	r3, [r7, #4]
 80077b0:	2200      	movs	r2, #0
 80077b2:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80077b6:	2300      	movs	r3, #0
}
 80077b8:	4618      	mov	r0, r3
 80077ba:	3714      	adds	r7, #20
 80077bc:	46bd      	mov	sp, r7
 80077be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077c2:	4770      	bx	lr
 80077c4:	40012c00 	.word	0x40012c00
 80077c8:	40013400 	.word	0x40013400

080077cc <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80077cc:	b480      	push	{r7}
 80077ce:	b083      	sub	sp, #12
 80077d0:	af00      	add	r7, sp, #0
 80077d2:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80077d4:	bf00      	nop
 80077d6:	370c      	adds	r7, #12
 80077d8:	46bd      	mov	sp, r7
 80077da:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077de:	4770      	bx	lr

080077e0 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80077e0:	b480      	push	{r7}
 80077e2:	b083      	sub	sp, #12
 80077e4:	af00      	add	r7, sp, #0
 80077e6:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80077e8:	bf00      	nop
 80077ea:	370c      	adds	r7, #12
 80077ec:	46bd      	mov	sp, r7
 80077ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80077f2:	4770      	bx	lr

080077f4 <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 80077f4:	b480      	push	{r7}
 80077f6:	b083      	sub	sp, #12
 80077f8:	af00      	add	r7, sp, #0
 80077fa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 80077fc:	bf00      	nop
 80077fe:	370c      	adds	r7, #12
 8007800:	46bd      	mov	sp, r7
 8007802:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007806:	4770      	bx	lr

08007808 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 8007808:	b480      	push	{r7}
 800780a:	b083      	sub	sp, #12
 800780c:	af00      	add	r7, sp, #0
 800780e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 8007810:	bf00      	nop
 8007812:	370c      	adds	r7, #12
 8007814:	46bd      	mov	sp, r7
 8007816:	f85d 7b04 	ldr.w	r7, [sp], #4
 800781a:	4770      	bx	lr

0800781c <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800781c:	b480      	push	{r7}
 800781e:	b083      	sub	sp, #12
 8007820:	af00      	add	r7, sp, #0
 8007822:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 8007824:	bf00      	nop
 8007826:	370c      	adds	r7, #12
 8007828:	46bd      	mov	sp, r7
 800782a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800782e:	4770      	bx	lr

08007830 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 8007830:	b480      	push	{r7}
 8007832:	b083      	sub	sp, #12
 8007834:	af00      	add	r7, sp, #0
 8007836:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 8007838:	bf00      	nop
 800783a:	370c      	adds	r7, #12
 800783c:	46bd      	mov	sp, r7
 800783e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007842:	4770      	bx	lr

08007844 <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 8007844:	b480      	push	{r7}
 8007846:	b083      	sub	sp, #12
 8007848:	af00      	add	r7, sp, #0
 800784a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800784c:	bf00      	nop
 800784e:	370c      	adds	r7, #12
 8007850:	46bd      	mov	sp, r7
 8007852:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007856:	4770      	bx	lr

08007858 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 8007858:	b580      	push	{r7, lr}
 800785a:	b082      	sub	sp, #8
 800785c:	af00      	add	r7, sp, #0
 800785e:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 8007860:	687b      	ldr	r3, [r7, #4]
 8007862:	2b00      	cmp	r3, #0
 8007864:	d101      	bne.n	800786a <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 8007866:	2301      	movs	r3, #1
 8007868:	e042      	b.n	80078f0 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800786a:	687b      	ldr	r3, [r7, #4]
 800786c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8007870:	2b00      	cmp	r3, #0
 8007872:	d106      	bne.n	8007882 <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 8007874:	687b      	ldr	r3, [r7, #4]
 8007876:	2200      	movs	r2, #0
 8007878:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800787c:	6878      	ldr	r0, [r7, #4]
 800787e:	f7fb fa77 	bl	8002d70 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 8007882:	687b      	ldr	r3, [r7, #4]
 8007884:	2224      	movs	r2, #36	@ 0x24
 8007886:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800788a:	687b      	ldr	r3, [r7, #4]
 800788c:	681b      	ldr	r3, [r3, #0]
 800788e:	681a      	ldr	r2, [r3, #0]
 8007890:	687b      	ldr	r3, [r7, #4]
 8007892:	681b      	ldr	r3, [r3, #0]
 8007894:	f022 0201 	bic.w	r2, r2, #1
 8007898:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800789a:	687b      	ldr	r3, [r7, #4]
 800789c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800789e:	2b00      	cmp	r3, #0
 80078a0:	d002      	beq.n	80078a8 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 80078a2:	6878      	ldr	r0, [r7, #4]
 80078a4:	f000 fee4 	bl	8008670 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 80078a8:	6878      	ldr	r0, [r7, #4]
 80078aa:	f000 fc15 	bl	80080d8 <UART_SetConfig>
 80078ae:	4603      	mov	r3, r0
 80078b0:	2b01      	cmp	r3, #1
 80078b2:	d101      	bne.n	80078b8 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 80078b4:	2301      	movs	r3, #1
 80078b6:	e01b      	b.n	80078f0 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 80078b8:	687b      	ldr	r3, [r7, #4]
 80078ba:	681b      	ldr	r3, [r3, #0]
 80078bc:	685a      	ldr	r2, [r3, #4]
 80078be:	687b      	ldr	r3, [r7, #4]
 80078c0:	681b      	ldr	r3, [r3, #0]
 80078c2:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 80078c6:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 80078c8:	687b      	ldr	r3, [r7, #4]
 80078ca:	681b      	ldr	r3, [r3, #0]
 80078cc:	689a      	ldr	r2, [r3, #8]
 80078ce:	687b      	ldr	r3, [r7, #4]
 80078d0:	681b      	ldr	r3, [r3, #0]
 80078d2:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 80078d6:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 80078d8:	687b      	ldr	r3, [r7, #4]
 80078da:	681b      	ldr	r3, [r3, #0]
 80078dc:	681a      	ldr	r2, [r3, #0]
 80078de:	687b      	ldr	r3, [r7, #4]
 80078e0:	681b      	ldr	r3, [r3, #0]
 80078e2:	f042 0201 	orr.w	r2, r2, #1
 80078e6:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 80078e8:	6878      	ldr	r0, [r7, #4]
 80078ea:	f000 ff63 	bl	80087b4 <UART_CheckIdleState>
 80078ee:	4603      	mov	r3, r0
}
 80078f0:	4618      	mov	r0, r3
 80078f2:	3708      	adds	r7, #8
 80078f4:	46bd      	mov	sp, r7
 80078f6:	bd80      	pop	{r7, pc}

080078f8 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 80078f8:	b580      	push	{r7, lr}
 80078fa:	b08a      	sub	sp, #40	@ 0x28
 80078fc:	af02      	add	r7, sp, #8
 80078fe:	60f8      	str	r0, [r7, #12]
 8007900:	60b9      	str	r1, [r7, #8]
 8007902:	603b      	str	r3, [r7, #0]
 8007904:	4613      	mov	r3, r2
 8007906:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 8007908:	68fb      	ldr	r3, [r7, #12]
 800790a:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800790e:	2b20      	cmp	r3, #32
 8007910:	d17b      	bne.n	8007a0a <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 8007912:	68bb      	ldr	r3, [r7, #8]
 8007914:	2b00      	cmp	r3, #0
 8007916:	d002      	beq.n	800791e <HAL_UART_Transmit+0x26>
 8007918:	88fb      	ldrh	r3, [r7, #6]
 800791a:	2b00      	cmp	r3, #0
 800791c:	d101      	bne.n	8007922 <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800791e:	2301      	movs	r3, #1
 8007920:	e074      	b.n	8007a0c <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007922:	68fb      	ldr	r3, [r7, #12]
 8007924:	2200      	movs	r2, #0
 8007926:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800792a:	68fb      	ldr	r3, [r7, #12]
 800792c:	2221      	movs	r2, #33	@ 0x21
 800792e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 8007932:	f7fb fe61 	bl	80035f8 <HAL_GetTick>
 8007936:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 8007938:	68fb      	ldr	r3, [r7, #12]
 800793a:	88fa      	ldrh	r2, [r7, #6]
 800793c:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 8007940:	68fb      	ldr	r3, [r7, #12]
 8007942:	88fa      	ldrh	r2, [r7, #6]
 8007944:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	689b      	ldr	r3, [r3, #8]
 800794c:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8007950:	d108      	bne.n	8007964 <HAL_UART_Transmit+0x6c>
 8007952:	68fb      	ldr	r3, [r7, #12]
 8007954:	691b      	ldr	r3, [r3, #16]
 8007956:	2b00      	cmp	r3, #0
 8007958:	d104      	bne.n	8007964 <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800795a:	2300      	movs	r3, #0
 800795c:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800795e:	68bb      	ldr	r3, [r7, #8]
 8007960:	61bb      	str	r3, [r7, #24]
 8007962:	e003      	b.n	800796c <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 8007964:	68bb      	ldr	r3, [r7, #8]
 8007966:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 8007968:	2300      	movs	r3, #0
 800796a:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800796c:	e030      	b.n	80079d0 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800796e:	683b      	ldr	r3, [r7, #0]
 8007970:	9300      	str	r3, [sp, #0]
 8007972:	697b      	ldr	r3, [r7, #20]
 8007974:	2200      	movs	r2, #0
 8007976:	2180      	movs	r1, #128	@ 0x80
 8007978:	68f8      	ldr	r0, [r7, #12]
 800797a:	f000 ffc5 	bl	8008908 <UART_WaitOnFlagUntilTimeout>
 800797e:	4603      	mov	r3, r0
 8007980:	2b00      	cmp	r3, #0
 8007982:	d005      	beq.n	8007990 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 8007984:	68fb      	ldr	r3, [r7, #12]
 8007986:	2220      	movs	r2, #32
 8007988:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800798c:	2303      	movs	r3, #3
 800798e:	e03d      	b.n	8007a0c <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 8007990:	69fb      	ldr	r3, [r7, #28]
 8007992:	2b00      	cmp	r3, #0
 8007994:	d10b      	bne.n	80079ae <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 8007996:	69bb      	ldr	r3, [r7, #24]
 8007998:	881b      	ldrh	r3, [r3, #0]
 800799a:	461a      	mov	r2, r3
 800799c:	68fb      	ldr	r3, [r7, #12]
 800799e:	681b      	ldr	r3, [r3, #0]
 80079a0:	f3c2 0208 	ubfx	r2, r2, #0, #9
 80079a4:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 80079a6:	69bb      	ldr	r3, [r7, #24]
 80079a8:	3302      	adds	r3, #2
 80079aa:	61bb      	str	r3, [r7, #24]
 80079ac:	e007      	b.n	80079be <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 80079ae:	69fb      	ldr	r3, [r7, #28]
 80079b0:	781a      	ldrb	r2, [r3, #0]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681b      	ldr	r3, [r3, #0]
 80079b6:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 80079b8:	69fb      	ldr	r3, [r7, #28]
 80079ba:	3301      	adds	r3, #1
 80079bc:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 80079be:	68fb      	ldr	r3, [r7, #12]
 80079c0:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80079c4:	b29b      	uxth	r3, r3
 80079c6:	3b01      	subs	r3, #1
 80079c8:	b29a      	uxth	r2, r3
 80079ca:	68fb      	ldr	r3, [r7, #12]
 80079cc:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 80079d0:	68fb      	ldr	r3, [r7, #12]
 80079d2:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 80079d6:	b29b      	uxth	r3, r3
 80079d8:	2b00      	cmp	r3, #0
 80079da:	d1c8      	bne.n	800796e <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 80079dc:	683b      	ldr	r3, [r7, #0]
 80079de:	9300      	str	r3, [sp, #0]
 80079e0:	697b      	ldr	r3, [r7, #20]
 80079e2:	2200      	movs	r2, #0
 80079e4:	2140      	movs	r1, #64	@ 0x40
 80079e6:	68f8      	ldr	r0, [r7, #12]
 80079e8:	f000 ff8e 	bl	8008908 <UART_WaitOnFlagUntilTimeout>
 80079ec:	4603      	mov	r3, r0
 80079ee:	2b00      	cmp	r3, #0
 80079f0:	d005      	beq.n	80079fe <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 80079f2:	68fb      	ldr	r3, [r7, #12]
 80079f4:	2220      	movs	r2, #32
 80079f6:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 80079fa:	2303      	movs	r3, #3
 80079fc:	e006      	b.n	8007a0c <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 80079fe:	68fb      	ldr	r3, [r7, #12]
 8007a00:	2220      	movs	r2, #32
 8007a02:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 8007a06:	2300      	movs	r3, #0
 8007a08:	e000      	b.n	8007a0c <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 8007a0a:	2302      	movs	r3, #2
  }
}
 8007a0c:	4618      	mov	r0, r3
 8007a0e:	3720      	adds	r7, #32
 8007a10:	46bd      	mov	sp, r7
 8007a12:	bd80      	pop	{r7, pc}

08007a14 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 8007a14:	b580      	push	{r7, lr}
 8007a16:	b0ba      	sub	sp, #232	@ 0xe8
 8007a18:	af00      	add	r7, sp, #0
 8007a1a:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 8007a1c:	687b      	ldr	r3, [r7, #4]
 8007a1e:	681b      	ldr	r3, [r3, #0]
 8007a20:	69db      	ldr	r3, [r3, #28]
 8007a22:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 8007a26:	687b      	ldr	r3, [r7, #4]
 8007a28:	681b      	ldr	r3, [r3, #0]
 8007a2a:	681b      	ldr	r3, [r3, #0]
 8007a2c:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 8007a30:	687b      	ldr	r3, [r7, #4]
 8007a32:	681b      	ldr	r3, [r3, #0]
 8007a34:	689b      	ldr	r3, [r3, #8]
 8007a36:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 8007a3a:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 8007a3e:	f640 030f 	movw	r3, #2063	@ 0x80f
 8007a42:	4013      	ands	r3, r2
 8007a44:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 8007a48:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a4c:	2b00      	cmp	r3, #0
 8007a4e:	d11b      	bne.n	8007a88 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007a50:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007a54:	f003 0320 	and.w	r3, r3, #32
 8007a58:	2b00      	cmp	r3, #0
 8007a5a:	d015      	beq.n	8007a88 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007a5c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007a60:	f003 0320 	and.w	r3, r3, #32
 8007a64:	2b00      	cmp	r3, #0
 8007a66:	d105      	bne.n	8007a74 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007a68:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007a6c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007a70:	2b00      	cmp	r3, #0
 8007a72:	d009      	beq.n	8007a88 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 8007a74:	687b      	ldr	r3, [r7, #4]
 8007a76:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a78:	2b00      	cmp	r3, #0
 8007a7a:	f000 8300 	beq.w	800807e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 8007a7e:	687b      	ldr	r3, [r7, #4]
 8007a80:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007a82:	6878      	ldr	r0, [r7, #4]
 8007a84:	4798      	blx	r3
      }
      return;
 8007a86:	e2fa      	b.n	800807e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 8007a88:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 8007a8c:	2b00      	cmp	r3, #0
 8007a8e:	f000 8123 	beq.w	8007cd8 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 8007a92:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007a96:	4b8d      	ldr	r3, [pc, #564]	@ (8007ccc <HAL_UART_IRQHandler+0x2b8>)
 8007a98:	4013      	ands	r3, r2
 8007a9a:	2b00      	cmp	r3, #0
 8007a9c:	d106      	bne.n	8007aac <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 8007a9e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 8007aa2:	4b8b      	ldr	r3, [pc, #556]	@ (8007cd0 <HAL_UART_IRQHandler+0x2bc>)
 8007aa4:	4013      	ands	r3, r2
 8007aa6:	2b00      	cmp	r3, #0
 8007aa8:	f000 8116 	beq.w	8007cd8 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 8007aac:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ab0:	f003 0301 	and.w	r3, r3, #1
 8007ab4:	2b00      	cmp	r3, #0
 8007ab6:	d011      	beq.n	8007adc <HAL_UART_IRQHandler+0xc8>
 8007ab8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007abc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007ac0:	2b00      	cmp	r3, #0
 8007ac2:	d00b      	beq.n	8007adc <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 8007ac4:	687b      	ldr	r3, [r7, #4]
 8007ac6:	681b      	ldr	r3, [r3, #0]
 8007ac8:	2201      	movs	r2, #1
 8007aca:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 8007acc:	687b      	ldr	r3, [r7, #4]
 8007ace:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ad2:	f043 0201 	orr.w	r2, r3, #1
 8007ad6:	687b      	ldr	r3, [r7, #4]
 8007ad8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007adc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ae0:	f003 0302 	and.w	r3, r3, #2
 8007ae4:	2b00      	cmp	r3, #0
 8007ae6:	d011      	beq.n	8007b0c <HAL_UART_IRQHandler+0xf8>
 8007ae8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007aec:	f003 0301 	and.w	r3, r3, #1
 8007af0:	2b00      	cmp	r3, #0
 8007af2:	d00b      	beq.n	8007b0c <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 8007af4:	687b      	ldr	r3, [r7, #4]
 8007af6:	681b      	ldr	r3, [r3, #0]
 8007af8:	2202      	movs	r2, #2
 8007afa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 8007afc:	687b      	ldr	r3, [r7, #4]
 8007afe:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b02:	f043 0204 	orr.w	r2, r3, #4
 8007b06:	687b      	ldr	r3, [r7, #4]
 8007b08:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 8007b0c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b10:	f003 0304 	and.w	r3, r3, #4
 8007b14:	2b00      	cmp	r3, #0
 8007b16:	d011      	beq.n	8007b3c <HAL_UART_IRQHandler+0x128>
 8007b18:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007b1c:	f003 0301 	and.w	r3, r3, #1
 8007b20:	2b00      	cmp	r3, #0
 8007b22:	d00b      	beq.n	8007b3c <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 8007b24:	687b      	ldr	r3, [r7, #4]
 8007b26:	681b      	ldr	r3, [r3, #0]
 8007b28:	2204      	movs	r2, #4
 8007b2a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 8007b2c:	687b      	ldr	r3, [r7, #4]
 8007b2e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b32:	f043 0202 	orr.w	r2, r3, #2
 8007b36:	687b      	ldr	r3, [r7, #4]
 8007b38:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 8007b3c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b40:	f003 0308 	and.w	r3, r3, #8
 8007b44:	2b00      	cmp	r3, #0
 8007b46:	d017      	beq.n	8007b78 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007b48:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b4c:	f003 0320 	and.w	r3, r3, #32
 8007b50:	2b00      	cmp	r3, #0
 8007b52:	d105      	bne.n	8007b60 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 8007b54:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 8007b58:	4b5c      	ldr	r3, [pc, #368]	@ (8007ccc <HAL_UART_IRQHandler+0x2b8>)
 8007b5a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 8007b5c:	2b00      	cmp	r3, #0
 8007b5e:	d00b      	beq.n	8007b78 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8007b60:	687b      	ldr	r3, [r7, #4]
 8007b62:	681b      	ldr	r3, [r3, #0]
 8007b64:	2208      	movs	r2, #8
 8007b66:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 8007b68:	687b      	ldr	r3, [r7, #4]
 8007b6a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007b6e:	f043 0208 	orr.w	r2, r3, #8
 8007b72:	687b      	ldr	r3, [r7, #4]
 8007b74:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 8007b78:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007b7c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8007b80:	2b00      	cmp	r3, #0
 8007b82:	d012      	beq.n	8007baa <HAL_UART_IRQHandler+0x196>
 8007b84:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007b88:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 8007b8c:	2b00      	cmp	r3, #0
 8007b8e:	d00c      	beq.n	8007baa <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8007b90:	687b      	ldr	r3, [r7, #4]
 8007b92:	681b      	ldr	r3, [r3, #0]
 8007b94:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8007b98:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 8007b9a:	687b      	ldr	r3, [r7, #4]
 8007b9c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007ba0:	f043 0220 	orr.w	r2, r3, #32
 8007ba4:	687b      	ldr	r3, [r7, #4]
 8007ba6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 8007baa:	687b      	ldr	r3, [r7, #4]
 8007bac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bb0:	2b00      	cmp	r3, #0
 8007bb2:	f000 8266 	beq.w	8008082 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 8007bb6:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007bba:	f003 0320 	and.w	r3, r3, #32
 8007bbe:	2b00      	cmp	r3, #0
 8007bc0:	d013      	beq.n	8007bea <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 8007bc2:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007bc6:	f003 0320 	and.w	r3, r3, #32
 8007bca:	2b00      	cmp	r3, #0
 8007bcc:	d105      	bne.n	8007bda <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 8007bce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007bd2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8007bd6:	2b00      	cmp	r3, #0
 8007bd8:	d007      	beq.n	8007bea <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 8007bda:	687b      	ldr	r3, [r7, #4]
 8007bdc:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007bde:	2b00      	cmp	r3, #0
 8007be0:	d003      	beq.n	8007bea <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 8007be2:	687b      	ldr	r3, [r7, #4]
 8007be4:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 8007be6:	6878      	ldr	r0, [r7, #4]
 8007be8:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 8007bea:	687b      	ldr	r3, [r7, #4]
 8007bec:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8007bf0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007bf4:	687b      	ldr	r3, [r7, #4]
 8007bf6:	681b      	ldr	r3, [r3, #0]
 8007bf8:	689b      	ldr	r3, [r3, #8]
 8007bfa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007bfe:	2b40      	cmp	r3, #64	@ 0x40
 8007c00:	d005      	beq.n	8007c0e <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 8007c02:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 8007c06:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 8007c0a:	2b00      	cmp	r3, #0
 8007c0c:	d054      	beq.n	8007cb8 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 8007c0e:	6878      	ldr	r0, [r7, #4]
 8007c10:	f000 fee7 	bl	80089e2 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007c14:	687b      	ldr	r3, [r7, #4]
 8007c16:	681b      	ldr	r3, [r3, #0]
 8007c18:	689b      	ldr	r3, [r3, #8]
 8007c1a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007c1e:	2b40      	cmp	r3, #64	@ 0x40
 8007c20:	d146      	bne.n	8007cb0 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007c22:	687b      	ldr	r3, [r7, #4]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	3308      	adds	r3, #8
 8007c28:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007c2c:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8007c30:	e853 3f00 	ldrex	r3, [r3]
 8007c34:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 8007c38:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8007c3c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007c40:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 8007c44:	687b      	ldr	r3, [r7, #4]
 8007c46:	681b      	ldr	r3, [r3, #0]
 8007c48:	3308      	adds	r3, #8
 8007c4a:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 8007c4e:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 8007c52:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007c56:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 8007c5a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 8007c5e:	e841 2300 	strex	r3, r2, [r1]
 8007c62:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 8007c66:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8007c6a:	2b00      	cmp	r3, #0
 8007c6c:	d1d9      	bne.n	8007c22 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 8007c6e:	687b      	ldr	r3, [r7, #4]
 8007c70:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c74:	2b00      	cmp	r3, #0
 8007c76:	d017      	beq.n	8007ca8 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 8007c78:	687b      	ldr	r3, [r7, #4]
 8007c7a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c7e:	4a15      	ldr	r2, [pc, #84]	@ (8007cd4 <HAL_UART_IRQHandler+0x2c0>)
 8007c80:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 8007c82:	687b      	ldr	r3, [r7, #4]
 8007c84:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c88:	4618      	mov	r0, r3
 8007c8a:	f7fb fe1c 	bl	80038c6 <HAL_DMA_Abort_IT>
 8007c8e:	4603      	mov	r3, r0
 8007c90:	2b00      	cmp	r3, #0
 8007c92:	d019      	beq.n	8007cc8 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 8007c94:	687b      	ldr	r3, [r7, #4]
 8007c96:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007c9a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8007c9c:	687a      	ldr	r2, [r7, #4]
 8007c9e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 8007ca2:	4610      	mov	r0, r2
 8007ca4:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007ca6:	e00f      	b.n	8007cc8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 8007ca8:	6878      	ldr	r0, [r7, #4]
 8007caa:	f000 f9ff 	bl	80080ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cae:	e00b      	b.n	8007cc8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 8007cb0:	6878      	ldr	r0, [r7, #4]
 8007cb2:	f000 f9fb 	bl	80080ac <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cb6:	e007      	b.n	8007cc8 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 8007cb8:	6878      	ldr	r0, [r7, #4]
 8007cba:	f000 f9f7 	bl	80080ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 8007cbe:	687b      	ldr	r3, [r7, #4]
 8007cc0:	2200      	movs	r2, #0
 8007cc2:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 8007cc6:	e1dc      	b.n	8008082 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007cc8:	bf00      	nop
    return;
 8007cca:	e1da      	b.n	8008082 <HAL_UART_IRQHandler+0x66e>
 8007ccc:	10000001 	.word	0x10000001
 8007cd0:	04000120 	.word	0x04000120
 8007cd4:	08008aaf 	.word	0x08008aaf

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8007cd8:	687b      	ldr	r3, [r7, #4]
 8007cda:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8007cdc:	2b01      	cmp	r3, #1
 8007cde:	f040 8170 	bne.w	8007fc2 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 8007ce2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ce6:	f003 0310 	and.w	r3, r3, #16
 8007cea:	2b00      	cmp	r3, #0
 8007cec:	f000 8169 	beq.w	8007fc2 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 8007cf0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007cf4:	f003 0310 	and.w	r3, r3, #16
 8007cf8:	2b00      	cmp	r3, #0
 8007cfa:	f000 8162 	beq.w	8007fc2 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 8007cfe:	687b      	ldr	r3, [r7, #4]
 8007d00:	681b      	ldr	r3, [r3, #0]
 8007d02:	2210      	movs	r2, #16
 8007d04:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 8007d06:	687b      	ldr	r3, [r7, #4]
 8007d08:	681b      	ldr	r3, [r3, #0]
 8007d0a:	689b      	ldr	r3, [r3, #8]
 8007d0c:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8007d10:	2b40      	cmp	r3, #64	@ 0x40
 8007d12:	f040 80d8 	bne.w	8007ec6 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 8007d16:	687b      	ldr	r3, [r7, #4]
 8007d18:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d1c:	681b      	ldr	r3, [r3, #0]
 8007d1e:	685b      	ldr	r3, [r3, #4]
 8007d20:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 8007d24:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 8007d28:	2b00      	cmp	r3, #0
 8007d2a:	f000 80af 	beq.w	8007e8c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 8007d2e:	687b      	ldr	r3, [r7, #4]
 8007d30:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007d34:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d38:	429a      	cmp	r2, r3
 8007d3a:	f080 80a7 	bcs.w	8007e8c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 8007d3e:	687b      	ldr	r3, [r7, #4]
 8007d40:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007d44:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007d48:	687b      	ldr	r3, [r7, #4]
 8007d4a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007d4e:	681b      	ldr	r3, [r3, #0]
 8007d50:	681b      	ldr	r3, [r3, #0]
 8007d52:	f003 0320 	and.w	r3, r3, #32
 8007d56:	2b00      	cmp	r3, #0
 8007d58:	f040 8087 	bne.w	8007e6a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 8007d5c:	687b      	ldr	r3, [r7, #4]
 8007d5e:	681b      	ldr	r3, [r3, #0]
 8007d60:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007d64:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8007d68:	e853 3f00 	ldrex	r3, [r3]
 8007d6c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 8007d70:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8007d74:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8007d78:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 8007d7c:	687b      	ldr	r3, [r7, #4]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	461a      	mov	r2, r3
 8007d82:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8007d86:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 8007d8a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007d8e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 8007d92:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 8007d96:	e841 2300 	strex	r3, r2, [r1]
 8007d9a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 8007d9e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8007da2:	2b00      	cmp	r3, #0
 8007da4:	d1da      	bne.n	8007d5c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8007da6:	687b      	ldr	r3, [r7, #4]
 8007da8:	681b      	ldr	r3, [r3, #0]
 8007daa:	3308      	adds	r3, #8
 8007dac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8007db0:	e853 3f00 	ldrex	r3, [r3]
 8007db4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 8007db6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8007db8:	f023 0301 	bic.w	r3, r3, #1
 8007dbc:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 8007dc0:	687b      	ldr	r3, [r7, #4]
 8007dc2:	681b      	ldr	r3, [r3, #0]
 8007dc4:	3308      	adds	r3, #8
 8007dc6:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 8007dca:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 8007dce:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007dd0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 8007dd2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 8007dd6:	e841 2300 	strex	r3, r2, [r1]
 8007dda:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 8007ddc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8007dde:	2b00      	cmp	r3, #0
 8007de0:	d1e1      	bne.n	8007da6 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 8007de2:	687b      	ldr	r3, [r7, #4]
 8007de4:	681b      	ldr	r3, [r3, #0]
 8007de6:	3308      	adds	r3, #8
 8007de8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007dea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8007dec:	e853 3f00 	ldrex	r3, [r3]
 8007df0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 8007df2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8007df4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8007df8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 8007dfc:	687b      	ldr	r3, [r7, #4]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	3308      	adds	r3, #8
 8007e02:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 8007e06:	66fa      	str	r2, [r7, #108]	@ 0x6c
 8007e08:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e0a:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 8007e0c:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 8007e0e:	e841 2300 	strex	r3, r2, [r1]
 8007e12:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 8007e14:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8007e16:	2b00      	cmp	r3, #0
 8007e18:	d1e3      	bne.n	8007de2 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 8007e1a:	687b      	ldr	r3, [r7, #4]
 8007e1c:	2220      	movs	r2, #32
 8007e1e:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007e22:	687b      	ldr	r3, [r7, #4]
 8007e24:	2200      	movs	r2, #0
 8007e26:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007e28:	687b      	ldr	r3, [r7, #4]
 8007e2a:	681b      	ldr	r3, [r3, #0]
 8007e2c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007e2e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8007e30:	e853 3f00 	ldrex	r3, [r3]
 8007e34:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 8007e36:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 8007e38:	f023 0310 	bic.w	r3, r3, #16
 8007e3c:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 8007e40:	687b      	ldr	r3, [r7, #4]
 8007e42:	681b      	ldr	r3, [r3, #0]
 8007e44:	461a      	mov	r2, r3
 8007e46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8007e4a:	65bb      	str	r3, [r7, #88]	@ 0x58
 8007e4c:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007e4e:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 8007e50:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 8007e52:	e841 2300 	strex	r3, r2, [r1]
 8007e56:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 8007e58:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8007e5a:	2b00      	cmp	r3, #0
 8007e5c:	d1e4      	bne.n	8007e28 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 8007e5e:	687b      	ldr	r3, [r7, #4]
 8007e60:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007e64:	4618      	mov	r0, r3
 8007e66:	f7fb fcd5 	bl	8003814 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007e6a:	687b      	ldr	r3, [r7, #4]
 8007e6c:	2202      	movs	r2, #2
 8007e6e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 8007e70:	687b      	ldr	r3, [r7, #4]
 8007e72:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007e76:	687b      	ldr	r3, [r7, #4]
 8007e78:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007e7c:	b29b      	uxth	r3, r3
 8007e7e:	1ad3      	subs	r3, r2, r3
 8007e80:	b29b      	uxth	r3, r3
 8007e82:	4619      	mov	r1, r3
 8007e84:	6878      	ldr	r0, [r7, #4]
 8007e86:	f000 f91b 	bl	80080c0 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 8007e8a:	e0fc      	b.n	8008086 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 8007e8c:	687b      	ldr	r3, [r7, #4]
 8007e8e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007e92:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 8007e96:	429a      	cmp	r2, r3
 8007e98:	f040 80f5 	bne.w	8008086 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 8007e9c:	687b      	ldr	r3, [r7, #4]
 8007e9e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8007ea2:	681b      	ldr	r3, [r3, #0]
 8007ea4:	681b      	ldr	r3, [r3, #0]
 8007ea6:	f003 0320 	and.w	r3, r3, #32
 8007eaa:	2b20      	cmp	r3, #32
 8007eac:	f040 80eb 	bne.w	8008086 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007eb0:	687b      	ldr	r3, [r7, #4]
 8007eb2:	2202      	movs	r2, #2
 8007eb4:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 8007eb6:	687b      	ldr	r3, [r7, #4]
 8007eb8:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 8007ebc:	4619      	mov	r1, r3
 8007ebe:	6878      	ldr	r0, [r7, #4]
 8007ec0:	f000 f8fe 	bl	80080c0 <HAL_UARTEx_RxEventCallback>
      return;
 8007ec4:	e0df      	b.n	8008086 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 8007ec6:	687b      	ldr	r3, [r7, #4]
 8007ec8:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 8007ecc:	687b      	ldr	r3, [r7, #4]
 8007ece:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ed2:	b29b      	uxth	r3, r3
 8007ed4:	1ad3      	subs	r3, r2, r3
 8007ed6:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 8007eda:	687b      	ldr	r3, [r7, #4]
 8007edc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 8007ee0:	b29b      	uxth	r3, r3
 8007ee2:	2b00      	cmp	r3, #0
 8007ee4:	f000 80d1 	beq.w	800808a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 8007ee8:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007eec:	2b00      	cmp	r3, #0
 8007eee:	f000 80cc 	beq.w	800808a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8007ef2:	687b      	ldr	r3, [r7, #4]
 8007ef4:	681b      	ldr	r3, [r3, #0]
 8007ef6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007ef8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8007efa:	e853 3f00 	ldrex	r3, [r3]
 8007efe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8007f00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8007f02:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8007f06:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 8007f0a:	687b      	ldr	r3, [r7, #4]
 8007f0c:	681b      	ldr	r3, [r3, #0]
 8007f0e:	461a      	mov	r2, r3
 8007f10:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8007f14:	647b      	str	r3, [r7, #68]	@ 0x44
 8007f16:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f18:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8007f1a:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8007f1c:	e841 2300 	strex	r3, r2, [r1]
 8007f20:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 8007f22:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8007f24:	2b00      	cmp	r3, #0
 8007f26:	d1e4      	bne.n	8007ef2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8007f28:	687b      	ldr	r3, [r7, #4]
 8007f2a:	681b      	ldr	r3, [r3, #0]
 8007f2c:	3308      	adds	r3, #8
 8007f2e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f30:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8007f32:	e853 3f00 	ldrex	r3, [r3]
 8007f36:	623b      	str	r3, [r7, #32]
   return(result);
 8007f38:	6a3b      	ldr	r3, [r7, #32]
 8007f3a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8007f3e:	f023 0301 	bic.w	r3, r3, #1
 8007f42:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 8007f46:	687b      	ldr	r3, [r7, #4]
 8007f48:	681b      	ldr	r3, [r3, #0]
 8007f4a:	3308      	adds	r3, #8
 8007f4c:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 8007f50:	633a      	str	r2, [r7, #48]	@ 0x30
 8007f52:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f54:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8007f56:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8007f58:	e841 2300 	strex	r3, r2, [r1]
 8007f5c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 8007f5e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8007f60:	2b00      	cmp	r3, #0
 8007f62:	d1e1      	bne.n	8007f28 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2220      	movs	r2, #32
 8007f68:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	2200      	movs	r2, #0
 8007f70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	2200      	movs	r2, #0
 8007f76:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8007f78:	687b      	ldr	r3, [r7, #4]
 8007f7a:	681b      	ldr	r3, [r3, #0]
 8007f7c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8007f7e:	693b      	ldr	r3, [r7, #16]
 8007f80:	e853 3f00 	ldrex	r3, [r3]
 8007f84:	60fb      	str	r3, [r7, #12]
   return(result);
 8007f86:	68fb      	ldr	r3, [r7, #12]
 8007f88:	f023 0310 	bic.w	r3, r3, #16
 8007f8c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 8007f90:	687b      	ldr	r3, [r7, #4]
 8007f92:	681b      	ldr	r3, [r3, #0]
 8007f94:	461a      	mov	r2, r3
 8007f96:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8007f9a:	61fb      	str	r3, [r7, #28]
 8007f9c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8007f9e:	69b9      	ldr	r1, [r7, #24]
 8007fa0:	69fa      	ldr	r2, [r7, #28]
 8007fa2:	e841 2300 	strex	r3, r2, [r1]
 8007fa6:	617b      	str	r3, [r7, #20]
   return(result);
 8007fa8:	697b      	ldr	r3, [r7, #20]
 8007faa:	2b00      	cmp	r3, #0
 8007fac:	d1e4      	bne.n	8007f78 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 8007fae:	687b      	ldr	r3, [r7, #4]
 8007fb0:	2202      	movs	r2, #2
 8007fb2:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 8007fb4:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 8007fb8:	4619      	mov	r1, r3
 8007fba:	6878      	ldr	r0, [r7, #4]
 8007fbc:	f000 f880 	bl	80080c0 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 8007fc0:	e063      	b.n	800808a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 8007fc2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007fc6:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007fca:	2b00      	cmp	r3, #0
 8007fcc:	d00e      	beq.n	8007fec <HAL_UART_IRQHandler+0x5d8>
 8007fce:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8007fd2:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 8007fd6:	2b00      	cmp	r3, #0
 8007fd8:	d008      	beq.n	8007fec <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 8007fda:	687b      	ldr	r3, [r7, #4]
 8007fdc:	681b      	ldr	r3, [r3, #0]
 8007fde:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 8007fe2:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 8007fe4:	6878      	ldr	r0, [r7, #4]
 8007fe6:	f000 fd9f 	bl	8008b28 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8007fea:	e051      	b.n	8008090 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 8007fec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8007ff0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8007ff4:	2b00      	cmp	r3, #0
 8007ff6:	d014      	beq.n	8008022 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 8007ff8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8007ffc:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008000:	2b00      	cmp	r3, #0
 8008002:	d105      	bne.n	8008010 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 8008004:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 8008008:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800800c:	2b00      	cmp	r3, #0
 800800e:	d008      	beq.n	8008022 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 8008010:	687b      	ldr	r3, [r7, #4]
 8008012:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 8008014:	2b00      	cmp	r3, #0
 8008016:	d03a      	beq.n	800808e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 8008018:	687b      	ldr	r3, [r7, #4]
 800801a:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800801c:	6878      	ldr	r0, [r7, #4]
 800801e:	4798      	blx	r3
    }
    return;
 8008020:	e035      	b.n	800808e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 8008022:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008026:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800802a:	2b00      	cmp	r3, #0
 800802c:	d009      	beq.n	8008042 <HAL_UART_IRQHandler+0x62e>
 800802e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008032:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008036:	2b00      	cmp	r3, #0
 8008038:	d003      	beq.n	8008042 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800803a:	6878      	ldr	r0, [r7, #4]
 800803c:	f000 fd49 	bl	8008ad2 <UART_EndTransmit_IT>
    return;
 8008040:	e026      	b.n	8008090 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 8008042:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008046:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800804a:	2b00      	cmp	r3, #0
 800804c:	d009      	beq.n	8008062 <HAL_UART_IRQHandler+0x64e>
 800804e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008052:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 8008056:	2b00      	cmp	r3, #0
 8008058:	d003      	beq.n	8008062 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800805a:	6878      	ldr	r0, [r7, #4]
 800805c:	f000 fd78 	bl	8008b50 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 8008060:	e016      	b.n	8008090 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 8008062:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 8008066:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800806a:	2b00      	cmp	r3, #0
 800806c:	d010      	beq.n	8008090 <HAL_UART_IRQHandler+0x67c>
 800806e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 8008072:	2b00      	cmp	r3, #0
 8008074:	da0c      	bge.n	8008090 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 8008076:	6878      	ldr	r0, [r7, #4]
 8008078:	f000 fd60 	bl	8008b3c <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800807c:	e008      	b.n	8008090 <HAL_UART_IRQHandler+0x67c>
      return;
 800807e:	bf00      	nop
 8008080:	e006      	b.n	8008090 <HAL_UART_IRQHandler+0x67c>
    return;
 8008082:	bf00      	nop
 8008084:	e004      	b.n	8008090 <HAL_UART_IRQHandler+0x67c>
      return;
 8008086:	bf00      	nop
 8008088:	e002      	b.n	8008090 <HAL_UART_IRQHandler+0x67c>
      return;
 800808a:	bf00      	nop
 800808c:	e000      	b.n	8008090 <HAL_UART_IRQHandler+0x67c>
    return;
 800808e:	bf00      	nop
  }
}
 8008090:	37e8      	adds	r7, #232	@ 0xe8
 8008092:	46bd      	mov	sp, r7
 8008094:	bd80      	pop	{r7, pc}
 8008096:	bf00      	nop

08008098 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 8008098:	b480      	push	{r7}
 800809a:	b083      	sub	sp, #12
 800809c:	af00      	add	r7, sp, #0
 800809e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 80080a0:	bf00      	nop
 80080a2:	370c      	adds	r7, #12
 80080a4:	46bd      	mov	sp, r7
 80080a6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080aa:	4770      	bx	lr

080080ac <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 80080ac:	b480      	push	{r7}
 80080ae:	b083      	sub	sp, #12
 80080b0:	af00      	add	r7, sp, #0
 80080b2:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 80080b4:	bf00      	nop
 80080b6:	370c      	adds	r7, #12
 80080b8:	46bd      	mov	sp, r7
 80080ba:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080be:	4770      	bx	lr

080080c0 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 80080c0:	b480      	push	{r7}
 80080c2:	b083      	sub	sp, #12
 80080c4:	af00      	add	r7, sp, #0
 80080c6:	6078      	str	r0, [r7, #4]
 80080c8:	460b      	mov	r3, r1
 80080ca:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 80080cc:	bf00      	nop
 80080ce:	370c      	adds	r7, #12
 80080d0:	46bd      	mov	sp, r7
 80080d2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80080d6:	4770      	bx	lr

080080d8 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 80080d8:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 80080dc:	b08c      	sub	sp, #48	@ 0x30
 80080de:	af00      	add	r7, sp, #0
 80080e0:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 80080e2:	2300      	movs	r3, #0
 80080e4:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 80080e8:	697b      	ldr	r3, [r7, #20]
 80080ea:	689a      	ldr	r2, [r3, #8]
 80080ec:	697b      	ldr	r3, [r7, #20]
 80080ee:	691b      	ldr	r3, [r3, #16]
 80080f0:	431a      	orrs	r2, r3
 80080f2:	697b      	ldr	r3, [r7, #20]
 80080f4:	695b      	ldr	r3, [r3, #20]
 80080f6:	431a      	orrs	r2, r3
 80080f8:	697b      	ldr	r3, [r7, #20]
 80080fa:	69db      	ldr	r3, [r3, #28]
 80080fc:	4313      	orrs	r3, r2
 80080fe:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 8008100:	697b      	ldr	r3, [r7, #20]
 8008102:	681b      	ldr	r3, [r3, #0]
 8008104:	681a      	ldr	r2, [r3, #0]
 8008106:	4bab      	ldr	r3, [pc, #684]	@ (80083b4 <UART_SetConfig+0x2dc>)
 8008108:	4013      	ands	r3, r2
 800810a:	697a      	ldr	r2, [r7, #20]
 800810c:	6812      	ldr	r2, [r2, #0]
 800810e:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008110:	430b      	orrs	r3, r1
 8008112:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 8008114:	697b      	ldr	r3, [r7, #20]
 8008116:	681b      	ldr	r3, [r3, #0]
 8008118:	685b      	ldr	r3, [r3, #4]
 800811a:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800811e:	697b      	ldr	r3, [r7, #20]
 8008120:	68da      	ldr	r2, [r3, #12]
 8008122:	697b      	ldr	r3, [r7, #20]
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	430a      	orrs	r2, r1
 8008128:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800812a:	697b      	ldr	r3, [r7, #20]
 800812c:	699b      	ldr	r3, [r3, #24]
 800812e:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 8008130:	697b      	ldr	r3, [r7, #20]
 8008132:	681b      	ldr	r3, [r3, #0]
 8008134:	4aa0      	ldr	r2, [pc, #640]	@ (80083b8 <UART_SetConfig+0x2e0>)
 8008136:	4293      	cmp	r3, r2
 8008138:	d004      	beq.n	8008144 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800813a:	697b      	ldr	r3, [r7, #20]
 800813c:	6a1b      	ldr	r3, [r3, #32]
 800813e:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008140:	4313      	orrs	r3, r2
 8008142:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 8008144:	697b      	ldr	r3, [r7, #20]
 8008146:	681b      	ldr	r3, [r3, #0]
 8008148:	689b      	ldr	r3, [r3, #8]
 800814a:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800814e:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 8008152:	697a      	ldr	r2, [r7, #20]
 8008154:	6812      	ldr	r2, [r2, #0]
 8008156:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008158:	430b      	orrs	r3, r1
 800815a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800815c:	697b      	ldr	r3, [r7, #20]
 800815e:	681b      	ldr	r3, [r3, #0]
 8008160:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008162:	f023 010f 	bic.w	r1, r3, #15
 8008166:	697b      	ldr	r3, [r7, #20]
 8008168:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800816a:	697b      	ldr	r3, [r7, #20]
 800816c:	681b      	ldr	r3, [r3, #0]
 800816e:	430a      	orrs	r2, r1
 8008170:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 8008172:	697b      	ldr	r3, [r7, #20]
 8008174:	681b      	ldr	r3, [r3, #0]
 8008176:	4a91      	ldr	r2, [pc, #580]	@ (80083bc <UART_SetConfig+0x2e4>)
 8008178:	4293      	cmp	r3, r2
 800817a:	d125      	bne.n	80081c8 <UART_SetConfig+0xf0>
 800817c:	4b90      	ldr	r3, [pc, #576]	@ (80083c0 <UART_SetConfig+0x2e8>)
 800817e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008182:	f003 0303 	and.w	r3, r3, #3
 8008186:	2b03      	cmp	r3, #3
 8008188:	d81a      	bhi.n	80081c0 <UART_SetConfig+0xe8>
 800818a:	a201      	add	r2, pc, #4	@ (adr r2, 8008190 <UART_SetConfig+0xb8>)
 800818c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008190:	080081a1 	.word	0x080081a1
 8008194:	080081b1 	.word	0x080081b1
 8008198:	080081a9 	.word	0x080081a9
 800819c:	080081b9 	.word	0x080081b9
 80081a0:	2301      	movs	r3, #1
 80081a2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081a6:	e0d6      	b.n	8008356 <UART_SetConfig+0x27e>
 80081a8:	2302      	movs	r3, #2
 80081aa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081ae:	e0d2      	b.n	8008356 <UART_SetConfig+0x27e>
 80081b0:	2304      	movs	r3, #4
 80081b2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081b6:	e0ce      	b.n	8008356 <UART_SetConfig+0x27e>
 80081b8:	2308      	movs	r3, #8
 80081ba:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081be:	e0ca      	b.n	8008356 <UART_SetConfig+0x27e>
 80081c0:	2310      	movs	r3, #16
 80081c2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80081c6:	e0c6      	b.n	8008356 <UART_SetConfig+0x27e>
 80081c8:	697b      	ldr	r3, [r7, #20]
 80081ca:	681b      	ldr	r3, [r3, #0]
 80081cc:	4a7d      	ldr	r2, [pc, #500]	@ (80083c4 <UART_SetConfig+0x2ec>)
 80081ce:	4293      	cmp	r3, r2
 80081d0:	d138      	bne.n	8008244 <UART_SetConfig+0x16c>
 80081d2:	4b7b      	ldr	r3, [pc, #492]	@ (80083c0 <UART_SetConfig+0x2e8>)
 80081d4:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80081d8:	f003 030c 	and.w	r3, r3, #12
 80081dc:	2b0c      	cmp	r3, #12
 80081de:	d82d      	bhi.n	800823c <UART_SetConfig+0x164>
 80081e0:	a201      	add	r2, pc, #4	@ (adr r2, 80081e8 <UART_SetConfig+0x110>)
 80081e2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80081e6:	bf00      	nop
 80081e8:	0800821d 	.word	0x0800821d
 80081ec:	0800823d 	.word	0x0800823d
 80081f0:	0800823d 	.word	0x0800823d
 80081f4:	0800823d 	.word	0x0800823d
 80081f8:	0800822d 	.word	0x0800822d
 80081fc:	0800823d 	.word	0x0800823d
 8008200:	0800823d 	.word	0x0800823d
 8008204:	0800823d 	.word	0x0800823d
 8008208:	08008225 	.word	0x08008225
 800820c:	0800823d 	.word	0x0800823d
 8008210:	0800823d 	.word	0x0800823d
 8008214:	0800823d 	.word	0x0800823d
 8008218:	08008235 	.word	0x08008235
 800821c:	2300      	movs	r3, #0
 800821e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008222:	e098      	b.n	8008356 <UART_SetConfig+0x27e>
 8008224:	2302      	movs	r3, #2
 8008226:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800822a:	e094      	b.n	8008356 <UART_SetConfig+0x27e>
 800822c:	2304      	movs	r3, #4
 800822e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008232:	e090      	b.n	8008356 <UART_SetConfig+0x27e>
 8008234:	2308      	movs	r3, #8
 8008236:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800823a:	e08c      	b.n	8008356 <UART_SetConfig+0x27e>
 800823c:	2310      	movs	r3, #16
 800823e:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008242:	e088      	b.n	8008356 <UART_SetConfig+0x27e>
 8008244:	697b      	ldr	r3, [r7, #20]
 8008246:	681b      	ldr	r3, [r3, #0]
 8008248:	4a5f      	ldr	r2, [pc, #380]	@ (80083c8 <UART_SetConfig+0x2f0>)
 800824a:	4293      	cmp	r3, r2
 800824c:	d125      	bne.n	800829a <UART_SetConfig+0x1c2>
 800824e:	4b5c      	ldr	r3, [pc, #368]	@ (80083c0 <UART_SetConfig+0x2e8>)
 8008250:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008254:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 8008258:	2b30      	cmp	r3, #48	@ 0x30
 800825a:	d016      	beq.n	800828a <UART_SetConfig+0x1b2>
 800825c:	2b30      	cmp	r3, #48	@ 0x30
 800825e:	d818      	bhi.n	8008292 <UART_SetConfig+0x1ba>
 8008260:	2b20      	cmp	r3, #32
 8008262:	d00a      	beq.n	800827a <UART_SetConfig+0x1a2>
 8008264:	2b20      	cmp	r3, #32
 8008266:	d814      	bhi.n	8008292 <UART_SetConfig+0x1ba>
 8008268:	2b00      	cmp	r3, #0
 800826a:	d002      	beq.n	8008272 <UART_SetConfig+0x19a>
 800826c:	2b10      	cmp	r3, #16
 800826e:	d008      	beq.n	8008282 <UART_SetConfig+0x1aa>
 8008270:	e00f      	b.n	8008292 <UART_SetConfig+0x1ba>
 8008272:	2300      	movs	r3, #0
 8008274:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008278:	e06d      	b.n	8008356 <UART_SetConfig+0x27e>
 800827a:	2302      	movs	r3, #2
 800827c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008280:	e069      	b.n	8008356 <UART_SetConfig+0x27e>
 8008282:	2304      	movs	r3, #4
 8008284:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008288:	e065      	b.n	8008356 <UART_SetConfig+0x27e>
 800828a:	2308      	movs	r3, #8
 800828c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008290:	e061      	b.n	8008356 <UART_SetConfig+0x27e>
 8008292:	2310      	movs	r3, #16
 8008294:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008298:	e05d      	b.n	8008356 <UART_SetConfig+0x27e>
 800829a:	697b      	ldr	r3, [r7, #20]
 800829c:	681b      	ldr	r3, [r3, #0]
 800829e:	4a4b      	ldr	r2, [pc, #300]	@ (80083cc <UART_SetConfig+0x2f4>)
 80082a0:	4293      	cmp	r3, r2
 80082a2:	d125      	bne.n	80082f0 <UART_SetConfig+0x218>
 80082a4:	4b46      	ldr	r3, [pc, #280]	@ (80083c0 <UART_SetConfig+0x2e8>)
 80082a6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80082aa:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 80082ae:	2bc0      	cmp	r3, #192	@ 0xc0
 80082b0:	d016      	beq.n	80082e0 <UART_SetConfig+0x208>
 80082b2:	2bc0      	cmp	r3, #192	@ 0xc0
 80082b4:	d818      	bhi.n	80082e8 <UART_SetConfig+0x210>
 80082b6:	2b80      	cmp	r3, #128	@ 0x80
 80082b8:	d00a      	beq.n	80082d0 <UART_SetConfig+0x1f8>
 80082ba:	2b80      	cmp	r3, #128	@ 0x80
 80082bc:	d814      	bhi.n	80082e8 <UART_SetConfig+0x210>
 80082be:	2b00      	cmp	r3, #0
 80082c0:	d002      	beq.n	80082c8 <UART_SetConfig+0x1f0>
 80082c2:	2b40      	cmp	r3, #64	@ 0x40
 80082c4:	d008      	beq.n	80082d8 <UART_SetConfig+0x200>
 80082c6:	e00f      	b.n	80082e8 <UART_SetConfig+0x210>
 80082c8:	2300      	movs	r3, #0
 80082ca:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ce:	e042      	b.n	8008356 <UART_SetConfig+0x27e>
 80082d0:	2302      	movs	r3, #2
 80082d2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082d6:	e03e      	b.n	8008356 <UART_SetConfig+0x27e>
 80082d8:	2304      	movs	r3, #4
 80082da:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082de:	e03a      	b.n	8008356 <UART_SetConfig+0x27e>
 80082e0:	2308      	movs	r3, #8
 80082e2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082e6:	e036      	b.n	8008356 <UART_SetConfig+0x27e>
 80082e8:	2310      	movs	r3, #16
 80082ea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 80082ee:	e032      	b.n	8008356 <UART_SetConfig+0x27e>
 80082f0:	697b      	ldr	r3, [r7, #20]
 80082f2:	681b      	ldr	r3, [r3, #0]
 80082f4:	4a30      	ldr	r2, [pc, #192]	@ (80083b8 <UART_SetConfig+0x2e0>)
 80082f6:	4293      	cmp	r3, r2
 80082f8:	d12a      	bne.n	8008350 <UART_SetConfig+0x278>
 80082fa:	4b31      	ldr	r3, [pc, #196]	@ (80083c0 <UART_SetConfig+0x2e8>)
 80082fc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008300:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 8008304:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 8008308:	d01a      	beq.n	8008340 <UART_SetConfig+0x268>
 800830a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800830e:	d81b      	bhi.n	8008348 <UART_SetConfig+0x270>
 8008310:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008314:	d00c      	beq.n	8008330 <UART_SetConfig+0x258>
 8008316:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800831a:	d815      	bhi.n	8008348 <UART_SetConfig+0x270>
 800831c:	2b00      	cmp	r3, #0
 800831e:	d003      	beq.n	8008328 <UART_SetConfig+0x250>
 8008320:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008324:	d008      	beq.n	8008338 <UART_SetConfig+0x260>
 8008326:	e00f      	b.n	8008348 <UART_SetConfig+0x270>
 8008328:	2300      	movs	r3, #0
 800832a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800832e:	e012      	b.n	8008356 <UART_SetConfig+0x27e>
 8008330:	2302      	movs	r3, #2
 8008332:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008336:	e00e      	b.n	8008356 <UART_SetConfig+0x27e>
 8008338:	2304      	movs	r3, #4
 800833a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800833e:	e00a      	b.n	8008356 <UART_SetConfig+0x27e>
 8008340:	2308      	movs	r3, #8
 8008342:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 8008346:	e006      	b.n	8008356 <UART_SetConfig+0x27e>
 8008348:	2310      	movs	r3, #16
 800834a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800834e:	e002      	b.n	8008356 <UART_SetConfig+0x27e>
 8008350:	2310      	movs	r3, #16
 8008352:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 8008356:	697b      	ldr	r3, [r7, #20]
 8008358:	681b      	ldr	r3, [r3, #0]
 800835a:	4a17      	ldr	r2, [pc, #92]	@ (80083b8 <UART_SetConfig+0x2e0>)
 800835c:	4293      	cmp	r3, r2
 800835e:	f040 80a8 	bne.w	80084b2 <UART_SetConfig+0x3da>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 8008362:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008366:	2b08      	cmp	r3, #8
 8008368:	d834      	bhi.n	80083d4 <UART_SetConfig+0x2fc>
 800836a:	a201      	add	r2, pc, #4	@ (adr r2, 8008370 <UART_SetConfig+0x298>)
 800836c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8008370:	08008395 	.word	0x08008395
 8008374:	080083d5 	.word	0x080083d5
 8008378:	0800839d 	.word	0x0800839d
 800837c:	080083d5 	.word	0x080083d5
 8008380:	080083a3 	.word	0x080083a3
 8008384:	080083d5 	.word	0x080083d5
 8008388:	080083d5 	.word	0x080083d5
 800838c:	080083d5 	.word	0x080083d5
 8008390:	080083ab 	.word	0x080083ab
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 8008394:	f7fd fe9e 	bl	80060d4 <HAL_RCC_GetPCLK1Freq>
 8008398:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800839a:	e021      	b.n	80083e0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800839c:	4b0c      	ldr	r3, [pc, #48]	@ (80083d0 <UART_SetConfig+0x2f8>)
 800839e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80083a0:	e01e      	b.n	80083e0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80083a2:	f7fd fe2b 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 80083a6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80083a8:	e01a      	b.n	80083e0 <UART_SetConfig+0x308>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80083aa:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80083ae:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80083b0:	e016      	b.n	80083e0 <UART_SetConfig+0x308>
 80083b2:	bf00      	nop
 80083b4:	cfff69f3 	.word	0xcfff69f3
 80083b8:	40008000 	.word	0x40008000
 80083bc:	40013800 	.word	0x40013800
 80083c0:	40021000 	.word	0x40021000
 80083c4:	40004400 	.word	0x40004400
 80083c8:	40004800 	.word	0x40004800
 80083cc:	40004c00 	.word	0x40004c00
 80083d0:	00f42400 	.word	0x00f42400
      default:
        pclk = 0U;
 80083d4:	2300      	movs	r3, #0
 80083d6:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80083d8:	2301      	movs	r3, #1
 80083da:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80083de:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 80083e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083e2:	2b00      	cmp	r3, #0
 80083e4:	f000 812a 	beq.w	800863c <UART_SetConfig+0x564>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 80083e8:	697b      	ldr	r3, [r7, #20]
 80083ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80083ec:	4a9e      	ldr	r2, [pc, #632]	@ (8008668 <UART_SetConfig+0x590>)
 80083ee:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 80083f2:	461a      	mov	r2, r3
 80083f4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80083f6:	fbb3 f3f2 	udiv	r3, r3, r2
 80083fa:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 80083fc:	697b      	ldr	r3, [r7, #20]
 80083fe:	685a      	ldr	r2, [r3, #4]
 8008400:	4613      	mov	r3, r2
 8008402:	005b      	lsls	r3, r3, #1
 8008404:	4413      	add	r3, r2
 8008406:	69ba      	ldr	r2, [r7, #24]
 8008408:	429a      	cmp	r2, r3
 800840a:	d305      	bcc.n	8008418 <UART_SetConfig+0x340>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800840c:	697b      	ldr	r3, [r7, #20]
 800840e:	685b      	ldr	r3, [r3, #4]
 8008410:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 8008412:	69ba      	ldr	r2, [r7, #24]
 8008414:	429a      	cmp	r2, r3
 8008416:	d903      	bls.n	8008420 <UART_SetConfig+0x348>
      {
        ret = HAL_ERROR;
 8008418:	2301      	movs	r3, #1
 800841a:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800841e:	e10d      	b.n	800863c <UART_SetConfig+0x564>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 8008420:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008422:	2200      	movs	r2, #0
 8008424:	60bb      	str	r3, [r7, #8]
 8008426:	60fa      	str	r2, [r7, #12]
 8008428:	697b      	ldr	r3, [r7, #20]
 800842a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800842c:	4a8e      	ldr	r2, [pc, #568]	@ (8008668 <UART_SetConfig+0x590>)
 800842e:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008432:	b29b      	uxth	r3, r3
 8008434:	2200      	movs	r2, #0
 8008436:	603b      	str	r3, [r7, #0]
 8008438:	607a      	str	r2, [r7, #4]
 800843a:	e9d7 2300 	ldrd	r2, r3, [r7]
 800843e:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8008442:	f7f8 fbd9 	bl	8000bf8 <__aeabi_uldivmod>
 8008446:	4602      	mov	r2, r0
 8008448:	460b      	mov	r3, r1
 800844a:	4610      	mov	r0, r2
 800844c:	4619      	mov	r1, r3
 800844e:	f04f 0200 	mov.w	r2, #0
 8008452:	f04f 0300 	mov.w	r3, #0
 8008456:	020b      	lsls	r3, r1, #8
 8008458:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800845c:	0202      	lsls	r2, r0, #8
 800845e:	6979      	ldr	r1, [r7, #20]
 8008460:	6849      	ldr	r1, [r1, #4]
 8008462:	0849      	lsrs	r1, r1, #1
 8008464:	2000      	movs	r0, #0
 8008466:	460c      	mov	r4, r1
 8008468:	4605      	mov	r5, r0
 800846a:	eb12 0804 	adds.w	r8, r2, r4
 800846e:	eb43 0905 	adc.w	r9, r3, r5
 8008472:	697b      	ldr	r3, [r7, #20]
 8008474:	685b      	ldr	r3, [r3, #4]
 8008476:	2200      	movs	r2, #0
 8008478:	469a      	mov	sl, r3
 800847a:	4693      	mov	fp, r2
 800847c:	4652      	mov	r2, sl
 800847e:	465b      	mov	r3, fp
 8008480:	4640      	mov	r0, r8
 8008482:	4649      	mov	r1, r9
 8008484:	f7f8 fbb8 	bl	8000bf8 <__aeabi_uldivmod>
 8008488:	4602      	mov	r2, r0
 800848a:	460b      	mov	r3, r1
 800848c:	4613      	mov	r3, r2
 800848e:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 8008490:	6a3b      	ldr	r3, [r7, #32]
 8008492:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 8008496:	d308      	bcc.n	80084aa <UART_SetConfig+0x3d2>
 8008498:	6a3b      	ldr	r3, [r7, #32]
 800849a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800849e:	d204      	bcs.n	80084aa <UART_SetConfig+0x3d2>
        {
          huart->Instance->BRR = usartdiv;
 80084a0:	697b      	ldr	r3, [r7, #20]
 80084a2:	681b      	ldr	r3, [r3, #0]
 80084a4:	6a3a      	ldr	r2, [r7, #32]
 80084a6:	60da      	str	r2, [r3, #12]
 80084a8:	e0c8      	b.n	800863c <UART_SetConfig+0x564>
        }
        else
        {
          ret = HAL_ERROR;
 80084aa:	2301      	movs	r3, #1
 80084ac:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 80084b0:	e0c4      	b.n	800863c <UART_SetConfig+0x564>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 80084b2:	697b      	ldr	r3, [r7, #20]
 80084b4:	69db      	ldr	r3, [r3, #28]
 80084b6:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80084ba:	d167      	bne.n	800858c <UART_SetConfig+0x4b4>
  {
    switch (clocksource)
 80084bc:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80084c0:	2b08      	cmp	r3, #8
 80084c2:	d828      	bhi.n	8008516 <UART_SetConfig+0x43e>
 80084c4:	a201      	add	r2, pc, #4	@ (adr r2, 80084cc <UART_SetConfig+0x3f4>)
 80084c6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80084ca:	bf00      	nop
 80084cc:	080084f1 	.word	0x080084f1
 80084d0:	080084f9 	.word	0x080084f9
 80084d4:	08008501 	.word	0x08008501
 80084d8:	08008517 	.word	0x08008517
 80084dc:	08008507 	.word	0x08008507
 80084e0:	08008517 	.word	0x08008517
 80084e4:	08008517 	.word	0x08008517
 80084e8:	08008517 	.word	0x08008517
 80084ec:	0800850f 	.word	0x0800850f
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80084f0:	f7fd fdf0 	bl	80060d4 <HAL_RCC_GetPCLK1Freq>
 80084f4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084f6:	e014      	b.n	8008522 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80084f8:	f7fd fe02 	bl	8006100 <HAL_RCC_GetPCLK2Freq>
 80084fc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80084fe:	e010      	b.n	8008522 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 8008500:	4b5a      	ldr	r3, [pc, #360]	@ (800866c <UART_SetConfig+0x594>)
 8008502:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008504:	e00d      	b.n	8008522 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 8008506:	f7fd fd79 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 800850a:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800850c:	e009      	b.n	8008522 <UART_SetConfig+0x44a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800850e:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 8008512:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 8008514:	e005      	b.n	8008522 <UART_SetConfig+0x44a>
      default:
        pclk = 0U;
 8008516:	2300      	movs	r3, #0
 8008518:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800851a:	2301      	movs	r3, #1
 800851c:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 8008520:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 8008522:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008524:	2b00      	cmp	r3, #0
 8008526:	f000 8089 	beq.w	800863c <UART_SetConfig+0x564>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800852a:	697b      	ldr	r3, [r7, #20]
 800852c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800852e:	4a4e      	ldr	r2, [pc, #312]	@ (8008668 <UART_SetConfig+0x590>)
 8008530:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008534:	461a      	mov	r2, r3
 8008536:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008538:	fbb3 f3f2 	udiv	r3, r3, r2
 800853c:	005a      	lsls	r2, r3, #1
 800853e:	697b      	ldr	r3, [r7, #20]
 8008540:	685b      	ldr	r3, [r3, #4]
 8008542:	085b      	lsrs	r3, r3, #1
 8008544:	441a      	add	r2, r3
 8008546:	697b      	ldr	r3, [r7, #20]
 8008548:	685b      	ldr	r3, [r3, #4]
 800854a:	fbb2 f3f3 	udiv	r3, r2, r3
 800854e:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 8008550:	6a3b      	ldr	r3, [r7, #32]
 8008552:	2b0f      	cmp	r3, #15
 8008554:	d916      	bls.n	8008584 <UART_SetConfig+0x4ac>
 8008556:	6a3b      	ldr	r3, [r7, #32]
 8008558:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800855c:	d212      	bcs.n	8008584 <UART_SetConfig+0x4ac>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800855e:	6a3b      	ldr	r3, [r7, #32]
 8008560:	b29b      	uxth	r3, r3
 8008562:	f023 030f 	bic.w	r3, r3, #15
 8008566:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 8008568:	6a3b      	ldr	r3, [r7, #32]
 800856a:	085b      	lsrs	r3, r3, #1
 800856c:	b29b      	uxth	r3, r3
 800856e:	f003 0307 	and.w	r3, r3, #7
 8008572:	b29a      	uxth	r2, r3
 8008574:	8bfb      	ldrh	r3, [r7, #30]
 8008576:	4313      	orrs	r3, r2
 8008578:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800857a:	697b      	ldr	r3, [r7, #20]
 800857c:	681b      	ldr	r3, [r3, #0]
 800857e:	8bfa      	ldrh	r2, [r7, #30]
 8008580:	60da      	str	r2, [r3, #12]
 8008582:	e05b      	b.n	800863c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008584:	2301      	movs	r3, #1
 8008586:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800858a:	e057      	b.n	800863c <UART_SetConfig+0x564>
      }
    }
  }
  else
  {
    switch (clocksource)
 800858c:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 8008590:	2b08      	cmp	r3, #8
 8008592:	d828      	bhi.n	80085e6 <UART_SetConfig+0x50e>
 8008594:	a201      	add	r2, pc, #4	@ (adr r2, 800859c <UART_SetConfig+0x4c4>)
 8008596:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800859a:	bf00      	nop
 800859c:	080085c1 	.word	0x080085c1
 80085a0:	080085c9 	.word	0x080085c9
 80085a4:	080085d1 	.word	0x080085d1
 80085a8:	080085e7 	.word	0x080085e7
 80085ac:	080085d7 	.word	0x080085d7
 80085b0:	080085e7 	.word	0x080085e7
 80085b4:	080085e7 	.word	0x080085e7
 80085b8:	080085e7 	.word	0x080085e7
 80085bc:	080085df 	.word	0x080085df
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 80085c0:	f7fd fd88 	bl	80060d4 <HAL_RCC_GetPCLK1Freq>
 80085c4:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085c6:	e014      	b.n	80085f2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 80085c8:	f7fd fd9a 	bl	8006100 <HAL_RCC_GetPCLK2Freq>
 80085cc:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085ce:	e010      	b.n	80085f2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 80085d0:	4b26      	ldr	r3, [pc, #152]	@ (800866c <UART_SetConfig+0x594>)
 80085d2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085d4:	e00d      	b.n	80085f2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 80085d6:	f7fd fd11 	bl	8005ffc <HAL_RCC_GetSysClockFreq>
 80085da:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 80085dc:	e009      	b.n	80085f2 <UART_SetConfig+0x51a>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 80085de:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 80085e2:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 80085e4:	e005      	b.n	80085f2 <UART_SetConfig+0x51a>
      default:
        pclk = 0U;
 80085e6:	2300      	movs	r3, #0
 80085e8:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 80085ea:	2301      	movs	r3, #1
 80085ec:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 80085f0:	bf00      	nop
    }

    if (pclk != 0U)
 80085f2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80085f4:	2b00      	cmp	r3, #0
 80085f6:	d021      	beq.n	800863c <UART_SetConfig+0x564>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 80085f8:	697b      	ldr	r3, [r7, #20]
 80085fa:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80085fc:	4a1a      	ldr	r2, [pc, #104]	@ (8008668 <UART_SetConfig+0x590>)
 80085fe:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 8008602:	461a      	mov	r2, r3
 8008604:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008606:	fbb3 f2f2 	udiv	r2, r3, r2
 800860a:	697b      	ldr	r3, [r7, #20]
 800860c:	685b      	ldr	r3, [r3, #4]
 800860e:	085b      	lsrs	r3, r3, #1
 8008610:	441a      	add	r2, r3
 8008612:	697b      	ldr	r3, [r7, #20]
 8008614:	685b      	ldr	r3, [r3, #4]
 8008616:	fbb2 f3f3 	udiv	r3, r2, r3
 800861a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800861c:	6a3b      	ldr	r3, [r7, #32]
 800861e:	2b0f      	cmp	r3, #15
 8008620:	d909      	bls.n	8008636 <UART_SetConfig+0x55e>
 8008622:	6a3b      	ldr	r3, [r7, #32]
 8008624:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008628:	d205      	bcs.n	8008636 <UART_SetConfig+0x55e>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800862a:	6a3b      	ldr	r3, [r7, #32]
 800862c:	b29a      	uxth	r2, r3
 800862e:	697b      	ldr	r3, [r7, #20]
 8008630:	681b      	ldr	r3, [r3, #0]
 8008632:	60da      	str	r2, [r3, #12]
 8008634:	e002      	b.n	800863c <UART_SetConfig+0x564>
      }
      else
      {
        ret = HAL_ERROR;
 8008636:	2301      	movs	r3, #1
 8008638:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800863c:	697b      	ldr	r3, [r7, #20]
 800863e:	2201      	movs	r2, #1
 8008640:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 8008644:	697b      	ldr	r3, [r7, #20]
 8008646:	2201      	movs	r2, #1
 8008648:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800864c:	697b      	ldr	r3, [r7, #20]
 800864e:	2200      	movs	r2, #0
 8008650:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 8008652:	697b      	ldr	r3, [r7, #20]
 8008654:	2200      	movs	r2, #0
 8008656:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 8008658:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800865c:	4618      	mov	r0, r3
 800865e:	3730      	adds	r7, #48	@ 0x30
 8008660:	46bd      	mov	sp, r7
 8008662:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 8008666:	bf00      	nop
 8008668:	0801beac 	.word	0x0801beac
 800866c:	00f42400 	.word	0x00f42400

08008670 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 8008670:	b480      	push	{r7}
 8008672:	b083      	sub	sp, #12
 8008674:	af00      	add	r7, sp, #0
 8008676:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 8008678:	687b      	ldr	r3, [r7, #4]
 800867a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800867c:	f003 0308 	and.w	r3, r3, #8
 8008680:	2b00      	cmp	r3, #0
 8008682:	d00a      	beq.n	800869a <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 8008684:	687b      	ldr	r3, [r7, #4]
 8008686:	681b      	ldr	r3, [r3, #0]
 8008688:	685b      	ldr	r3, [r3, #4]
 800868a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800868e:	687b      	ldr	r3, [r7, #4]
 8008690:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8008692:	687b      	ldr	r3, [r7, #4]
 8008694:	681b      	ldr	r3, [r3, #0]
 8008696:	430a      	orrs	r2, r1
 8008698:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800869a:	687b      	ldr	r3, [r7, #4]
 800869c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800869e:	f003 0301 	and.w	r3, r3, #1
 80086a2:	2b00      	cmp	r3, #0
 80086a4:	d00a      	beq.n	80086bc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 80086a6:	687b      	ldr	r3, [r7, #4]
 80086a8:	681b      	ldr	r3, [r3, #0]
 80086aa:	685b      	ldr	r3, [r3, #4]
 80086ac:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 80086b0:	687b      	ldr	r3, [r7, #4]
 80086b2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 80086b4:	687b      	ldr	r3, [r7, #4]
 80086b6:	681b      	ldr	r3, [r3, #0]
 80086b8:	430a      	orrs	r2, r1
 80086ba:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 80086bc:	687b      	ldr	r3, [r7, #4]
 80086be:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086c0:	f003 0302 	and.w	r3, r3, #2
 80086c4:	2b00      	cmp	r3, #0
 80086c6:	d00a      	beq.n	80086de <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 80086c8:	687b      	ldr	r3, [r7, #4]
 80086ca:	681b      	ldr	r3, [r3, #0]
 80086cc:	685b      	ldr	r3, [r3, #4]
 80086ce:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 80086d2:	687b      	ldr	r3, [r7, #4]
 80086d4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80086d6:	687b      	ldr	r3, [r7, #4]
 80086d8:	681b      	ldr	r3, [r3, #0]
 80086da:	430a      	orrs	r2, r1
 80086dc:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 80086de:	687b      	ldr	r3, [r7, #4]
 80086e0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80086e2:	f003 0304 	and.w	r3, r3, #4
 80086e6:	2b00      	cmp	r3, #0
 80086e8:	d00a      	beq.n	8008700 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 80086ea:	687b      	ldr	r3, [r7, #4]
 80086ec:	681b      	ldr	r3, [r3, #0]
 80086ee:	685b      	ldr	r3, [r3, #4]
 80086f0:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 80086f4:	687b      	ldr	r3, [r7, #4]
 80086f6:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 80086f8:	687b      	ldr	r3, [r7, #4]
 80086fa:	681b      	ldr	r3, [r3, #0]
 80086fc:	430a      	orrs	r2, r1
 80086fe:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 8008700:	687b      	ldr	r3, [r7, #4]
 8008702:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008704:	f003 0310 	and.w	r3, r3, #16
 8008708:	2b00      	cmp	r3, #0
 800870a:	d00a      	beq.n	8008722 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800870c:	687b      	ldr	r3, [r7, #4]
 800870e:	681b      	ldr	r3, [r3, #0]
 8008710:	689b      	ldr	r3, [r3, #8]
 8008712:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 8008716:	687b      	ldr	r3, [r7, #4]
 8008718:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800871a:	687b      	ldr	r3, [r7, #4]
 800871c:	681b      	ldr	r3, [r3, #0]
 800871e:	430a      	orrs	r2, r1
 8008720:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 8008722:	687b      	ldr	r3, [r7, #4]
 8008724:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008726:	f003 0320 	and.w	r3, r3, #32
 800872a:	2b00      	cmp	r3, #0
 800872c:	d00a      	beq.n	8008744 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800872e:	687b      	ldr	r3, [r7, #4]
 8008730:	681b      	ldr	r3, [r3, #0]
 8008732:	689b      	ldr	r3, [r3, #8]
 8008734:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 8008738:	687b      	ldr	r3, [r7, #4]
 800873a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800873c:	687b      	ldr	r3, [r7, #4]
 800873e:	681b      	ldr	r3, [r3, #0]
 8008740:	430a      	orrs	r2, r1
 8008742:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 8008744:	687b      	ldr	r3, [r7, #4]
 8008746:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008748:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800874c:	2b00      	cmp	r3, #0
 800874e:	d01a      	beq.n	8008786 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 8008750:	687b      	ldr	r3, [r7, #4]
 8008752:	681b      	ldr	r3, [r3, #0]
 8008754:	685b      	ldr	r3, [r3, #4]
 8008756:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800875a:	687b      	ldr	r3, [r7, #4]
 800875c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800875e:	687b      	ldr	r3, [r7, #4]
 8008760:	681b      	ldr	r3, [r3, #0]
 8008762:	430a      	orrs	r2, r1
 8008764:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 8008766:	687b      	ldr	r3, [r7, #4]
 8008768:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800876a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800876e:	d10a      	bne.n	8008786 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 8008770:	687b      	ldr	r3, [r7, #4]
 8008772:	681b      	ldr	r3, [r3, #0]
 8008774:	685b      	ldr	r3, [r3, #4]
 8008776:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800877a:	687b      	ldr	r3, [r7, #4]
 800877c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800877e:	687b      	ldr	r3, [r7, #4]
 8008780:	681b      	ldr	r3, [r3, #0]
 8008782:	430a      	orrs	r2, r1
 8008784:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 8008786:	687b      	ldr	r3, [r7, #4]
 8008788:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800878a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800878e:	2b00      	cmp	r3, #0
 8008790:	d00a      	beq.n	80087a8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 8008792:	687b      	ldr	r3, [r7, #4]
 8008794:	681b      	ldr	r3, [r3, #0]
 8008796:	685b      	ldr	r3, [r3, #4]
 8008798:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800879c:	687b      	ldr	r3, [r7, #4]
 800879e:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 80087a0:	687b      	ldr	r3, [r7, #4]
 80087a2:	681b      	ldr	r3, [r3, #0]
 80087a4:	430a      	orrs	r2, r1
 80087a6:	605a      	str	r2, [r3, #4]
  }
}
 80087a8:	bf00      	nop
 80087aa:	370c      	adds	r7, #12
 80087ac:	46bd      	mov	sp, r7
 80087ae:	f85d 7b04 	ldr.w	r7, [sp], #4
 80087b2:	4770      	bx	lr

080087b4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 80087b4:	b580      	push	{r7, lr}
 80087b6:	b098      	sub	sp, #96	@ 0x60
 80087b8:	af02      	add	r7, sp, #8
 80087ba:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 80087bc:	687b      	ldr	r3, [r7, #4]
 80087be:	2200      	movs	r2, #0
 80087c0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 80087c4:	f7fa ff18 	bl	80035f8 <HAL_GetTick>
 80087c8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 80087ca:	687b      	ldr	r3, [r7, #4]
 80087cc:	681b      	ldr	r3, [r3, #0]
 80087ce:	681b      	ldr	r3, [r3, #0]
 80087d0:	f003 0308 	and.w	r3, r3, #8
 80087d4:	2b08      	cmp	r3, #8
 80087d6:	d12f      	bne.n	8008838 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 80087d8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 80087dc:	9300      	str	r3, [sp, #0]
 80087de:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 80087e0:	2200      	movs	r2, #0
 80087e2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 80087e6:	6878      	ldr	r0, [r7, #4]
 80087e8:	f000 f88e 	bl	8008908 <UART_WaitOnFlagUntilTimeout>
 80087ec:	4603      	mov	r3, r0
 80087ee:	2b00      	cmp	r3, #0
 80087f0:	d022      	beq.n	8008838 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 80087f2:	687b      	ldr	r3, [r7, #4]
 80087f4:	681b      	ldr	r3, [r3, #0]
 80087f6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80087f8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80087fa:	e853 3f00 	ldrex	r3, [r3]
 80087fe:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 8008800:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8008802:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 8008806:	653b      	str	r3, [r7, #80]	@ 0x50
 8008808:	687b      	ldr	r3, [r7, #4]
 800880a:	681b      	ldr	r3, [r3, #0]
 800880c:	461a      	mov	r2, r3
 800880e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 8008810:	647b      	str	r3, [r7, #68]	@ 0x44
 8008812:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008814:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 8008816:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8008818:	e841 2300 	strex	r3, r2, [r1]
 800881c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800881e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8008820:	2b00      	cmp	r3, #0
 8008822:	d1e6      	bne.n	80087f2 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 8008824:	687b      	ldr	r3, [r7, #4]
 8008826:	2220      	movs	r2, #32
 8008828:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800882c:	687b      	ldr	r3, [r7, #4]
 800882e:	2200      	movs	r2, #0
 8008830:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 8008834:	2303      	movs	r3, #3
 8008836:	e063      	b.n	8008900 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 8008838:	687b      	ldr	r3, [r7, #4]
 800883a:	681b      	ldr	r3, [r3, #0]
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f003 0304 	and.w	r3, r3, #4
 8008842:	2b04      	cmp	r3, #4
 8008844:	d149      	bne.n	80088da <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 8008846:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800884a:	9300      	str	r3, [sp, #0]
 800884c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800884e:	2200      	movs	r2, #0
 8008850:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 8008854:	6878      	ldr	r0, [r7, #4]
 8008856:	f000 f857 	bl	8008908 <UART_WaitOnFlagUntilTimeout>
 800885a:	4603      	mov	r3, r0
 800885c:	2b00      	cmp	r3, #0
 800885e:	d03c      	beq.n	80088da <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 8008860:	687b      	ldr	r3, [r7, #4]
 8008862:	681b      	ldr	r3, [r3, #0]
 8008864:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008866:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008868:	e853 3f00 	ldrex	r3, [r3]
 800886c:	623b      	str	r3, [r7, #32]
   return(result);
 800886e:	6a3b      	ldr	r3, [r7, #32]
 8008870:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 8008874:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008876:	687b      	ldr	r3, [r7, #4]
 8008878:	681b      	ldr	r3, [r3, #0]
 800887a:	461a      	mov	r2, r3
 800887c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800887e:	633b      	str	r3, [r7, #48]	@ 0x30
 8008880:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008882:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 8008884:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8008886:	e841 2300 	strex	r3, r2, [r1]
 800888a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800888c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800888e:	2b00      	cmp	r3, #0
 8008890:	d1e6      	bne.n	8008860 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 8008892:	687b      	ldr	r3, [r7, #4]
 8008894:	681b      	ldr	r3, [r3, #0]
 8008896:	3308      	adds	r3, #8
 8008898:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800889a:	693b      	ldr	r3, [r7, #16]
 800889c:	e853 3f00 	ldrex	r3, [r3]
 80088a0:	60fb      	str	r3, [r7, #12]
   return(result);
 80088a2:	68fb      	ldr	r3, [r7, #12]
 80088a4:	f023 0301 	bic.w	r3, r3, #1
 80088a8:	64bb      	str	r3, [r7, #72]	@ 0x48
 80088aa:	687b      	ldr	r3, [r7, #4]
 80088ac:	681b      	ldr	r3, [r3, #0]
 80088ae:	3308      	adds	r3, #8
 80088b0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 80088b2:	61fa      	str	r2, [r7, #28]
 80088b4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 80088b6:	69b9      	ldr	r1, [r7, #24]
 80088b8:	69fa      	ldr	r2, [r7, #28]
 80088ba:	e841 2300 	strex	r3, r2, [r1]
 80088be:	617b      	str	r3, [r7, #20]
   return(result);
 80088c0:	697b      	ldr	r3, [r7, #20]
 80088c2:	2b00      	cmp	r3, #0
 80088c4:	d1e5      	bne.n	8008892 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 80088c6:	687b      	ldr	r3, [r7, #4]
 80088c8:	2220      	movs	r2, #32
 80088ca:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 80088ce:	687b      	ldr	r3, [r7, #4]
 80088d0:	2200      	movs	r2, #0
 80088d2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 80088d6:	2303      	movs	r3, #3
 80088d8:	e012      	b.n	8008900 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 80088da:	687b      	ldr	r3, [r7, #4]
 80088dc:	2220      	movs	r2, #32
 80088de:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 80088e2:	687b      	ldr	r3, [r7, #4]
 80088e4:	2220      	movs	r2, #32
 80088e6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 80088ea:	687b      	ldr	r3, [r7, #4]
 80088ec:	2200      	movs	r2, #0
 80088ee:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 80088f0:	687b      	ldr	r3, [r7, #4]
 80088f2:	2200      	movs	r2, #0
 80088f4:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 80088f6:	687b      	ldr	r3, [r7, #4]
 80088f8:	2200      	movs	r2, #0
 80088fa:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 80088fe:	2300      	movs	r3, #0
}
 8008900:	4618      	mov	r0, r3
 8008902:	3758      	adds	r7, #88	@ 0x58
 8008904:	46bd      	mov	sp, r7
 8008906:	bd80      	pop	{r7, pc}

08008908 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 8008908:	b580      	push	{r7, lr}
 800890a:	b084      	sub	sp, #16
 800890c:	af00      	add	r7, sp, #0
 800890e:	60f8      	str	r0, [r7, #12]
 8008910:	60b9      	str	r1, [r7, #8]
 8008912:	603b      	str	r3, [r7, #0]
 8008914:	4613      	mov	r3, r2
 8008916:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 8008918:	e04f      	b.n	80089ba <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800891a:	69bb      	ldr	r3, [r7, #24]
 800891c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008920:	d04b      	beq.n	80089ba <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8008922:	f7fa fe69 	bl	80035f8 <HAL_GetTick>
 8008926:	4602      	mov	r2, r0
 8008928:	683b      	ldr	r3, [r7, #0]
 800892a:	1ad3      	subs	r3, r2, r3
 800892c:	69ba      	ldr	r2, [r7, #24]
 800892e:	429a      	cmp	r2, r3
 8008930:	d302      	bcc.n	8008938 <UART_WaitOnFlagUntilTimeout+0x30>
 8008932:	69bb      	ldr	r3, [r7, #24]
 8008934:	2b00      	cmp	r3, #0
 8008936:	d101      	bne.n	800893c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 8008938:	2303      	movs	r3, #3
 800893a:	e04e      	b.n	80089da <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800893c:	68fb      	ldr	r3, [r7, #12]
 800893e:	681b      	ldr	r3, [r3, #0]
 8008940:	681b      	ldr	r3, [r3, #0]
 8008942:	f003 0304 	and.w	r3, r3, #4
 8008946:	2b00      	cmp	r3, #0
 8008948:	d037      	beq.n	80089ba <UART_WaitOnFlagUntilTimeout+0xb2>
 800894a:	68bb      	ldr	r3, [r7, #8]
 800894c:	2b80      	cmp	r3, #128	@ 0x80
 800894e:	d034      	beq.n	80089ba <UART_WaitOnFlagUntilTimeout+0xb2>
 8008950:	68bb      	ldr	r3, [r7, #8]
 8008952:	2b40      	cmp	r3, #64	@ 0x40
 8008954:	d031      	beq.n	80089ba <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 8008956:	68fb      	ldr	r3, [r7, #12]
 8008958:	681b      	ldr	r3, [r3, #0]
 800895a:	69db      	ldr	r3, [r3, #28]
 800895c:	f003 0308 	and.w	r3, r3, #8
 8008960:	2b08      	cmp	r3, #8
 8008962:	d110      	bne.n	8008986 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 8008964:	68fb      	ldr	r3, [r7, #12]
 8008966:	681b      	ldr	r3, [r3, #0]
 8008968:	2208      	movs	r2, #8
 800896a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800896c:	68f8      	ldr	r0, [r7, #12]
 800896e:	f000 f838 	bl	80089e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 8008972:	68fb      	ldr	r3, [r7, #12]
 8008974:	2208      	movs	r2, #8
 8008976:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800897a:	68fb      	ldr	r3, [r7, #12]
 800897c:	2200      	movs	r2, #0
 800897e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 8008982:	2301      	movs	r3, #1
 8008984:	e029      	b.n	80089da <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 8008986:	68fb      	ldr	r3, [r7, #12]
 8008988:	681b      	ldr	r3, [r3, #0]
 800898a:	69db      	ldr	r3, [r3, #28]
 800898c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008990:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 8008994:	d111      	bne.n	80089ba <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 8008996:	68fb      	ldr	r3, [r7, #12]
 8008998:	681b      	ldr	r3, [r3, #0]
 800899a:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800899e:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 80089a0:	68f8      	ldr	r0, [r7, #12]
 80089a2:	f000 f81e 	bl	80089e2 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 80089a6:	68fb      	ldr	r3, [r7, #12]
 80089a8:	2220      	movs	r2, #32
 80089aa:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 80089ae:	68fb      	ldr	r3, [r7, #12]
 80089b0:	2200      	movs	r2, #0
 80089b2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 80089b6:	2303      	movs	r3, #3
 80089b8:	e00f      	b.n	80089da <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 80089ba:	68fb      	ldr	r3, [r7, #12]
 80089bc:	681b      	ldr	r3, [r3, #0]
 80089be:	69da      	ldr	r2, [r3, #28]
 80089c0:	68bb      	ldr	r3, [r7, #8]
 80089c2:	4013      	ands	r3, r2
 80089c4:	68ba      	ldr	r2, [r7, #8]
 80089c6:	429a      	cmp	r2, r3
 80089c8:	bf0c      	ite	eq
 80089ca:	2301      	moveq	r3, #1
 80089cc:	2300      	movne	r3, #0
 80089ce:	b2db      	uxtb	r3, r3
 80089d0:	461a      	mov	r2, r3
 80089d2:	79fb      	ldrb	r3, [r7, #7]
 80089d4:	429a      	cmp	r2, r3
 80089d6:	d0a0      	beq.n	800891a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 80089d8:	2300      	movs	r3, #0
}
 80089da:	4618      	mov	r0, r3
 80089dc:	3710      	adds	r7, #16
 80089de:	46bd      	mov	sp, r7
 80089e0:	bd80      	pop	{r7, pc}

080089e2 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 80089e2:	b480      	push	{r7}
 80089e4:	b095      	sub	sp, #84	@ 0x54
 80089e6:	af00      	add	r7, sp, #0
 80089e8:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 80089ea:	687b      	ldr	r3, [r7, #4]
 80089ec:	681b      	ldr	r3, [r3, #0]
 80089ee:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 80089f0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 80089f2:	e853 3f00 	ldrex	r3, [r3]
 80089f6:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 80089f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80089fa:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 80089fe:	64fb      	str	r3, [r7, #76]	@ 0x4c
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	461a      	mov	r2, r3
 8008a06:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8008a08:	643b      	str	r3, [r7, #64]	@ 0x40
 8008a0a:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a0c:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 8008a0e:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 8008a10:	e841 2300 	strex	r3, r2, [r1]
 8008a14:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 8008a16:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 8008a18:	2b00      	cmp	r3, #0
 8008a1a:	d1e6      	bne.n	80089ea <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 8008a1c:	687b      	ldr	r3, [r7, #4]
 8008a1e:	681b      	ldr	r3, [r3, #0]
 8008a20:	3308      	adds	r3, #8
 8008a22:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a24:	6a3b      	ldr	r3, [r7, #32]
 8008a26:	e853 3f00 	ldrex	r3, [r3]
 8008a2a:	61fb      	str	r3, [r7, #28]
   return(result);
 8008a2c:	69fb      	ldr	r3, [r7, #28]
 8008a2e:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008a32:	f023 0301 	bic.w	r3, r3, #1
 8008a36:	64bb      	str	r3, [r7, #72]	@ 0x48
 8008a38:	687b      	ldr	r3, [r7, #4]
 8008a3a:	681b      	ldr	r3, [r3, #0]
 8008a3c:	3308      	adds	r3, #8
 8008a3e:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 8008a40:	62fa      	str	r2, [r7, #44]	@ 0x2c
 8008a42:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a44:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 8008a46:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8008a48:	e841 2300 	strex	r3, r2, [r1]
 8008a4c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 8008a4e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8008a50:	2b00      	cmp	r3, #0
 8008a52:	d1e3      	bne.n	8008a1c <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 8008a54:	687b      	ldr	r3, [r7, #4]
 8008a56:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 8008a58:	2b01      	cmp	r3, #1
 8008a5a:	d118      	bne.n	8008a8e <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 8008a5c:	687b      	ldr	r3, [r7, #4]
 8008a5e:	681b      	ldr	r3, [r3, #0]
 8008a60:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008a62:	68fb      	ldr	r3, [r7, #12]
 8008a64:	e853 3f00 	ldrex	r3, [r3]
 8008a68:	60bb      	str	r3, [r7, #8]
   return(result);
 8008a6a:	68bb      	ldr	r3, [r7, #8]
 8008a6c:	f023 0310 	bic.w	r3, r3, #16
 8008a70:	647b      	str	r3, [r7, #68]	@ 0x44
 8008a72:	687b      	ldr	r3, [r7, #4]
 8008a74:	681b      	ldr	r3, [r3, #0]
 8008a76:	461a      	mov	r2, r3
 8008a78:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 8008a7a:	61bb      	str	r3, [r7, #24]
 8008a7c:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008a7e:	6979      	ldr	r1, [r7, #20]
 8008a80:	69ba      	ldr	r2, [r7, #24]
 8008a82:	e841 2300 	strex	r3, r2, [r1]
 8008a86:	613b      	str	r3, [r7, #16]
   return(result);
 8008a88:	693b      	ldr	r3, [r7, #16]
 8008a8a:	2b00      	cmp	r3, #0
 8008a8c:	d1e6      	bne.n	8008a5c <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 8008a8e:	687b      	ldr	r3, [r7, #4]
 8008a90:	2220      	movs	r2, #32
 8008a92:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 8008a96:	687b      	ldr	r3, [r7, #4]
 8008a98:	2200      	movs	r2, #0
 8008a9a:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 8008a9c:	687b      	ldr	r3, [r7, #4]
 8008a9e:	2200      	movs	r2, #0
 8008aa0:	675a      	str	r2, [r3, #116]	@ 0x74
}
 8008aa2:	bf00      	nop
 8008aa4:	3754      	adds	r7, #84	@ 0x54
 8008aa6:	46bd      	mov	sp, r7
 8008aa8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008aac:	4770      	bx	lr

08008aae <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 8008aae:	b580      	push	{r7, lr}
 8008ab0:	b084      	sub	sp, #16
 8008ab2:	af00      	add	r7, sp, #0
 8008ab4:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 8008ab6:	687b      	ldr	r3, [r7, #4]
 8008ab8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008aba:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 8008abc:	68fb      	ldr	r3, [r7, #12]
 8008abe:	2200      	movs	r2, #0
 8008ac0:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 8008ac4:	68f8      	ldr	r0, [r7, #12]
 8008ac6:	f7ff faf1 	bl	80080ac <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008aca:	bf00      	nop
 8008acc:	3710      	adds	r7, #16
 8008ace:	46bd      	mov	sp, r7
 8008ad0:	bd80      	pop	{r7, pc}

08008ad2 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 8008ad2:	b580      	push	{r7, lr}
 8008ad4:	b088      	sub	sp, #32
 8008ad6:	af00      	add	r7, sp, #0
 8008ad8:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 8008ada:	687b      	ldr	r3, [r7, #4]
 8008adc:	681b      	ldr	r3, [r3, #0]
 8008ade:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 8008ae0:	68fb      	ldr	r3, [r7, #12]
 8008ae2:	e853 3f00 	ldrex	r3, [r3]
 8008ae6:	60bb      	str	r3, [r7, #8]
   return(result);
 8008ae8:	68bb      	ldr	r3, [r7, #8]
 8008aea:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8008aee:	61fb      	str	r3, [r7, #28]
 8008af0:	687b      	ldr	r3, [r7, #4]
 8008af2:	681b      	ldr	r3, [r3, #0]
 8008af4:	461a      	mov	r2, r3
 8008af6:	69fb      	ldr	r3, [r7, #28]
 8008af8:	61bb      	str	r3, [r7, #24]
 8008afa:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 8008afc:	6979      	ldr	r1, [r7, #20]
 8008afe:	69ba      	ldr	r2, [r7, #24]
 8008b00:	e841 2300 	strex	r3, r2, [r1]
 8008b04:	613b      	str	r3, [r7, #16]
   return(result);
 8008b06:	693b      	ldr	r3, [r7, #16]
 8008b08:	2b00      	cmp	r3, #0
 8008b0a:	d1e6      	bne.n	8008ada <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 8008b0c:	687b      	ldr	r3, [r7, #4]
 8008b0e:	2220      	movs	r2, #32
 8008b10:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 8008b14:	687b      	ldr	r3, [r7, #4]
 8008b16:	2200      	movs	r2, #0
 8008b18:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 8008b1a:	6878      	ldr	r0, [r7, #4]
 8008b1c:	f7ff fabc 	bl	8008098 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 8008b20:	bf00      	nop
 8008b22:	3720      	adds	r7, #32
 8008b24:	46bd      	mov	sp, r7
 8008b26:	bd80      	pop	{r7, pc}

08008b28 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 8008b28:	b480      	push	{r7}
 8008b2a:	b083      	sub	sp, #12
 8008b2c:	af00      	add	r7, sp, #0
 8008b2e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 8008b30:	bf00      	nop
 8008b32:	370c      	adds	r7, #12
 8008b34:	46bd      	mov	sp, r7
 8008b36:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b3a:	4770      	bx	lr

08008b3c <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 8008b3c:	b480      	push	{r7}
 8008b3e:	b083      	sub	sp, #12
 8008b40:	af00      	add	r7, sp, #0
 8008b42:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 8008b44:	bf00      	nop
 8008b46:	370c      	adds	r7, #12
 8008b48:	46bd      	mov	sp, r7
 8008b4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b4e:	4770      	bx	lr

08008b50 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 8008b50:	b480      	push	{r7}
 8008b52:	b083      	sub	sp, #12
 8008b54:	af00      	add	r7, sp, #0
 8008b56:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 8008b58:	bf00      	nop
 8008b5a:	370c      	adds	r7, #12
 8008b5c:	46bd      	mov	sp, r7
 8008b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b62:	4770      	bx	lr

08008b64 <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 8008b64:	b480      	push	{r7}
 8008b66:	b085      	sub	sp, #20
 8008b68:	af00      	add	r7, sp, #0
 8008b6a:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008b6c:	687b      	ldr	r3, [r7, #4]
 8008b6e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008b72:	2b01      	cmp	r3, #1
 8008b74:	d101      	bne.n	8008b7a <HAL_UARTEx_DisableFifoMode+0x16>
 8008b76:	2302      	movs	r3, #2
 8008b78:	e027      	b.n	8008bca <HAL_UARTEx_DisableFifoMode+0x66>
 8008b7a:	687b      	ldr	r3, [r7, #4]
 8008b7c:	2201      	movs	r2, #1
 8008b7e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008b82:	687b      	ldr	r3, [r7, #4]
 8008b84:	2224      	movs	r2, #36	@ 0x24
 8008b86:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008b8a:	687b      	ldr	r3, [r7, #4]
 8008b8c:	681b      	ldr	r3, [r3, #0]
 8008b8e:	681b      	ldr	r3, [r3, #0]
 8008b90:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008b92:	687b      	ldr	r3, [r7, #4]
 8008b94:	681b      	ldr	r3, [r3, #0]
 8008b96:	681a      	ldr	r2, [r3, #0]
 8008b98:	687b      	ldr	r3, [r7, #4]
 8008b9a:	681b      	ldr	r3, [r3, #0]
 8008b9c:	f022 0201 	bic.w	r2, r2, #1
 8008ba0:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 8008ba2:	68fb      	ldr	r3, [r7, #12]
 8008ba4:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 8008ba8:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 8008baa:	687b      	ldr	r3, [r7, #4]
 8008bac:	2200      	movs	r2, #0
 8008bae:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008bb0:	687b      	ldr	r3, [r7, #4]
 8008bb2:	681b      	ldr	r3, [r3, #0]
 8008bb4:	68fa      	ldr	r2, [r7, #12]
 8008bb6:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008bb8:	687b      	ldr	r3, [r7, #4]
 8008bba:	2220      	movs	r2, #32
 8008bbc:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008bc0:	687b      	ldr	r3, [r7, #4]
 8008bc2:	2200      	movs	r2, #0
 8008bc4:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008bc8:	2300      	movs	r3, #0
}
 8008bca:	4618      	mov	r0, r3
 8008bcc:	3714      	adds	r7, #20
 8008bce:	46bd      	mov	sp, r7
 8008bd0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008bd4:	4770      	bx	lr

08008bd6 <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008bd6:	b580      	push	{r7, lr}
 8008bd8:	b084      	sub	sp, #16
 8008bda:	af00      	add	r7, sp, #0
 8008bdc:	6078      	str	r0, [r7, #4]
 8008bde:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008be0:	687b      	ldr	r3, [r7, #4]
 8008be2:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008be6:	2b01      	cmp	r3, #1
 8008be8:	d101      	bne.n	8008bee <HAL_UARTEx_SetTxFifoThreshold+0x18>
 8008bea:	2302      	movs	r3, #2
 8008bec:	e02d      	b.n	8008c4a <HAL_UARTEx_SetTxFifoThreshold+0x74>
 8008bee:	687b      	ldr	r3, [r7, #4]
 8008bf0:	2201      	movs	r2, #1
 8008bf2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008bf6:	687b      	ldr	r3, [r7, #4]
 8008bf8:	2224      	movs	r2, #36	@ 0x24
 8008bfa:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008bfe:	687b      	ldr	r3, [r7, #4]
 8008c00:	681b      	ldr	r3, [r3, #0]
 8008c02:	681b      	ldr	r3, [r3, #0]
 8008c04:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c06:	687b      	ldr	r3, [r7, #4]
 8008c08:	681b      	ldr	r3, [r3, #0]
 8008c0a:	681a      	ldr	r2, [r3, #0]
 8008c0c:	687b      	ldr	r3, [r7, #4]
 8008c0e:	681b      	ldr	r3, [r3, #0]
 8008c10:	f022 0201 	bic.w	r2, r2, #1
 8008c14:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 8008c16:	687b      	ldr	r3, [r7, #4]
 8008c18:	681b      	ldr	r3, [r3, #0]
 8008c1a:	689b      	ldr	r3, [r3, #8]
 8008c1c:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 8008c20:	687b      	ldr	r3, [r7, #4]
 8008c22:	681b      	ldr	r3, [r3, #0]
 8008c24:	683a      	ldr	r2, [r7, #0]
 8008c26:	430a      	orrs	r2, r1
 8008c28:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008c2a:	6878      	ldr	r0, [r7, #4]
 8008c2c:	f000 f850 	bl	8008cd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008c30:	687b      	ldr	r3, [r7, #4]
 8008c32:	681b      	ldr	r3, [r3, #0]
 8008c34:	68fa      	ldr	r2, [r7, #12]
 8008c36:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008c38:	687b      	ldr	r3, [r7, #4]
 8008c3a:	2220      	movs	r2, #32
 8008c3c:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008c40:	687b      	ldr	r3, [r7, #4]
 8008c42:	2200      	movs	r2, #0
 8008c44:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008c48:	2300      	movs	r3, #0
}
 8008c4a:	4618      	mov	r0, r3
 8008c4c:	3710      	adds	r7, #16
 8008c4e:	46bd      	mov	sp, r7
 8008c50:	bd80      	pop	{r7, pc}

08008c52 <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 8008c52:	b580      	push	{r7, lr}
 8008c54:	b084      	sub	sp, #16
 8008c56:	af00      	add	r7, sp, #0
 8008c58:	6078      	str	r0, [r7, #4]
 8008c5a:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 8008c62:	2b01      	cmp	r3, #1
 8008c64:	d101      	bne.n	8008c6a <HAL_UARTEx_SetRxFifoThreshold+0x18>
 8008c66:	2302      	movs	r3, #2
 8008c68:	e02d      	b.n	8008cc6 <HAL_UARTEx_SetRxFifoThreshold+0x74>
 8008c6a:	687b      	ldr	r3, [r7, #4]
 8008c6c:	2201      	movs	r2, #1
 8008c6e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 8008c72:	687b      	ldr	r3, [r7, #4]
 8008c74:	2224      	movs	r2, #36	@ 0x24
 8008c76:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 8008c7a:	687b      	ldr	r3, [r7, #4]
 8008c7c:	681b      	ldr	r3, [r3, #0]
 8008c7e:	681b      	ldr	r3, [r3, #0]
 8008c80:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 8008c82:	687b      	ldr	r3, [r7, #4]
 8008c84:	681b      	ldr	r3, [r3, #0]
 8008c86:	681a      	ldr	r2, [r3, #0]
 8008c88:	687b      	ldr	r3, [r7, #4]
 8008c8a:	681b      	ldr	r3, [r3, #0]
 8008c8c:	f022 0201 	bic.w	r2, r2, #1
 8008c90:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 8008c92:	687b      	ldr	r3, [r7, #4]
 8008c94:	681b      	ldr	r3, [r3, #0]
 8008c96:	689b      	ldr	r3, [r3, #8]
 8008c98:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 8008c9c:	687b      	ldr	r3, [r7, #4]
 8008c9e:	681b      	ldr	r3, [r3, #0]
 8008ca0:	683a      	ldr	r2, [r7, #0]
 8008ca2:	430a      	orrs	r2, r1
 8008ca4:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 8008ca6:	6878      	ldr	r0, [r7, #4]
 8008ca8:	f000 f812 	bl	8008cd0 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 8008cac:	687b      	ldr	r3, [r7, #4]
 8008cae:	681b      	ldr	r3, [r3, #0]
 8008cb0:	68fa      	ldr	r2, [r7, #12]
 8008cb2:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 8008cb4:	687b      	ldr	r3, [r7, #4]
 8008cb6:	2220      	movs	r2, #32
 8008cb8:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 8008cbc:	687b      	ldr	r3, [r7, #4]
 8008cbe:	2200      	movs	r2, #0
 8008cc0:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 8008cc4:	2300      	movs	r3, #0
}
 8008cc6:	4618      	mov	r0, r3
 8008cc8:	3710      	adds	r7, #16
 8008cca:	46bd      	mov	sp, r7
 8008ccc:	bd80      	pop	{r7, pc}
	...

08008cd0 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 8008cd0:	b480      	push	{r7}
 8008cd2:	b085      	sub	sp, #20
 8008cd4:	af00      	add	r7, sp, #0
 8008cd6:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 8008cd8:	687b      	ldr	r3, [r7, #4]
 8008cda:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 8008cdc:	2b00      	cmp	r3, #0
 8008cde:	d108      	bne.n	8008cf2 <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 8008ce0:	687b      	ldr	r3, [r7, #4]
 8008ce2:	2201      	movs	r2, #1
 8008ce4:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 8008ce8:	687b      	ldr	r3, [r7, #4]
 8008cea:	2201      	movs	r2, #1
 8008cec:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 8008cf0:	e031      	b.n	8008d56 <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 8008cf2:	2308      	movs	r3, #8
 8008cf4:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 8008cf6:	2308      	movs	r3, #8
 8008cf8:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 8008cfa:	687b      	ldr	r3, [r7, #4]
 8008cfc:	681b      	ldr	r3, [r3, #0]
 8008cfe:	689b      	ldr	r3, [r3, #8]
 8008d00:	0e5b      	lsrs	r3, r3, #25
 8008d02:	b2db      	uxtb	r3, r3
 8008d04:	f003 0307 	and.w	r3, r3, #7
 8008d08:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 8008d0a:	687b      	ldr	r3, [r7, #4]
 8008d0c:	681b      	ldr	r3, [r3, #0]
 8008d0e:	689b      	ldr	r3, [r3, #8]
 8008d10:	0f5b      	lsrs	r3, r3, #29
 8008d12:	b2db      	uxtb	r3, r3
 8008d14:	f003 0307 	and.w	r3, r3, #7
 8008d18:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d1a:	7bbb      	ldrb	r3, [r7, #14]
 8008d1c:	7b3a      	ldrb	r2, [r7, #12]
 8008d1e:	4911      	ldr	r1, [pc, #68]	@ (8008d64 <UARTEx_SetNbDataToProcess+0x94>)
 8008d20:	5c8a      	ldrb	r2, [r1, r2]
 8008d22:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 8008d26:	7b3a      	ldrb	r2, [r7, #12]
 8008d28:	490f      	ldr	r1, [pc, #60]	@ (8008d68 <UARTEx_SetNbDataToProcess+0x98>)
 8008d2a:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 8008d2c:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d30:	b29a      	uxth	r2, r3
 8008d32:	687b      	ldr	r3, [r7, #4]
 8008d34:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d38:	7bfb      	ldrb	r3, [r7, #15]
 8008d3a:	7b7a      	ldrb	r2, [r7, #13]
 8008d3c:	4909      	ldr	r1, [pc, #36]	@ (8008d64 <UARTEx_SetNbDataToProcess+0x94>)
 8008d3e:	5c8a      	ldrb	r2, [r1, r2]
 8008d40:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 8008d44:	7b7a      	ldrb	r2, [r7, #13]
 8008d46:	4908      	ldr	r1, [pc, #32]	@ (8008d68 <UARTEx_SetNbDataToProcess+0x98>)
 8008d48:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 8008d4a:	fb93 f3f2 	sdiv	r3, r3, r2
 8008d4e:	b29a      	uxth	r2, r3
 8008d50:	687b      	ldr	r3, [r7, #4]
 8008d52:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 8008d56:	bf00      	nop
 8008d58:	3714      	adds	r7, #20
 8008d5a:	46bd      	mov	sp, r7
 8008d5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d60:	4770      	bx	lr
 8008d62:	bf00      	nop
 8008d64:	0801bec4 	.word	0x0801bec4
 8008d68:	0801becc 	.word	0x0801becc

08008d6c <makeFreeRtosPriority>:

extern void xPortSysTickHandler(void);

/* Convert from CMSIS type osPriority to FreeRTOS priority number */
static unsigned portBASE_TYPE makeFreeRtosPriority (osPriority priority)
{
 8008d6c:	b480      	push	{r7}
 8008d6e:	b085      	sub	sp, #20
 8008d70:	af00      	add	r7, sp, #0
 8008d72:	4603      	mov	r3, r0
 8008d74:	80fb      	strh	r3, [r7, #6]
  unsigned portBASE_TYPE fpriority = tskIDLE_PRIORITY;
 8008d76:	2300      	movs	r3, #0
 8008d78:	60fb      	str	r3, [r7, #12]
  
  if (priority != osPriorityError) {
 8008d7a:	f9b7 3006 	ldrsh.w	r3, [r7, #6]
 8008d7e:	2b84      	cmp	r3, #132	@ 0x84
 8008d80:	d005      	beq.n	8008d8e <makeFreeRtosPriority+0x22>
    fpriority += (priority - osPriorityIdle);
 8008d82:	f9b7 2006 	ldrsh.w	r2, [r7, #6]
 8008d86:	68fb      	ldr	r3, [r7, #12]
 8008d88:	4413      	add	r3, r2
 8008d8a:	3303      	adds	r3, #3
 8008d8c:	60fb      	str	r3, [r7, #12]
  }
  
  return fpriority;
 8008d8e:	68fb      	ldr	r3, [r7, #12]
}
 8008d90:	4618      	mov	r0, r3
 8008d92:	3714      	adds	r7, #20
 8008d94:	46bd      	mov	sp, r7
 8008d96:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008d9a:	4770      	bx	lr

08008d9c <osKernelStart>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval status code that indicates the execution status of the function
* @note   MUST REMAIN UNCHANGED: \b osKernelStart shall be consistent in every CMSIS-RTOS.
*/
osStatus osKernelStart (void)
{
 8008d9c:	b580      	push	{r7, lr}
 8008d9e:	af00      	add	r7, sp, #0
  vTaskStartScheduler();
 8008da0:	f000 fd3c 	bl	800981c <vTaskStartScheduler>
  
  return osOK;
 8008da4:	2300      	movs	r3, #0
}
 8008da6:	4618      	mov	r0, r3
 8008da8:	bd80      	pop	{r7, pc}

08008daa <osThreadCreate>:
* @param  argument      pointer that is passed to the thread function as start argument.
* @retval thread ID for reference by other functions or NULL in case of error.
* @note   MUST REMAIN UNCHANGED: \b osThreadCreate shall be consistent in every CMSIS-RTOS.
*/
osThreadId osThreadCreate (const osThreadDef_t *thread_def, void *argument)
{
 8008daa:	b5f0      	push	{r4, r5, r6, r7, lr}
 8008dac:	b087      	sub	sp, #28
 8008dae:	af02      	add	r7, sp, #8
 8008db0:	6078      	str	r0, [r7, #4]
 8008db2:	6039      	str	r1, [r7, #0]

    handle = xTaskCreateStatic((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
              thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
              thread_def->buffer, thread_def->controlblock);
#else
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008db4:	687b      	ldr	r3, [r7, #4]
 8008db6:	685c      	ldr	r4, [r3, #4]
 8008db8:	687b      	ldr	r3, [r7, #4]
 8008dba:	681d      	ldr	r5, [r3, #0]
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	691b      	ldr	r3, [r3, #16]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008dc0:	b29e      	uxth	r6, r3
                   thread_def->stacksize, argument, makeFreeRtosPriority(thread_def->tpriority),
 8008dc2:	687b      	ldr	r3, [r7, #4]
 8008dc4:	f9b3 3008 	ldrsh.w	r3, [r3, #8]
  if (xTaskCreate((TaskFunction_t)thread_def->pthread,(const portCHAR *)thread_def->name,
 8008dc8:	4618      	mov	r0, r3
 8008dca:	f7ff ffcf 	bl	8008d6c <makeFreeRtosPriority>
 8008dce:	4602      	mov	r2, r0
 8008dd0:	f107 030c 	add.w	r3, r7, #12
 8008dd4:	9301      	str	r3, [sp, #4]
 8008dd6:	9200      	str	r2, [sp, #0]
 8008dd8:	683b      	ldr	r3, [r7, #0]
 8008dda:	4632      	mov	r2, r6
 8008ddc:	4629      	mov	r1, r5
 8008dde:	4620      	mov	r0, r4
 8008de0:	f000 fbb2 	bl	8009548 <xTaskCreate>
 8008de4:	4603      	mov	r3, r0
 8008de6:	2b01      	cmp	r3, #1
 8008de8:	d001      	beq.n	8008dee <osThreadCreate+0x44>
                   &handle) != pdPASS)  {
    return NULL;
 8008dea:	2300      	movs	r3, #0
 8008dec:	e000      	b.n	8008df0 <osThreadCreate+0x46>
  }     
#endif
  
  return handle;
 8008dee:	68fb      	ldr	r3, [r7, #12]
}
 8008df0:	4618      	mov	r0, r3
 8008df2:	3714      	adds	r7, #20
 8008df4:	46bd      	mov	sp, r7
 8008df6:	bdf0      	pop	{r4, r5, r6, r7, pc}

08008df8 <osDelay>:
* @brief   Wait for Timeout (Time Delay)
* @param   millisec      time delay value
* @retval  status code that indicates the execution status of the function.
*/
osStatus osDelay (uint32_t millisec)
{
 8008df8:	b580      	push	{r7, lr}
 8008dfa:	b084      	sub	sp, #16
 8008dfc:	af00      	add	r7, sp, #0
 8008dfe:	6078      	str	r0, [r7, #4]
#if INCLUDE_vTaskDelay
  TickType_t ticks = millisec / portTICK_PERIOD_MS;
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	60fb      	str	r3, [r7, #12]
  
  vTaskDelay(ticks ? ticks : 1);          /* Minimum delay = 1 tick */
 8008e04:	68fb      	ldr	r3, [r7, #12]
 8008e06:	2b00      	cmp	r3, #0
 8008e08:	d001      	beq.n	8008e0e <osDelay+0x16>
 8008e0a:	68fb      	ldr	r3, [r7, #12]
 8008e0c:	e000      	b.n	8008e10 <osDelay+0x18>
 8008e0e:	2301      	movs	r3, #1
 8008e10:	4618      	mov	r0, r3
 8008e12:	f000 fccd 	bl	80097b0 <vTaskDelay>
  
  return osOK;
 8008e16:	2300      	movs	r3, #0
#else
  (void) millisec;
  
  return osErrorResource;
#endif
}
 8008e18:	4618      	mov	r0, r3
 8008e1a:	3710      	adds	r7, #16
 8008e1c:	46bd      	mov	sp, r7
 8008e1e:	bd80      	pop	{r7, pc}

08008e20 <vListInitialise>:
/*-----------------------------------------------------------
 * PUBLIC LIST API documented in list.h
 *----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 8008e20:	b480      	push	{r7}
 8008e22:	b083      	sub	sp, #12
 8008e24:	af00      	add	r7, sp, #0
 8008e26:	6078      	str	r0, [r7, #4]
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e28:	687b      	ldr	r3, [r7, #4]
 8008e2a:	f103 0208 	add.w	r2, r3, #8
 8008e2e:	687b      	ldr	r3, [r7, #4]
 8008e30:	605a      	str	r2, [r3, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
 8008e32:	687b      	ldr	r3, [r7, #4]
 8008e34:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8008e38:	609a      	str	r2, [r3, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e3a:	687b      	ldr	r3, [r7, #4]
 8008e3c:	f103 0208 	add.w	r2, r3, #8
 8008e40:	687b      	ldr	r3, [r7, #4]
 8008e42:	60da      	str	r2, [r3, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	f103 0208 	add.w	r2, r3, #8
 8008e4a:	687b      	ldr	r3, [r7, #4]
 8008e4c:	611a      	str	r2, [r3, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 8008e4e:	687b      	ldr	r3, [r7, #4]
 8008e50:	2200      	movs	r2, #0
 8008e52:	601a      	str	r2, [r3, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8008e54:	bf00      	nop
 8008e56:	370c      	adds	r7, #12
 8008e58:	46bd      	mov	sp, r7
 8008e5a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e5e:	4770      	bx	lr

08008e60 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 8008e60:	b480      	push	{r7}
 8008e62:	b083      	sub	sp, #12
 8008e64:	af00      	add	r7, sp, #0
 8008e66:	6078      	str	r0, [r7, #4]
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pxContainer = NULL;
 8008e68:	687b      	ldr	r3, [r7, #4]
 8008e6a:	2200      	movs	r2, #0
 8008e6c:	611a      	str	r2, [r3, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 8008e6e:	bf00      	nop
 8008e70:	370c      	adds	r7, #12
 8008e72:	46bd      	mov	sp, r7
 8008e74:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008e78:	4770      	bx	lr

08008e7a <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008e7a:	b480      	push	{r7}
 8008e7c:	b085      	sub	sp, #20
 8008e7e:	af00      	add	r7, sp, #0
 8008e80:	6078      	str	r0, [r7, #4]
 8008e82:	6039      	str	r1, [r7, #0]
ListItem_t * const pxIndex = pxList->pxIndex;
 8008e84:	687b      	ldr	r3, [r7, #4]
 8008e86:	685b      	ldr	r3, [r3, #4]
 8008e88:	60fb      	str	r3, [r7, #12]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
 8008e8a:	683b      	ldr	r3, [r7, #0]
 8008e8c:	68fa      	ldr	r2, [r7, #12]
 8008e8e:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 8008e90:	68fb      	ldr	r3, [r7, #12]
 8008e92:	689a      	ldr	r2, [r3, #8]
 8008e94:	683b      	ldr	r3, [r7, #0]
 8008e96:	609a      	str	r2, [r3, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
 8008e98:	68fb      	ldr	r3, [r7, #12]
 8008e9a:	689b      	ldr	r3, [r3, #8]
 8008e9c:	683a      	ldr	r2, [r7, #0]
 8008e9e:	605a      	str	r2, [r3, #4]
	pxIndex->pxPrevious = pxNewListItem;
 8008ea0:	68fb      	ldr	r3, [r7, #12]
 8008ea2:	683a      	ldr	r2, [r7, #0]
 8008ea4:	609a      	str	r2, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pxContainer = pxList;
 8008ea6:	683b      	ldr	r3, [r7, #0]
 8008ea8:	687a      	ldr	r2, [r7, #4]
 8008eaa:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008eac:	687b      	ldr	r3, [r7, #4]
 8008eae:	681b      	ldr	r3, [r3, #0]
 8008eb0:	1c5a      	adds	r2, r3, #1
 8008eb2:	687b      	ldr	r3, [r7, #4]
 8008eb4:	601a      	str	r2, [r3, #0]
}
 8008eb6:	bf00      	nop
 8008eb8:	3714      	adds	r7, #20
 8008eba:	46bd      	mov	sp, r7
 8008ebc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008ec0:	4770      	bx	lr

08008ec2 <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
 8008ec2:	b480      	push	{r7}
 8008ec4:	b085      	sub	sp, #20
 8008ec6:	af00      	add	r7, sp, #0
 8008ec8:	6078      	str	r0, [r7, #4]
 8008eca:	6039      	str	r1, [r7, #0]
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 8008ecc:	683b      	ldr	r3, [r7, #0]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	60bb      	str	r3, [r7, #8]
	new list item should be placed after it.  This ensures that TCBs which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
 8008ed2:	68bb      	ldr	r3, [r7, #8]
 8008ed4:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8008ed8:	d103      	bne.n	8008ee2 <vListInsert+0x20>
	{
		pxIterator = pxList->xListEnd.pxPrevious;
 8008eda:	687b      	ldr	r3, [r7, #4]
 8008edc:	691b      	ldr	r3, [r3, #16]
 8008ede:	60fb      	str	r3, [r7, #12]
 8008ee0:	e00c      	b.n	8008efc <vListInsert+0x3a>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	3308      	adds	r3, #8
 8008ee6:	60fb      	str	r3, [r7, #12]
 8008ee8:	e002      	b.n	8008ef0 <vListInsert+0x2e>
 8008eea:	68fb      	ldr	r3, [r7, #12]
 8008eec:	685b      	ldr	r3, [r3, #4]
 8008eee:	60fb      	str	r3, [r7, #12]
 8008ef0:	68fb      	ldr	r3, [r7, #12]
 8008ef2:	685b      	ldr	r3, [r3, #4]
 8008ef4:	681b      	ldr	r3, [r3, #0]
 8008ef6:	68ba      	ldr	r2, [r7, #8]
 8008ef8:	429a      	cmp	r2, r3
 8008efa:	d2f6      	bcs.n	8008eea <vListInsert+0x28>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
 8008efc:	68fb      	ldr	r3, [r7, #12]
 8008efe:	685a      	ldr	r2, [r3, #4]
 8008f00:	683b      	ldr	r3, [r7, #0]
 8008f02:	605a      	str	r2, [r3, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8008f04:	683b      	ldr	r3, [r7, #0]
 8008f06:	685b      	ldr	r3, [r3, #4]
 8008f08:	683a      	ldr	r2, [r7, #0]
 8008f0a:	609a      	str	r2, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
 8008f0c:	683b      	ldr	r3, [r7, #0]
 8008f0e:	68fa      	ldr	r2, [r7, #12]
 8008f10:	609a      	str	r2, [r3, #8]
	pxIterator->pxNext = pxNewListItem;
 8008f12:	68fb      	ldr	r3, [r7, #12]
 8008f14:	683a      	ldr	r2, [r7, #0]
 8008f16:	605a      	str	r2, [r3, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pxContainer = pxList;
 8008f18:	683b      	ldr	r3, [r7, #0]
 8008f1a:	687a      	ldr	r2, [r7, #4]
 8008f1c:	611a      	str	r2, [r3, #16]

	( pxList->uxNumberOfItems )++;
 8008f1e:	687b      	ldr	r3, [r7, #4]
 8008f20:	681b      	ldr	r3, [r3, #0]
 8008f22:	1c5a      	adds	r2, r3, #1
 8008f24:	687b      	ldr	r3, [r7, #4]
 8008f26:	601a      	str	r2, [r3, #0]
}
 8008f28:	bf00      	nop
 8008f2a:	3714      	adds	r7, #20
 8008f2c:	46bd      	mov	sp, r7
 8008f2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f32:	4770      	bx	lr

08008f34 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8008f34:	b480      	push	{r7}
 8008f36:	b085      	sub	sp, #20
 8008f38:	af00      	add	r7, sp, #0
 8008f3a:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = pxItemToRemove->pxContainer;
 8008f3c:	687b      	ldr	r3, [r7, #4]
 8008f3e:	691b      	ldr	r3, [r3, #16]
 8008f40:	60fb      	str	r3, [r7, #12]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 8008f42:	687b      	ldr	r3, [r7, #4]
 8008f44:	685b      	ldr	r3, [r3, #4]
 8008f46:	687a      	ldr	r2, [r7, #4]
 8008f48:	6892      	ldr	r2, [r2, #8]
 8008f4a:	609a      	str	r2, [r3, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8008f4c:	687b      	ldr	r3, [r7, #4]
 8008f4e:	689b      	ldr	r3, [r3, #8]
 8008f50:	687a      	ldr	r2, [r7, #4]
 8008f52:	6852      	ldr	r2, [r2, #4]
 8008f54:	605a      	str	r2, [r3, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
 8008f56:	68fb      	ldr	r3, [r7, #12]
 8008f58:	685b      	ldr	r3, [r3, #4]
 8008f5a:	687a      	ldr	r2, [r7, #4]
 8008f5c:	429a      	cmp	r2, r3
 8008f5e:	d103      	bne.n	8008f68 <uxListRemove+0x34>
	{
		pxList->pxIndex = pxItemToRemove->pxPrevious;
 8008f60:	687b      	ldr	r3, [r7, #4]
 8008f62:	689a      	ldr	r2, [r3, #8]
 8008f64:	68fb      	ldr	r3, [r7, #12]
 8008f66:	605a      	str	r2, [r3, #4]
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pxContainer = NULL;
 8008f68:	687b      	ldr	r3, [r7, #4]
 8008f6a:	2200      	movs	r2, #0
 8008f6c:	611a      	str	r2, [r3, #16]
	( pxList->uxNumberOfItems )--;
 8008f6e:	68fb      	ldr	r3, [r7, #12]
 8008f70:	681b      	ldr	r3, [r3, #0]
 8008f72:	1e5a      	subs	r2, r3, #1
 8008f74:	68fb      	ldr	r3, [r7, #12]
 8008f76:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
 8008f78:	68fb      	ldr	r3, [r7, #12]
 8008f7a:	681b      	ldr	r3, [r3, #0]
}
 8008f7c:	4618      	mov	r0, r3
 8008f7e:	3714      	adds	r7, #20
 8008f80:	46bd      	mov	sp, r7
 8008f82:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008f86:	4770      	bx	lr

08008f88 <xQueueGenericReset>:
	}														\
	taskEXIT_CRITICAL()
/*-----------------------------------------------------------*/

BaseType_t xQueueGenericReset( QueueHandle_t xQueue, BaseType_t xNewQueue )
{
 8008f88:	b580      	push	{r7, lr}
 8008f8a:	b084      	sub	sp, #16
 8008f8c:	af00      	add	r7, sp, #0
 8008f8e:	6078      	str	r0, [r7, #4]
 8008f90:	6039      	str	r1, [r7, #0]
Queue_t * const pxQueue = xQueue;
 8008f92:	687b      	ldr	r3, [r7, #4]
 8008f94:	60fb      	str	r3, [r7, #12]

	configASSERT( pxQueue );
 8008f96:	68fb      	ldr	r3, [r7, #12]
 8008f98:	2b00      	cmp	r3, #0
 8008f9a:	d10b      	bne.n	8008fb4 <xQueueGenericReset+0x2c>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
 8008f9c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8008fa0:	f383 8811 	msr	BASEPRI, r3
 8008fa4:	f3bf 8f6f 	isb	sy
 8008fa8:	f3bf 8f4f 	dsb	sy
 8008fac:	60bb      	str	r3, [r7, #8]
		"	msr basepri, %0											\n" \
		"	isb														\n" \
		"	dsb														\n" \
		:"=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);
}
 8008fae:	bf00      	nop
 8008fb0:	bf00      	nop
 8008fb2:	e7fd      	b.n	8008fb0 <xQueueGenericReset+0x28>

	taskENTER_CRITICAL();
 8008fb4:	f001 fad0 	bl	800a558 <vPortEnterCritical>
	{
		pxQueue->u.xQueue.pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fb8:	68fb      	ldr	r3, [r7, #12]
 8008fba:	681a      	ldr	r2, [r3, #0]
 8008fbc:	68fb      	ldr	r3, [r7, #12]
 8008fbe:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fc0:	68f9      	ldr	r1, [r7, #12]
 8008fc2:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008fc4:	fb01 f303 	mul.w	r3, r1, r3
 8008fc8:	441a      	add	r2, r3
 8008fca:	68fb      	ldr	r3, [r7, #12]
 8008fcc:	609a      	str	r2, [r3, #8]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
 8008fce:	68fb      	ldr	r3, [r7, #12]
 8008fd0:	2200      	movs	r2, #0
 8008fd2:	639a      	str	r2, [r3, #56]	@ 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
 8008fd4:	68fb      	ldr	r3, [r7, #12]
 8008fd6:	681a      	ldr	r2, [r3, #0]
 8008fd8:	68fb      	ldr	r3, [r7, #12]
 8008fda:	605a      	str	r2, [r3, #4]
		pxQueue->u.xQueue.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - 1U ) * pxQueue->uxItemSize ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 8008fdc:	68fb      	ldr	r3, [r7, #12]
 8008fde:	681a      	ldr	r2, [r3, #0]
 8008fe0:	68fb      	ldr	r3, [r7, #12]
 8008fe2:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fe4:	3b01      	subs	r3, #1
 8008fe6:	68f9      	ldr	r1, [r7, #12]
 8008fe8:	6c09      	ldr	r1, [r1, #64]	@ 0x40
 8008fea:	fb01 f303 	mul.w	r3, r1, r3
 8008fee:	441a      	add	r2, r3
 8008ff0:	68fb      	ldr	r3, [r7, #12]
 8008ff2:	60da      	str	r2, [r3, #12]
		pxQueue->cRxLock = queueUNLOCKED;
 8008ff4:	68fb      	ldr	r3, [r7, #12]
 8008ff6:	22ff      	movs	r2, #255	@ 0xff
 8008ff8:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
		pxQueue->cTxLock = queueUNLOCKED;
 8008ffc:	68fb      	ldr	r3, [r7, #12]
 8008ffe:	22ff      	movs	r2, #255	@ 0xff
 8009000:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

		if( xNewQueue == pdFALSE )
 8009004:	683b      	ldr	r3, [r7, #0]
 8009006:	2b00      	cmp	r3, #0
 8009008:	d114      	bne.n	8009034 <xQueueGenericReset+0xac>
			/* If there are tasks blocked waiting to read from the queue, then
			the tasks will remain blocked as after this function exits the queue
			will still be empty.  If there are tasks blocked waiting to write to
			the queue, then one should be unblocked as after this function exits
			it will be possible to write to it. */
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 800900a:	68fb      	ldr	r3, [r7, #12]
 800900c:	691b      	ldr	r3, [r3, #16]
 800900e:	2b00      	cmp	r3, #0
 8009010:	d01a      	beq.n	8009048 <xQueueGenericReset+0xc0>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 8009012:	68fb      	ldr	r3, [r7, #12]
 8009014:	3310      	adds	r3, #16
 8009016:	4618      	mov	r0, r3
 8009018:	f000 fe30 	bl	8009c7c <xTaskRemoveFromEventList>
 800901c:	4603      	mov	r3, r0
 800901e:	2b00      	cmp	r3, #0
 8009020:	d012      	beq.n	8009048 <xQueueGenericReset+0xc0>
				{
					queueYIELD_IF_USING_PREEMPTION();
 8009022:	4b0d      	ldr	r3, [pc, #52]	@ (8009058 <xQueueGenericReset+0xd0>)
 8009024:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009028:	601a      	str	r2, [r3, #0]
 800902a:	f3bf 8f4f 	dsb	sy
 800902e:	f3bf 8f6f 	isb	sy
 8009032:	e009      	b.n	8009048 <xQueueGenericReset+0xc0>
			}
		}
		else
		{
			/* Ensure the event queues start in the correct state. */
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
 8009034:	68fb      	ldr	r3, [r7, #12]
 8009036:	3310      	adds	r3, #16
 8009038:	4618      	mov	r0, r3
 800903a:	f7ff fef1 	bl	8008e20 <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
 800903e:	68fb      	ldr	r3, [r7, #12]
 8009040:	3324      	adds	r3, #36	@ 0x24
 8009042:	4618      	mov	r0, r3
 8009044:	f7ff feec 	bl	8008e20 <vListInitialise>
		}
	}
	taskEXIT_CRITICAL();
 8009048:	f001 fab8 	bl	800a5bc <vPortExitCritical>

	/* A value is returned for calling semantic consistency with previous
	versions. */
	return pdPASS;
 800904c:	2301      	movs	r3, #1
}
 800904e:	4618      	mov	r0, r3
 8009050:	3710      	adds	r7, #16
 8009052:	46bd      	mov	sp, r7
 8009054:	bd80      	pop	{r7, pc}
 8009056:	bf00      	nop
 8009058:	e000ed04 	.word	0xe000ed04

0800905c <xQueueGenericCreate>:
/*-----------------------------------------------------------*/

#if( configSUPPORT_DYNAMIC_ALLOCATION == 1 )

	QueueHandle_t xQueueGenericCreate( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, const uint8_t ucQueueType )
	{
 800905c:	b580      	push	{r7, lr}
 800905e:	b08a      	sub	sp, #40	@ 0x28
 8009060:	af02      	add	r7, sp, #8
 8009062:	60f8      	str	r0, [r7, #12]
 8009064:	60b9      	str	r1, [r7, #8]
 8009066:	4613      	mov	r3, r2
 8009068:	71fb      	strb	r3, [r7, #7]
	Queue_t *pxNewQueue;
	size_t xQueueSizeInBytes;
	uint8_t *pucQueueStorage;

		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
 800906a:	68fb      	ldr	r3, [r7, #12]
 800906c:	2b00      	cmp	r3, #0
 800906e:	d10b      	bne.n	8009088 <xQueueGenericCreate+0x2c>
	__asm volatile
 8009070:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009074:	f383 8811 	msr	BASEPRI, r3
 8009078:	f3bf 8f6f 	isb	sy
 800907c:	f3bf 8f4f 	dsb	sy
 8009080:	613b      	str	r3, [r7, #16]
}
 8009082:	bf00      	nop
 8009084:	bf00      	nop
 8009086:	e7fd      	b.n	8009084 <xQueueGenericCreate+0x28>

		/* Allocate enough space to hold the maximum number of items that
		can be in the queue at any time.  It is valid for uxItemSize to be
		zero in the case the queue is used as a semaphore. */
		xQueueSizeInBytes = ( size_t ) ( uxQueueLength * uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009088:	68fb      	ldr	r3, [r7, #12]
 800908a:	68ba      	ldr	r2, [r7, #8]
 800908c:	fb02 f303 	mul.w	r3, r2, r3
 8009090:	61fb      	str	r3, [r7, #28]
		alignment requirements of the Queue_t structure - which in this case
		is an int8_t *.  Therefore, whenever the stack alignment requirements
		are greater than or equal to the pointer to char requirements the cast
		is safe.  In other cases alignment requirements are not strict (one or
		two bytes). */
		pxNewQueue = ( Queue_t * ) pvPortMalloc( sizeof( Queue_t ) + xQueueSizeInBytes ); /*lint !e9087 !e9079 see comment above. */
 8009092:	69fb      	ldr	r3, [r7, #28]
 8009094:	3348      	adds	r3, #72	@ 0x48
 8009096:	4618      	mov	r0, r3
 8009098:	f001 fb80 	bl	800a79c <pvPortMalloc>
 800909c:	61b8      	str	r0, [r7, #24]

		if( pxNewQueue != NULL )
 800909e:	69bb      	ldr	r3, [r7, #24]
 80090a0:	2b00      	cmp	r3, #0
 80090a2:	d00d      	beq.n	80090c0 <xQueueGenericCreate+0x64>
		{
			/* Jump past the queue structure to find the location of the queue
			storage area. */
			pucQueueStorage = ( uint8_t * ) pxNewQueue;
 80090a4:	69bb      	ldr	r3, [r7, #24]
 80090a6:	617b      	str	r3, [r7, #20]
			pucQueueStorage += sizeof( Queue_t ); /*lint !e9016 Pointer arithmetic allowed on char types, especially when it assists conveying intent. */
 80090a8:	697b      	ldr	r3, [r7, #20]
 80090aa:	3348      	adds	r3, #72	@ 0x48
 80090ac:	617b      	str	r3, [r7, #20]
				deleted. */
				pxNewQueue->ucStaticallyAllocated = pdFALSE;
			}
			#endif /* configSUPPORT_STATIC_ALLOCATION */

			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
 80090ae:	79fa      	ldrb	r2, [r7, #7]
 80090b0:	69bb      	ldr	r3, [r7, #24]
 80090b2:	9300      	str	r3, [sp, #0]
 80090b4:	4613      	mov	r3, r2
 80090b6:	697a      	ldr	r2, [r7, #20]
 80090b8:	68b9      	ldr	r1, [r7, #8]
 80090ba:	68f8      	ldr	r0, [r7, #12]
 80090bc:	f000 f805 	bl	80090ca <prvInitialiseNewQueue>
		{
			traceQUEUE_CREATE_FAILED( ucQueueType );
			mtCOVERAGE_TEST_MARKER();
		}

		return pxNewQueue;
 80090c0:	69bb      	ldr	r3, [r7, #24]
	}
 80090c2:	4618      	mov	r0, r3
 80090c4:	3720      	adds	r7, #32
 80090c6:	46bd      	mov	sp, r7
 80090c8:	bd80      	pop	{r7, pc}

080090ca <prvInitialiseNewQueue>:

#endif /* configSUPPORT_STATIC_ALLOCATION */
/*-----------------------------------------------------------*/

static void prvInitialiseNewQueue( const UBaseType_t uxQueueLength, const UBaseType_t uxItemSize, uint8_t *pucQueueStorage, const uint8_t ucQueueType, Queue_t *pxNewQueue )
{
 80090ca:	b580      	push	{r7, lr}
 80090cc:	b084      	sub	sp, #16
 80090ce:	af00      	add	r7, sp, #0
 80090d0:	60f8      	str	r0, [r7, #12]
 80090d2:	60b9      	str	r1, [r7, #8]
 80090d4:	607a      	str	r2, [r7, #4]
 80090d6:	70fb      	strb	r3, [r7, #3]
	/* Remove compiler warnings about unused parameters should
	configUSE_TRACE_FACILITY not be set to 1. */
	( void ) ucQueueType;

	if( uxItemSize == ( UBaseType_t ) 0 )
 80090d8:	68bb      	ldr	r3, [r7, #8]
 80090da:	2b00      	cmp	r3, #0
 80090dc:	d103      	bne.n	80090e6 <prvInitialiseNewQueue+0x1c>
	{
		/* No RAM was allocated for the queue storage area, but PC head cannot
		be set to NULL because NULL is used as a key to say the queue is used as
		a mutex.  Therefore just set pcHead to point to the queue as a benign
		value that is known to be within the memory map. */
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
 80090de:	69bb      	ldr	r3, [r7, #24]
 80090e0:	69ba      	ldr	r2, [r7, #24]
 80090e2:	601a      	str	r2, [r3, #0]
 80090e4:	e002      	b.n	80090ec <prvInitialiseNewQueue+0x22>
	}
	else
	{
		/* Set the head to the start of the queue storage area. */
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
 80090e6:	69bb      	ldr	r3, [r7, #24]
 80090e8:	687a      	ldr	r2, [r7, #4]
 80090ea:	601a      	str	r2, [r3, #0]
	}

	/* Initialise the queue members as described where the queue type is
	defined. */
	pxNewQueue->uxLength = uxQueueLength;
 80090ec:	69bb      	ldr	r3, [r7, #24]
 80090ee:	68fa      	ldr	r2, [r7, #12]
 80090f0:	63da      	str	r2, [r3, #60]	@ 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
 80090f2:	69bb      	ldr	r3, [r7, #24]
 80090f4:	68ba      	ldr	r2, [r7, #8]
 80090f6:	641a      	str	r2, [r3, #64]	@ 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
 80090f8:	2101      	movs	r1, #1
 80090fa:	69b8      	ldr	r0, [r7, #24]
 80090fc:	f7ff ff44 	bl	8008f88 <xQueueGenericReset>
		pxNewQueue->pxQueueSetContainer = NULL;
	}
	#endif /* configUSE_QUEUE_SETS */

	traceQUEUE_CREATE( pxNewQueue );
}
 8009100:	bf00      	nop
 8009102:	3710      	adds	r7, #16
 8009104:	46bd      	mov	sp, r7
 8009106:	bd80      	pop	{r7, pc}

08009108 <xQueueGiveFromISR>:
	return xReturn;
}
/*-----------------------------------------------------------*/

BaseType_t xQueueGiveFromISR( QueueHandle_t xQueue, BaseType_t * const pxHigherPriorityTaskWoken )
{
 8009108:	b580      	push	{r7, lr}
 800910a:	b08e      	sub	sp, #56	@ 0x38
 800910c:	af00      	add	r7, sp, #0
 800910e:	6078      	str	r0, [r7, #4]
 8009110:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;
UBaseType_t uxSavedInterruptStatus;
Queue_t * const pxQueue = xQueue;
 8009112:	687b      	ldr	r3, [r7, #4]
 8009114:	633b      	str	r3, [r7, #48]	@ 0x30
	item size is 0.  Don't directly wake a task that was blocked on a queue
	read, instead return a flag to say whether a context switch is required or
	not (i.e. has a task with a higher priority than us been woken by this
	post). */

	configASSERT( pxQueue );
 8009116:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009118:	2b00      	cmp	r3, #0
 800911a:	d10b      	bne.n	8009134 <xQueueGiveFromISR+0x2c>
	__asm volatile
 800911c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009120:	f383 8811 	msr	BASEPRI, r3
 8009124:	f3bf 8f6f 	isb	sy
 8009128:	f3bf 8f4f 	dsb	sy
 800912c:	623b      	str	r3, [r7, #32]
}
 800912e:	bf00      	nop
 8009130:	bf00      	nop
 8009132:	e7fd      	b.n	8009130 <xQueueGiveFromISR+0x28>

	/* xQueueGenericSendFromISR() should be used instead of xQueueGiveFromISR()
	if the item size is not 0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 8009134:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009136:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009138:	2b00      	cmp	r3, #0
 800913a:	d00b      	beq.n	8009154 <xQueueGiveFromISR+0x4c>
	__asm volatile
 800913c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009140:	f383 8811 	msr	BASEPRI, r3
 8009144:	f3bf 8f6f 	isb	sy
 8009148:	f3bf 8f4f 	dsb	sy
 800914c:	61fb      	str	r3, [r7, #28]
}
 800914e:	bf00      	nop
 8009150:	bf00      	nop
 8009152:	e7fd      	b.n	8009150 <xQueueGiveFromISR+0x48>

	/* Normally a mutex would not be given from an interrupt, especially if
	there is a mutex holder, as priority inheritance makes no sense for an
	interrupts, only tasks. */
	configASSERT( !( ( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX ) && ( pxQueue->u.xSemaphore.xMutexHolder != NULL ) ) );
 8009154:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009156:	681b      	ldr	r3, [r3, #0]
 8009158:	2b00      	cmp	r3, #0
 800915a:	d103      	bne.n	8009164 <xQueueGiveFromISR+0x5c>
 800915c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800915e:	689b      	ldr	r3, [r3, #8]
 8009160:	2b00      	cmp	r3, #0
 8009162:	d101      	bne.n	8009168 <xQueueGiveFromISR+0x60>
 8009164:	2301      	movs	r3, #1
 8009166:	e000      	b.n	800916a <xQueueGiveFromISR+0x62>
 8009168:	2300      	movs	r3, #0
 800916a:	2b00      	cmp	r3, #0
 800916c:	d10b      	bne.n	8009186 <xQueueGiveFromISR+0x7e>
	__asm volatile
 800916e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009172:	f383 8811 	msr	BASEPRI, r3
 8009176:	f3bf 8f6f 	isb	sy
 800917a:	f3bf 8f4f 	dsb	sy
 800917e:	61bb      	str	r3, [r7, #24]
}
 8009180:	bf00      	nop
 8009182:	bf00      	nop
 8009184:	e7fd      	b.n	8009182 <xQueueGiveFromISR+0x7a>
	that have been assigned a priority at or (logically) below the maximum
	system call	interrupt priority.  FreeRTOS maintains a separate interrupt
	safe API to ensure interrupt entry is as fast and as simple as possible.
	More information (albeit Cortex-M specific) is provided on the following
	link: http://www.freertos.org/RTOS-Cortex-M3-M4.html */
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 8009186:	f001 fac7 	bl	800a718 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
 800918a:	f3ef 8211 	mrs	r2, BASEPRI
 800918e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009192:	f383 8811 	msr	BASEPRI, r3
 8009196:	f3bf 8f6f 	isb	sy
 800919a:	f3bf 8f4f 	dsb	sy
 800919e:	617a      	str	r2, [r7, #20]
 80091a0:	613b      	str	r3, [r7, #16]
		:"=r" (ulOriginalBASEPRI), "=r" (ulNewBASEPRI) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
	);

	/* This return will not be reached but is necessary to prevent compiler
	warnings. */
	return ulOriginalBASEPRI;
 80091a2:	697b      	ldr	r3, [r7, #20]

	uxSavedInterruptStatus = portSET_INTERRUPT_MASK_FROM_ISR();
 80091a4:	62fb      	str	r3, [r7, #44]	@ 0x2c
	{
		const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
 80091a6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091a8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80091aa:	62bb      	str	r3, [r7, #40]	@ 0x28

		/* When the queue is used to implement a semaphore no data is ever
		moved through the queue but it is still valid to see if the queue 'has
		space'. */
		if( uxMessagesWaiting < pxQueue->uxLength )
 80091ac:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091ae:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 80091b0:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80091b2:	429a      	cmp	r2, r3
 80091b4:	d22b      	bcs.n	800920e <xQueueGiveFromISR+0x106>
		{
			const int8_t cTxLock = pxQueue->cTxLock;
 80091b6:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091b8:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 80091bc:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
			holder - and if there is a mutex holder then the mutex cannot be
			given from an ISR.  As this is the ISR version of the function it
			can be assumed there is no mutex holder and no need to determine if
			priority disinheritance is needed.  Simply increase the count of
			messages (semaphores) available. */
			pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
 80091c0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80091c2:	1c5a      	adds	r2, r3, #1
 80091c4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091c6:	639a      	str	r2, [r3, #56]	@ 0x38

			/* The event list is not altered if the queue is locked.  This will
			be done when the queue is unlocked later. */
			if( cTxLock == queueUNLOCKED )
 80091c8:	f997 3027 	ldrsb.w	r3, [r7, #39]	@ 0x27
 80091cc:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 80091d0:	d112      	bne.n	80091f8 <xQueueGiveFromISR+0xf0>
						}
					}
				}
				#else /* configUSE_QUEUE_SETS */
				{
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 80091d2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091d4:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091d6:	2b00      	cmp	r3, #0
 80091d8:	d016      	beq.n	8009208 <xQueueGiveFromISR+0x100>
					{
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 80091da:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80091dc:	3324      	adds	r3, #36	@ 0x24
 80091de:	4618      	mov	r0, r3
 80091e0:	f000 fd4c 	bl	8009c7c <xTaskRemoveFromEventList>
 80091e4:	4603      	mov	r3, r0
 80091e6:	2b00      	cmp	r3, #0
 80091e8:	d00e      	beq.n	8009208 <xQueueGiveFromISR+0x100>
						{
							/* The task waiting has a higher priority so record that a
							context	switch is required. */
							if( pxHigherPriorityTaskWoken != NULL )
 80091ea:	683b      	ldr	r3, [r7, #0]
 80091ec:	2b00      	cmp	r3, #0
 80091ee:	d00b      	beq.n	8009208 <xQueueGiveFromISR+0x100>
							{
								*pxHigherPriorityTaskWoken = pdTRUE;
 80091f0:	683b      	ldr	r3, [r7, #0]
 80091f2:	2201      	movs	r2, #1
 80091f4:	601a      	str	r2, [r3, #0]
 80091f6:	e007      	b.n	8009208 <xQueueGiveFromISR+0x100>
			}
			else
			{
				/* Increment the lock count so the task that unlocks the queue
				knows that data was posted while it was locked. */
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
 80091f8:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 80091fc:	3301      	adds	r3, #1
 80091fe:	b2db      	uxtb	r3, r3
 8009200:	b25a      	sxtb	r2, r3
 8009202:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009204:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
			}

			xReturn = pdPASS;
 8009208:	2301      	movs	r3, #1
 800920a:	637b      	str	r3, [r7, #52]	@ 0x34
 800920c:	e001      	b.n	8009212 <xQueueGiveFromISR+0x10a>
		}
		else
		{
			traceQUEUE_SEND_FROM_ISR_FAILED( pxQueue );
			xReturn = errQUEUE_FULL;
 800920e:	2300      	movs	r3, #0
 8009210:	637b      	str	r3, [r7, #52]	@ 0x34
 8009212:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009214:	60fb      	str	r3, [r7, #12]
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
 8009216:	68fb      	ldr	r3, [r7, #12]
 8009218:	f383 8811 	msr	BASEPRI, r3
	(
		"	msr basepri, %0	" :: "r" ( ulNewMaskValue ) : "memory"
	);
}
 800921c:	bf00      	nop
		}
	}
	portCLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

	return xReturn;
 800921e:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
}
 8009220:	4618      	mov	r0, r3
 8009222:	3738      	adds	r7, #56	@ 0x38
 8009224:	46bd      	mov	sp, r7
 8009226:	bd80      	pop	{r7, pc}

08009228 <xQueueSemaphoreTake>:
	} /*lint -restore */
}
/*-----------------------------------------------------------*/

BaseType_t xQueueSemaphoreTake( QueueHandle_t xQueue, TickType_t xTicksToWait )
{
 8009228:	b580      	push	{r7, lr}
 800922a:	b08e      	sub	sp, #56	@ 0x38
 800922c:	af00      	add	r7, sp, #0
 800922e:	6078      	str	r0, [r7, #4]
 8009230:	6039      	str	r1, [r7, #0]
BaseType_t xEntryTimeSet = pdFALSE;
 8009232:	2300      	movs	r3, #0
 8009234:	637b      	str	r3, [r7, #52]	@ 0x34
TimeOut_t xTimeOut;
Queue_t * const pxQueue = xQueue;
 8009236:	687b      	ldr	r3, [r7, #4]
 8009238:	62fb      	str	r3, [r7, #44]	@ 0x2c

#if( configUSE_MUTEXES == 1 )
	BaseType_t xInheritanceOccurred = pdFALSE;
 800923a:	2300      	movs	r3, #0
 800923c:	633b      	str	r3, [r7, #48]	@ 0x30
#endif

	/* Check the queue pointer is not NULL. */
	configASSERT( ( pxQueue ) );
 800923e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009240:	2b00      	cmp	r3, #0
 8009242:	d10b      	bne.n	800925c <xQueueSemaphoreTake+0x34>
	__asm volatile
 8009244:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009248:	f383 8811 	msr	BASEPRI, r3
 800924c:	f3bf 8f6f 	isb	sy
 8009250:	f3bf 8f4f 	dsb	sy
 8009254:	623b      	str	r3, [r7, #32]
}
 8009256:	bf00      	nop
 8009258:	bf00      	nop
 800925a:	e7fd      	b.n	8009258 <xQueueSemaphoreTake+0x30>

	/* Check this really is a semaphore, in which case the item size will be
	0. */
	configASSERT( pxQueue->uxItemSize == 0 );
 800925c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800925e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009260:	2b00      	cmp	r3, #0
 8009262:	d00b      	beq.n	800927c <xQueueSemaphoreTake+0x54>
	__asm volatile
 8009264:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009268:	f383 8811 	msr	BASEPRI, r3
 800926c:	f3bf 8f6f 	isb	sy
 8009270:	f3bf 8f4f 	dsb	sy
 8009274:	61fb      	str	r3, [r7, #28]
}
 8009276:	bf00      	nop
 8009278:	bf00      	nop
 800927a:	e7fd      	b.n	8009278 <xQueueSemaphoreTake+0x50>

	/* Cannot block if the scheduler is suspended. */
	#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )
	{
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
 800927c:	f000 fe9e 	bl	8009fbc <xTaskGetSchedulerState>
 8009280:	4603      	mov	r3, r0
 8009282:	2b00      	cmp	r3, #0
 8009284:	d102      	bne.n	800928c <xQueueSemaphoreTake+0x64>
 8009286:	683b      	ldr	r3, [r7, #0]
 8009288:	2b00      	cmp	r3, #0
 800928a:	d101      	bne.n	8009290 <xQueueSemaphoreTake+0x68>
 800928c:	2301      	movs	r3, #1
 800928e:	e000      	b.n	8009292 <xQueueSemaphoreTake+0x6a>
 8009290:	2300      	movs	r3, #0
 8009292:	2b00      	cmp	r3, #0
 8009294:	d10b      	bne.n	80092ae <xQueueSemaphoreTake+0x86>
	__asm volatile
 8009296:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800929a:	f383 8811 	msr	BASEPRI, r3
 800929e:	f3bf 8f6f 	isb	sy
 80092a2:	f3bf 8f4f 	dsb	sy
 80092a6:	61bb      	str	r3, [r7, #24]
}
 80092a8:	bf00      	nop
 80092aa:	bf00      	nop
 80092ac:	e7fd      	b.n	80092aa <xQueueSemaphoreTake+0x82>
	/*lint -save -e904 This function relaxes the coding standard somewhat to allow return
	statements within the function itself.  This is done in the interest
	of execution time efficiency. */
	for( ;; )
	{
		taskENTER_CRITICAL();
 80092ae:	f001 f953 	bl	800a558 <vPortEnterCritical>
		{
			/* Semaphores are queues with an item size of 0, and where the
			number of messages in the queue is the semaphore's count value. */
			const UBaseType_t uxSemaphoreCount = pxQueue->uxMessagesWaiting;
 80092b2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092b4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80092b6:	62bb      	str	r3, [r7, #40]	@ 0x28

			/* Is there data in the queue now?  To be running the calling task
			must be the highest priority task wanting to access the queue. */
			if( uxSemaphoreCount > ( UBaseType_t ) 0 )
 80092b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092ba:	2b00      	cmp	r3, #0
 80092bc:	d024      	beq.n	8009308 <xQueueSemaphoreTake+0xe0>
			{
				traceQUEUE_RECEIVE( pxQueue );

				/* Semaphores are queues with a data size of zero and where the
				messages waiting is the semaphore's count.  Reduce the count. */
				pxQueue->uxMessagesWaiting = uxSemaphoreCount - ( UBaseType_t ) 1;
 80092be:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80092c0:	1e5a      	subs	r2, r3, #1
 80092c2:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092c4:	639a      	str	r2, [r3, #56]	@ 0x38

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80092c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092c8:	681b      	ldr	r3, [r3, #0]
 80092ca:	2b00      	cmp	r3, #0
 80092cc:	d104      	bne.n	80092d8 <xQueueSemaphoreTake+0xb0>
					{
						/* Record the information required to implement
						priority inheritance should it become necessary. */
						pxQueue->u.xSemaphore.xMutexHolder = pvTaskIncrementMutexHeldCount();
 80092ce:	f000 ff99 	bl	800a204 <pvTaskIncrementMutexHeldCount>
 80092d2:	4602      	mov	r2, r0
 80092d4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092d6:	609a      	str	r2, [r3, #8]
				}
				#endif /* configUSE_MUTEXES */

				/* Check to see if other tasks are blocked waiting to give the
				semaphore, and if so, unblock the highest priority such task. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80092d8:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092da:	691b      	ldr	r3, [r3, #16]
 80092dc:	2b00      	cmp	r3, #0
 80092de:	d00f      	beq.n	8009300 <xQueueSemaphoreTake+0xd8>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80092e0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80092e2:	3310      	adds	r3, #16
 80092e4:	4618      	mov	r0, r3
 80092e6:	f000 fcc9 	bl	8009c7c <xTaskRemoveFromEventList>
 80092ea:	4603      	mov	r3, r0
 80092ec:	2b00      	cmp	r3, #0
 80092ee:	d007      	beq.n	8009300 <xQueueSemaphoreTake+0xd8>
					{
						queueYIELD_IF_USING_PREEMPTION();
 80092f0:	4b54      	ldr	r3, [pc, #336]	@ (8009444 <xQueueSemaphoreTake+0x21c>)
 80092f2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80092f6:	601a      	str	r2, [r3, #0]
 80092f8:	f3bf 8f4f 	dsb	sy
 80092fc:	f3bf 8f6f 	isb	sy
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				taskEXIT_CRITICAL();
 8009300:	f001 f95c 	bl	800a5bc <vPortExitCritical>
				return pdPASS;
 8009304:	2301      	movs	r3, #1
 8009306:	e098      	b.n	800943a <xQueueSemaphoreTake+0x212>
			}
			else
			{
				if( xTicksToWait == ( TickType_t ) 0 )
 8009308:	683b      	ldr	r3, [r7, #0]
 800930a:	2b00      	cmp	r3, #0
 800930c:	d112      	bne.n	8009334 <xQueueSemaphoreTake+0x10c>
					/* For inheritance to have occurred there must have been an
					initial timeout, and an adjusted timeout cannot become 0, as
					if it were 0 the function would have exited. */
					#if( configUSE_MUTEXES == 1 )
					{
						configASSERT( xInheritanceOccurred == pdFALSE );
 800930e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009310:	2b00      	cmp	r3, #0
 8009312:	d00b      	beq.n	800932c <xQueueSemaphoreTake+0x104>
	__asm volatile
 8009314:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009318:	f383 8811 	msr	BASEPRI, r3
 800931c:	f3bf 8f6f 	isb	sy
 8009320:	f3bf 8f4f 	dsb	sy
 8009324:	617b      	str	r3, [r7, #20]
}
 8009326:	bf00      	nop
 8009328:	bf00      	nop
 800932a:	e7fd      	b.n	8009328 <xQueueSemaphoreTake+0x100>
					}
					#endif /* configUSE_MUTEXES */

					/* The semaphore count was 0 and no block time is specified
					(or the block time has expired) so exit now. */
					taskEXIT_CRITICAL();
 800932c:	f001 f946 	bl	800a5bc <vPortExitCritical>
					traceQUEUE_RECEIVE_FAILED( pxQueue );
					return errQUEUE_EMPTY;
 8009330:	2300      	movs	r3, #0
 8009332:	e082      	b.n	800943a <xQueueSemaphoreTake+0x212>
				}
				else if( xEntryTimeSet == pdFALSE )
 8009334:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8009336:	2b00      	cmp	r3, #0
 8009338:	d106      	bne.n	8009348 <xQueueSemaphoreTake+0x120>
				{
					/* The semaphore count was 0 and a block time was specified
					so configure the timeout structure ready to block. */
					vTaskInternalSetTimeOutState( &xTimeOut );
 800933a:	f107 030c 	add.w	r3, r7, #12
 800933e:	4618      	mov	r0, r3
 8009340:	f000 fd00 	bl	8009d44 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
 8009344:	2301      	movs	r3, #1
 8009346:	637b      	str	r3, [r7, #52]	@ 0x34
					/* Entry time was already set. */
					mtCOVERAGE_TEST_MARKER();
				}
			}
		}
		taskEXIT_CRITICAL();
 8009348:	f001 f938 	bl	800a5bc <vPortExitCritical>

		/* Interrupts and other tasks can give to and take from the semaphore
		now the critical section has been exited. */

		vTaskSuspendAll();
 800934c:	f000 faae 	bl	80098ac <vTaskSuspendAll>
		prvLockQueue( pxQueue );
 8009350:	f001 f902 	bl	800a558 <vPortEnterCritical>
 8009354:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009356:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 800935a:	b25b      	sxtb	r3, r3
 800935c:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009360:	d103      	bne.n	800936a <xQueueSemaphoreTake+0x142>
 8009362:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8009364:	2200      	movs	r2, #0
 8009366:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 800936a:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800936c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009370:	b25b      	sxtb	r3, r3
 8009372:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009376:	d103      	bne.n	8009380 <xQueueSemaphoreTake+0x158>
 8009378:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800937a:	2200      	movs	r2, #0
 800937c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009380:	f001 f91c 	bl	800a5bc <vPortExitCritical>

		/* Update the timeout state to see if it has expired yet. */
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
 8009384:	463a      	mov	r2, r7
 8009386:	f107 030c 	add.w	r3, r7, #12
 800938a:	4611      	mov	r1, r2
 800938c:	4618      	mov	r0, r3
 800938e:	f000 fcef 	bl	8009d70 <xTaskCheckForTimeOut>
 8009392:	4603      	mov	r3, r0
 8009394:	2b00      	cmp	r3, #0
 8009396:	d132      	bne.n	80093fe <xQueueSemaphoreTake+0x1d6>
		{
			/* A block time is specified and not expired.  If the semaphore
			count is 0 then enter the Blocked state to wait for a semaphore to
			become available.  As semaphores are implemented with queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009398:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800939a:	f000 f8bf 	bl	800951c <prvIsQueueEmpty>
 800939e:	4603      	mov	r3, r0
 80093a0:	2b00      	cmp	r3, #0
 80093a2:	d026      	beq.n	80093f2 <xQueueSemaphoreTake+0x1ca>
			{
				traceBLOCKING_ON_QUEUE_RECEIVE( pxQueue );

				#if ( configUSE_MUTEXES == 1 )
				{
					if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
 80093a4:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093a6:	681b      	ldr	r3, [r3, #0]
 80093a8:	2b00      	cmp	r3, #0
 80093aa:	d109      	bne.n	80093c0 <xQueueSemaphoreTake+0x198>
					{
						taskENTER_CRITICAL();
 80093ac:	f001 f8d4 	bl	800a558 <vPortEnterCritical>
						{
							xInheritanceOccurred = xTaskPriorityInherit( pxQueue->u.xSemaphore.xMutexHolder );
 80093b0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093b2:	689b      	ldr	r3, [r3, #8]
 80093b4:	4618      	mov	r0, r3
 80093b6:	f000 fe1f 	bl	8009ff8 <xTaskPriorityInherit>
 80093ba:	6338      	str	r0, [r7, #48]	@ 0x30
						}
						taskEXIT_CRITICAL();
 80093bc:	f001 f8fe 	bl	800a5bc <vPortExitCritical>
						mtCOVERAGE_TEST_MARKER();
					}
				}
				#endif

				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
 80093c0:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80093c2:	3324      	adds	r3, #36	@ 0x24
 80093c4:	683a      	ldr	r2, [r7, #0]
 80093c6:	4611      	mov	r1, r2
 80093c8:	4618      	mov	r0, r3
 80093ca:	f000 fc31 	bl	8009c30 <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
 80093ce:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80093d0:	f000 f852 	bl	8009478 <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
 80093d4:	f000 fa78 	bl	80098c8 <xTaskResumeAll>
 80093d8:	4603      	mov	r3, r0
 80093da:	2b00      	cmp	r3, #0
 80093dc:	f47f af67 	bne.w	80092ae <xQueueSemaphoreTake+0x86>
				{
					portYIELD_WITHIN_API();
 80093e0:	4b18      	ldr	r3, [pc, #96]	@ (8009444 <xQueueSemaphoreTake+0x21c>)
 80093e2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80093e6:	601a      	str	r2, [r3, #0]
 80093e8:	f3bf 8f4f 	dsb	sy
 80093ec:	f3bf 8f6f 	isb	sy
 80093f0:	e75d      	b.n	80092ae <xQueueSemaphoreTake+0x86>
			}
			else
			{
				/* There was no timeout and the semaphore count was not 0, so
				attempt to take the semaphore again. */
				prvUnlockQueue( pxQueue );
 80093f2:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 80093f4:	f000 f840 	bl	8009478 <prvUnlockQueue>
				( void ) xTaskResumeAll();
 80093f8:	f000 fa66 	bl	80098c8 <xTaskResumeAll>
 80093fc:	e757      	b.n	80092ae <xQueueSemaphoreTake+0x86>
			}
		}
		else
		{
			/* Timed out. */
			prvUnlockQueue( pxQueue );
 80093fe:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009400:	f000 f83a 	bl	8009478 <prvUnlockQueue>
			( void ) xTaskResumeAll();
 8009404:	f000 fa60 	bl	80098c8 <xTaskResumeAll>

			/* If the semaphore count is 0 exit now as the timeout has
			expired.  Otherwise return to attempt to take the semaphore that is
			known to be available.  As semaphores are implemented by queues the
			queue being empty is equivalent to the semaphore count being 0. */
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
 8009408:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 800940a:	f000 f887 	bl	800951c <prvIsQueueEmpty>
 800940e:	4603      	mov	r3, r0
 8009410:	2b00      	cmp	r3, #0
 8009412:	f43f af4c 	beq.w	80092ae <xQueueSemaphoreTake+0x86>
				#if ( configUSE_MUTEXES == 1 )
				{
					/* xInheritanceOccurred could only have be set if
					pxQueue->uxQueueType == queueQUEUE_IS_MUTEX so no need to
					test the mutex type again to check it is actually a mutex. */
					if( xInheritanceOccurred != pdFALSE )
 8009416:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009418:	2b00      	cmp	r3, #0
 800941a:	d00d      	beq.n	8009438 <xQueueSemaphoreTake+0x210>
					{
						taskENTER_CRITICAL();
 800941c:	f001 f89c 	bl	800a558 <vPortEnterCritical>
							/* This task blocking on the mutex caused another
							task to inherit this task's priority.  Now this task
							has timed out the priority should be disinherited
							again, but only as low as the next highest priority
							task that is waiting for the same mutex. */
							uxHighestWaitingPriority = prvGetDisinheritPriorityAfterTimeout( pxQueue );
 8009420:	6af8      	ldr	r0, [r7, #44]	@ 0x2c
 8009422:	f000 f811 	bl	8009448 <prvGetDisinheritPriorityAfterTimeout>
 8009426:	6278      	str	r0, [r7, #36]	@ 0x24
							vTaskPriorityDisinheritAfterTimeout( pxQueue->u.xSemaphore.xMutexHolder, uxHighestWaitingPriority );
 8009428:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800942a:	689b      	ldr	r3, [r3, #8]
 800942c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800942e:	4618      	mov	r0, r3
 8009430:	f000 fe58 	bl	800a0e4 <vTaskPriorityDisinheritAfterTimeout>
						}
						taskEXIT_CRITICAL();
 8009434:	f001 f8c2 	bl	800a5bc <vPortExitCritical>
					}
				}
				#endif /* configUSE_MUTEXES */

				traceQUEUE_RECEIVE_FAILED( pxQueue );
				return errQUEUE_EMPTY;
 8009438:	2300      	movs	r3, #0
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	} /*lint -restore */
}
 800943a:	4618      	mov	r0, r3
 800943c:	3738      	adds	r7, #56	@ 0x38
 800943e:	46bd      	mov	sp, r7
 8009440:	bd80      	pop	{r7, pc}
 8009442:	bf00      	nop
 8009444:	e000ed04 	.word	0xe000ed04

08009448 <prvGetDisinheritPriorityAfterTimeout>:
/*-----------------------------------------------------------*/

#if( configUSE_MUTEXES == 1 )

	static UBaseType_t prvGetDisinheritPriorityAfterTimeout( const Queue_t * const pxQueue )
	{
 8009448:	b480      	push	{r7}
 800944a:	b085      	sub	sp, #20
 800944c:	af00      	add	r7, sp, #0
 800944e:	6078      	str	r0, [r7, #4]
		priority, but the waiting task times out, then the holder should
		disinherit the priority - but only down to the highest priority of any
		other tasks that are waiting for the same mutex.  For this purpose,
		return the priority of the highest priority task that is waiting for the
		mutex. */
		if( listCURRENT_LIST_LENGTH( &( pxQueue->xTasksWaitingToReceive ) ) > 0U )
 8009450:	687b      	ldr	r3, [r7, #4]
 8009452:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009454:	2b00      	cmp	r3, #0
 8009456:	d006      	beq.n	8009466 <prvGetDisinheritPriorityAfterTimeout+0x1e>
		{
			uxHighestPriorityOfWaitingTasks = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) listGET_ITEM_VALUE_OF_HEAD_ENTRY( &( pxQueue->xTasksWaitingToReceive ) );
 8009458:	687b      	ldr	r3, [r7, #4]
 800945a:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800945c:	681b      	ldr	r3, [r3, #0]
 800945e:	f1c3 0307 	rsb	r3, r3, #7
 8009462:	60fb      	str	r3, [r7, #12]
 8009464:	e001      	b.n	800946a <prvGetDisinheritPriorityAfterTimeout+0x22>
		}
		else
		{
			uxHighestPriorityOfWaitingTasks = tskIDLE_PRIORITY;
 8009466:	2300      	movs	r3, #0
 8009468:	60fb      	str	r3, [r7, #12]
		}

		return uxHighestPriorityOfWaitingTasks;
 800946a:	68fb      	ldr	r3, [r7, #12]
	}
 800946c:	4618      	mov	r0, r3
 800946e:	3714      	adds	r7, #20
 8009470:	46bd      	mov	sp, r7
 8009472:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009476:	4770      	bx	lr

08009478 <prvUnlockQueue>:
	}
}
/*-----------------------------------------------------------*/

static void prvUnlockQueue( Queue_t * const pxQueue )
{
 8009478:	b580      	push	{r7, lr}
 800947a:	b084      	sub	sp, #16
 800947c:	af00      	add	r7, sp, #0
 800947e:	6078      	str	r0, [r7, #4]

	/* The lock counts contains the number of extra data items placed or
	removed from the queue while the queue was locked.  When a queue is
	locked items can be added or removed, but the event lists cannot be
	updated. */
	taskENTER_CRITICAL();
 8009480:	f001 f86a 	bl	800a558 <vPortEnterCritical>
	{
		int8_t cTxLock = pxQueue->cTxLock;
 8009484:	687b      	ldr	r3, [r7, #4]
 8009486:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 800948a:	73fb      	strb	r3, [r7, #15]

		/* See if data was added to the queue while it was locked. */
		while( cTxLock > queueLOCKED_UNMODIFIED )
 800948c:	e011      	b.n	80094b2 <prvUnlockQueue+0x3a>
			}
			#else /* configUSE_QUEUE_SETS */
			{
				/* Tasks that are removed from the event list will get added to
				the pending ready list as the scheduler is still suspended. */
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
 800948e:	687b      	ldr	r3, [r7, #4]
 8009490:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8009492:	2b00      	cmp	r3, #0
 8009494:	d012      	beq.n	80094bc <prvUnlockQueue+0x44>
				{
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
 8009496:	687b      	ldr	r3, [r7, #4]
 8009498:	3324      	adds	r3, #36	@ 0x24
 800949a:	4618      	mov	r0, r3
 800949c:	f000 fbee 	bl	8009c7c <xTaskRemoveFromEventList>
 80094a0:	4603      	mov	r3, r0
 80094a2:	2b00      	cmp	r3, #0
 80094a4:	d001      	beq.n	80094aa <prvUnlockQueue+0x32>
					{
						/* The task waiting has a higher priority so record that
						a context switch is required. */
						vTaskMissedYield();
 80094a6:	f000 fcc7 	bl	8009e38 <vTaskMissedYield>
					break;
				}
			}
			#endif /* configUSE_QUEUE_SETS */

			--cTxLock;
 80094aa:	7bfb      	ldrb	r3, [r7, #15]
 80094ac:	3b01      	subs	r3, #1
 80094ae:	b2db      	uxtb	r3, r3
 80094b0:	73fb      	strb	r3, [r7, #15]
		while( cTxLock > queueLOCKED_UNMODIFIED )
 80094b2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 80094b6:	2b00      	cmp	r3, #0
 80094b8:	dce9      	bgt.n	800948e <prvUnlockQueue+0x16>
 80094ba:	e000      	b.n	80094be <prvUnlockQueue+0x46>
					break;
 80094bc:	bf00      	nop
		}

		pxQueue->cTxLock = queueUNLOCKED;
 80094be:	687b      	ldr	r3, [r7, #4]
 80094c0:	22ff      	movs	r2, #255	@ 0xff
 80094c2:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
	}
	taskEXIT_CRITICAL();
 80094c6:	f001 f879 	bl	800a5bc <vPortExitCritical>

	/* Do the same for the Rx lock. */
	taskENTER_CRITICAL();
 80094ca:	f001 f845 	bl	800a558 <vPortEnterCritical>
	{
		int8_t cRxLock = pxQueue->cRxLock;
 80094ce:	687b      	ldr	r3, [r7, #4]
 80094d0:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 80094d4:	73bb      	strb	r3, [r7, #14]

		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094d6:	e011      	b.n	80094fc <prvUnlockQueue+0x84>
		{
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
 80094d8:	687b      	ldr	r3, [r7, #4]
 80094da:	691b      	ldr	r3, [r3, #16]
 80094dc:	2b00      	cmp	r3, #0
 80094de:	d012      	beq.n	8009506 <prvUnlockQueue+0x8e>
			{
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
 80094e0:	687b      	ldr	r3, [r7, #4]
 80094e2:	3310      	adds	r3, #16
 80094e4:	4618      	mov	r0, r3
 80094e6:	f000 fbc9 	bl	8009c7c <xTaskRemoveFromEventList>
 80094ea:	4603      	mov	r3, r0
 80094ec:	2b00      	cmp	r3, #0
 80094ee:	d001      	beq.n	80094f4 <prvUnlockQueue+0x7c>
				{
					vTaskMissedYield();
 80094f0:	f000 fca2 	bl	8009e38 <vTaskMissedYield>
				else
				{
					mtCOVERAGE_TEST_MARKER();
				}

				--cRxLock;
 80094f4:	7bbb      	ldrb	r3, [r7, #14]
 80094f6:	3b01      	subs	r3, #1
 80094f8:	b2db      	uxtb	r3, r3
 80094fa:	73bb      	strb	r3, [r7, #14]
		while( cRxLock > queueLOCKED_UNMODIFIED )
 80094fc:	f997 300e 	ldrsb.w	r3, [r7, #14]
 8009500:	2b00      	cmp	r3, #0
 8009502:	dce9      	bgt.n	80094d8 <prvUnlockQueue+0x60>
 8009504:	e000      	b.n	8009508 <prvUnlockQueue+0x90>
			}
			else
			{
				break;
 8009506:	bf00      	nop
			}
		}

		pxQueue->cRxLock = queueUNLOCKED;
 8009508:	687b      	ldr	r3, [r7, #4]
 800950a:	22ff      	movs	r2, #255	@ 0xff
 800950c:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
	}
	taskEXIT_CRITICAL();
 8009510:	f001 f854 	bl	800a5bc <vPortExitCritical>
}
 8009514:	bf00      	nop
 8009516:	3710      	adds	r7, #16
 8009518:	46bd      	mov	sp, r7
 800951a:	bd80      	pop	{r7, pc}

0800951c <prvIsQueueEmpty>:
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueEmpty( const Queue_t *pxQueue )
{
 800951c:	b580      	push	{r7, lr}
 800951e:	b084      	sub	sp, #16
 8009520:	af00      	add	r7, sp, #0
 8009522:	6078      	str	r0, [r7, #4]
BaseType_t xReturn;

	taskENTER_CRITICAL();
 8009524:	f001 f818 	bl	800a558 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
 8009528:	687b      	ldr	r3, [r7, #4]
 800952a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800952c:	2b00      	cmp	r3, #0
 800952e:	d102      	bne.n	8009536 <prvIsQueueEmpty+0x1a>
		{
			xReturn = pdTRUE;
 8009530:	2301      	movs	r3, #1
 8009532:	60fb      	str	r3, [r7, #12]
 8009534:	e001      	b.n	800953a <prvIsQueueEmpty+0x1e>
		}
		else
		{
			xReturn = pdFALSE;
 8009536:	2300      	movs	r3, #0
 8009538:	60fb      	str	r3, [r7, #12]
		}
	}
	taskEXIT_CRITICAL();
 800953a:	f001 f83f 	bl	800a5bc <vPortExitCritical>

	return xReturn;
 800953e:	68fb      	ldr	r3, [r7, #12]
}
 8009540:	4618      	mov	r0, r3
 8009542:	3710      	adds	r7, #16
 8009544:	46bd      	mov	sp, r7
 8009546:	bd80      	pop	{r7, pc}

08009548 <xTaskCreate>:
							const char * const pcName,		/*lint !e971 Unqualified char types are allowed for strings and single characters only. */
							const configSTACK_DEPTH_TYPE usStackDepth,
							void * const pvParameters,
							UBaseType_t uxPriority,
							TaskHandle_t * const pxCreatedTask )
	{
 8009548:	b580      	push	{r7, lr}
 800954a:	b08c      	sub	sp, #48	@ 0x30
 800954c:	af04      	add	r7, sp, #16
 800954e:	60f8      	str	r0, [r7, #12]
 8009550:	60b9      	str	r1, [r7, #8]
 8009552:	603b      	str	r3, [r7, #0]
 8009554:	4613      	mov	r3, r2
 8009556:	80fb      	strh	r3, [r7, #6]
		#else /* portSTACK_GROWTH */
		{
		StackType_t *pxStack;

			/* Allocate space for the stack used by the task being created. */
			pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8009558:	88fb      	ldrh	r3, [r7, #6]
 800955a:	009b      	lsls	r3, r3, #2
 800955c:	4618      	mov	r0, r3
 800955e:	f001 f91d 	bl	800a79c <pvPortMalloc>
 8009562:	6178      	str	r0, [r7, #20]

			if( pxStack != NULL )
 8009564:	697b      	ldr	r3, [r7, #20]
 8009566:	2b00      	cmp	r3, #0
 8009568:	d00e      	beq.n	8009588 <xTaskCreate+0x40>
			{
				/* Allocate space for the TCB. */
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 800956a:	2054      	movs	r0, #84	@ 0x54
 800956c:	f001 f916 	bl	800a79c <pvPortMalloc>
 8009570:	61f8      	str	r0, [r7, #28]

				if( pxNewTCB != NULL )
 8009572:	69fb      	ldr	r3, [r7, #28]
 8009574:	2b00      	cmp	r3, #0
 8009576:	d003      	beq.n	8009580 <xTaskCreate+0x38>
				{
					/* Store the stack location in the TCB. */
					pxNewTCB->pxStack = pxStack;
 8009578:	69fb      	ldr	r3, [r7, #28]
 800957a:	697a      	ldr	r2, [r7, #20]
 800957c:	631a      	str	r2, [r3, #48]	@ 0x30
 800957e:	e005      	b.n	800958c <xTaskCreate+0x44>
				}
				else
				{
					/* The stack cannot be used as the TCB was not created.  Free
					it again. */
					vPortFree( pxStack );
 8009580:	6978      	ldr	r0, [r7, #20]
 8009582:	f001 f9d9 	bl	800a938 <vPortFree>
 8009586:	e001      	b.n	800958c <xTaskCreate+0x44>
				}
			}
			else
			{
				pxNewTCB = NULL;
 8009588:	2300      	movs	r3, #0
 800958a:	61fb      	str	r3, [r7, #28]
			}
		}
		#endif /* portSTACK_GROWTH */

		if( pxNewTCB != NULL )
 800958c:	69fb      	ldr	r3, [r7, #28]
 800958e:	2b00      	cmp	r3, #0
 8009590:	d013      	beq.n	80095ba <xTaskCreate+0x72>
				task was created dynamically in case it is later deleted. */
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
			}
			#endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 8009592:	88fa      	ldrh	r2, [r7, #6]
 8009594:	2300      	movs	r3, #0
 8009596:	9303      	str	r3, [sp, #12]
 8009598:	69fb      	ldr	r3, [r7, #28]
 800959a:	9302      	str	r3, [sp, #8]
 800959c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800959e:	9301      	str	r3, [sp, #4]
 80095a0:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80095a2:	9300      	str	r3, [sp, #0]
 80095a4:	683b      	ldr	r3, [r7, #0]
 80095a6:	68b9      	ldr	r1, [r7, #8]
 80095a8:	68f8      	ldr	r0, [r7, #12]
 80095aa:	f000 f80e 	bl	80095ca <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
 80095ae:	69f8      	ldr	r0, [r7, #28]
 80095b0:	f000 f894 	bl	80096dc <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
 80095b4:	2301      	movs	r3, #1
 80095b6:	61bb      	str	r3, [r7, #24]
 80095b8:	e002      	b.n	80095c0 <xTaskCreate+0x78>
		}
		else
		{
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80095ba:	f04f 33ff 	mov.w	r3, #4294967295	@ 0xffffffff
 80095be:	61bb      	str	r3, [r7, #24]
		}

		return xReturn;
 80095c0:	69bb      	ldr	r3, [r7, #24]
	}
 80095c2:	4618      	mov	r0, r3
 80095c4:	3720      	adds	r7, #32
 80095c6:	46bd      	mov	sp, r7
 80095c8:	bd80      	pop	{r7, pc}

080095ca <prvInitialiseNewTask>:
									void * const pvParameters,
									UBaseType_t uxPriority,
									TaskHandle_t * const pxCreatedTask,
									TCB_t *pxNewTCB,
									const MemoryRegion_t * const xRegions )
{
 80095ca:	b580      	push	{r7, lr}
 80095cc:	b088      	sub	sp, #32
 80095ce:	af00      	add	r7, sp, #0
 80095d0:	60f8      	str	r0, [r7, #12]
 80095d2:	60b9      	str	r1, [r7, #8]
 80095d4:	607a      	str	r2, [r7, #4]
 80095d6:	603b      	str	r3, [r7, #0]
	grows from high memory to low (as per the 80x86) or vice versa.
	portSTACK_GROWTH is used to make the result positive or negative as required
	by the port. */
	#if( portSTACK_GROWTH < 0 )
	{
		pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 80095d8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095da:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 80095dc:	687b      	ldr	r3, [r7, #4]
 80095de:	f103 4380 	add.w	r3, r3, #1073741824	@ 0x40000000
 80095e2:	3b01      	subs	r3, #1
 80095e4:	009b      	lsls	r3, r3, #2
 80095e6:	4413      	add	r3, r2
 80095e8:	61bb      	str	r3, [r7, #24]
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 80095ea:	69bb      	ldr	r3, [r7, #24]
 80095ec:	f023 0307 	bic.w	r3, r3, #7
 80095f0:	61bb      	str	r3, [r7, #24]

		/* Check the alignment of the calculated top of stack is correct. */
		configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 80095f2:	69bb      	ldr	r3, [r7, #24]
 80095f4:	f003 0307 	and.w	r3, r3, #7
 80095f8:	2b00      	cmp	r3, #0
 80095fa:	d00b      	beq.n	8009614 <prvInitialiseNewTask+0x4a>
	__asm volatile
 80095fc:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009600:	f383 8811 	msr	BASEPRI, r3
 8009604:	f3bf 8f6f 	isb	sy
 8009608:	f3bf 8f4f 	dsb	sy
 800960c:	617b      	str	r3, [r7, #20]
}
 800960e:	bf00      	nop
 8009610:	bf00      	nop
 8009612:	e7fd      	b.n	8009610 <prvInitialiseNewTask+0x46>
		pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
	}
	#endif /* portSTACK_GROWTH */

	/* Store the task name in the TCB. */
	if( pcName != NULL )
 8009614:	68bb      	ldr	r3, [r7, #8]
 8009616:	2b00      	cmp	r3, #0
 8009618:	d01f      	beq.n	800965a <prvInitialiseNewTask+0x90>
	{
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800961a:	2300      	movs	r3, #0
 800961c:	61fb      	str	r3, [r7, #28]
 800961e:	e012      	b.n	8009646 <prvInitialiseNewTask+0x7c>
		{
			pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 8009620:	68ba      	ldr	r2, [r7, #8]
 8009622:	69fb      	ldr	r3, [r7, #28]
 8009624:	4413      	add	r3, r2
 8009626:	7819      	ldrb	r1, [r3, #0]
 8009628:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800962a:	69fb      	ldr	r3, [r7, #28]
 800962c:	4413      	add	r3, r2
 800962e:	3334      	adds	r3, #52	@ 0x34
 8009630:	460a      	mov	r2, r1
 8009632:	701a      	strb	r2, [r3, #0]

			/* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
			configMAX_TASK_NAME_LEN characters just in case the memory after the
			string is not accessible (extremely unlikely). */
			if( pcName[ x ] == ( char ) 0x00 )
 8009634:	68ba      	ldr	r2, [r7, #8]
 8009636:	69fb      	ldr	r3, [r7, #28]
 8009638:	4413      	add	r3, r2
 800963a:	781b      	ldrb	r3, [r3, #0]
 800963c:	2b00      	cmp	r3, #0
 800963e:	d006      	beq.n	800964e <prvInitialiseNewTask+0x84>
		for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8009640:	69fb      	ldr	r3, [r7, #28]
 8009642:	3301      	adds	r3, #1
 8009644:	61fb      	str	r3, [r7, #28]
 8009646:	69fb      	ldr	r3, [r7, #28]
 8009648:	2b0f      	cmp	r3, #15
 800964a:	d9e9      	bls.n	8009620 <prvInitialiseNewTask+0x56>
 800964c:	e000      	b.n	8009650 <prvInitialiseNewTask+0x86>
			{
				break;
 800964e:	bf00      	nop
			}
		}

		/* Ensure the name string is terminated in the case that the string length
		was greater or equal to configMAX_TASK_NAME_LEN. */
		pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 8009650:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009652:	2200      	movs	r2, #0
 8009654:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8009658:	e003      	b.n	8009662 <prvInitialiseNewTask+0x98>
	}
	else
	{
		/* The task has not been given a name, so just ensure there is a NULL
		terminator when it is read out. */
		pxNewTCB->pcTaskName[ 0 ] = 0x00;
 800965a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800965c:	2200      	movs	r2, #0
 800965e:	f883 2034 	strb.w	r2, [r3, #52]	@ 0x34
	}

	/* This is used as an array index so must ensure it's not too large.  First
	remove the privilege bit if one is present. */
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 8009662:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009664:	2b06      	cmp	r3, #6
 8009666:	d901      	bls.n	800966c <prvInitialiseNewTask+0xa2>
	{
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 8009668:	2306      	movs	r3, #6
 800966a:	62bb      	str	r3, [r7, #40]	@ 0x28
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxNewTCB->uxPriority = uxPriority;
 800966c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800966e:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009670:	62da      	str	r2, [r3, #44]	@ 0x2c
	#if ( configUSE_MUTEXES == 1 )
	{
		pxNewTCB->uxBasePriority = uxPriority;
 8009672:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009674:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 8009676:	645a      	str	r2, [r3, #68]	@ 0x44
		pxNewTCB->uxMutexesHeld = 0;
 8009678:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800967a:	2200      	movs	r2, #0
 800967c:	649a      	str	r2, [r3, #72]	@ 0x48
	}
	#endif /* configUSE_MUTEXES */

	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 800967e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009680:	3304      	adds	r3, #4
 8009682:	4618      	mov	r0, r3
 8009684:	f7ff fbec 	bl	8008e60 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 8009688:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800968a:	3318      	adds	r3, #24
 800968c:	4618      	mov	r0, r3
 800968e:	f7ff fbe7 	bl	8008e60 <vListInitialiseItem>

	/* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
	back to	the containing TCB from a generic item in a list. */
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 8009692:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009694:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009696:	611a      	str	r2, [r3, #16]

	/* Event lists are always in priority order. */
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009698:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800969a:	f1c3 0207 	rsb	r2, r3, #7
 800969e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a0:	619a      	str	r2, [r3, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80096a2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096a4:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096a6:	625a      	str	r2, [r3, #36]	@ 0x24
	}
	#endif

	#if ( configUSE_TASK_NOTIFICATIONS == 1 )
	{
		pxNewTCB->ulNotifiedValue = 0;
 80096a8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096aa:	2200      	movs	r2, #0
 80096ac:	64da      	str	r2, [r3, #76]	@ 0x4c
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
 80096ae:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096b0:	2200      	movs	r2, #0
 80096b2:	f883 2050 	strb.w	r2, [r3, #80]	@ 0x50
			}
			#endif /* portSTACK_GROWTH */
		}
		#else /* portHAS_STACK_OVERFLOW_CHECKING */
		{
			pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 80096b6:	683a      	ldr	r2, [r7, #0]
 80096b8:	68f9      	ldr	r1, [r7, #12]
 80096ba:	69b8      	ldr	r0, [r7, #24]
 80096bc:	f000 fe1c 	bl	800a2f8 <pxPortInitialiseStack>
 80096c0:	4602      	mov	r2, r0
 80096c2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80096c4:	601a      	str	r2, [r3, #0]
		}
		#endif /* portHAS_STACK_OVERFLOW_CHECKING */
	}
	#endif /* portUSING_MPU_WRAPPERS */

	if( pxCreatedTask != NULL )
 80096c6:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096c8:	2b00      	cmp	r3, #0
 80096ca:	d002      	beq.n	80096d2 <prvInitialiseNewTask+0x108>
	{
		/* Pass the handle out in an anonymous way.  The handle can be used to
		change the created task's priority, delete the created task, etc.*/
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 80096cc:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 80096ce:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80096d0:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 80096d2:	bf00      	nop
 80096d4:	3720      	adds	r7, #32
 80096d6:	46bd      	mov	sp, r7
 80096d8:	bd80      	pop	{r7, pc}
	...

080096dc <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t *pxNewTCB )
{
 80096dc:	b580      	push	{r7, lr}
 80096de:	b082      	sub	sp, #8
 80096e0:	af00      	add	r7, sp, #0
 80096e2:	6078      	str	r0, [r7, #4]
	/* Ensure interrupts don't access the task lists while the lists are being
	updated. */
	taskENTER_CRITICAL();
 80096e4:	f000 ff38 	bl	800a558 <vPortEnterCritical>
	{
		uxCurrentNumberOfTasks++;
 80096e8:	4b2a      	ldr	r3, [pc, #168]	@ (8009794 <prvAddNewTaskToReadyList+0xb8>)
 80096ea:	681b      	ldr	r3, [r3, #0]
 80096ec:	3301      	adds	r3, #1
 80096ee:	4a29      	ldr	r2, [pc, #164]	@ (8009794 <prvAddNewTaskToReadyList+0xb8>)
 80096f0:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
 80096f2:	4b29      	ldr	r3, [pc, #164]	@ (8009798 <prvAddNewTaskToReadyList+0xbc>)
 80096f4:	681b      	ldr	r3, [r3, #0]
 80096f6:	2b00      	cmp	r3, #0
 80096f8:	d109      	bne.n	800970e <prvAddNewTaskToReadyList+0x32>
		{
			/* There are no other tasks, or all the other tasks are in
			the suspended state - make this the current task. */
			pxCurrentTCB = pxNewTCB;
 80096fa:	4a27      	ldr	r2, [pc, #156]	@ (8009798 <prvAddNewTaskToReadyList+0xbc>)
 80096fc:	687b      	ldr	r3, [r7, #4]
 80096fe:	6013      	str	r3, [r2, #0]

			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8009700:	4b24      	ldr	r3, [pc, #144]	@ (8009794 <prvAddNewTaskToReadyList+0xb8>)
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	2b01      	cmp	r3, #1
 8009706:	d110      	bne.n	800972a <prvAddNewTaskToReadyList+0x4e>
			{
				/* This is the first task to be created so do the preliminary
				initialisation required.  We will not recover if this call
				fails, but we will report the failure. */
				prvInitialiseTaskLists();
 8009708:	f000 fbba 	bl	8009e80 <prvInitialiseTaskLists>
 800970c:	e00d      	b.n	800972a <prvAddNewTaskToReadyList+0x4e>
		else
		{
			/* If the scheduler is not already running, make this task the
			current task if it is the highest priority task to be created
			so far. */
			if( xSchedulerRunning == pdFALSE )
 800970e:	4b23      	ldr	r3, [pc, #140]	@ (800979c <prvAddNewTaskToReadyList+0xc0>)
 8009710:	681b      	ldr	r3, [r3, #0]
 8009712:	2b00      	cmp	r3, #0
 8009714:	d109      	bne.n	800972a <prvAddNewTaskToReadyList+0x4e>
			{
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 8009716:	4b20      	ldr	r3, [pc, #128]	@ (8009798 <prvAddNewTaskToReadyList+0xbc>)
 8009718:	681b      	ldr	r3, [r3, #0]
 800971a:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800971c:	687b      	ldr	r3, [r7, #4]
 800971e:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009720:	429a      	cmp	r2, r3
 8009722:	d802      	bhi.n	800972a <prvAddNewTaskToReadyList+0x4e>
				{
					pxCurrentTCB = pxNewTCB;
 8009724:	4a1c      	ldr	r2, [pc, #112]	@ (8009798 <prvAddNewTaskToReadyList+0xbc>)
 8009726:	687b      	ldr	r3, [r7, #4]
 8009728:	6013      	str	r3, [r2, #0]
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}

		uxTaskNumber++;
 800972a:	4b1d      	ldr	r3, [pc, #116]	@ (80097a0 <prvAddNewTaskToReadyList+0xc4>)
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	3301      	adds	r3, #1
 8009730:	4a1b      	ldr	r2, [pc, #108]	@ (80097a0 <prvAddNewTaskToReadyList+0xc4>)
 8009732:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
		}
		#endif /* configUSE_TRACE_FACILITY */
		traceTASK_CREATE( pxNewTCB );

		prvAddTaskToReadyList( pxNewTCB );
 8009734:	687b      	ldr	r3, [r7, #4]
 8009736:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009738:	2201      	movs	r2, #1
 800973a:	409a      	lsls	r2, r3
 800973c:	4b19      	ldr	r3, [pc, #100]	@ (80097a4 <prvAddNewTaskToReadyList+0xc8>)
 800973e:	681b      	ldr	r3, [r3, #0]
 8009740:	4313      	orrs	r3, r2
 8009742:	4a18      	ldr	r2, [pc, #96]	@ (80097a4 <prvAddNewTaskToReadyList+0xc8>)
 8009744:	6013      	str	r3, [r2, #0]
 8009746:	687b      	ldr	r3, [r7, #4]
 8009748:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800974a:	4613      	mov	r3, r2
 800974c:	009b      	lsls	r3, r3, #2
 800974e:	4413      	add	r3, r2
 8009750:	009b      	lsls	r3, r3, #2
 8009752:	4a15      	ldr	r2, [pc, #84]	@ (80097a8 <prvAddNewTaskToReadyList+0xcc>)
 8009754:	441a      	add	r2, r3
 8009756:	687b      	ldr	r3, [r7, #4]
 8009758:	3304      	adds	r3, #4
 800975a:	4619      	mov	r1, r3
 800975c:	4610      	mov	r0, r2
 800975e:	f7ff fb8c 	bl	8008e7a <vListInsertEnd>

		portSETUP_TCB( pxNewTCB );
	}
	taskEXIT_CRITICAL();
 8009762:	f000 ff2b 	bl	800a5bc <vPortExitCritical>

	if( xSchedulerRunning != pdFALSE )
 8009766:	4b0d      	ldr	r3, [pc, #52]	@ (800979c <prvAddNewTaskToReadyList+0xc0>)
 8009768:	681b      	ldr	r3, [r3, #0]
 800976a:	2b00      	cmp	r3, #0
 800976c:	d00e      	beq.n	800978c <prvAddNewTaskToReadyList+0xb0>
	{
		/* If the created task is of a higher priority than the current task
		then it should run now. */
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800976e:	4b0a      	ldr	r3, [pc, #40]	@ (8009798 <prvAddNewTaskToReadyList+0xbc>)
 8009770:	681b      	ldr	r3, [r3, #0]
 8009772:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009774:	687b      	ldr	r3, [r7, #4]
 8009776:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009778:	429a      	cmp	r2, r3
 800977a:	d207      	bcs.n	800978c <prvAddNewTaskToReadyList+0xb0>
		{
			taskYIELD_IF_USING_PREEMPTION();
 800977c:	4b0b      	ldr	r3, [pc, #44]	@ (80097ac <prvAddNewTaskToReadyList+0xd0>)
 800977e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009782:	601a      	str	r2, [r3, #0]
 8009784:	f3bf 8f4f 	dsb	sy
 8009788:	f3bf 8f6f 	isb	sy
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800978c:	bf00      	nop
 800978e:	3708      	adds	r7, #8
 8009790:	46bd      	mov	sp, r7
 8009792:	bd80      	pop	{r7, pc}
 8009794:	20000c88 	.word	0x20000c88
 8009798:	20000b88 	.word	0x20000b88
 800979c:	20000c94 	.word	0x20000c94
 80097a0:	20000ca4 	.word	0x20000ca4
 80097a4:	20000c90 	.word	0x20000c90
 80097a8:	20000b8c 	.word	0x20000b8c
 80097ac:	e000ed04 	.word	0xe000ed04

080097b0 <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

	void vTaskDelay( const TickType_t xTicksToDelay )
	{
 80097b0:	b580      	push	{r7, lr}
 80097b2:	b084      	sub	sp, #16
 80097b4:	af00      	add	r7, sp, #0
 80097b6:	6078      	str	r0, [r7, #4]
	BaseType_t xAlreadyYielded = pdFALSE;
 80097b8:	2300      	movs	r3, #0
 80097ba:	60fb      	str	r3, [r7, #12]

		/* A delay time of zero just forces a reschedule. */
		if( xTicksToDelay > ( TickType_t ) 0U )
 80097bc:	687b      	ldr	r3, [r7, #4]
 80097be:	2b00      	cmp	r3, #0
 80097c0:	d018      	beq.n	80097f4 <vTaskDelay+0x44>
		{
			configASSERT( uxSchedulerSuspended == 0 );
 80097c2:	4b14      	ldr	r3, [pc, #80]	@ (8009814 <vTaskDelay+0x64>)
 80097c4:	681b      	ldr	r3, [r3, #0]
 80097c6:	2b00      	cmp	r3, #0
 80097c8:	d00b      	beq.n	80097e2 <vTaskDelay+0x32>
	__asm volatile
 80097ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80097ce:	f383 8811 	msr	BASEPRI, r3
 80097d2:	f3bf 8f6f 	isb	sy
 80097d6:	f3bf 8f4f 	dsb	sy
 80097da:	60bb      	str	r3, [r7, #8]
}
 80097dc:	bf00      	nop
 80097de:	bf00      	nop
 80097e0:	e7fd      	b.n	80097de <vTaskDelay+0x2e>
			vTaskSuspendAll();
 80097e2:	f000 f863 	bl	80098ac <vTaskSuspendAll>
				list or removed from the blocked list until the scheduler
				is resumed.

				This task cannot be in an event list as it is the currently
				executing task. */
				prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 80097e6:	2100      	movs	r1, #0
 80097e8:	6878      	ldr	r0, [r7, #4]
 80097ea:	f000 fd1f 	bl	800a22c <prvAddCurrentTaskToDelayedList>
			}
			xAlreadyYielded = xTaskResumeAll();
 80097ee:	f000 f86b 	bl	80098c8 <xTaskResumeAll>
 80097f2:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}

		/* Force a reschedule if xTaskResumeAll has not already done so, we may
		have put ourselves to sleep. */
		if( xAlreadyYielded == pdFALSE )
 80097f4:	68fb      	ldr	r3, [r7, #12]
 80097f6:	2b00      	cmp	r3, #0
 80097f8:	d107      	bne.n	800980a <vTaskDelay+0x5a>
		{
			portYIELD_WITHIN_API();
 80097fa:	4b07      	ldr	r3, [pc, #28]	@ (8009818 <vTaskDelay+0x68>)
 80097fc:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009800:	601a      	str	r2, [r3, #0]
 8009802:	f3bf 8f4f 	dsb	sy
 8009806:	f3bf 8f6f 	isb	sy
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800980a:	bf00      	nop
 800980c:	3710      	adds	r7, #16
 800980e:	46bd      	mov	sp, r7
 8009810:	bd80      	pop	{r7, pc}
 8009812:	bf00      	nop
 8009814:	20000cb0 	.word	0x20000cb0
 8009818:	e000ed04 	.word	0xe000ed04

0800981c <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 800981c:	b580      	push	{r7, lr}
 800981e:	b086      	sub	sp, #24
 8009820:	af02      	add	r7, sp, #8
		}
	}
	#else
	{
		/* The Idle task is being created using dynamically allocated RAM. */
		xReturn = xTaskCreate(	prvIdleTask,
 8009822:	4b1c      	ldr	r3, [pc, #112]	@ (8009894 <vTaskStartScheduler+0x78>)
 8009824:	9301      	str	r3, [sp, #4]
 8009826:	2300      	movs	r3, #0
 8009828:	9300      	str	r3, [sp, #0]
 800982a:	2300      	movs	r3, #0
 800982c:	2280      	movs	r2, #128	@ 0x80
 800982e:	491a      	ldr	r1, [pc, #104]	@ (8009898 <vTaskStartScheduler+0x7c>)
 8009830:	481a      	ldr	r0, [pc, #104]	@ (800989c <vTaskStartScheduler+0x80>)
 8009832:	f7ff fe89 	bl	8009548 <xTaskCreate>
 8009836:	60f8      	str	r0, [r7, #12]
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif /* configUSE_TIMERS */

	if( xReturn == pdPASS )
 8009838:	68fb      	ldr	r3, [r7, #12]
 800983a:	2b01      	cmp	r3, #1
 800983c:	d116      	bne.n	800986c <vTaskStartScheduler+0x50>
	__asm volatile
 800983e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009842:	f383 8811 	msr	BASEPRI, r3
 8009846:	f3bf 8f6f 	isb	sy
 800984a:	f3bf 8f4f 	dsb	sy
 800984e:	60bb      	str	r3, [r7, #8]
}
 8009850:	bf00      	nop
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */

		xNextTaskUnblockTime = portMAX_DELAY;
 8009852:	4b13      	ldr	r3, [pc, #76]	@ (80098a0 <vTaskStartScheduler+0x84>)
 8009854:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009858:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
 800985a:	4b12      	ldr	r3, [pc, #72]	@ (80098a4 <vTaskStartScheduler+0x88>)
 800985c:	2201      	movs	r2, #1
 800985e:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8009860:	4b11      	ldr	r3, [pc, #68]	@ (80098a8 <vTaskStartScheduler+0x8c>)
 8009862:	2200      	movs	r2, #0
 8009864:	601a      	str	r2, [r3, #0]

		traceTASK_SWITCHED_IN();

		/* Setting up the timer tick is hardware specific and thus in the
		portable interface. */
		if( xPortStartScheduler() != pdFALSE )
 8009866:	f000 fdd3 	bl	800a410 <xPortStartScheduler>
	}

	/* Prevent compiler warnings if INCLUDE_xTaskGetIdleTaskHandle is set to 0,
	meaning xIdleTaskHandle is not used anywhere else. */
	( void ) xIdleTaskHandle;
}
 800986a:	e00f      	b.n	800988c <vTaskStartScheduler+0x70>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 800986c:	68fb      	ldr	r3, [r7, #12]
 800986e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009872:	d10b      	bne.n	800988c <vTaskStartScheduler+0x70>
	__asm volatile
 8009874:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009878:	f383 8811 	msr	BASEPRI, r3
 800987c:	f3bf 8f6f 	isb	sy
 8009880:	f3bf 8f4f 	dsb	sy
 8009884:	607b      	str	r3, [r7, #4]
}
 8009886:	bf00      	nop
 8009888:	bf00      	nop
 800988a:	e7fd      	b.n	8009888 <vTaskStartScheduler+0x6c>
}
 800988c:	bf00      	nop
 800988e:	3710      	adds	r7, #16
 8009890:	46bd      	mov	sp, r7
 8009892:	bd80      	pop	{r7, pc}
 8009894:	20000cac 	.word	0x20000cac
 8009898:	0800da54 	.word	0x0800da54
 800989c:	08009e51 	.word	0x08009e51
 80098a0:	20000ca8 	.word	0x20000ca8
 80098a4:	20000c94 	.word	0x20000c94
 80098a8:	20000c8c 	.word	0x20000c8c

080098ac <vTaskSuspendAll>:
	vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 80098ac:	b480      	push	{r7}
 80098ae:	af00      	add	r7, sp, #0
	do not otherwise exhibit real time behaviour. */
	portSOFTWARE_BARRIER();

	/* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
	is used to allow calls to vTaskSuspendAll() to nest. */
	++uxSchedulerSuspended;
 80098b0:	4b04      	ldr	r3, [pc, #16]	@ (80098c4 <vTaskSuspendAll+0x18>)
 80098b2:	681b      	ldr	r3, [r3, #0]
 80098b4:	3301      	adds	r3, #1
 80098b6:	4a03      	ldr	r2, [pc, #12]	@ (80098c4 <vTaskSuspendAll+0x18>)
 80098b8:	6013      	str	r3, [r2, #0]

	/* Enforces ordering for ports and optimised compilers that may otherwise place
	the above increment elsewhere. */
	portMEMORY_BARRIER();
}
 80098ba:	bf00      	nop
 80098bc:	46bd      	mov	sp, r7
 80098be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80098c2:	4770      	bx	lr
 80098c4:	20000cb0 	.word	0x20000cb0

080098c8 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 80098c8:	b580      	push	{r7, lr}
 80098ca:	b084      	sub	sp, #16
 80098cc:	af00      	add	r7, sp, #0
TCB_t *pxTCB = NULL;
 80098ce:	2300      	movs	r3, #0
 80098d0:	60fb      	str	r3, [r7, #12]
BaseType_t xAlreadyYielded = pdFALSE;
 80098d2:	2300      	movs	r3, #0
 80098d4:	60bb      	str	r3, [r7, #8]

	/* If uxSchedulerSuspended is zero then this function does not match a
	previous call to vTaskSuspendAll(). */
	configASSERT( uxSchedulerSuspended );
 80098d6:	4b42      	ldr	r3, [pc, #264]	@ (80099e0 <xTaskResumeAll+0x118>)
 80098d8:	681b      	ldr	r3, [r3, #0]
 80098da:	2b00      	cmp	r3, #0
 80098dc:	d10b      	bne.n	80098f6 <xTaskResumeAll+0x2e>
	__asm volatile
 80098de:	f04f 0350 	mov.w	r3, #80	@ 0x50
 80098e2:	f383 8811 	msr	BASEPRI, r3
 80098e6:	f3bf 8f6f 	isb	sy
 80098ea:	f3bf 8f4f 	dsb	sy
 80098ee:	603b      	str	r3, [r7, #0]
}
 80098f0:	bf00      	nop
 80098f2:	bf00      	nop
 80098f4:	e7fd      	b.n	80098f2 <xTaskResumeAll+0x2a>
	/* It is possible that an ISR caused a task to be removed from an event
	list while the scheduler was suspended.  If this was the case then the
	removed task will have been added to the xPendingReadyList.  Once the
	scheduler has been resumed it is safe to move all the pending ready
	tasks from this list into their appropriate ready list. */
	taskENTER_CRITICAL();
 80098f6:	f000 fe2f 	bl	800a558 <vPortEnterCritical>
	{
		--uxSchedulerSuspended;
 80098fa:	4b39      	ldr	r3, [pc, #228]	@ (80099e0 <xTaskResumeAll+0x118>)
 80098fc:	681b      	ldr	r3, [r3, #0]
 80098fe:	3b01      	subs	r3, #1
 8009900:	4a37      	ldr	r2, [pc, #220]	@ (80099e0 <xTaskResumeAll+0x118>)
 8009902:	6013      	str	r3, [r2, #0]

		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009904:	4b36      	ldr	r3, [pc, #216]	@ (80099e0 <xTaskResumeAll+0x118>)
 8009906:	681b      	ldr	r3, [r3, #0]
 8009908:	2b00      	cmp	r3, #0
 800990a:	d161      	bne.n	80099d0 <xTaskResumeAll+0x108>
		{
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 800990c:	4b35      	ldr	r3, [pc, #212]	@ (80099e4 <xTaskResumeAll+0x11c>)
 800990e:	681b      	ldr	r3, [r3, #0]
 8009910:	2b00      	cmp	r3, #0
 8009912:	d05d      	beq.n	80099d0 <xTaskResumeAll+0x108>
			{
				/* Move any readied tasks from the pending list into the
				appropriate ready list. */
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009914:	e02e      	b.n	8009974 <xTaskResumeAll+0xac>
				{
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009916:	4b34      	ldr	r3, [pc, #208]	@ (80099e8 <xTaskResumeAll+0x120>)
 8009918:	68db      	ldr	r3, [r3, #12]
 800991a:	68db      	ldr	r3, [r3, #12]
 800991c:	60fb      	str	r3, [r7, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 800991e:	68fb      	ldr	r3, [r7, #12]
 8009920:	3318      	adds	r3, #24
 8009922:	4618      	mov	r0, r3
 8009924:	f7ff fb06 	bl	8008f34 <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009928:	68fb      	ldr	r3, [r7, #12]
 800992a:	3304      	adds	r3, #4
 800992c:	4618      	mov	r0, r3
 800992e:	f7ff fb01 	bl	8008f34 <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009936:	2201      	movs	r2, #1
 8009938:	409a      	lsls	r2, r3
 800993a:	4b2c      	ldr	r3, [pc, #176]	@ (80099ec <xTaskResumeAll+0x124>)
 800993c:	681b      	ldr	r3, [r3, #0]
 800993e:	4313      	orrs	r3, r2
 8009940:	4a2a      	ldr	r2, [pc, #168]	@ (80099ec <xTaskResumeAll+0x124>)
 8009942:	6013      	str	r3, [r2, #0]
 8009944:	68fb      	ldr	r3, [r7, #12]
 8009946:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009948:	4613      	mov	r3, r2
 800994a:	009b      	lsls	r3, r3, #2
 800994c:	4413      	add	r3, r2
 800994e:	009b      	lsls	r3, r3, #2
 8009950:	4a27      	ldr	r2, [pc, #156]	@ (80099f0 <xTaskResumeAll+0x128>)
 8009952:	441a      	add	r2, r3
 8009954:	68fb      	ldr	r3, [r7, #12]
 8009956:	3304      	adds	r3, #4
 8009958:	4619      	mov	r1, r3
 800995a:	4610      	mov	r0, r2
 800995c:	f7ff fa8d 	bl	8008e7a <vListInsertEnd>

					/* If the moved task has a priority higher than the current
					task then a yield must be performed. */
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009960:	68fb      	ldr	r3, [r7, #12]
 8009962:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009964:	4b23      	ldr	r3, [pc, #140]	@ (80099f4 <xTaskResumeAll+0x12c>)
 8009966:	681b      	ldr	r3, [r3, #0]
 8009968:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800996a:	429a      	cmp	r2, r3
 800996c:	d302      	bcc.n	8009974 <xTaskResumeAll+0xac>
					{
						xYieldPending = pdTRUE;
 800996e:	4b22      	ldr	r3, [pc, #136]	@ (80099f8 <xTaskResumeAll+0x130>)
 8009970:	2201      	movs	r2, #1
 8009972:	601a      	str	r2, [r3, #0]
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8009974:	4b1c      	ldr	r3, [pc, #112]	@ (80099e8 <xTaskResumeAll+0x120>)
 8009976:	681b      	ldr	r3, [r3, #0]
 8009978:	2b00      	cmp	r3, #0
 800997a:	d1cc      	bne.n	8009916 <xTaskResumeAll+0x4e>
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( pxTCB != NULL )
 800997c:	68fb      	ldr	r3, [r7, #12]
 800997e:	2b00      	cmp	r3, #0
 8009980:	d001      	beq.n	8009986 <xTaskResumeAll+0xbe>
					which may have prevented the next unblock time from being
					re-calculated, in which case re-calculate it now.  Mainly
					important for low power tickless implementations, where
					this can prevent an unnecessary exit from low power
					state. */
					prvResetNextTaskUnblockTime();
 8009982:	f000 fafb 	bl	8009f7c <prvResetNextTaskUnblockTime>
				/* If any ticks occurred while the scheduler was suspended then
				they should be processed now.  This ensures the tick count does
				not	slip, and that any delayed tasks are resumed at the correct
				time. */
				{
					TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8009986:	4b1d      	ldr	r3, [pc, #116]	@ (80099fc <xTaskResumeAll+0x134>)
 8009988:	681b      	ldr	r3, [r3, #0]
 800998a:	607b      	str	r3, [r7, #4]

					if( xPendedCounts > ( TickType_t ) 0U )
 800998c:	687b      	ldr	r3, [r7, #4]
 800998e:	2b00      	cmp	r3, #0
 8009990:	d010      	beq.n	80099b4 <xTaskResumeAll+0xec>
					{
						do
						{
							if( xTaskIncrementTick() != pdFALSE )
 8009992:	f000 f837 	bl	8009a04 <xTaskIncrementTick>
 8009996:	4603      	mov	r3, r0
 8009998:	2b00      	cmp	r3, #0
 800999a:	d002      	beq.n	80099a2 <xTaskResumeAll+0xda>
							{
								xYieldPending = pdTRUE;
 800999c:	4b16      	ldr	r3, [pc, #88]	@ (80099f8 <xTaskResumeAll+0x130>)
 800999e:	2201      	movs	r2, #1
 80099a0:	601a      	str	r2, [r3, #0]
							}
							else
							{
								mtCOVERAGE_TEST_MARKER();
							}
							--xPendedCounts;
 80099a2:	687b      	ldr	r3, [r7, #4]
 80099a4:	3b01      	subs	r3, #1
 80099a6:	607b      	str	r3, [r7, #4]
						} while( xPendedCounts > ( TickType_t ) 0U );
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2b00      	cmp	r3, #0
 80099ac:	d1f1      	bne.n	8009992 <xTaskResumeAll+0xca>

						xPendedTicks = 0;
 80099ae:	4b13      	ldr	r3, [pc, #76]	@ (80099fc <xTaskResumeAll+0x134>)
 80099b0:	2200      	movs	r2, #0
 80099b2:	601a      	str	r2, [r3, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}
				}

				if( xYieldPending != pdFALSE )
 80099b4:	4b10      	ldr	r3, [pc, #64]	@ (80099f8 <xTaskResumeAll+0x130>)
 80099b6:	681b      	ldr	r3, [r3, #0]
 80099b8:	2b00      	cmp	r3, #0
 80099ba:	d009      	beq.n	80099d0 <xTaskResumeAll+0x108>
				{
					#if( configUSE_PREEMPTION != 0 )
					{
						xAlreadyYielded = pdTRUE;
 80099bc:	2301      	movs	r3, #1
 80099be:	60bb      	str	r3, [r7, #8]
					}
					#endif
					taskYIELD_IF_USING_PREEMPTION();
 80099c0:	4b0f      	ldr	r3, [pc, #60]	@ (8009a00 <xTaskResumeAll+0x138>)
 80099c2:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 80099c6:	601a      	str	r2, [r3, #0]
 80099c8:	f3bf 8f4f 	dsb	sy
 80099cc:	f3bf 8f6f 	isb	sy
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
 80099d0:	f000 fdf4 	bl	800a5bc <vPortExitCritical>

	return xAlreadyYielded;
 80099d4:	68bb      	ldr	r3, [r7, #8]
}
 80099d6:	4618      	mov	r0, r3
 80099d8:	3710      	adds	r7, #16
 80099da:	46bd      	mov	sp, r7
 80099dc:	bd80      	pop	{r7, pc}
 80099de:	bf00      	nop
 80099e0:	20000cb0 	.word	0x20000cb0
 80099e4:	20000c88 	.word	0x20000c88
 80099e8:	20000c48 	.word	0x20000c48
 80099ec:	20000c90 	.word	0x20000c90
 80099f0:	20000b8c 	.word	0x20000b8c
 80099f4:	20000b88 	.word	0x20000b88
 80099f8:	20000c9c 	.word	0x20000c9c
 80099fc:	20000c98 	.word	0x20000c98
 8009a00:	e000ed04 	.word	0xe000ed04

08009a04 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 8009a04:	b580      	push	{r7, lr}
 8009a06:	b086      	sub	sp, #24
 8009a08:	af00      	add	r7, sp, #0
TCB_t * pxTCB;
TickType_t xItemValue;
BaseType_t xSwitchRequired = pdFALSE;
 8009a0a:	2300      	movs	r3, #0
 8009a0c:	617b      	str	r3, [r7, #20]

	/* Called by the portable layer each time a tick interrupt occurs.
	Increments the tick then checks to see if the new tick value will cause any
	tasks to be unblocked. */
	traceTASK_INCREMENT_TICK( xTickCount );
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009a0e:	4b4f      	ldr	r3, [pc, #316]	@ (8009b4c <xTaskIncrementTick+0x148>)
 8009a10:	681b      	ldr	r3, [r3, #0]
 8009a12:	2b00      	cmp	r3, #0
 8009a14:	f040 808f 	bne.w	8009b36 <xTaskIncrementTick+0x132>
	{
		/* Minor optimisation.  The tick count cannot change in this
		block. */
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8009a18:	4b4d      	ldr	r3, [pc, #308]	@ (8009b50 <xTaskIncrementTick+0x14c>)
 8009a1a:	681b      	ldr	r3, [r3, #0]
 8009a1c:	3301      	adds	r3, #1
 8009a1e:	613b      	str	r3, [r7, #16]

		/* Increment the RTOS tick, switching the delayed and overflowed
		delayed lists if it wraps to 0. */
		xTickCount = xConstTickCount;
 8009a20:	4a4b      	ldr	r2, [pc, #300]	@ (8009b50 <xTaskIncrementTick+0x14c>)
 8009a22:	693b      	ldr	r3, [r7, #16]
 8009a24:	6013      	str	r3, [r2, #0]

		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8009a26:	693b      	ldr	r3, [r7, #16]
 8009a28:	2b00      	cmp	r3, #0
 8009a2a:	d121      	bne.n	8009a70 <xTaskIncrementTick+0x6c>
		{
			taskSWITCH_DELAYED_LISTS();
 8009a2c:	4b49      	ldr	r3, [pc, #292]	@ (8009b54 <xTaskIncrementTick+0x150>)
 8009a2e:	681b      	ldr	r3, [r3, #0]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	2b00      	cmp	r3, #0
 8009a34:	d00b      	beq.n	8009a4e <xTaskIncrementTick+0x4a>
	__asm volatile
 8009a36:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009a3a:	f383 8811 	msr	BASEPRI, r3
 8009a3e:	f3bf 8f6f 	isb	sy
 8009a42:	f3bf 8f4f 	dsb	sy
 8009a46:	603b      	str	r3, [r7, #0]
}
 8009a48:	bf00      	nop
 8009a4a:	bf00      	nop
 8009a4c:	e7fd      	b.n	8009a4a <xTaskIncrementTick+0x46>
 8009a4e:	4b41      	ldr	r3, [pc, #260]	@ (8009b54 <xTaskIncrementTick+0x150>)
 8009a50:	681b      	ldr	r3, [r3, #0]
 8009a52:	60fb      	str	r3, [r7, #12]
 8009a54:	4b40      	ldr	r3, [pc, #256]	@ (8009b58 <xTaskIncrementTick+0x154>)
 8009a56:	681b      	ldr	r3, [r3, #0]
 8009a58:	4a3e      	ldr	r2, [pc, #248]	@ (8009b54 <xTaskIncrementTick+0x150>)
 8009a5a:	6013      	str	r3, [r2, #0]
 8009a5c:	4a3e      	ldr	r2, [pc, #248]	@ (8009b58 <xTaskIncrementTick+0x154>)
 8009a5e:	68fb      	ldr	r3, [r7, #12]
 8009a60:	6013      	str	r3, [r2, #0]
 8009a62:	4b3e      	ldr	r3, [pc, #248]	@ (8009b5c <xTaskIncrementTick+0x158>)
 8009a64:	681b      	ldr	r3, [r3, #0]
 8009a66:	3301      	adds	r3, #1
 8009a68:	4a3c      	ldr	r2, [pc, #240]	@ (8009b5c <xTaskIncrementTick+0x158>)
 8009a6a:	6013      	str	r3, [r2, #0]
 8009a6c:	f000 fa86 	bl	8009f7c <prvResetNextTaskUnblockTime>

		/* See if this tick has made a timeout expire.  Tasks are stored in
		the	queue in the order of their wake time - meaning once one task
		has been found whose block time has not expired there is no need to
		look any further down the list. */
		if( xConstTickCount >= xNextTaskUnblockTime )
 8009a70:	4b3b      	ldr	r3, [pc, #236]	@ (8009b60 <xTaskIncrementTick+0x15c>)
 8009a72:	681b      	ldr	r3, [r3, #0]
 8009a74:	693a      	ldr	r2, [r7, #16]
 8009a76:	429a      	cmp	r2, r3
 8009a78:	d348      	bcc.n	8009b0c <xTaskIncrementTick+0x108>
		{
			for( ;; )
			{
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009a7a:	4b36      	ldr	r3, [pc, #216]	@ (8009b54 <xTaskIncrementTick+0x150>)
 8009a7c:	681b      	ldr	r3, [r3, #0]
 8009a7e:	681b      	ldr	r3, [r3, #0]
 8009a80:	2b00      	cmp	r3, #0
 8009a82:	d104      	bne.n	8009a8e <xTaskIncrementTick+0x8a>
					/* The delayed list is empty.  Set xNextTaskUnblockTime
					to the maximum possible value so it is extremely
					unlikely that the
					if( xTickCount >= xNextTaskUnblockTime ) test will pass
					next time through. */
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8009a84:	4b36      	ldr	r3, [pc, #216]	@ (8009b60 <xTaskIncrementTick+0x15c>)
 8009a86:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009a8a:	601a      	str	r2, [r3, #0]
					break;
 8009a8c:	e03e      	b.n	8009b0c <xTaskIncrementTick+0x108>
				{
					/* The delayed list is not empty, get the value of the
					item at the head of the delayed list.  This is the time
					at which the task at the head of the delayed list must
					be removed from the Blocked state. */
					pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009a8e:	4b31      	ldr	r3, [pc, #196]	@ (8009b54 <xTaskIncrementTick+0x150>)
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	68db      	ldr	r3, [r3, #12]
 8009a94:	68db      	ldr	r3, [r3, #12]
 8009a96:	60bb      	str	r3, [r7, #8]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8009a98:	68bb      	ldr	r3, [r7, #8]
 8009a9a:	685b      	ldr	r3, [r3, #4]
 8009a9c:	607b      	str	r3, [r7, #4]

					if( xConstTickCount < xItemValue )
 8009a9e:	693a      	ldr	r2, [r7, #16]
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	429a      	cmp	r2, r3
 8009aa4:	d203      	bcs.n	8009aae <xTaskIncrementTick+0xaa>
						/* It is not time to unblock this item yet, but the
						item value is the time at which the task at the head
						of the blocked list must be removed from the Blocked
						state -	so record the item value in
						xNextTaskUnblockTime. */
						xNextTaskUnblockTime = xItemValue;
 8009aa6:	4a2e      	ldr	r2, [pc, #184]	@ (8009b60 <xTaskIncrementTick+0x15c>)
 8009aa8:	687b      	ldr	r3, [r7, #4]
 8009aaa:	6013      	str	r3, [r2, #0]
						break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 8009aac:	e02e      	b.n	8009b0c <xTaskIncrementTick+0x108>
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* It is time to remove the item from the Blocked state. */
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009aae:	68bb      	ldr	r3, [r7, #8]
 8009ab0:	3304      	adds	r3, #4
 8009ab2:	4618      	mov	r0, r3
 8009ab4:	f7ff fa3e 	bl	8008f34 <uxListRemove>

					/* Is the task waiting on an event also?  If so remove
					it from the event list. */
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 8009ab8:	68bb      	ldr	r3, [r7, #8]
 8009aba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009abc:	2b00      	cmp	r3, #0
 8009abe:	d004      	beq.n	8009aca <xTaskIncrementTick+0xc6>
					{
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 8009ac0:	68bb      	ldr	r3, [r7, #8]
 8009ac2:	3318      	adds	r3, #24
 8009ac4:	4618      	mov	r0, r3
 8009ac6:	f7ff fa35 	bl	8008f34 <uxListRemove>
						mtCOVERAGE_TEST_MARKER();
					}

					/* Place the unblocked task into the appropriate ready
					list. */
					prvAddTaskToReadyList( pxTCB );
 8009aca:	68bb      	ldr	r3, [r7, #8]
 8009acc:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009ace:	2201      	movs	r2, #1
 8009ad0:	409a      	lsls	r2, r3
 8009ad2:	4b24      	ldr	r3, [pc, #144]	@ (8009b64 <xTaskIncrementTick+0x160>)
 8009ad4:	681b      	ldr	r3, [r3, #0]
 8009ad6:	4313      	orrs	r3, r2
 8009ad8:	4a22      	ldr	r2, [pc, #136]	@ (8009b64 <xTaskIncrementTick+0x160>)
 8009ada:	6013      	str	r3, [r2, #0]
 8009adc:	68bb      	ldr	r3, [r7, #8]
 8009ade:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009ae0:	4613      	mov	r3, r2
 8009ae2:	009b      	lsls	r3, r3, #2
 8009ae4:	4413      	add	r3, r2
 8009ae6:	009b      	lsls	r3, r3, #2
 8009ae8:	4a1f      	ldr	r2, [pc, #124]	@ (8009b68 <xTaskIncrementTick+0x164>)
 8009aea:	441a      	add	r2, r3
 8009aec:	68bb      	ldr	r3, [r7, #8]
 8009aee:	3304      	adds	r3, #4
 8009af0:	4619      	mov	r1, r3
 8009af2:	4610      	mov	r0, r2
 8009af4:	f7ff f9c1 	bl	8008e7a <vListInsertEnd>
					{
						/* Preemption is on, but a context switch should
						only be performed if the unblocked task has a
						priority that is equal to or higher than the
						currently executing task. */
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 8009af8:	68bb      	ldr	r3, [r7, #8]
 8009afa:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009afc:	4b1b      	ldr	r3, [pc, #108]	@ (8009b6c <xTaskIncrementTick+0x168>)
 8009afe:	681b      	ldr	r3, [r3, #0]
 8009b00:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009b02:	429a      	cmp	r2, r3
 8009b04:	d3b9      	bcc.n	8009a7a <xTaskIncrementTick+0x76>
						{
							xSwitchRequired = pdTRUE;
 8009b06:	2301      	movs	r3, #1
 8009b08:	617b      	str	r3, [r7, #20]
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009b0a:	e7b6      	b.n	8009a7a <xTaskIncrementTick+0x76>
		/* Tasks of equal priority to the currently running task will share
		processing time (time slice) if preemption is on, and the application
		writer has not explicitly turned time slicing off. */
		#if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
		{
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8009b0c:	4b17      	ldr	r3, [pc, #92]	@ (8009b6c <xTaskIncrementTick+0x168>)
 8009b0e:	681b      	ldr	r3, [r3, #0]
 8009b10:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009b12:	4915      	ldr	r1, [pc, #84]	@ (8009b68 <xTaskIncrementTick+0x164>)
 8009b14:	4613      	mov	r3, r2
 8009b16:	009b      	lsls	r3, r3, #2
 8009b18:	4413      	add	r3, r2
 8009b1a:	009b      	lsls	r3, r3, #2
 8009b1c:	440b      	add	r3, r1
 8009b1e:	681b      	ldr	r3, [r3, #0]
 8009b20:	2b01      	cmp	r3, #1
 8009b22:	d901      	bls.n	8009b28 <xTaskIncrementTick+0x124>
			{
				xSwitchRequired = pdTRUE;
 8009b24:	2301      	movs	r3, #1
 8009b26:	617b      	str	r3, [r7, #20]
		}
		#endif /* configUSE_TICK_HOOK */

		#if ( configUSE_PREEMPTION == 1 )
		{
			if( xYieldPending != pdFALSE )
 8009b28:	4b11      	ldr	r3, [pc, #68]	@ (8009b70 <xTaskIncrementTick+0x16c>)
 8009b2a:	681b      	ldr	r3, [r3, #0]
 8009b2c:	2b00      	cmp	r3, #0
 8009b2e:	d007      	beq.n	8009b40 <xTaskIncrementTick+0x13c>
			{
				xSwitchRequired = pdTRUE;
 8009b30:	2301      	movs	r3, #1
 8009b32:	617b      	str	r3, [r7, #20]
 8009b34:	e004      	b.n	8009b40 <xTaskIncrementTick+0x13c>
		}
		#endif /* configUSE_PREEMPTION */
	}
	else
	{
		++xPendedTicks;
 8009b36:	4b0f      	ldr	r3, [pc, #60]	@ (8009b74 <xTaskIncrementTick+0x170>)
 8009b38:	681b      	ldr	r3, [r3, #0]
 8009b3a:	3301      	adds	r3, #1
 8009b3c:	4a0d      	ldr	r2, [pc, #52]	@ (8009b74 <xTaskIncrementTick+0x170>)
 8009b3e:	6013      	str	r3, [r2, #0]
			vApplicationTickHook();
		}
		#endif
	}

	return xSwitchRequired;
 8009b40:	697b      	ldr	r3, [r7, #20]
}
 8009b42:	4618      	mov	r0, r3
 8009b44:	3718      	adds	r7, #24
 8009b46:	46bd      	mov	sp, r7
 8009b48:	bd80      	pop	{r7, pc}
 8009b4a:	bf00      	nop
 8009b4c:	20000cb0 	.word	0x20000cb0
 8009b50:	20000c8c 	.word	0x20000c8c
 8009b54:	20000c40 	.word	0x20000c40
 8009b58:	20000c44 	.word	0x20000c44
 8009b5c:	20000ca0 	.word	0x20000ca0
 8009b60:	20000ca8 	.word	0x20000ca8
 8009b64:	20000c90 	.word	0x20000c90
 8009b68:	20000b8c 	.word	0x20000b8c
 8009b6c:	20000b88 	.word	0x20000b88
 8009b70:	20000c9c 	.word	0x20000c9c
 8009b74:	20000c98 	.word	0x20000c98

08009b78 <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 8009b78:	b480      	push	{r7}
 8009b7a:	b087      	sub	sp, #28
 8009b7c:	af00      	add	r7, sp, #0
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8009b7e:	4b27      	ldr	r3, [pc, #156]	@ (8009c1c <vTaskSwitchContext+0xa4>)
 8009b80:	681b      	ldr	r3, [r3, #0]
 8009b82:	2b00      	cmp	r3, #0
 8009b84:	d003      	beq.n	8009b8e <vTaskSwitchContext+0x16>
	{
		/* The scheduler is currently suspended - do not allow a context
		switch. */
		xYieldPending = pdTRUE;
 8009b86:	4b26      	ldr	r3, [pc, #152]	@ (8009c20 <vTaskSwitchContext+0xa8>)
 8009b88:	2201      	movs	r2, #1
 8009b8a:	601a      	str	r2, [r3, #0]
			for additional information. */
			_impure_ptr = &( pxCurrentTCB->xNewLib_reent );
		}
		#endif /* configUSE_NEWLIB_REENTRANT */
	}
}
 8009b8c:	e040      	b.n	8009c10 <vTaskSwitchContext+0x98>
		xYieldPending = pdFALSE;
 8009b8e:	4b24      	ldr	r3, [pc, #144]	@ (8009c20 <vTaskSwitchContext+0xa8>)
 8009b90:	2200      	movs	r2, #0
 8009b92:	601a      	str	r2, [r3, #0]
		taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009b94:	4b23      	ldr	r3, [pc, #140]	@ (8009c24 <vTaskSwitchContext+0xac>)
 8009b96:	681b      	ldr	r3, [r3, #0]
 8009b98:	60fb      	str	r3, [r7, #12]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 8009b9a:	68fb      	ldr	r3, [r7, #12]
 8009b9c:	fab3 f383 	clz	r3, r3
 8009ba0:	72fb      	strb	r3, [r7, #11]
		return ucReturn;
 8009ba2:	7afb      	ldrb	r3, [r7, #11]
 8009ba4:	f1c3 031f 	rsb	r3, r3, #31
 8009ba8:	617b      	str	r3, [r7, #20]
 8009baa:	491f      	ldr	r1, [pc, #124]	@ (8009c28 <vTaskSwitchContext+0xb0>)
 8009bac:	697a      	ldr	r2, [r7, #20]
 8009bae:	4613      	mov	r3, r2
 8009bb0:	009b      	lsls	r3, r3, #2
 8009bb2:	4413      	add	r3, r2
 8009bb4:	009b      	lsls	r3, r3, #2
 8009bb6:	440b      	add	r3, r1
 8009bb8:	681b      	ldr	r3, [r3, #0]
 8009bba:	2b00      	cmp	r3, #0
 8009bbc:	d10b      	bne.n	8009bd6 <vTaskSwitchContext+0x5e>
	__asm volatile
 8009bbe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009bc2:	f383 8811 	msr	BASEPRI, r3
 8009bc6:	f3bf 8f6f 	isb	sy
 8009bca:	f3bf 8f4f 	dsb	sy
 8009bce:	607b      	str	r3, [r7, #4]
}
 8009bd0:	bf00      	nop
 8009bd2:	bf00      	nop
 8009bd4:	e7fd      	b.n	8009bd2 <vTaskSwitchContext+0x5a>
 8009bd6:	697a      	ldr	r2, [r7, #20]
 8009bd8:	4613      	mov	r3, r2
 8009bda:	009b      	lsls	r3, r3, #2
 8009bdc:	4413      	add	r3, r2
 8009bde:	009b      	lsls	r3, r3, #2
 8009be0:	4a11      	ldr	r2, [pc, #68]	@ (8009c28 <vTaskSwitchContext+0xb0>)
 8009be2:	4413      	add	r3, r2
 8009be4:	613b      	str	r3, [r7, #16]
 8009be6:	693b      	ldr	r3, [r7, #16]
 8009be8:	685b      	ldr	r3, [r3, #4]
 8009bea:	685a      	ldr	r2, [r3, #4]
 8009bec:	693b      	ldr	r3, [r7, #16]
 8009bee:	605a      	str	r2, [r3, #4]
 8009bf0:	693b      	ldr	r3, [r7, #16]
 8009bf2:	685a      	ldr	r2, [r3, #4]
 8009bf4:	693b      	ldr	r3, [r7, #16]
 8009bf6:	3308      	adds	r3, #8
 8009bf8:	429a      	cmp	r2, r3
 8009bfa:	d104      	bne.n	8009c06 <vTaskSwitchContext+0x8e>
 8009bfc:	693b      	ldr	r3, [r7, #16]
 8009bfe:	685b      	ldr	r3, [r3, #4]
 8009c00:	685a      	ldr	r2, [r3, #4]
 8009c02:	693b      	ldr	r3, [r7, #16]
 8009c04:	605a      	str	r2, [r3, #4]
 8009c06:	693b      	ldr	r3, [r7, #16]
 8009c08:	685b      	ldr	r3, [r3, #4]
 8009c0a:	68db      	ldr	r3, [r3, #12]
 8009c0c:	4a07      	ldr	r2, [pc, #28]	@ (8009c2c <vTaskSwitchContext+0xb4>)
 8009c0e:	6013      	str	r3, [r2, #0]
}
 8009c10:	bf00      	nop
 8009c12:	371c      	adds	r7, #28
 8009c14:	46bd      	mov	sp, r7
 8009c16:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009c1a:	4770      	bx	lr
 8009c1c:	20000cb0 	.word	0x20000cb0
 8009c20:	20000c9c 	.word	0x20000c9c
 8009c24:	20000c90 	.word	0x20000c90
 8009c28:	20000b8c 	.word	0x20000b8c
 8009c2c:	20000b88 	.word	0x20000b88

08009c30 <vTaskPlaceOnEventList>:
/*-----------------------------------------------------------*/

void vTaskPlaceOnEventList( List_t * const pxEventList, const TickType_t xTicksToWait )
{
 8009c30:	b580      	push	{r7, lr}
 8009c32:	b084      	sub	sp, #16
 8009c34:	af00      	add	r7, sp, #0
 8009c36:	6078      	str	r0, [r7, #4]
 8009c38:	6039      	str	r1, [r7, #0]
	configASSERT( pxEventList );
 8009c3a:	687b      	ldr	r3, [r7, #4]
 8009c3c:	2b00      	cmp	r3, #0
 8009c3e:	d10b      	bne.n	8009c58 <vTaskPlaceOnEventList+0x28>
	__asm volatile
 8009c40:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c44:	f383 8811 	msr	BASEPRI, r3
 8009c48:	f3bf 8f6f 	isb	sy
 8009c4c:	f3bf 8f4f 	dsb	sy
 8009c50:	60fb      	str	r3, [r7, #12]
}
 8009c52:	bf00      	nop
 8009c54:	bf00      	nop
 8009c56:	e7fd      	b.n	8009c54 <vTaskPlaceOnEventList+0x24>

	/* Place the event list item of the TCB in the appropriate event list.
	This is placed in the list in priority order so the highest priority task
	is the first to be woken by the event.  The queue that contains the event
	list is locked, preventing simultaneous access from interrupts. */
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
 8009c58:	4b07      	ldr	r3, [pc, #28]	@ (8009c78 <vTaskPlaceOnEventList+0x48>)
 8009c5a:	681b      	ldr	r3, [r3, #0]
 8009c5c:	3318      	adds	r3, #24
 8009c5e:	4619      	mov	r1, r3
 8009c60:	6878      	ldr	r0, [r7, #4]
 8009c62:	f7ff f92e 	bl	8008ec2 <vListInsert>

	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
 8009c66:	2101      	movs	r1, #1
 8009c68:	6838      	ldr	r0, [r7, #0]
 8009c6a:	f000 fadf 	bl	800a22c <prvAddCurrentTaskToDelayedList>
}
 8009c6e:	bf00      	nop
 8009c70:	3710      	adds	r7, #16
 8009c72:	46bd      	mov	sp, r7
 8009c74:	bd80      	pop	{r7, pc}
 8009c76:	bf00      	nop
 8009c78:	20000b88 	.word	0x20000b88

08009c7c <xTaskRemoveFromEventList>:

#endif /* configUSE_TIMERS */
/*-----------------------------------------------------------*/

BaseType_t xTaskRemoveFromEventList( const List_t * const pxEventList )
{
 8009c7c:	b580      	push	{r7, lr}
 8009c7e:	b086      	sub	sp, #24
 8009c80:	af00      	add	r7, sp, #0
 8009c82:	6078      	str	r0, [r7, #4]
	get called - the lock count on the queue will get modified instead.  This
	means exclusive access to the event list is guaranteed here.

	This function assumes that a check has already been made to ensure that
	pxEventList is not empty. */
	pxUnblockedTCB = listGET_OWNER_OF_HEAD_ENTRY( pxEventList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	68db      	ldr	r3, [r3, #12]
 8009c88:	68db      	ldr	r3, [r3, #12]
 8009c8a:	613b      	str	r3, [r7, #16]
	configASSERT( pxUnblockedTCB );
 8009c8c:	693b      	ldr	r3, [r7, #16]
 8009c8e:	2b00      	cmp	r3, #0
 8009c90:	d10b      	bne.n	8009caa <xTaskRemoveFromEventList+0x2e>
	__asm volatile
 8009c92:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009c96:	f383 8811 	msr	BASEPRI, r3
 8009c9a:	f3bf 8f6f 	isb	sy
 8009c9e:	f3bf 8f4f 	dsb	sy
 8009ca2:	60fb      	str	r3, [r7, #12]
}
 8009ca4:	bf00      	nop
 8009ca6:	bf00      	nop
 8009ca8:	e7fd      	b.n	8009ca6 <xTaskRemoveFromEventList+0x2a>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
 8009caa:	693b      	ldr	r3, [r7, #16]
 8009cac:	3318      	adds	r3, #24
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f7ff f940 	bl	8008f34 <uxListRemove>

	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009cb4:	4b1d      	ldr	r3, [pc, #116]	@ (8009d2c <xTaskRemoveFromEventList+0xb0>)
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	2b00      	cmp	r3, #0
 8009cba:	d11c      	bne.n	8009cf6 <xTaskRemoveFromEventList+0x7a>
	{
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
 8009cbc:	693b      	ldr	r3, [r7, #16]
 8009cbe:	3304      	adds	r3, #4
 8009cc0:	4618      	mov	r0, r3
 8009cc2:	f7ff f937 	bl	8008f34 <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
 8009cc6:	693b      	ldr	r3, [r7, #16]
 8009cc8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009cca:	2201      	movs	r2, #1
 8009ccc:	409a      	lsls	r2, r3
 8009cce:	4b18      	ldr	r3, [pc, #96]	@ (8009d30 <xTaskRemoveFromEventList+0xb4>)
 8009cd0:	681b      	ldr	r3, [r3, #0]
 8009cd2:	4313      	orrs	r3, r2
 8009cd4:	4a16      	ldr	r2, [pc, #88]	@ (8009d30 <xTaskRemoveFromEventList+0xb4>)
 8009cd6:	6013      	str	r3, [r2, #0]
 8009cd8:	693b      	ldr	r3, [r7, #16]
 8009cda:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009cdc:	4613      	mov	r3, r2
 8009cde:	009b      	lsls	r3, r3, #2
 8009ce0:	4413      	add	r3, r2
 8009ce2:	009b      	lsls	r3, r3, #2
 8009ce4:	4a13      	ldr	r2, [pc, #76]	@ (8009d34 <xTaskRemoveFromEventList+0xb8>)
 8009ce6:	441a      	add	r2, r3
 8009ce8:	693b      	ldr	r3, [r7, #16]
 8009cea:	3304      	adds	r3, #4
 8009cec:	4619      	mov	r1, r3
 8009cee:	4610      	mov	r0, r2
 8009cf0:	f7ff f8c3 	bl	8008e7a <vListInsertEnd>
 8009cf4:	e005      	b.n	8009d02 <xTaskRemoveFromEventList+0x86>
	}
	else
	{
		/* The delayed and ready lists cannot be accessed, so hold this task
		pending until the scheduler is resumed. */
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
 8009cf6:	693b      	ldr	r3, [r7, #16]
 8009cf8:	3318      	adds	r3, #24
 8009cfa:	4619      	mov	r1, r3
 8009cfc:	480e      	ldr	r0, [pc, #56]	@ (8009d38 <xTaskRemoveFromEventList+0xbc>)
 8009cfe:	f7ff f8bc 	bl	8008e7a <vListInsertEnd>
	}

	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
 8009d02:	693b      	ldr	r3, [r7, #16]
 8009d04:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 8009d06:	4b0d      	ldr	r3, [pc, #52]	@ (8009d3c <xTaskRemoveFromEventList+0xc0>)
 8009d08:	681b      	ldr	r3, [r3, #0]
 8009d0a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8009d0c:	429a      	cmp	r2, r3
 8009d0e:	d905      	bls.n	8009d1c <xTaskRemoveFromEventList+0xa0>
	{
		/* Return true if the task removed from the event list has a higher
		priority than the calling task.  This allows the calling task to know if
		it should force a context switch now. */
		xReturn = pdTRUE;
 8009d10:	2301      	movs	r3, #1
 8009d12:	617b      	str	r3, [r7, #20]

		/* Mark that a yield is pending in case the user is not using the
		"xHigherPriorityTaskWoken" parameter to an ISR safe FreeRTOS function. */
		xYieldPending = pdTRUE;
 8009d14:	4b0a      	ldr	r3, [pc, #40]	@ (8009d40 <xTaskRemoveFromEventList+0xc4>)
 8009d16:	2201      	movs	r2, #1
 8009d18:	601a      	str	r2, [r3, #0]
 8009d1a:	e001      	b.n	8009d20 <xTaskRemoveFromEventList+0xa4>
	}
	else
	{
		xReturn = pdFALSE;
 8009d1c:	2300      	movs	r3, #0
 8009d1e:	617b      	str	r3, [r7, #20]
	}

	return xReturn;
 8009d20:	697b      	ldr	r3, [r7, #20]
}
 8009d22:	4618      	mov	r0, r3
 8009d24:	3718      	adds	r7, #24
 8009d26:	46bd      	mov	sp, r7
 8009d28:	bd80      	pop	{r7, pc}
 8009d2a:	bf00      	nop
 8009d2c:	20000cb0 	.word	0x20000cb0
 8009d30:	20000c90 	.word	0x20000c90
 8009d34:	20000b8c 	.word	0x20000b8c
 8009d38:	20000c48 	.word	0x20000c48
 8009d3c:	20000b88 	.word	0x20000b88
 8009d40:	20000c9c 	.word	0x20000c9c

08009d44 <vTaskInternalSetTimeOutState>:
	taskEXIT_CRITICAL();
}
/*-----------------------------------------------------------*/

void vTaskInternalSetTimeOutState( TimeOut_t * const pxTimeOut )
{
 8009d44:	b480      	push	{r7}
 8009d46:	b083      	sub	sp, #12
 8009d48:	af00      	add	r7, sp, #0
 8009d4a:	6078      	str	r0, [r7, #4]
	/* For internal use only as it does not use a critical section. */
	pxTimeOut->xOverflowCount = xNumOfOverflows;
 8009d4c:	4b06      	ldr	r3, [pc, #24]	@ (8009d68 <vTaskInternalSetTimeOutState+0x24>)
 8009d4e:	681a      	ldr	r2, [r3, #0]
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	601a      	str	r2, [r3, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
 8009d54:	4b05      	ldr	r3, [pc, #20]	@ (8009d6c <vTaskInternalSetTimeOutState+0x28>)
 8009d56:	681a      	ldr	r2, [r3, #0]
 8009d58:	687b      	ldr	r3, [r7, #4]
 8009d5a:	605a      	str	r2, [r3, #4]
}
 8009d5c:	bf00      	nop
 8009d5e:	370c      	adds	r7, #12
 8009d60:	46bd      	mov	sp, r7
 8009d62:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009d66:	4770      	bx	lr
 8009d68:	20000ca0 	.word	0x20000ca0
 8009d6c:	20000c8c 	.word	0x20000c8c

08009d70 <xTaskCheckForTimeOut>:
/*-----------------------------------------------------------*/

BaseType_t xTaskCheckForTimeOut( TimeOut_t * const pxTimeOut, TickType_t * const pxTicksToWait )
{
 8009d70:	b580      	push	{r7, lr}
 8009d72:	b088      	sub	sp, #32
 8009d74:	af00      	add	r7, sp, #0
 8009d76:	6078      	str	r0, [r7, #4]
 8009d78:	6039      	str	r1, [r7, #0]
BaseType_t xReturn;

	configASSERT( pxTimeOut );
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	2b00      	cmp	r3, #0
 8009d7e:	d10b      	bne.n	8009d98 <xTaskCheckForTimeOut+0x28>
	__asm volatile
 8009d80:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009d84:	f383 8811 	msr	BASEPRI, r3
 8009d88:	f3bf 8f6f 	isb	sy
 8009d8c:	f3bf 8f4f 	dsb	sy
 8009d90:	613b      	str	r3, [r7, #16]
}
 8009d92:	bf00      	nop
 8009d94:	bf00      	nop
 8009d96:	e7fd      	b.n	8009d94 <xTaskCheckForTimeOut+0x24>
	configASSERT( pxTicksToWait );
 8009d98:	683b      	ldr	r3, [r7, #0]
 8009d9a:	2b00      	cmp	r3, #0
 8009d9c:	d10b      	bne.n	8009db6 <xTaskCheckForTimeOut+0x46>
	__asm volatile
 8009d9e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 8009da2:	f383 8811 	msr	BASEPRI, r3
 8009da6:	f3bf 8f6f 	isb	sy
 8009daa:	f3bf 8f4f 	dsb	sy
 8009dae:	60fb      	str	r3, [r7, #12]
}
 8009db0:	bf00      	nop
 8009db2:	bf00      	nop
 8009db4:	e7fd      	b.n	8009db2 <xTaskCheckForTimeOut+0x42>

	taskENTER_CRITICAL();
 8009db6:	f000 fbcf 	bl	800a558 <vPortEnterCritical>
	{
		/* Minor optimisation.  The tick count cannot change in this block. */
		const TickType_t xConstTickCount = xTickCount;
 8009dba:	4b1d      	ldr	r3, [pc, #116]	@ (8009e30 <xTaskCheckForTimeOut+0xc0>)
 8009dbc:	681b      	ldr	r3, [r3, #0]
 8009dbe:	61bb      	str	r3, [r7, #24]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
 8009dc0:	687b      	ldr	r3, [r7, #4]
 8009dc2:	685b      	ldr	r3, [r3, #4]
 8009dc4:	69ba      	ldr	r2, [r7, #24]
 8009dc6:	1ad3      	subs	r3, r2, r3
 8009dc8:	617b      	str	r3, [r7, #20]
			}
			else
		#endif

		#if ( INCLUDE_vTaskSuspend == 1 )
			if( *pxTicksToWait == portMAX_DELAY )
 8009dca:	683b      	ldr	r3, [r7, #0]
 8009dcc:	681b      	ldr	r3, [r3, #0]
 8009dce:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 8009dd2:	d102      	bne.n	8009dda <xTaskCheckForTimeOut+0x6a>
			{
				/* If INCLUDE_vTaskSuspend is set to 1 and the block time
				specified is the maximum block time then the task should block
				indefinitely, and therefore never time out. */
				xReturn = pdFALSE;
 8009dd4:	2300      	movs	r3, #0
 8009dd6:	61fb      	str	r3, [r7, #28]
 8009dd8:	e023      	b.n	8009e22 <xTaskCheckForTimeOut+0xb2>
			}
			else
		#endif

		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
 8009dda:	687b      	ldr	r3, [r7, #4]
 8009ddc:	681a      	ldr	r2, [r3, #0]
 8009dde:	4b15      	ldr	r3, [pc, #84]	@ (8009e34 <xTaskCheckForTimeOut+0xc4>)
 8009de0:	681b      	ldr	r3, [r3, #0]
 8009de2:	429a      	cmp	r2, r3
 8009de4:	d007      	beq.n	8009df6 <xTaskCheckForTimeOut+0x86>
 8009de6:	687b      	ldr	r3, [r7, #4]
 8009de8:	685b      	ldr	r3, [r3, #4]
 8009dea:	69ba      	ldr	r2, [r7, #24]
 8009dec:	429a      	cmp	r2, r3
 8009dee:	d302      	bcc.n	8009df6 <xTaskCheckForTimeOut+0x86>
			/* The tick count is greater than the time at which
			vTaskSetTimeout() was called, but has also overflowed since
			vTaskSetTimeOut() was called.  It must have wrapped all the way
			around and gone past again. This passed since vTaskSetTimeout()
			was called. */
			xReturn = pdTRUE;
 8009df0:	2301      	movs	r3, #1
 8009df2:	61fb      	str	r3, [r7, #28]
 8009df4:	e015      	b.n	8009e22 <xTaskCheckForTimeOut+0xb2>
		}
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
 8009df6:	683b      	ldr	r3, [r7, #0]
 8009df8:	681b      	ldr	r3, [r3, #0]
 8009dfa:	697a      	ldr	r2, [r7, #20]
 8009dfc:	429a      	cmp	r2, r3
 8009dfe:	d20b      	bcs.n	8009e18 <xTaskCheckForTimeOut+0xa8>
		{
			/* Not a genuine timeout. Adjust parameters for time remaining. */
			*pxTicksToWait -= xElapsedTime;
 8009e00:	683b      	ldr	r3, [r7, #0]
 8009e02:	681a      	ldr	r2, [r3, #0]
 8009e04:	697b      	ldr	r3, [r7, #20]
 8009e06:	1ad2      	subs	r2, r2, r3
 8009e08:	683b      	ldr	r3, [r7, #0]
 8009e0a:	601a      	str	r2, [r3, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
 8009e0c:	6878      	ldr	r0, [r7, #4]
 8009e0e:	f7ff ff99 	bl	8009d44 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
 8009e12:	2300      	movs	r3, #0
 8009e14:	61fb      	str	r3, [r7, #28]
 8009e16:	e004      	b.n	8009e22 <xTaskCheckForTimeOut+0xb2>
		}
		else
		{
			*pxTicksToWait = 0;
 8009e18:	683b      	ldr	r3, [r7, #0]
 8009e1a:	2200      	movs	r2, #0
 8009e1c:	601a      	str	r2, [r3, #0]
			xReturn = pdTRUE;
 8009e1e:	2301      	movs	r3, #1
 8009e20:	61fb      	str	r3, [r7, #28]
		}
	}
	taskEXIT_CRITICAL();
 8009e22:	f000 fbcb 	bl	800a5bc <vPortExitCritical>

	return xReturn;
 8009e26:	69fb      	ldr	r3, [r7, #28]
}
 8009e28:	4618      	mov	r0, r3
 8009e2a:	3720      	adds	r7, #32
 8009e2c:	46bd      	mov	sp, r7
 8009e2e:	bd80      	pop	{r7, pc}
 8009e30:	20000c8c 	.word	0x20000c8c
 8009e34:	20000ca0 	.word	0x20000ca0

08009e38 <vTaskMissedYield>:
/*-----------------------------------------------------------*/

void vTaskMissedYield( void )
{
 8009e38:	b480      	push	{r7}
 8009e3a:	af00      	add	r7, sp, #0
	xYieldPending = pdTRUE;
 8009e3c:	4b03      	ldr	r3, [pc, #12]	@ (8009e4c <vTaskMissedYield+0x14>)
 8009e3e:	2201      	movs	r2, #1
 8009e40:	601a      	str	r2, [r3, #0]
}
 8009e42:	bf00      	nop
 8009e44:	46bd      	mov	sp, r7
 8009e46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009e4a:	4770      	bx	lr
 8009e4c:	20000c9c 	.word	0x20000c9c

08009e50 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8009e50:	b580      	push	{r7, lr}
 8009e52:	b082      	sub	sp, #8
 8009e54:	af00      	add	r7, sp, #0
 8009e56:	6078      	str	r0, [r7, #4]

	for( ;; )
	{
		/* See if any tasks have deleted themselves - if so then the idle task
		is responsible for freeing the deleted task's TCB and stack. */
		prvCheckTasksWaitingTermination();
 8009e58:	f000 f852 	bl	8009f00 <prvCheckTasksWaitingTermination>

			A critical region is not required here as we are just reading from
			the list, and an occasional incorrect value will not matter.  If
			the ready list at the idle priority contains more than one task
			then a task other than the idle task is ready to execute. */
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 8009e5c:	4b06      	ldr	r3, [pc, #24]	@ (8009e78 <prvIdleTask+0x28>)
 8009e5e:	681b      	ldr	r3, [r3, #0]
 8009e60:	2b01      	cmp	r3, #1
 8009e62:	d9f9      	bls.n	8009e58 <prvIdleTask+0x8>
			{
				taskYIELD();
 8009e64:	4b05      	ldr	r3, [pc, #20]	@ (8009e7c <prvIdleTask+0x2c>)
 8009e66:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 8009e6a:	601a      	str	r2, [r3, #0]
 8009e6c:	f3bf 8f4f 	dsb	sy
 8009e70:	f3bf 8f6f 	isb	sy
		prvCheckTasksWaitingTermination();
 8009e74:	e7f0      	b.n	8009e58 <prvIdleTask+0x8>
 8009e76:	bf00      	nop
 8009e78:	20000b8c 	.word	0x20000b8c
 8009e7c:	e000ed04 	.word	0xe000ed04

08009e80 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8009e80:	b580      	push	{r7, lr}
 8009e82:	b082      	sub	sp, #8
 8009e84:	af00      	add	r7, sp, #0
UBaseType_t uxPriority;

	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009e86:	2300      	movs	r3, #0
 8009e88:	607b      	str	r3, [r7, #4]
 8009e8a:	e00c      	b.n	8009ea6 <prvInitialiseTaskLists+0x26>
	{
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8009e8c:	687a      	ldr	r2, [r7, #4]
 8009e8e:	4613      	mov	r3, r2
 8009e90:	009b      	lsls	r3, r3, #2
 8009e92:	4413      	add	r3, r2
 8009e94:	009b      	lsls	r3, r3, #2
 8009e96:	4a12      	ldr	r2, [pc, #72]	@ (8009ee0 <prvInitialiseTaskLists+0x60>)
 8009e98:	4413      	add	r3, r2
 8009e9a:	4618      	mov	r0, r3
 8009e9c:	f7fe ffc0 	bl	8008e20 <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8009ea0:	687b      	ldr	r3, [r7, #4]
 8009ea2:	3301      	adds	r3, #1
 8009ea4:	607b      	str	r3, [r7, #4]
 8009ea6:	687b      	ldr	r3, [r7, #4]
 8009ea8:	2b06      	cmp	r3, #6
 8009eaa:	d9ef      	bls.n	8009e8c <prvInitialiseTaskLists+0xc>
	}

	vListInitialise( &xDelayedTaskList1 );
 8009eac:	480d      	ldr	r0, [pc, #52]	@ (8009ee4 <prvInitialiseTaskLists+0x64>)
 8009eae:	f7fe ffb7 	bl	8008e20 <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
 8009eb2:	480d      	ldr	r0, [pc, #52]	@ (8009ee8 <prvInitialiseTaskLists+0x68>)
 8009eb4:	f7fe ffb4 	bl	8008e20 <vListInitialise>
	vListInitialise( &xPendingReadyList );
 8009eb8:	480c      	ldr	r0, [pc, #48]	@ (8009eec <prvInitialiseTaskLists+0x6c>)
 8009eba:	f7fe ffb1 	bl	8008e20 <vListInitialise>

	#if ( INCLUDE_vTaskDelete == 1 )
	{
		vListInitialise( &xTasksWaitingTermination );
 8009ebe:	480c      	ldr	r0, [pc, #48]	@ (8009ef0 <prvInitialiseTaskLists+0x70>)
 8009ec0:	f7fe ffae 	bl	8008e20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskDelete */

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		vListInitialise( &xSuspendedTaskList );
 8009ec4:	480b      	ldr	r0, [pc, #44]	@ (8009ef4 <prvInitialiseTaskLists+0x74>)
 8009ec6:	f7fe ffab 	bl	8008e20 <vListInitialise>
	}
	#endif /* INCLUDE_vTaskSuspend */

	/* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
	using list2. */
	pxDelayedTaskList = &xDelayedTaskList1;
 8009eca:	4b0b      	ldr	r3, [pc, #44]	@ (8009ef8 <prvInitialiseTaskLists+0x78>)
 8009ecc:	4a05      	ldr	r2, [pc, #20]	@ (8009ee4 <prvInitialiseTaskLists+0x64>)
 8009ece:	601a      	str	r2, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
 8009ed0:	4b0a      	ldr	r3, [pc, #40]	@ (8009efc <prvInitialiseTaskLists+0x7c>)
 8009ed2:	4a05      	ldr	r2, [pc, #20]	@ (8009ee8 <prvInitialiseTaskLists+0x68>)
 8009ed4:	601a      	str	r2, [r3, #0]
}
 8009ed6:	bf00      	nop
 8009ed8:	3708      	adds	r7, #8
 8009eda:	46bd      	mov	sp, r7
 8009edc:	bd80      	pop	{r7, pc}
 8009ede:	bf00      	nop
 8009ee0:	20000b8c 	.word	0x20000b8c
 8009ee4:	20000c18 	.word	0x20000c18
 8009ee8:	20000c2c 	.word	0x20000c2c
 8009eec:	20000c48 	.word	0x20000c48
 8009ef0:	20000c5c 	.word	0x20000c5c
 8009ef4:	20000c74 	.word	0x20000c74
 8009ef8:	20000c40 	.word	0x20000c40
 8009efc:	20000c44 	.word	0x20000c44

08009f00 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 8009f00:	b580      	push	{r7, lr}
 8009f02:	b082      	sub	sp, #8
 8009f04:	af00      	add	r7, sp, #0
	{
		TCB_t *pxTCB;

		/* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
		being called too often in the idle task. */
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f06:	e019      	b.n	8009f3c <prvCheckTasksWaitingTermination+0x3c>
		{
			taskENTER_CRITICAL();
 8009f08:	f000 fb26 	bl	800a558 <vPortEnterCritical>
			{
				pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f0c:	4b10      	ldr	r3, [pc, #64]	@ (8009f50 <prvCheckTasksWaitingTermination+0x50>)
 8009f0e:	68db      	ldr	r3, [r3, #12]
 8009f10:	68db      	ldr	r3, [r3, #12]
 8009f12:	607b      	str	r3, [r7, #4]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8009f14:	687b      	ldr	r3, [r7, #4]
 8009f16:	3304      	adds	r3, #4
 8009f18:	4618      	mov	r0, r3
 8009f1a:	f7ff f80b 	bl	8008f34 <uxListRemove>
				--uxCurrentNumberOfTasks;
 8009f1e:	4b0d      	ldr	r3, [pc, #52]	@ (8009f54 <prvCheckTasksWaitingTermination+0x54>)
 8009f20:	681b      	ldr	r3, [r3, #0]
 8009f22:	3b01      	subs	r3, #1
 8009f24:	4a0b      	ldr	r2, [pc, #44]	@ (8009f54 <prvCheckTasksWaitingTermination+0x54>)
 8009f26:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
 8009f28:	4b0b      	ldr	r3, [pc, #44]	@ (8009f58 <prvCheckTasksWaitingTermination+0x58>)
 8009f2a:	681b      	ldr	r3, [r3, #0]
 8009f2c:	3b01      	subs	r3, #1
 8009f2e:	4a0a      	ldr	r2, [pc, #40]	@ (8009f58 <prvCheckTasksWaitingTermination+0x58>)
 8009f30:	6013      	str	r3, [r2, #0]
			}
			taskEXIT_CRITICAL();
 8009f32:	f000 fb43 	bl	800a5bc <vPortExitCritical>

			prvDeleteTCB( pxTCB );
 8009f36:	6878      	ldr	r0, [r7, #4]
 8009f38:	f000 f810 	bl	8009f5c <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8009f3c:	4b06      	ldr	r3, [pc, #24]	@ (8009f58 <prvCheckTasksWaitingTermination+0x58>)
 8009f3e:	681b      	ldr	r3, [r3, #0]
 8009f40:	2b00      	cmp	r3, #0
 8009f42:	d1e1      	bne.n	8009f08 <prvCheckTasksWaitingTermination+0x8>
		}
	}
	#endif /* INCLUDE_vTaskDelete */
}
 8009f44:	bf00      	nop
 8009f46:	bf00      	nop
 8009f48:	3708      	adds	r7, #8
 8009f4a:	46bd      	mov	sp, r7
 8009f4c:	bd80      	pop	{r7, pc}
 8009f4e:	bf00      	nop
 8009f50:	20000c5c 	.word	0x20000c5c
 8009f54:	20000c88 	.word	0x20000c88
 8009f58:	20000c70 	.word	0x20000c70

08009f5c <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

	static void prvDeleteTCB( TCB_t *pxTCB )
	{
 8009f5c:	b580      	push	{r7, lr}
 8009f5e:	b082      	sub	sp, #8
 8009f60:	af00      	add	r7, sp, #0
 8009f62:	6078      	str	r0, [r7, #4]

		#if( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
		{
			/* The task can only have been allocated dynamically - free both
			the stack and TCB. */
			vPortFree( pxTCB->pxStack );
 8009f64:	687b      	ldr	r3, [r7, #4]
 8009f66:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8009f68:	4618      	mov	r0, r3
 8009f6a:	f000 fce5 	bl	800a938 <vPortFree>
			vPortFree( pxTCB );
 8009f6e:	6878      	ldr	r0, [r7, #4]
 8009f70:	f000 fce2 	bl	800a938 <vPortFree>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
				mtCOVERAGE_TEST_MARKER();
			}
		}
		#endif /* configSUPPORT_DYNAMIC_ALLOCATION */
	}
 8009f74:	bf00      	nop
 8009f76:	3708      	adds	r7, #8
 8009f78:	46bd      	mov	sp, r7
 8009f7a:	bd80      	pop	{r7, pc}

08009f7c <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8009f7c:	b480      	push	{r7}
 8009f7e:	b083      	sub	sp, #12
 8009f80:	af00      	add	r7, sp, #0
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8009f82:	4b0c      	ldr	r3, [pc, #48]	@ (8009fb4 <prvResetNextTaskUnblockTime+0x38>)
 8009f84:	681b      	ldr	r3, [r3, #0]
 8009f86:	681b      	ldr	r3, [r3, #0]
 8009f88:	2b00      	cmp	r3, #0
 8009f8a:	d104      	bne.n	8009f96 <prvResetNextTaskUnblockTime+0x1a>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
 8009f8c:	4b0a      	ldr	r3, [pc, #40]	@ (8009fb8 <prvResetNextTaskUnblockTime+0x3c>)
 8009f8e:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 8009f92:	601a      	str	r2, [r3, #0]
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
	}
}
 8009f94:	e008      	b.n	8009fa8 <prvResetNextTaskUnblockTime+0x2c>
		( pxTCB ) = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8009f96:	4b07      	ldr	r3, [pc, #28]	@ (8009fb4 <prvResetNextTaskUnblockTime+0x38>)
 8009f98:	681b      	ldr	r3, [r3, #0]
 8009f9a:	68db      	ldr	r3, [r3, #12]
 8009f9c:	68db      	ldr	r3, [r3, #12]
 8009f9e:	607b      	str	r3, [r7, #4]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
 8009fa0:	687b      	ldr	r3, [r7, #4]
 8009fa2:	685b      	ldr	r3, [r3, #4]
 8009fa4:	4a04      	ldr	r2, [pc, #16]	@ (8009fb8 <prvResetNextTaskUnblockTime+0x3c>)
 8009fa6:	6013      	str	r3, [r2, #0]
}
 8009fa8:	bf00      	nop
 8009faa:	370c      	adds	r7, #12
 8009fac:	46bd      	mov	sp, r7
 8009fae:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fb2:	4770      	bx	lr
 8009fb4:	20000c40 	.word	0x20000c40
 8009fb8:	20000ca8 	.word	0x20000ca8

08009fbc <xTaskGetSchedulerState>:
/*-----------------------------------------------------------*/

#if ( ( INCLUDE_xTaskGetSchedulerState == 1 ) || ( configUSE_TIMERS == 1 ) )

	BaseType_t xTaskGetSchedulerState( void )
	{
 8009fbc:	b480      	push	{r7}
 8009fbe:	b083      	sub	sp, #12
 8009fc0:	af00      	add	r7, sp, #0
	BaseType_t xReturn;

		if( xSchedulerRunning == pdFALSE )
 8009fc2:	4b0b      	ldr	r3, [pc, #44]	@ (8009ff0 <xTaskGetSchedulerState+0x34>)
 8009fc4:	681b      	ldr	r3, [r3, #0]
 8009fc6:	2b00      	cmp	r3, #0
 8009fc8:	d102      	bne.n	8009fd0 <xTaskGetSchedulerState+0x14>
		{
			xReturn = taskSCHEDULER_NOT_STARTED;
 8009fca:	2301      	movs	r3, #1
 8009fcc:	607b      	str	r3, [r7, #4]
 8009fce:	e008      	b.n	8009fe2 <xTaskGetSchedulerState+0x26>
		}
		else
		{
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 8009fd0:	4b08      	ldr	r3, [pc, #32]	@ (8009ff4 <xTaskGetSchedulerState+0x38>)
 8009fd2:	681b      	ldr	r3, [r3, #0]
 8009fd4:	2b00      	cmp	r3, #0
 8009fd6:	d102      	bne.n	8009fde <xTaskGetSchedulerState+0x22>
			{
				xReturn = taskSCHEDULER_RUNNING;
 8009fd8:	2302      	movs	r3, #2
 8009fda:	607b      	str	r3, [r7, #4]
 8009fdc:	e001      	b.n	8009fe2 <xTaskGetSchedulerState+0x26>
			}
			else
			{
				xReturn = taskSCHEDULER_SUSPENDED;
 8009fde:	2300      	movs	r3, #0
 8009fe0:	607b      	str	r3, [r7, #4]
			}
		}

		return xReturn;
 8009fe2:	687b      	ldr	r3, [r7, #4]
	}
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	370c      	adds	r7, #12
 8009fe8:	46bd      	mov	sp, r7
 8009fea:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009fee:	4770      	bx	lr
 8009ff0:	20000c94 	.word	0x20000c94
 8009ff4:	20000cb0 	.word	0x20000cb0

08009ff8 <xTaskPriorityInherit>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	BaseType_t xTaskPriorityInherit( TaskHandle_t const pxMutexHolder )
	{
 8009ff8:	b580      	push	{r7, lr}
 8009ffa:	b084      	sub	sp, #16
 8009ffc:	af00      	add	r7, sp, #0
 8009ffe:	6078      	str	r0, [r7, #4]
	TCB_t * const pxMutexHolderTCB = pxMutexHolder;
 800a000:	687b      	ldr	r3, [r7, #4]
 800a002:	60bb      	str	r3, [r7, #8]
	BaseType_t xReturn = pdFALSE;
 800a004:	2300      	movs	r3, #0
 800a006:	60fb      	str	r3, [r7, #12]

		/* If the mutex was given back by an interrupt while the queue was
		locked then the mutex holder might now be NULL.  _RB_ Is this still
		needed as interrupts can no longer use mutexes? */
		if( pxMutexHolder != NULL )
 800a008:	687b      	ldr	r3, [r7, #4]
 800a00a:	2b00      	cmp	r3, #0
 800a00c:	d05e      	beq.n	800a0cc <xTaskPriorityInherit+0xd4>
		{
			/* If the holder of the mutex has a priority below the priority of
			the task attempting to obtain the mutex then it will temporarily
			inherit the priority of the task attempting to obtain the mutex. */
			if( pxMutexHolderTCB->uxPriority < pxCurrentTCB->uxPriority )
 800a00e:	68bb      	ldr	r3, [r7, #8]
 800a010:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a012:	4b31      	ldr	r3, [pc, #196]	@ (800a0d8 <xTaskPriorityInherit+0xe0>)
 800a014:	681b      	ldr	r3, [r3, #0]
 800a016:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a018:	429a      	cmp	r2, r3
 800a01a:	d24e      	bcs.n	800a0ba <xTaskPriorityInherit+0xc2>
			{
				/* Adjust the mutex holder state to account for its new
				priority.  Only reset the event list item value if the value is
				not being used for anything else. */
				if( ( listGET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a01c:	68bb      	ldr	r3, [r7, #8]
 800a01e:	699b      	ldr	r3, [r3, #24]
 800a020:	2b00      	cmp	r3, #0
 800a022:	db06      	blt.n	800a032 <xTaskPriorityInherit+0x3a>
				{
					listSET_LIST_ITEM_VALUE( &( pxMutexHolderTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxCurrentTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a024:	4b2c      	ldr	r3, [pc, #176]	@ (800a0d8 <xTaskPriorityInherit+0xe0>)
 800a026:	681b      	ldr	r3, [r3, #0]
 800a028:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a02a:	f1c3 0207 	rsb	r2, r3, #7
 800a02e:	68bb      	ldr	r3, [r7, #8]
 800a030:	619a      	str	r2, [r3, #24]
					mtCOVERAGE_TEST_MARKER();
				}

				/* If the task being modified is in the ready state it will need
				to be moved into a new list. */
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ pxMutexHolderTCB->uxPriority ] ), &( pxMutexHolderTCB->xStateListItem ) ) != pdFALSE )
 800a032:	68bb      	ldr	r3, [r7, #8]
 800a034:	6959      	ldr	r1, [r3, #20]
 800a036:	68bb      	ldr	r3, [r7, #8]
 800a038:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a03a:	4613      	mov	r3, r2
 800a03c:	009b      	lsls	r3, r3, #2
 800a03e:	4413      	add	r3, r2
 800a040:	009b      	lsls	r3, r3, #2
 800a042:	4a26      	ldr	r2, [pc, #152]	@ (800a0dc <xTaskPriorityInherit+0xe4>)
 800a044:	4413      	add	r3, r2
 800a046:	4299      	cmp	r1, r3
 800a048:	d12f      	bne.n	800a0aa <xTaskPriorityInherit+0xb2>
				{
					if( uxListRemove( &( pxMutexHolderTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a04a:	68bb      	ldr	r3, [r7, #8]
 800a04c:	3304      	adds	r3, #4
 800a04e:	4618      	mov	r0, r3
 800a050:	f7fe ff70 	bl	8008f34 <uxListRemove>
 800a054:	4603      	mov	r3, r0
 800a056:	2b00      	cmp	r3, #0
 800a058:	d10a      	bne.n	800a070 <xTaskPriorityInherit+0x78>
					{
						/* It is known that the task is in its ready list so
						there is no need to check again and the port level
						reset macro can be called directly. */
						portRESET_READY_PRIORITY( pxMutexHolderTCB->uxPriority, uxTopReadyPriority );
 800a05a:	68bb      	ldr	r3, [r7, #8]
 800a05c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a05e:	2201      	movs	r2, #1
 800a060:	fa02 f303 	lsl.w	r3, r2, r3
 800a064:	43da      	mvns	r2, r3
 800a066:	4b1e      	ldr	r3, [pc, #120]	@ (800a0e0 <xTaskPriorityInherit+0xe8>)
 800a068:	681b      	ldr	r3, [r3, #0]
 800a06a:	4013      	ands	r3, r2
 800a06c:	4a1c      	ldr	r2, [pc, #112]	@ (800a0e0 <xTaskPriorityInherit+0xe8>)
 800a06e:	6013      	str	r3, [r2, #0]
					{
						mtCOVERAGE_TEST_MARKER();
					}

					/* Inherit the priority before being moved into the new list. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a070:	4b19      	ldr	r3, [pc, #100]	@ (800a0d8 <xTaskPriorityInherit+0xe0>)
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a076:	68bb      	ldr	r3, [r7, #8]
 800a078:	62da      	str	r2, [r3, #44]	@ 0x2c
					prvAddTaskToReadyList( pxMutexHolderTCB );
 800a07a:	68bb      	ldr	r3, [r7, #8]
 800a07c:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a07e:	2201      	movs	r2, #1
 800a080:	409a      	lsls	r2, r3
 800a082:	4b17      	ldr	r3, [pc, #92]	@ (800a0e0 <xTaskPriorityInherit+0xe8>)
 800a084:	681b      	ldr	r3, [r3, #0]
 800a086:	4313      	orrs	r3, r2
 800a088:	4a15      	ldr	r2, [pc, #84]	@ (800a0e0 <xTaskPriorityInherit+0xe8>)
 800a08a:	6013      	str	r3, [r2, #0]
 800a08c:	68bb      	ldr	r3, [r7, #8]
 800a08e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a090:	4613      	mov	r3, r2
 800a092:	009b      	lsls	r3, r3, #2
 800a094:	4413      	add	r3, r2
 800a096:	009b      	lsls	r3, r3, #2
 800a098:	4a10      	ldr	r2, [pc, #64]	@ (800a0dc <xTaskPriorityInherit+0xe4>)
 800a09a:	441a      	add	r2, r3
 800a09c:	68bb      	ldr	r3, [r7, #8]
 800a09e:	3304      	adds	r3, #4
 800a0a0:	4619      	mov	r1, r3
 800a0a2:	4610      	mov	r0, r2
 800a0a4:	f7fe fee9 	bl	8008e7a <vListInsertEnd>
 800a0a8:	e004      	b.n	800a0b4 <xTaskPriorityInherit+0xbc>
				}
				else
				{
					/* Just inherit the priority. */
					pxMutexHolderTCB->uxPriority = pxCurrentTCB->uxPriority;
 800a0aa:	4b0b      	ldr	r3, [pc, #44]	@ (800a0d8 <xTaskPriorityInherit+0xe0>)
 800a0ac:	681b      	ldr	r3, [r3, #0]
 800a0ae:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a0b0:	68bb      	ldr	r3, [r7, #8]
 800a0b2:	62da      	str	r2, [r3, #44]	@ 0x2c
				}

				traceTASK_PRIORITY_INHERIT( pxMutexHolderTCB, pxCurrentTCB->uxPriority );

				/* Inheritance occurred. */
				xReturn = pdTRUE;
 800a0b4:	2301      	movs	r3, #1
 800a0b6:	60fb      	str	r3, [r7, #12]
 800a0b8:	e008      	b.n	800a0cc <xTaskPriorityInherit+0xd4>
			}
			else
			{
				if( pxMutexHolderTCB->uxBasePriority < pxCurrentTCB->uxPriority )
 800a0ba:	68bb      	ldr	r3, [r7, #8]
 800a0bc:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800a0be:	4b06      	ldr	r3, [pc, #24]	@ (800a0d8 <xTaskPriorityInherit+0xe0>)
 800a0c0:	681b      	ldr	r3, [r3, #0]
 800a0c2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a0c4:	429a      	cmp	r2, r3
 800a0c6:	d201      	bcs.n	800a0cc <xTaskPriorityInherit+0xd4>
					current priority of the mutex holder is not lower than the
					priority of the task attempting to take the mutex.
					Therefore the mutex holder must have already inherited a
					priority, but inheritance would have occurred if that had
					not been the case. */
					xReturn = pdTRUE;
 800a0c8:	2301      	movs	r3, #1
 800a0ca:	60fb      	str	r3, [r7, #12]
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}

		return xReturn;
 800a0cc:	68fb      	ldr	r3, [r7, #12]
	}
 800a0ce:	4618      	mov	r0, r3
 800a0d0:	3710      	adds	r7, #16
 800a0d2:	46bd      	mov	sp, r7
 800a0d4:	bd80      	pop	{r7, pc}
 800a0d6:	bf00      	nop
 800a0d8:	20000b88 	.word	0x20000b88
 800a0dc:	20000b8c 	.word	0x20000b8c
 800a0e0:	20000c90 	.word	0x20000c90

0800a0e4 <vTaskPriorityDisinheritAfterTimeout>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	void vTaskPriorityDisinheritAfterTimeout( TaskHandle_t const pxMutexHolder, UBaseType_t uxHighestPriorityWaitingTask )
	{
 800a0e4:	b580      	push	{r7, lr}
 800a0e6:	b088      	sub	sp, #32
 800a0e8:	af00      	add	r7, sp, #0
 800a0ea:	6078      	str	r0, [r7, #4]
 800a0ec:	6039      	str	r1, [r7, #0]
	TCB_t * const pxTCB = pxMutexHolder;
 800a0ee:	687b      	ldr	r3, [r7, #4]
 800a0f0:	61bb      	str	r3, [r7, #24]
	UBaseType_t uxPriorityUsedOnEntry, uxPriorityToUse;
	const UBaseType_t uxOnlyOneMutexHeld = ( UBaseType_t ) 1;
 800a0f2:	2301      	movs	r3, #1
 800a0f4:	617b      	str	r3, [r7, #20]

		if( pxMutexHolder != NULL )
 800a0f6:	687b      	ldr	r3, [r7, #4]
 800a0f8:	2b00      	cmp	r3, #0
 800a0fa:	d079      	beq.n	800a1f0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
		{
			/* If pxMutexHolder is not NULL then the holder must hold at least
			one mutex. */
			configASSERT( pxTCB->uxMutexesHeld );
 800a0fc:	69bb      	ldr	r3, [r7, #24]
 800a0fe:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a100:	2b00      	cmp	r3, #0
 800a102:	d10b      	bne.n	800a11c <vTaskPriorityDisinheritAfterTimeout+0x38>
	__asm volatile
 800a104:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a108:	f383 8811 	msr	BASEPRI, r3
 800a10c:	f3bf 8f6f 	isb	sy
 800a110:	f3bf 8f4f 	dsb	sy
 800a114:	60fb      	str	r3, [r7, #12]
}
 800a116:	bf00      	nop
 800a118:	bf00      	nop
 800a11a:	e7fd      	b.n	800a118 <vTaskPriorityDisinheritAfterTimeout+0x34>

			/* Determine the priority to which the priority of the task that
			holds the mutex should be set.  This will be the greater of the
			holding task's base priority and the priority of the highest
			priority task that is waiting to obtain the mutex. */
			if( pxTCB->uxBasePriority < uxHighestPriorityWaitingTask )
 800a11c:	69bb      	ldr	r3, [r7, #24]
 800a11e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a120:	683a      	ldr	r2, [r7, #0]
 800a122:	429a      	cmp	r2, r3
 800a124:	d902      	bls.n	800a12c <vTaskPriorityDisinheritAfterTimeout+0x48>
			{
				uxPriorityToUse = uxHighestPriorityWaitingTask;
 800a126:	683b      	ldr	r3, [r7, #0]
 800a128:	61fb      	str	r3, [r7, #28]
 800a12a:	e002      	b.n	800a132 <vTaskPriorityDisinheritAfterTimeout+0x4e>
			}
			else
			{
				uxPriorityToUse = pxTCB->uxBasePriority;
 800a12c:	69bb      	ldr	r3, [r7, #24]
 800a12e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800a130:	61fb      	str	r3, [r7, #28]
			}

			/* Does the priority need to change? */
			if( pxTCB->uxPriority != uxPriorityToUse )
 800a132:	69bb      	ldr	r3, [r7, #24]
 800a134:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a136:	69fa      	ldr	r2, [r7, #28]
 800a138:	429a      	cmp	r2, r3
 800a13a:	d059      	beq.n	800a1f0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
			{
				/* Only disinherit if no other mutexes are held.  This is a
				simplification in the priority inheritance implementation.  If
				the task that holds the mutex is also holding other mutexes then
				the other mutexes may have caused the priority inheritance. */
				if( pxTCB->uxMutexesHeld == uxOnlyOneMutexHeld )
 800a13c:	69bb      	ldr	r3, [r7, #24]
 800a13e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800a140:	697a      	ldr	r2, [r7, #20]
 800a142:	429a      	cmp	r2, r3
 800a144:	d154      	bne.n	800a1f0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
				{
					/* If a task has timed out because it already holds the
					mutex it was trying to obtain then it cannot of inherited
					its own priority. */
					configASSERT( pxTCB != pxCurrentTCB );
 800a146:	4b2c      	ldr	r3, [pc, #176]	@ (800a1f8 <vTaskPriorityDisinheritAfterTimeout+0x114>)
 800a148:	681b      	ldr	r3, [r3, #0]
 800a14a:	69ba      	ldr	r2, [r7, #24]
 800a14c:	429a      	cmp	r2, r3
 800a14e:	d10b      	bne.n	800a168 <vTaskPriorityDisinheritAfterTimeout+0x84>
	__asm volatile
 800a150:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a154:	f383 8811 	msr	BASEPRI, r3
 800a158:	f3bf 8f6f 	isb	sy
 800a15c:	f3bf 8f4f 	dsb	sy
 800a160:	60bb      	str	r3, [r7, #8]
}
 800a162:	bf00      	nop
 800a164:	bf00      	nop
 800a166:	e7fd      	b.n	800a164 <vTaskPriorityDisinheritAfterTimeout+0x80>

					/* Disinherit the priority, remembering the previous
					priority to facilitate determining the subject task's
					state. */
					traceTASK_PRIORITY_DISINHERIT( pxTCB, pxTCB->uxBasePriority );
					uxPriorityUsedOnEntry = pxTCB->uxPriority;
 800a168:	69bb      	ldr	r3, [r7, #24]
 800a16a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a16c:	613b      	str	r3, [r7, #16]
					pxTCB->uxPriority = uxPriorityToUse;
 800a16e:	69bb      	ldr	r3, [r7, #24]
 800a170:	69fa      	ldr	r2, [r7, #28]
 800a172:	62da      	str	r2, [r3, #44]	@ 0x2c

					/* Only reset the event list item value if the value is not
					being used for anything else. */
					if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
 800a174:	69bb      	ldr	r3, [r7, #24]
 800a176:	699b      	ldr	r3, [r3, #24]
 800a178:	2b00      	cmp	r3, #0
 800a17a:	db04      	blt.n	800a186 <vTaskPriorityDisinheritAfterTimeout+0xa2>
					{
						listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriorityToUse ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 800a17c:	69fb      	ldr	r3, [r7, #28]
 800a17e:	f1c3 0207 	rsb	r2, r3, #7
 800a182:	69bb      	ldr	r3, [r7, #24]
 800a184:	619a      	str	r2, [r3, #24]
					then the task that holds the mutex could be in either the
					Ready, Blocked or Suspended states.  Only remove the task
					from its current state list if it is in the Ready state as
					the task's priority is going to change and there is one
					Ready list per priority. */
					if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
 800a186:	69bb      	ldr	r3, [r7, #24]
 800a188:	6959      	ldr	r1, [r3, #20]
 800a18a:	693a      	ldr	r2, [r7, #16]
 800a18c:	4613      	mov	r3, r2
 800a18e:	009b      	lsls	r3, r3, #2
 800a190:	4413      	add	r3, r2
 800a192:	009b      	lsls	r3, r3, #2
 800a194:	4a19      	ldr	r2, [pc, #100]	@ (800a1fc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a196:	4413      	add	r3, r2
 800a198:	4299      	cmp	r1, r3
 800a19a:	d129      	bne.n	800a1f0 <vTaskPriorityDisinheritAfterTimeout+0x10c>
					{
						if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a19c:	69bb      	ldr	r3, [r7, #24]
 800a19e:	3304      	adds	r3, #4
 800a1a0:	4618      	mov	r0, r3
 800a1a2:	f7fe fec7 	bl	8008f34 <uxListRemove>
 800a1a6:	4603      	mov	r3, r0
 800a1a8:	2b00      	cmp	r3, #0
 800a1aa:	d10a      	bne.n	800a1c2 <vTaskPriorityDisinheritAfterTimeout+0xde>
						{
							/* It is known that the task is in its ready list so
							there is no need to check again and the port level
							reset macro can be called directly. */
							portRESET_READY_PRIORITY( pxTCB->uxPriority, uxTopReadyPriority );
 800a1ac:	69bb      	ldr	r3, [r7, #24]
 800a1ae:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1b0:	2201      	movs	r2, #1
 800a1b2:	fa02 f303 	lsl.w	r3, r2, r3
 800a1b6:	43da      	mvns	r2, r3
 800a1b8:	4b11      	ldr	r3, [pc, #68]	@ (800a200 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a1ba:	681b      	ldr	r3, [r3, #0]
 800a1bc:	4013      	ands	r3, r2
 800a1be:	4a10      	ldr	r2, [pc, #64]	@ (800a200 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a1c0:	6013      	str	r3, [r2, #0]
						else
						{
							mtCOVERAGE_TEST_MARKER();
						}

						prvAddTaskToReadyList( pxTCB );
 800a1c2:	69bb      	ldr	r3, [r7, #24]
 800a1c4:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a1c6:	2201      	movs	r2, #1
 800a1c8:	409a      	lsls	r2, r3
 800a1ca:	4b0d      	ldr	r3, [pc, #52]	@ (800a200 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a1cc:	681b      	ldr	r3, [r3, #0]
 800a1ce:	4313      	orrs	r3, r2
 800a1d0:	4a0b      	ldr	r2, [pc, #44]	@ (800a200 <vTaskPriorityDisinheritAfterTimeout+0x11c>)
 800a1d2:	6013      	str	r3, [r2, #0]
 800a1d4:	69bb      	ldr	r3, [r7, #24]
 800a1d6:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800a1d8:	4613      	mov	r3, r2
 800a1da:	009b      	lsls	r3, r3, #2
 800a1dc:	4413      	add	r3, r2
 800a1de:	009b      	lsls	r3, r3, #2
 800a1e0:	4a06      	ldr	r2, [pc, #24]	@ (800a1fc <vTaskPriorityDisinheritAfterTimeout+0x118>)
 800a1e2:	441a      	add	r2, r3
 800a1e4:	69bb      	ldr	r3, [r7, #24]
 800a1e6:	3304      	adds	r3, #4
 800a1e8:	4619      	mov	r1, r3
 800a1ea:	4610      	mov	r0, r2
 800a1ec:	f7fe fe45 	bl	8008e7a <vListInsertEnd>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
 800a1f0:	bf00      	nop
 800a1f2:	3720      	adds	r7, #32
 800a1f4:	46bd      	mov	sp, r7
 800a1f6:	bd80      	pop	{r7, pc}
 800a1f8:	20000b88 	.word	0x20000b88
 800a1fc:	20000b8c 	.word	0x20000b8c
 800a200:	20000c90 	.word	0x20000c90

0800a204 <pvTaskIncrementMutexHeldCount>:
/*-----------------------------------------------------------*/

#if ( configUSE_MUTEXES == 1 )

	TaskHandle_t pvTaskIncrementMutexHeldCount( void )
	{
 800a204:	b480      	push	{r7}
 800a206:	af00      	add	r7, sp, #0
		/* If xSemaphoreCreateMutex() is called before any tasks have been created
		then pxCurrentTCB will be NULL. */
		if( pxCurrentTCB != NULL )
 800a208:	4b07      	ldr	r3, [pc, #28]	@ (800a228 <pvTaskIncrementMutexHeldCount+0x24>)
 800a20a:	681b      	ldr	r3, [r3, #0]
 800a20c:	2b00      	cmp	r3, #0
 800a20e:	d004      	beq.n	800a21a <pvTaskIncrementMutexHeldCount+0x16>
		{
			( pxCurrentTCB->uxMutexesHeld )++;
 800a210:	4b05      	ldr	r3, [pc, #20]	@ (800a228 <pvTaskIncrementMutexHeldCount+0x24>)
 800a212:	681b      	ldr	r3, [r3, #0]
 800a214:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800a216:	3201      	adds	r2, #1
 800a218:	649a      	str	r2, [r3, #72]	@ 0x48
		}

		return pxCurrentTCB;
 800a21a:	4b03      	ldr	r3, [pc, #12]	@ (800a228 <pvTaskIncrementMutexHeldCount+0x24>)
 800a21c:	681b      	ldr	r3, [r3, #0]
	}
 800a21e:	4618      	mov	r0, r3
 800a220:	46bd      	mov	sp, r7
 800a222:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a226:	4770      	bx	lr
 800a228:	20000b88 	.word	0x20000b88

0800a22c <prvAddCurrentTaskToDelayedList>:

#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
 800a22c:	b580      	push	{r7, lr}
 800a22e:	b084      	sub	sp, #16
 800a230:	af00      	add	r7, sp, #0
 800a232:	6078      	str	r0, [r7, #4]
 800a234:	6039      	str	r1, [r7, #0]
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
 800a236:	4b29      	ldr	r3, [pc, #164]	@ (800a2dc <prvAddCurrentTaskToDelayedList+0xb0>)
 800a238:	681b      	ldr	r3, [r3, #0]
 800a23a:	60fb      	str	r3, [r7, #12]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 800a23c:	4b28      	ldr	r3, [pc, #160]	@ (800a2e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a23e:	681b      	ldr	r3, [r3, #0]
 800a240:	3304      	adds	r3, #4
 800a242:	4618      	mov	r0, r3
 800a244:	f7fe fe76 	bl	8008f34 <uxListRemove>
 800a248:	4603      	mov	r3, r0
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d10b      	bne.n	800a266 <prvAddCurrentTaskToDelayedList+0x3a>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 800a24e:	4b24      	ldr	r3, [pc, #144]	@ (800a2e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800a254:	2201      	movs	r2, #1
 800a256:	fa02 f303 	lsl.w	r3, r2, r3
 800a25a:	43da      	mvns	r2, r3
 800a25c:	4b21      	ldr	r3, [pc, #132]	@ (800a2e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a25e:	681b      	ldr	r3, [r3, #0]
 800a260:	4013      	ands	r3, r2
 800a262:	4a20      	ldr	r2, [pc, #128]	@ (800a2e4 <prvAddCurrentTaskToDelayedList+0xb8>)
 800a264:	6013      	str	r3, [r2, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 800a266:	687b      	ldr	r3, [r7, #4]
 800a268:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a26c:	d10a      	bne.n	800a284 <prvAddCurrentTaskToDelayedList+0x58>
 800a26e:	683b      	ldr	r3, [r7, #0]
 800a270:	2b00      	cmp	r3, #0
 800a272:	d007      	beq.n	800a284 <prvAddCurrentTaskToDelayedList+0x58>
		{
			/* Add the task to the suspended task list instead of a delayed task
			list to ensure it is not woken by a timing event.  It will block
			indefinitely. */
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a274:	4b1a      	ldr	r3, [pc, #104]	@ (800a2e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a276:	681b      	ldr	r3, [r3, #0]
 800a278:	3304      	adds	r3, #4
 800a27a:	4619      	mov	r1, r3
 800a27c:	481a      	ldr	r0, [pc, #104]	@ (800a2e8 <prvAddCurrentTaskToDelayedList+0xbc>)
 800a27e:	f7fe fdfc 	bl	8008e7a <vListInsertEnd>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
 800a282:	e026      	b.n	800a2d2 <prvAddCurrentTaskToDelayedList+0xa6>
			xTimeToWake = xConstTickCount + xTicksToWait;
 800a284:	68fa      	ldr	r2, [r7, #12]
 800a286:	687b      	ldr	r3, [r7, #4]
 800a288:	4413      	add	r3, r2
 800a28a:	60bb      	str	r3, [r7, #8]
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 800a28c:	4b14      	ldr	r3, [pc, #80]	@ (800a2e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a28e:	681b      	ldr	r3, [r3, #0]
 800a290:	68ba      	ldr	r2, [r7, #8]
 800a292:	605a      	str	r2, [r3, #4]
			if( xTimeToWake < xConstTickCount )
 800a294:	68ba      	ldr	r2, [r7, #8]
 800a296:	68fb      	ldr	r3, [r7, #12]
 800a298:	429a      	cmp	r2, r3
 800a29a:	d209      	bcs.n	800a2b0 <prvAddCurrentTaskToDelayedList+0x84>
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a29c:	4b13      	ldr	r3, [pc, #76]	@ (800a2ec <prvAddCurrentTaskToDelayedList+0xc0>)
 800a29e:	681a      	ldr	r2, [r3, #0]
 800a2a0:	4b0f      	ldr	r3, [pc, #60]	@ (800a2e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2a2:	681b      	ldr	r3, [r3, #0]
 800a2a4:	3304      	adds	r3, #4
 800a2a6:	4619      	mov	r1, r3
 800a2a8:	4610      	mov	r0, r2
 800a2aa:	f7fe fe0a 	bl	8008ec2 <vListInsert>
}
 800a2ae:	e010      	b.n	800a2d2 <prvAddCurrentTaskToDelayedList+0xa6>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 800a2b0:	4b0f      	ldr	r3, [pc, #60]	@ (800a2f0 <prvAddCurrentTaskToDelayedList+0xc4>)
 800a2b2:	681a      	ldr	r2, [r3, #0]
 800a2b4:	4b0a      	ldr	r3, [pc, #40]	@ (800a2e0 <prvAddCurrentTaskToDelayedList+0xb4>)
 800a2b6:	681b      	ldr	r3, [r3, #0]
 800a2b8:	3304      	adds	r3, #4
 800a2ba:	4619      	mov	r1, r3
 800a2bc:	4610      	mov	r0, r2
 800a2be:	f7fe fe00 	bl	8008ec2 <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
 800a2c2:	4b0c      	ldr	r3, [pc, #48]	@ (800a2f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a2c4:	681b      	ldr	r3, [r3, #0]
 800a2c6:	68ba      	ldr	r2, [r7, #8]
 800a2c8:	429a      	cmp	r2, r3
 800a2ca:	d202      	bcs.n	800a2d2 <prvAddCurrentTaskToDelayedList+0xa6>
					xNextTaskUnblockTime = xTimeToWake;
 800a2cc:	4a09      	ldr	r2, [pc, #36]	@ (800a2f4 <prvAddCurrentTaskToDelayedList+0xc8>)
 800a2ce:	68bb      	ldr	r3, [r7, #8]
 800a2d0:	6013      	str	r3, [r2, #0]
}
 800a2d2:	bf00      	nop
 800a2d4:	3710      	adds	r7, #16
 800a2d6:	46bd      	mov	sp, r7
 800a2d8:	bd80      	pop	{r7, pc}
 800a2da:	bf00      	nop
 800a2dc:	20000c8c 	.word	0x20000c8c
 800a2e0:	20000b88 	.word	0x20000b88
 800a2e4:	20000c90 	.word	0x20000c90
 800a2e8:	20000c74 	.word	0x20000c74
 800a2ec:	20000c44 	.word	0x20000c44
 800a2f0:	20000c40 	.word	0x20000c40
 800a2f4:	20000ca8 	.word	0x20000ca8

0800a2f8 <pxPortInitialiseStack>:

/*
 * See header file for description.
 */
StackType_t *pxPortInitialiseStack( StackType_t *pxTopOfStack, TaskFunction_t pxCode, void *pvParameters )
{
 800a2f8:	b480      	push	{r7}
 800a2fa:	b085      	sub	sp, #20
 800a2fc:	af00      	add	r7, sp, #0
 800a2fe:	60f8      	str	r0, [r7, #12]
 800a300:	60b9      	str	r1, [r7, #8]
 800a302:	607a      	str	r2, [r7, #4]
	/* Simulate the stack frame as it would be created by a context switch
	interrupt. */

	/* Offset added to account for the way the MCU uses the stack on entry/exit
	of interrupts, and to ensure alignment. */
	pxTopOfStack--;
 800a304:	68fb      	ldr	r3, [r7, #12]
 800a306:	3b04      	subs	r3, #4
 800a308:	60fb      	str	r3, [r7, #12]

	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
 800a30a:	68fb      	ldr	r3, [r7, #12]
 800a30c:	f04f 7280 	mov.w	r2, #16777216	@ 0x1000000
 800a310:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a312:	68fb      	ldr	r3, [r7, #12]
 800a314:	3b04      	subs	r3, #4
 800a316:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
 800a318:	68bb      	ldr	r3, [r7, #8]
 800a31a:	f023 0201 	bic.w	r2, r3, #1
 800a31e:	68fb      	ldr	r3, [r7, #12]
 800a320:	601a      	str	r2, [r3, #0]
	pxTopOfStack--;
 800a322:	68fb      	ldr	r3, [r7, #12]
 800a324:	3b04      	subs	r3, #4
 800a326:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
 800a328:	4a0c      	ldr	r2, [pc, #48]	@ (800a35c <pxPortInitialiseStack+0x64>)
 800a32a:	68fb      	ldr	r3, [r7, #12]
 800a32c:	601a      	str	r2, [r3, #0]

	/* Save code space by skipping register initialisation. */
	pxTopOfStack -= 5;	/* R12, R3, R2 and R1. */
 800a32e:	68fb      	ldr	r3, [r7, #12]
 800a330:	3b14      	subs	r3, #20
 800a332:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
 800a334:	687a      	ldr	r2, [r7, #4]
 800a336:	68fb      	ldr	r3, [r7, #12]
 800a338:	601a      	str	r2, [r3, #0]

	/* A save method is being used that requires each task to maintain its
	own exec return value. */
	pxTopOfStack--;
 800a33a:	68fb      	ldr	r3, [r7, #12]
 800a33c:	3b04      	subs	r3, #4
 800a33e:	60fb      	str	r3, [r7, #12]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
 800a340:	68fb      	ldr	r3, [r7, #12]
 800a342:	f06f 0202 	mvn.w	r2, #2
 800a346:	601a      	str	r2, [r3, #0]

	pxTopOfStack -= 8;	/* R11, R10, R9, R8, R7, R6, R5 and R4. */
 800a348:	68fb      	ldr	r3, [r7, #12]
 800a34a:	3b20      	subs	r3, #32
 800a34c:	60fb      	str	r3, [r7, #12]

	return pxTopOfStack;
 800a34e:	68fb      	ldr	r3, [r7, #12]
}
 800a350:	4618      	mov	r0, r3
 800a352:	3714      	adds	r7, #20
 800a354:	46bd      	mov	sp, r7
 800a356:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a35a:	4770      	bx	lr
 800a35c:	0800a361 	.word	0x0800a361

0800a360 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 800a360:	b480      	push	{r7}
 800a362:	b085      	sub	sp, #20
 800a364:	af00      	add	r7, sp, #0
volatile uint32_t ulDummy = 0;
 800a366:	2300      	movs	r3, #0
 800a368:	607b      	str	r3, [r7, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
 800a36a:	4b13      	ldr	r3, [pc, #76]	@ (800a3b8 <prvTaskExitError+0x58>)
 800a36c:	681b      	ldr	r3, [r3, #0]
 800a36e:	f1b3 3fff 	cmp.w	r3, #4294967295	@ 0xffffffff
 800a372:	d00b      	beq.n	800a38c <prvTaskExitError+0x2c>
	__asm volatile
 800a374:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a378:	f383 8811 	msr	BASEPRI, r3
 800a37c:	f3bf 8f6f 	isb	sy
 800a380:	f3bf 8f4f 	dsb	sy
 800a384:	60fb      	str	r3, [r7, #12]
}
 800a386:	bf00      	nop
 800a388:	bf00      	nop
 800a38a:	e7fd      	b.n	800a388 <prvTaskExitError+0x28>
	__asm volatile
 800a38c:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a390:	f383 8811 	msr	BASEPRI, r3
 800a394:	f3bf 8f6f 	isb	sy
 800a398:	f3bf 8f4f 	dsb	sy
 800a39c:	60bb      	str	r3, [r7, #8]
}
 800a39e:	bf00      	nop
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
 800a3a0:	bf00      	nop
 800a3a2:	687b      	ldr	r3, [r7, #4]
 800a3a4:	2b00      	cmp	r3, #0
 800a3a6:	d0fc      	beq.n	800a3a2 <prvTaskExitError+0x42>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
 800a3a8:	bf00      	nop
 800a3aa:	bf00      	nop
 800a3ac:	3714      	adds	r7, #20
 800a3ae:	46bd      	mov	sp, r7
 800a3b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a3b4:	4770      	bx	lr
 800a3b6:	bf00      	nop
 800a3b8:	2000012c 	.word	0x2000012c
 800a3bc:	00000000 	.word	0x00000000

0800a3c0 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
	__asm volatile (
 800a3c0:	4b07      	ldr	r3, [pc, #28]	@ (800a3e0 <pxCurrentTCBConst2>)
 800a3c2:	6819      	ldr	r1, [r3, #0]
 800a3c4:	6808      	ldr	r0, [r1, #0]
 800a3c6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a3ca:	f380 8809 	msr	PSP, r0
 800a3ce:	f3bf 8f6f 	isb	sy
 800a3d2:	f04f 0000 	mov.w	r0, #0
 800a3d6:	f380 8811 	msr	BASEPRI, r0
 800a3da:	4770      	bx	lr
 800a3dc:	f3af 8000 	nop.w

0800a3e0 <pxCurrentTCBConst2>:
 800a3e0:	20000b88 	.word	0x20000b88
					"	bx r14							\n"
					"									\n"
					"	.align 4						\n"
					"pxCurrentTCBConst2: .word pxCurrentTCB				\n"
				);
}
 800a3e4:	bf00      	nop
 800a3e6:	bf00      	nop

0800a3e8 <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
 800a3e8:	4808      	ldr	r0, [pc, #32]	@ (800a40c <prvPortStartFirstTask+0x24>)
 800a3ea:	6800      	ldr	r0, [r0, #0]
 800a3ec:	6800      	ldr	r0, [r0, #0]
 800a3ee:	f380 8808 	msr	MSP, r0
 800a3f2:	f04f 0000 	mov.w	r0, #0
 800a3f6:	f380 8814 	msr	CONTROL, r0
 800a3fa:	b662      	cpsie	i
 800a3fc:	b661      	cpsie	f
 800a3fe:	f3bf 8f4f 	dsb	sy
 800a402:	f3bf 8f6f 	isb	sy
 800a406:	df00      	svc	0
 800a408:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
 800a40a:	bf00      	nop
 800a40c:	e000ed08 	.word	0xe000ed08

0800a410 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 800a410:	b580      	push	{r7, lr}
 800a412:	b086      	sub	sp, #24
 800a414:	af00      	add	r7, sp, #0
	configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

	/* This port can be used on all revisions of the Cortex-M7 core other than
	the r0p1 parts.  r0p1 parts should use the port from the
	/source/portable/GCC/ARM_CM7/r0p1 directory. */
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 800a416:	4b47      	ldr	r3, [pc, #284]	@ (800a534 <xPortStartScheduler+0x124>)
 800a418:	681b      	ldr	r3, [r3, #0]
 800a41a:	4a47      	ldr	r2, [pc, #284]	@ (800a538 <xPortStartScheduler+0x128>)
 800a41c:	4293      	cmp	r3, r2
 800a41e:	d10b      	bne.n	800a438 <xPortStartScheduler+0x28>
	__asm volatile
 800a420:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a424:	f383 8811 	msr	BASEPRI, r3
 800a428:	f3bf 8f6f 	isb	sy
 800a42c:	f3bf 8f4f 	dsb	sy
 800a430:	60fb      	str	r3, [r7, #12]
}
 800a432:	bf00      	nop
 800a434:	bf00      	nop
 800a436:	e7fd      	b.n	800a434 <xPortStartScheduler+0x24>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 800a438:	4b3e      	ldr	r3, [pc, #248]	@ (800a534 <xPortStartScheduler+0x124>)
 800a43a:	681b      	ldr	r3, [r3, #0]
 800a43c:	4a3f      	ldr	r2, [pc, #252]	@ (800a53c <xPortStartScheduler+0x12c>)
 800a43e:	4293      	cmp	r3, r2
 800a440:	d10b      	bne.n	800a45a <xPortStartScheduler+0x4a>
	__asm volatile
 800a442:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a446:	f383 8811 	msr	BASEPRI, r3
 800a44a:	f3bf 8f6f 	isb	sy
 800a44e:	f3bf 8f4f 	dsb	sy
 800a452:	613b      	str	r3, [r7, #16]
}
 800a454:	bf00      	nop
 800a456:	bf00      	nop
 800a458:	e7fd      	b.n	800a456 <xPortStartScheduler+0x46>

	#if( configASSERT_DEFINED == 1 )
	{
		volatile uint32_t ulOriginalPriority;
		volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 800a45a:	4b39      	ldr	r3, [pc, #228]	@ (800a540 <xPortStartScheduler+0x130>)
 800a45c:	617b      	str	r3, [r7, #20]
		functions can be called.  ISR safe functions are those that end in
		"FromISR".  FreeRTOS maintains separate thread and ISR API functions to
		ensure interrupt entry is as fast and simple as possible.

		Save the interrupt priority value that is about to be clobbered. */
		ulOriginalPriority = *pucFirstUserPriorityRegister;
 800a45e:	697b      	ldr	r3, [r7, #20]
 800a460:	781b      	ldrb	r3, [r3, #0]
 800a462:	b2db      	uxtb	r3, r3
 800a464:	607b      	str	r3, [r7, #4]

		/* Determine the number of priority bits available.  First write to all
		possible bits. */
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 800a466:	697b      	ldr	r3, [r7, #20]
 800a468:	22ff      	movs	r2, #255	@ 0xff
 800a46a:	701a      	strb	r2, [r3, #0]

		/* Read the value back to see how many bits stuck. */
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 800a46c:	697b      	ldr	r3, [r7, #20]
 800a46e:	781b      	ldrb	r3, [r3, #0]
 800a470:	b2db      	uxtb	r3, r3
 800a472:	70fb      	strb	r3, [r7, #3]

		/* Use the same mask on the maximum system call priority. */
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 800a474:	78fb      	ldrb	r3, [r7, #3]
 800a476:	b2db      	uxtb	r3, r3
 800a478:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 800a47c:	b2da      	uxtb	r2, r3
 800a47e:	4b31      	ldr	r3, [pc, #196]	@ (800a544 <xPortStartScheduler+0x134>)
 800a480:	701a      	strb	r2, [r3, #0]

		/* Calculate the maximum acceptable priority group value for the number
		of bits read back. */
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 800a482:	4b31      	ldr	r3, [pc, #196]	@ (800a548 <xPortStartScheduler+0x138>)
 800a484:	2207      	movs	r2, #7
 800a486:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a488:	e009      	b.n	800a49e <xPortStartScheduler+0x8e>
		{
			ulMaxPRIGROUPValue--;
 800a48a:	4b2f      	ldr	r3, [pc, #188]	@ (800a548 <xPortStartScheduler+0x138>)
 800a48c:	681b      	ldr	r3, [r3, #0]
 800a48e:	3b01      	subs	r3, #1
 800a490:	4a2d      	ldr	r2, [pc, #180]	@ (800a548 <xPortStartScheduler+0x138>)
 800a492:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 800a494:	78fb      	ldrb	r3, [r7, #3]
 800a496:	b2db      	uxtb	r3, r3
 800a498:	005b      	lsls	r3, r3, #1
 800a49a:	b2db      	uxtb	r3, r3
 800a49c:	70fb      	strb	r3, [r7, #3]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 800a49e:	78fb      	ldrb	r3, [r7, #3]
 800a4a0:	b2db      	uxtb	r3, r3
 800a4a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a4a6:	2b80      	cmp	r3, #128	@ 0x80
 800a4a8:	d0ef      	beq.n	800a48a <xPortStartScheduler+0x7a>
		#ifdef configPRIO_BITS
		{
			/* Check the FreeRTOS configuration that defines the number of
			priority bits matches the number of priority bits actually queried
			from the hardware. */
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 800a4aa:	4b27      	ldr	r3, [pc, #156]	@ (800a548 <xPortStartScheduler+0x138>)
 800a4ac:	681b      	ldr	r3, [r3, #0]
 800a4ae:	f1c3 0307 	rsb	r3, r3, #7
 800a4b2:	2b04      	cmp	r3, #4
 800a4b4:	d00b      	beq.n	800a4ce <xPortStartScheduler+0xbe>
	__asm volatile
 800a4b6:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a4ba:	f383 8811 	msr	BASEPRI, r3
 800a4be:	f3bf 8f6f 	isb	sy
 800a4c2:	f3bf 8f4f 	dsb	sy
 800a4c6:	60bb      	str	r3, [r7, #8]
}
 800a4c8:	bf00      	nop
 800a4ca:	bf00      	nop
 800a4cc:	e7fd      	b.n	800a4ca <xPortStartScheduler+0xba>
		}
		#endif

		/* Shift the priority group value back to its position within the AIRCR
		register. */
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 800a4ce:	4b1e      	ldr	r3, [pc, #120]	@ (800a548 <xPortStartScheduler+0x138>)
 800a4d0:	681b      	ldr	r3, [r3, #0]
 800a4d2:	021b      	lsls	r3, r3, #8
 800a4d4:	4a1c      	ldr	r2, [pc, #112]	@ (800a548 <xPortStartScheduler+0x138>)
 800a4d6:	6013      	str	r3, [r2, #0]
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 800a4d8:	4b1b      	ldr	r3, [pc, #108]	@ (800a548 <xPortStartScheduler+0x138>)
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	f403 63e0 	and.w	r3, r3, #1792	@ 0x700
 800a4e0:	4a19      	ldr	r2, [pc, #100]	@ (800a548 <xPortStartScheduler+0x138>)
 800a4e2:	6013      	str	r3, [r2, #0]

		/* Restore the clobbered interrupt priority register to its original
		value. */
		*pucFirstUserPriorityRegister = ulOriginalPriority;
 800a4e4:	687b      	ldr	r3, [r7, #4]
 800a4e6:	b2da      	uxtb	r2, r3
 800a4e8:	697b      	ldr	r3, [r7, #20]
 800a4ea:	701a      	strb	r2, [r3, #0]
	}
	#endif /* conifgASSERT_DEFINED */

	/* Make PendSV and SysTick the lowest priority interrupts. */
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
 800a4ec:	4b17      	ldr	r3, [pc, #92]	@ (800a54c <xPortStartScheduler+0x13c>)
 800a4ee:	681b      	ldr	r3, [r3, #0]
 800a4f0:	4a16      	ldr	r2, [pc, #88]	@ (800a54c <xPortStartScheduler+0x13c>)
 800a4f2:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 800a4f6:	6013      	str	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
 800a4f8:	4b14      	ldr	r3, [pc, #80]	@ (800a54c <xPortStartScheduler+0x13c>)
 800a4fa:	681b      	ldr	r3, [r3, #0]
 800a4fc:	4a13      	ldr	r2, [pc, #76]	@ (800a54c <xPortStartScheduler+0x13c>)
 800a4fe:	f043 4370 	orr.w	r3, r3, #4026531840	@ 0xf0000000
 800a502:	6013      	str	r3, [r2, #0]

	/* Start the timer that generates the tick ISR.  Interrupts are disabled
	here already. */
	vPortSetupTimerInterrupt();
 800a504:	f000 f8da 	bl	800a6bc <vPortSetupTimerInterrupt>

	/* Initialise the critical nesting count ready for the first task. */
	uxCriticalNesting = 0;
 800a508:	4b11      	ldr	r3, [pc, #68]	@ (800a550 <xPortStartScheduler+0x140>)
 800a50a:	2200      	movs	r2, #0
 800a50c:	601a      	str	r2, [r3, #0]

	/* Ensure the VFP is enabled - it should be anyway. */
	vPortEnableVFP();
 800a50e:	f000 f8f9 	bl	800a704 <vPortEnableVFP>

	/* Lazy save always. */
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 800a512:	4b10      	ldr	r3, [pc, #64]	@ (800a554 <xPortStartScheduler+0x144>)
 800a514:	681b      	ldr	r3, [r3, #0]
 800a516:	4a0f      	ldr	r2, [pc, #60]	@ (800a554 <xPortStartScheduler+0x144>)
 800a518:	f043 4340 	orr.w	r3, r3, #3221225472	@ 0xc0000000
 800a51c:	6013      	str	r3, [r2, #0]

	/* Start the first task. */
	prvPortStartFirstTask();
 800a51e:	f7ff ff63 	bl	800a3e8 <prvPortStartFirstTask>
	exit error function to prevent compiler warnings about a static function
	not being called in the case that the application writer overrides this
	functionality by defining configTASK_RETURN_ADDRESS.  Call
	vTaskSwitchContext() so link time optimisation does not remove the
	symbol. */
	vTaskSwitchContext();
 800a522:	f7ff fb29 	bl	8009b78 <vTaskSwitchContext>
	prvTaskExitError();
 800a526:	f7ff ff1b 	bl	800a360 <prvTaskExitError>

	/* Should not get here! */
	return 0;
 800a52a:	2300      	movs	r3, #0
}
 800a52c:	4618      	mov	r0, r3
 800a52e:	3718      	adds	r7, #24
 800a530:	46bd      	mov	sp, r7
 800a532:	bd80      	pop	{r7, pc}
 800a534:	e000ed00 	.word	0xe000ed00
 800a538:	410fc271 	.word	0x410fc271
 800a53c:	410fc270 	.word	0x410fc270
 800a540:	e000e400 	.word	0xe000e400
 800a544:	20000cb4 	.word	0x20000cb4
 800a548:	20000cb8 	.word	0x20000cb8
 800a54c:	e000ed20 	.word	0xe000ed20
 800a550:	2000012c 	.word	0x2000012c
 800a554:	e000ef34 	.word	0xe000ef34

0800a558 <vPortEnterCritical>:
	configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 800a558:	b480      	push	{r7}
 800a55a:	b083      	sub	sp, #12
 800a55c:	af00      	add	r7, sp, #0
	__asm volatile
 800a55e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a562:	f383 8811 	msr	BASEPRI, r3
 800a566:	f3bf 8f6f 	isb	sy
 800a56a:	f3bf 8f4f 	dsb	sy
 800a56e:	607b      	str	r3, [r7, #4]
}
 800a570:	bf00      	nop
	portDISABLE_INTERRUPTS();
	uxCriticalNesting++;
 800a572:	4b10      	ldr	r3, [pc, #64]	@ (800a5b4 <vPortEnterCritical+0x5c>)
 800a574:	681b      	ldr	r3, [r3, #0]
 800a576:	3301      	adds	r3, #1
 800a578:	4a0e      	ldr	r2, [pc, #56]	@ (800a5b4 <vPortEnterCritical+0x5c>)
 800a57a:	6013      	str	r3, [r2, #0]
	/* This is not the interrupt safe version of the enter critical function so
	assert() if it is being called from an interrupt context.  Only API
	functions that end in "FromISR" can be used in an interrupt.  Only assert if
	the critical nesting count is 1 to protect against recursive calls if the
	assert function also uses a critical section. */
	if( uxCriticalNesting == 1 )
 800a57c:	4b0d      	ldr	r3, [pc, #52]	@ (800a5b4 <vPortEnterCritical+0x5c>)
 800a57e:	681b      	ldr	r3, [r3, #0]
 800a580:	2b01      	cmp	r3, #1
 800a582:	d110      	bne.n	800a5a6 <vPortEnterCritical+0x4e>
	{
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 800a584:	4b0c      	ldr	r3, [pc, #48]	@ (800a5b8 <vPortEnterCritical+0x60>)
 800a586:	681b      	ldr	r3, [r3, #0]
 800a588:	b2db      	uxtb	r3, r3
 800a58a:	2b00      	cmp	r3, #0
 800a58c:	d00b      	beq.n	800a5a6 <vPortEnterCritical+0x4e>
	__asm volatile
 800a58e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a592:	f383 8811 	msr	BASEPRI, r3
 800a596:	f3bf 8f6f 	isb	sy
 800a59a:	f3bf 8f4f 	dsb	sy
 800a59e:	603b      	str	r3, [r7, #0]
}
 800a5a0:	bf00      	nop
 800a5a2:	bf00      	nop
 800a5a4:	e7fd      	b.n	800a5a2 <vPortEnterCritical+0x4a>
	}
}
 800a5a6:	bf00      	nop
 800a5a8:	370c      	adds	r7, #12
 800a5aa:	46bd      	mov	sp, r7
 800a5ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a5b0:	4770      	bx	lr
 800a5b2:	bf00      	nop
 800a5b4:	2000012c 	.word	0x2000012c
 800a5b8:	e000ed04 	.word	0xe000ed04

0800a5bc <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 800a5bc:	b480      	push	{r7}
 800a5be:	b083      	sub	sp, #12
 800a5c0:	af00      	add	r7, sp, #0
	configASSERT( uxCriticalNesting );
 800a5c2:	4b12      	ldr	r3, [pc, #72]	@ (800a60c <vPortExitCritical+0x50>)
 800a5c4:	681b      	ldr	r3, [r3, #0]
 800a5c6:	2b00      	cmp	r3, #0
 800a5c8:	d10b      	bne.n	800a5e2 <vPortExitCritical+0x26>
	__asm volatile
 800a5ca:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a5ce:	f383 8811 	msr	BASEPRI, r3
 800a5d2:	f3bf 8f6f 	isb	sy
 800a5d6:	f3bf 8f4f 	dsb	sy
 800a5da:	607b      	str	r3, [r7, #4]
}
 800a5dc:	bf00      	nop
 800a5de:	bf00      	nop
 800a5e0:	e7fd      	b.n	800a5de <vPortExitCritical+0x22>
	uxCriticalNesting--;
 800a5e2:	4b0a      	ldr	r3, [pc, #40]	@ (800a60c <vPortExitCritical+0x50>)
 800a5e4:	681b      	ldr	r3, [r3, #0]
 800a5e6:	3b01      	subs	r3, #1
 800a5e8:	4a08      	ldr	r2, [pc, #32]	@ (800a60c <vPortExitCritical+0x50>)
 800a5ea:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
 800a5ec:	4b07      	ldr	r3, [pc, #28]	@ (800a60c <vPortExitCritical+0x50>)
 800a5ee:	681b      	ldr	r3, [r3, #0]
 800a5f0:	2b00      	cmp	r3, #0
 800a5f2:	d105      	bne.n	800a600 <vPortExitCritical+0x44>
 800a5f4:	2300      	movs	r3, #0
 800a5f6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a5f8:	683b      	ldr	r3, [r7, #0]
 800a5fa:	f383 8811 	msr	BASEPRI, r3
}
 800a5fe:	bf00      	nop
	{
		portENABLE_INTERRUPTS();
	}
}
 800a600:	bf00      	nop
 800a602:	370c      	adds	r7, #12
 800a604:	46bd      	mov	sp, r7
 800a606:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a60a:	4770      	bx	lr
 800a60c:	2000012c 	.word	0x2000012c

0800a610 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
	/* This is a naked function. */

	__asm volatile
 800a610:	f3ef 8009 	mrs	r0, PSP
 800a614:	f3bf 8f6f 	isb	sy
 800a618:	4b15      	ldr	r3, [pc, #84]	@ (800a670 <pxCurrentTCBConst>)
 800a61a:	681a      	ldr	r2, [r3, #0]
 800a61c:	f01e 0f10 	tst.w	lr, #16
 800a620:	bf08      	it	eq
 800a622:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 800a626:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a62a:	6010      	str	r0, [r2, #0]
 800a62c:	e92d 0009 	stmdb	sp!, {r0, r3}
 800a630:	f04f 0050 	mov.w	r0, #80	@ 0x50
 800a634:	f380 8811 	msr	BASEPRI, r0
 800a638:	f3bf 8f4f 	dsb	sy
 800a63c:	f3bf 8f6f 	isb	sy
 800a640:	f7ff fa9a 	bl	8009b78 <vTaskSwitchContext>
 800a644:	f04f 0000 	mov.w	r0, #0
 800a648:	f380 8811 	msr	BASEPRI, r0
 800a64c:	bc09      	pop	{r0, r3}
 800a64e:	6819      	ldr	r1, [r3, #0]
 800a650:	6808      	ldr	r0, [r1, #0]
 800a652:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800a656:	f01e 0f10 	tst.w	lr, #16
 800a65a:	bf08      	it	eq
 800a65c:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 800a660:	f380 8809 	msr	PSP, r0
 800a664:	f3bf 8f6f 	isb	sy
 800a668:	4770      	bx	lr
 800a66a:	bf00      	nop
 800a66c:	f3af 8000 	nop.w

0800a670 <pxCurrentTCBConst>:
 800a670:	20000b88 	.word	0x20000b88
	"										\n"
	"	.align 4							\n"
	"pxCurrentTCBConst: .word pxCurrentTCB	\n"
	::"i"(configMAX_SYSCALL_INTERRUPT_PRIORITY)
	);
}
 800a674:	bf00      	nop
 800a676:	bf00      	nop

0800a678 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 800a678:	b580      	push	{r7, lr}
 800a67a:	b082      	sub	sp, #8
 800a67c:	af00      	add	r7, sp, #0
	__asm volatile
 800a67e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a682:	f383 8811 	msr	BASEPRI, r3
 800a686:	f3bf 8f6f 	isb	sy
 800a68a:	f3bf 8f4f 	dsb	sy
 800a68e:	607b      	str	r3, [r7, #4]
}
 800a690:	bf00      	nop
	save and then restore the interrupt mask value as its value is already
	known. */
	portDISABLE_INTERRUPTS();
	{
		/* Increment the RTOS tick. */
		if( xTaskIncrementTick() != pdFALSE )
 800a692:	f7ff f9b7 	bl	8009a04 <xTaskIncrementTick>
 800a696:	4603      	mov	r3, r0
 800a698:	2b00      	cmp	r3, #0
 800a69a:	d003      	beq.n	800a6a4 <SysTick_Handler+0x2c>
		{
			/* A context switch is required.  Context switching is performed in
			the PendSV interrupt.  Pend the PendSV interrupt. */
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 800a69c:	4b06      	ldr	r3, [pc, #24]	@ (800a6b8 <SysTick_Handler+0x40>)
 800a69e:	f04f 5280 	mov.w	r2, #268435456	@ 0x10000000
 800a6a2:	601a      	str	r2, [r3, #0]
 800a6a4:	2300      	movs	r3, #0
 800a6a6:	603b      	str	r3, [r7, #0]
	__asm volatile
 800a6a8:	683b      	ldr	r3, [r7, #0]
 800a6aa:	f383 8811 	msr	BASEPRI, r3
}
 800a6ae:	bf00      	nop
		}
	}
	portENABLE_INTERRUPTS();
}
 800a6b0:	bf00      	nop
 800a6b2:	3708      	adds	r7, #8
 800a6b4:	46bd      	mov	sp, r7
 800a6b6:	bd80      	pop	{r7, pc}
 800a6b8:	e000ed04 	.word	0xe000ed04

0800a6bc <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__(( weak )) void vPortSetupTimerInterrupt( void )
{
 800a6bc:	b480      	push	{r7}
 800a6be:	af00      	add	r7, sp, #0
		ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
	}
	#endif /* configUSE_TICKLESS_IDLE */

	/* Stop and clear the SysTick. */
	portNVIC_SYSTICK_CTRL_REG = 0UL;
 800a6c0:	4b0b      	ldr	r3, [pc, #44]	@ (800a6f0 <vPortSetupTimerInterrupt+0x34>)
 800a6c2:	2200      	movs	r2, #0
 800a6c4:	601a      	str	r2, [r3, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 800a6c6:	4b0b      	ldr	r3, [pc, #44]	@ (800a6f4 <vPortSetupTimerInterrupt+0x38>)
 800a6c8:	2200      	movs	r2, #0
 800a6ca:	601a      	str	r2, [r3, #0]

	/* Configure SysTick to interrupt at the requested rate. */
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800a6cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a6f8 <vPortSetupTimerInterrupt+0x3c>)
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	4a0a      	ldr	r2, [pc, #40]	@ (800a6fc <vPortSetupTimerInterrupt+0x40>)
 800a6d2:	fba2 2303 	umull	r2, r3, r2, r3
 800a6d6:	099b      	lsrs	r3, r3, #6
 800a6d8:	4a09      	ldr	r2, [pc, #36]	@ (800a700 <vPortSetupTimerInterrupt+0x44>)
 800a6da:	3b01      	subs	r3, #1
 800a6dc:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800a6de:	4b04      	ldr	r3, [pc, #16]	@ (800a6f0 <vPortSetupTimerInterrupt+0x34>)
 800a6e0:	2207      	movs	r2, #7
 800a6e2:	601a      	str	r2, [r3, #0]
}
 800a6e4:	bf00      	nop
 800a6e6:	46bd      	mov	sp, r7
 800a6e8:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a6ec:	4770      	bx	lr
 800a6ee:	bf00      	nop
 800a6f0:	e000e010 	.word	0xe000e010
 800a6f4:	e000e018 	.word	0xe000e018
 800a6f8:	20000100 	.word	0x20000100
 800a6fc:	10624dd3 	.word	0x10624dd3
 800a700:	e000e014 	.word	0xe000e014

0800a704 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
 800a704:	f8df 000c 	ldr.w	r0, [pc, #12]	@ 800a714 <vPortEnableVFP+0x10>
 800a708:	6801      	ldr	r1, [r0, #0]
 800a70a:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 800a70e:	6001      	str	r1, [r0, #0]
 800a710:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
 800a712:	bf00      	nop
 800a714:	e000ed88 	.word	0xe000ed88

0800a718 <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if( configASSERT_DEFINED == 1 )

	void vPortValidateInterruptPriority( void )
	{
 800a718:	b480      	push	{r7}
 800a71a:	b085      	sub	sp, #20
 800a71c:	af00      	add	r7, sp, #0
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
 800a71e:	f3ef 8305 	mrs	r3, IPSR
 800a722:	60fb      	str	r3, [r7, #12]

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 800a724:	68fb      	ldr	r3, [r7, #12]
 800a726:	2b0f      	cmp	r3, #15
 800a728:	d915      	bls.n	800a756 <vPortValidateInterruptPriority+0x3e>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 800a72a:	4a18      	ldr	r2, [pc, #96]	@ (800a78c <vPortValidateInterruptPriority+0x74>)
 800a72c:	68fb      	ldr	r3, [r7, #12]
 800a72e:	4413      	add	r3, r2
 800a730:	781b      	ldrb	r3, [r3, #0]
 800a732:	72fb      	strb	r3, [r7, #11]
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 800a734:	4b16      	ldr	r3, [pc, #88]	@ (800a790 <vPortValidateInterruptPriority+0x78>)
 800a736:	781b      	ldrb	r3, [r3, #0]
 800a738:	7afa      	ldrb	r2, [r7, #11]
 800a73a:	429a      	cmp	r2, r3
 800a73c:	d20b      	bcs.n	800a756 <vPortValidateInterruptPriority+0x3e>
	__asm volatile
 800a73e:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a742:	f383 8811 	msr	BASEPRI, r3
 800a746:	f3bf 8f6f 	isb	sy
 800a74a:	f3bf 8f4f 	dsb	sy
 800a74e:	607b      	str	r3, [r7, #4]
}
 800a750:	bf00      	nop
 800a752:	bf00      	nop
 800a754:	e7fd      	b.n	800a752 <vPortValidateInterruptPriority+0x3a>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 800a756:	4b0f      	ldr	r3, [pc, #60]	@ (800a794 <vPortValidateInterruptPriority+0x7c>)
 800a758:	681b      	ldr	r3, [r3, #0]
 800a75a:	f403 62e0 	and.w	r2, r3, #1792	@ 0x700
 800a75e:	4b0e      	ldr	r3, [pc, #56]	@ (800a798 <vPortValidateInterruptPriority+0x80>)
 800a760:	681b      	ldr	r3, [r3, #0]
 800a762:	429a      	cmp	r2, r3
 800a764:	d90b      	bls.n	800a77e <vPortValidateInterruptPriority+0x66>
	__asm volatile
 800a766:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a76a:	f383 8811 	msr	BASEPRI, r3
 800a76e:	f3bf 8f6f 	isb	sy
 800a772:	f3bf 8f4f 	dsb	sy
 800a776:	603b      	str	r3, [r7, #0]
}
 800a778:	bf00      	nop
 800a77a:	bf00      	nop
 800a77c:	e7fd      	b.n	800a77a <vPortValidateInterruptPriority+0x62>
	}
 800a77e:	bf00      	nop
 800a780:	3714      	adds	r7, #20
 800a782:	46bd      	mov	sp, r7
 800a784:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a788:	4770      	bx	lr
 800a78a:	bf00      	nop
 800a78c:	e000e3f0 	.word	0xe000e3f0
 800a790:	20000cb4 	.word	0x20000cb4
 800a794:	e000ed0c 	.word	0xe000ed0c
 800a798:	20000cb8 	.word	0x20000cb8

0800a79c <pvPortMalloc>:
static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void *pvPortMalloc( size_t xWantedSize )
{
 800a79c:	b580      	push	{r7, lr}
 800a79e:	b08a      	sub	sp, #40	@ 0x28
 800a7a0:	af00      	add	r7, sp, #0
 800a7a2:	6078      	str	r0, [r7, #4]
BlockLink_t *pxBlock, *pxPreviousBlock, *pxNewBlockLink;
void *pvReturn = NULL;
 800a7a4:	2300      	movs	r3, #0
 800a7a6:	61fb      	str	r3, [r7, #28]

	vTaskSuspendAll();
 800a7a8:	f7ff f880 	bl	80098ac <vTaskSuspendAll>
	{
		/* If this is the first call to malloc then the heap will require
		initialisation to setup the list of free blocks. */
		if( pxEnd == NULL )
 800a7ac:	4b5c      	ldr	r3, [pc, #368]	@ (800a920 <pvPortMalloc+0x184>)
 800a7ae:	681b      	ldr	r3, [r3, #0]
 800a7b0:	2b00      	cmp	r3, #0
 800a7b2:	d101      	bne.n	800a7b8 <pvPortMalloc+0x1c>
		{
			prvHeapInit();
 800a7b4:	f000 f924 	bl	800aa00 <prvHeapInit>

		/* Check the requested block size is not so large that the top bit is
		set.  The top bit of the block size member of the BlockLink_t structure
		is used to determine who owns the block - the application or the
		kernel, so it must be free. */
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 800a7b8:	4b5a      	ldr	r3, [pc, #360]	@ (800a924 <pvPortMalloc+0x188>)
 800a7ba:	681a      	ldr	r2, [r3, #0]
 800a7bc:	687b      	ldr	r3, [r7, #4]
 800a7be:	4013      	ands	r3, r2
 800a7c0:	2b00      	cmp	r3, #0
 800a7c2:	f040 8095 	bne.w	800a8f0 <pvPortMalloc+0x154>
		{
			/* The wanted size is increased so it can contain a BlockLink_t
			structure in addition to the requested amount of bytes. */
			if( xWantedSize > 0 )
 800a7c6:	687b      	ldr	r3, [r7, #4]
 800a7c8:	2b00      	cmp	r3, #0
 800a7ca:	d01e      	beq.n	800a80a <pvPortMalloc+0x6e>
			{
				xWantedSize += xHeapStructSize;
 800a7cc:	2208      	movs	r2, #8
 800a7ce:	687b      	ldr	r3, [r7, #4]
 800a7d0:	4413      	add	r3, r2
 800a7d2:	607b      	str	r3, [r7, #4]

				/* Ensure that blocks are always aligned to the required number
				of bytes. */
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 800a7d4:	687b      	ldr	r3, [r7, #4]
 800a7d6:	f003 0307 	and.w	r3, r3, #7
 800a7da:	2b00      	cmp	r3, #0
 800a7dc:	d015      	beq.n	800a80a <pvPortMalloc+0x6e>
				{
					/* Byte alignment required. */
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 800a7de:	687b      	ldr	r3, [r7, #4]
 800a7e0:	f023 0307 	bic.w	r3, r3, #7
 800a7e4:	3308      	adds	r3, #8
 800a7e6:	607b      	str	r3, [r7, #4]
					configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a7e8:	687b      	ldr	r3, [r7, #4]
 800a7ea:	f003 0307 	and.w	r3, r3, #7
 800a7ee:	2b00      	cmp	r3, #0
 800a7f0:	d00b      	beq.n	800a80a <pvPortMalloc+0x6e>
	__asm volatile
 800a7f2:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a7f6:	f383 8811 	msr	BASEPRI, r3
 800a7fa:	f3bf 8f6f 	isb	sy
 800a7fe:	f3bf 8f4f 	dsb	sy
 800a802:	617b      	str	r3, [r7, #20]
}
 800a804:	bf00      	nop
 800a806:	bf00      	nop
 800a808:	e7fd      	b.n	800a806 <pvPortMalloc+0x6a>
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}

			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	2b00      	cmp	r3, #0
 800a80e:	d06f      	beq.n	800a8f0 <pvPortMalloc+0x154>
 800a810:	4b45      	ldr	r3, [pc, #276]	@ (800a928 <pvPortMalloc+0x18c>)
 800a812:	681b      	ldr	r3, [r3, #0]
 800a814:	687a      	ldr	r2, [r7, #4]
 800a816:	429a      	cmp	r2, r3
 800a818:	d86a      	bhi.n	800a8f0 <pvPortMalloc+0x154>
			{
				/* Traverse the list from the start	(lowest address) block until
				one	of adequate size is found. */
				pxPreviousBlock = &xStart;
 800a81a:	4b44      	ldr	r3, [pc, #272]	@ (800a92c <pvPortMalloc+0x190>)
 800a81c:	623b      	str	r3, [r7, #32]
				pxBlock = xStart.pxNextFreeBlock;
 800a81e:	4b43      	ldr	r3, [pc, #268]	@ (800a92c <pvPortMalloc+0x190>)
 800a820:	681b      	ldr	r3, [r3, #0]
 800a822:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a824:	e004      	b.n	800a830 <pvPortMalloc+0x94>
				{
					pxPreviousBlock = pxBlock;
 800a826:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a828:	623b      	str	r3, [r7, #32]
					pxBlock = pxBlock->pxNextFreeBlock;
 800a82a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a82c:	681b      	ldr	r3, [r3, #0]
 800a82e:	627b      	str	r3, [r7, #36]	@ 0x24
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 800a830:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a832:	685b      	ldr	r3, [r3, #4]
 800a834:	687a      	ldr	r2, [r7, #4]
 800a836:	429a      	cmp	r2, r3
 800a838:	d903      	bls.n	800a842 <pvPortMalloc+0xa6>
 800a83a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a83c:	681b      	ldr	r3, [r3, #0]
 800a83e:	2b00      	cmp	r3, #0
 800a840:	d1f1      	bne.n	800a826 <pvPortMalloc+0x8a>
				}

				/* If the end marker was reached then a block of adequate size
				was	not found. */
				if( pxBlock != pxEnd )
 800a842:	4b37      	ldr	r3, [pc, #220]	@ (800a920 <pvPortMalloc+0x184>)
 800a844:	681b      	ldr	r3, [r3, #0]
 800a846:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a848:	429a      	cmp	r2, r3
 800a84a:	d051      	beq.n	800a8f0 <pvPortMalloc+0x154>
				{
					/* Return the memory space pointed to - jumping over the
					BlockLink_t structure at its start. */
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 800a84c:	6a3b      	ldr	r3, [r7, #32]
 800a84e:	681b      	ldr	r3, [r3, #0]
 800a850:	2208      	movs	r2, #8
 800a852:	4413      	add	r3, r2
 800a854:	61fb      	str	r3, [r7, #28]

					/* This block is being returned for use so must be taken out
					of the list of free blocks. */
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800a856:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a858:	681a      	ldr	r2, [r3, #0]
 800a85a:	6a3b      	ldr	r3, [r7, #32]
 800a85c:	601a      	str	r2, [r3, #0]

					/* If the block is larger than required it can be split into
					two. */
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 800a85e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a860:	685a      	ldr	r2, [r3, #4]
 800a862:	687b      	ldr	r3, [r7, #4]
 800a864:	1ad2      	subs	r2, r2, r3
 800a866:	2308      	movs	r3, #8
 800a868:	005b      	lsls	r3, r3, #1
 800a86a:	429a      	cmp	r2, r3
 800a86c:	d920      	bls.n	800a8b0 <pvPortMalloc+0x114>
					{
						/* This block is to be split into two.  Create a new
						block following the number of bytes requested. The void
						cast is used to prevent byte alignment warnings from the
						compiler. */
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 800a86e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	4413      	add	r3, r2
 800a874:	61bb      	str	r3, [r7, #24]
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800a876:	69bb      	ldr	r3, [r7, #24]
 800a878:	f003 0307 	and.w	r3, r3, #7
 800a87c:	2b00      	cmp	r3, #0
 800a87e:	d00b      	beq.n	800a898 <pvPortMalloc+0xfc>
	__asm volatile
 800a880:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a884:	f383 8811 	msr	BASEPRI, r3
 800a888:	f3bf 8f6f 	isb	sy
 800a88c:	f3bf 8f4f 	dsb	sy
 800a890:	613b      	str	r3, [r7, #16]
}
 800a892:	bf00      	nop
 800a894:	bf00      	nop
 800a896:	e7fd      	b.n	800a894 <pvPortMalloc+0xf8>

						/* Calculate the sizes of two blocks split from the
						single block. */
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800a898:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a89a:	685a      	ldr	r2, [r3, #4]
 800a89c:	687b      	ldr	r3, [r7, #4]
 800a89e:	1ad2      	subs	r2, r2, r3
 800a8a0:	69bb      	ldr	r3, [r7, #24]
 800a8a2:	605a      	str	r2, [r3, #4]
						pxBlock->xBlockSize = xWantedSize;
 800a8a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8a6:	687a      	ldr	r2, [r7, #4]
 800a8a8:	605a      	str	r2, [r3, #4]

						/* Insert the new block into the list of free blocks. */
						prvInsertBlockIntoFreeList( pxNewBlockLink );
 800a8aa:	69b8      	ldr	r0, [r7, #24]
 800a8ac:	f000 f90a 	bl	800aac4 <prvInsertBlockIntoFreeList>
					else
					{
						mtCOVERAGE_TEST_MARKER();
					}

					xFreeBytesRemaining -= pxBlock->xBlockSize;
 800a8b0:	4b1d      	ldr	r3, [pc, #116]	@ (800a928 <pvPortMalloc+0x18c>)
 800a8b2:	681a      	ldr	r2, [r3, #0]
 800a8b4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8b6:	685b      	ldr	r3, [r3, #4]
 800a8b8:	1ad3      	subs	r3, r2, r3
 800a8ba:	4a1b      	ldr	r2, [pc, #108]	@ (800a928 <pvPortMalloc+0x18c>)
 800a8bc:	6013      	str	r3, [r2, #0]

					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 800a8be:	4b1a      	ldr	r3, [pc, #104]	@ (800a928 <pvPortMalloc+0x18c>)
 800a8c0:	681a      	ldr	r2, [r3, #0]
 800a8c2:	4b1b      	ldr	r3, [pc, #108]	@ (800a930 <pvPortMalloc+0x194>)
 800a8c4:	681b      	ldr	r3, [r3, #0]
 800a8c6:	429a      	cmp	r2, r3
 800a8c8:	d203      	bcs.n	800a8d2 <pvPortMalloc+0x136>
					{
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800a8ca:	4b17      	ldr	r3, [pc, #92]	@ (800a928 <pvPortMalloc+0x18c>)
 800a8cc:	681b      	ldr	r3, [r3, #0]
 800a8ce:	4a18      	ldr	r2, [pc, #96]	@ (800a930 <pvPortMalloc+0x194>)
 800a8d0:	6013      	str	r3, [r2, #0]
						mtCOVERAGE_TEST_MARKER();
					}

					/* The block is being returned - it is allocated and owned
					by the application and has no "next" block. */
					pxBlock->xBlockSize |= xBlockAllocatedBit;
 800a8d2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8d4:	685a      	ldr	r2, [r3, #4]
 800a8d6:	4b13      	ldr	r3, [pc, #76]	@ (800a924 <pvPortMalloc+0x188>)
 800a8d8:	681b      	ldr	r3, [r3, #0]
 800a8da:	431a      	orrs	r2, r3
 800a8dc:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8de:	605a      	str	r2, [r3, #4]
					pxBlock->pxNextFreeBlock = NULL;
 800a8e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800a8e2:	2200      	movs	r2, #0
 800a8e4:	601a      	str	r2, [r3, #0]
					xNumberOfSuccessfulAllocations++;
 800a8e6:	4b13      	ldr	r3, [pc, #76]	@ (800a934 <pvPortMalloc+0x198>)
 800a8e8:	681b      	ldr	r3, [r3, #0]
 800a8ea:	3301      	adds	r3, #1
 800a8ec:	4a11      	ldr	r2, [pc, #68]	@ (800a934 <pvPortMalloc+0x198>)
 800a8ee:	6013      	str	r3, [r2, #0]
			mtCOVERAGE_TEST_MARKER();
		}

		traceMALLOC( pvReturn, xWantedSize );
	}
	( void ) xTaskResumeAll();
 800a8f0:	f7fe ffea 	bl	80098c8 <xTaskResumeAll>
			mtCOVERAGE_TEST_MARKER();
		}
	}
	#endif

	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 800a8f4:	69fb      	ldr	r3, [r7, #28]
 800a8f6:	f003 0307 	and.w	r3, r3, #7
 800a8fa:	2b00      	cmp	r3, #0
 800a8fc:	d00b      	beq.n	800a916 <pvPortMalloc+0x17a>
	__asm volatile
 800a8fe:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a902:	f383 8811 	msr	BASEPRI, r3
 800a906:	f3bf 8f6f 	isb	sy
 800a90a:	f3bf 8f4f 	dsb	sy
 800a90e:	60fb      	str	r3, [r7, #12]
}
 800a910:	bf00      	nop
 800a912:	bf00      	nop
 800a914:	e7fd      	b.n	800a912 <pvPortMalloc+0x176>
	return pvReturn;
 800a916:	69fb      	ldr	r3, [r7, #28]
}
 800a918:	4618      	mov	r0, r3
 800a91a:	3728      	adds	r7, #40	@ 0x28
 800a91c:	46bd      	mov	sp, r7
 800a91e:	bd80      	pop	{r7, pc}
 800a920:	200018c4 	.word	0x200018c4
 800a924:	200018d8 	.word	0x200018d8
 800a928:	200018c8 	.word	0x200018c8
 800a92c:	200018bc 	.word	0x200018bc
 800a930:	200018cc 	.word	0x200018cc
 800a934:	200018d0 	.word	0x200018d0

0800a938 <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void *pv )
{
 800a938:	b580      	push	{r7, lr}
 800a93a:	b086      	sub	sp, #24
 800a93c:	af00      	add	r7, sp, #0
 800a93e:	6078      	str	r0, [r7, #4]
uint8_t *puc = ( uint8_t * ) pv;
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	617b      	str	r3, [r7, #20]
BlockLink_t *pxLink;

	if( pv != NULL )
 800a944:	687b      	ldr	r3, [r7, #4]
 800a946:	2b00      	cmp	r3, #0
 800a948:	d04f      	beq.n	800a9ea <vPortFree+0xb2>
	{
		/* The memory being freed will have an BlockLink_t structure immediately
		before it. */
		puc -= xHeapStructSize;
 800a94a:	2308      	movs	r3, #8
 800a94c:	425b      	negs	r3, r3
 800a94e:	697a      	ldr	r2, [r7, #20]
 800a950:	4413      	add	r3, r2
 800a952:	617b      	str	r3, [r7, #20]

		/* This casting is to keep the compiler from issuing warnings. */
		pxLink = ( void * ) puc;
 800a954:	697b      	ldr	r3, [r7, #20]
 800a956:	613b      	str	r3, [r7, #16]

		/* Check the block is actually allocated. */
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800a958:	693b      	ldr	r3, [r7, #16]
 800a95a:	685a      	ldr	r2, [r3, #4]
 800a95c:	4b25      	ldr	r3, [pc, #148]	@ (800a9f4 <vPortFree+0xbc>)
 800a95e:	681b      	ldr	r3, [r3, #0]
 800a960:	4013      	ands	r3, r2
 800a962:	2b00      	cmp	r3, #0
 800a964:	d10b      	bne.n	800a97e <vPortFree+0x46>
	__asm volatile
 800a966:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a96a:	f383 8811 	msr	BASEPRI, r3
 800a96e:	f3bf 8f6f 	isb	sy
 800a972:	f3bf 8f4f 	dsb	sy
 800a976:	60fb      	str	r3, [r7, #12]
}
 800a978:	bf00      	nop
 800a97a:	bf00      	nop
 800a97c:	e7fd      	b.n	800a97a <vPortFree+0x42>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
 800a97e:	693b      	ldr	r3, [r7, #16]
 800a980:	681b      	ldr	r3, [r3, #0]
 800a982:	2b00      	cmp	r3, #0
 800a984:	d00b      	beq.n	800a99e <vPortFree+0x66>
	__asm volatile
 800a986:	f04f 0350 	mov.w	r3, #80	@ 0x50
 800a98a:	f383 8811 	msr	BASEPRI, r3
 800a98e:	f3bf 8f6f 	isb	sy
 800a992:	f3bf 8f4f 	dsb	sy
 800a996:	60bb      	str	r3, [r7, #8]
}
 800a998:	bf00      	nop
 800a99a:	bf00      	nop
 800a99c:	e7fd      	b.n	800a99a <vPortFree+0x62>

		if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800a99e:	693b      	ldr	r3, [r7, #16]
 800a9a0:	685a      	ldr	r2, [r3, #4]
 800a9a2:	4b14      	ldr	r3, [pc, #80]	@ (800a9f4 <vPortFree+0xbc>)
 800a9a4:	681b      	ldr	r3, [r3, #0]
 800a9a6:	4013      	ands	r3, r2
 800a9a8:	2b00      	cmp	r3, #0
 800a9aa:	d01e      	beq.n	800a9ea <vPortFree+0xb2>
		{
			if( pxLink->pxNextFreeBlock == NULL )
 800a9ac:	693b      	ldr	r3, [r7, #16]
 800a9ae:	681b      	ldr	r3, [r3, #0]
 800a9b0:	2b00      	cmp	r3, #0
 800a9b2:	d11a      	bne.n	800a9ea <vPortFree+0xb2>
			{
				/* The block is being returned to the heap - it is no longer
				allocated. */
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
 800a9b4:	693b      	ldr	r3, [r7, #16]
 800a9b6:	685a      	ldr	r2, [r3, #4]
 800a9b8:	4b0e      	ldr	r3, [pc, #56]	@ (800a9f4 <vPortFree+0xbc>)
 800a9ba:	681b      	ldr	r3, [r3, #0]
 800a9bc:	43db      	mvns	r3, r3
 800a9be:	401a      	ands	r2, r3
 800a9c0:	693b      	ldr	r3, [r7, #16]
 800a9c2:	605a      	str	r2, [r3, #4]

				vTaskSuspendAll();
 800a9c4:	f7fe ff72 	bl	80098ac <vTaskSuspendAll>
				{
					/* Add this block to the list of free blocks. */
					xFreeBytesRemaining += pxLink->xBlockSize;
 800a9c8:	693b      	ldr	r3, [r7, #16]
 800a9ca:	685a      	ldr	r2, [r3, #4]
 800a9cc:	4b0a      	ldr	r3, [pc, #40]	@ (800a9f8 <vPortFree+0xc0>)
 800a9ce:	681b      	ldr	r3, [r3, #0]
 800a9d0:	4413      	add	r3, r2
 800a9d2:	4a09      	ldr	r2, [pc, #36]	@ (800a9f8 <vPortFree+0xc0>)
 800a9d4:	6013      	str	r3, [r2, #0]
					traceFREE( pv, pxLink->xBlockSize );
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 800a9d6:	6938      	ldr	r0, [r7, #16]
 800a9d8:	f000 f874 	bl	800aac4 <prvInsertBlockIntoFreeList>
					xNumberOfSuccessfulFrees++;
 800a9dc:	4b07      	ldr	r3, [pc, #28]	@ (800a9fc <vPortFree+0xc4>)
 800a9de:	681b      	ldr	r3, [r3, #0]
 800a9e0:	3301      	adds	r3, #1
 800a9e2:	4a06      	ldr	r2, [pc, #24]	@ (800a9fc <vPortFree+0xc4>)
 800a9e4:	6013      	str	r3, [r2, #0]
				}
				( void ) xTaskResumeAll();
 800a9e6:	f7fe ff6f 	bl	80098c8 <xTaskResumeAll>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
}
 800a9ea:	bf00      	nop
 800a9ec:	3718      	adds	r7, #24
 800a9ee:	46bd      	mov	sp, r7
 800a9f0:	bd80      	pop	{r7, pc}
 800a9f2:	bf00      	nop
 800a9f4:	200018d8 	.word	0x200018d8
 800a9f8:	200018c8 	.word	0x200018c8
 800a9fc:	200018d4 	.word	0x200018d4

0800aa00 <prvHeapInit>:
	/* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void )
{
 800aa00:	b480      	push	{r7}
 800aa02:	b085      	sub	sp, #20
 800aa04:	af00      	add	r7, sp, #0
BlockLink_t *pxFirstFreeBlock;
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 800aa06:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 800aa0a:	60bb      	str	r3, [r7, #8]

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
 800aa0c:	4b27      	ldr	r3, [pc, #156]	@ (800aaac <prvHeapInit+0xac>)
 800aa0e:	60fb      	str	r3, [r7, #12]

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 800aa10:	68fb      	ldr	r3, [r7, #12]
 800aa12:	f003 0307 	and.w	r3, r3, #7
 800aa16:	2b00      	cmp	r3, #0
 800aa18:	d00c      	beq.n	800aa34 <prvHeapInit+0x34>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
 800aa1a:	68fb      	ldr	r3, [r7, #12]
 800aa1c:	3307      	adds	r3, #7
 800aa1e:	60fb      	str	r3, [r7, #12]
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa20:	68fb      	ldr	r3, [r7, #12]
 800aa22:	f023 0307 	bic.w	r3, r3, #7
 800aa26:	60fb      	str	r3, [r7, #12]
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 800aa28:	68ba      	ldr	r2, [r7, #8]
 800aa2a:	68fb      	ldr	r3, [r7, #12]
 800aa2c:	1ad3      	subs	r3, r2, r3
 800aa2e:	4a1f      	ldr	r2, [pc, #124]	@ (800aaac <prvHeapInit+0xac>)
 800aa30:	4413      	add	r3, r2
 800aa32:	60bb      	str	r3, [r7, #8]
	}

	pucAlignedHeap = ( uint8_t * ) uxAddress;
 800aa34:	68fb      	ldr	r3, [r7, #12]
 800aa36:	607b      	str	r3, [r7, #4]

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 800aa38:	4a1d      	ldr	r2, [pc, #116]	@ (800aab0 <prvHeapInit+0xb0>)
 800aa3a:	687b      	ldr	r3, [r7, #4]
 800aa3c:	6013      	str	r3, [r2, #0]
	xStart.xBlockSize = ( size_t ) 0;
 800aa3e:	4b1c      	ldr	r3, [pc, #112]	@ (800aab0 <prvHeapInit+0xb0>)
 800aa40:	2200      	movs	r2, #0
 800aa42:	605a      	str	r2, [r3, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 800aa44:	687b      	ldr	r3, [r7, #4]
 800aa46:	68ba      	ldr	r2, [r7, #8]
 800aa48:	4413      	add	r3, r2
 800aa4a:	60fb      	str	r3, [r7, #12]
	uxAddress -= xHeapStructSize;
 800aa4c:	2208      	movs	r2, #8
 800aa4e:	68fb      	ldr	r3, [r7, #12]
 800aa50:	1a9b      	subs	r3, r3, r2
 800aa52:	60fb      	str	r3, [r7, #12]
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 800aa54:	68fb      	ldr	r3, [r7, #12]
 800aa56:	f023 0307 	bic.w	r3, r3, #7
 800aa5a:	60fb      	str	r3, [r7, #12]
	pxEnd = ( void * ) uxAddress;
 800aa5c:	68fb      	ldr	r3, [r7, #12]
 800aa5e:	4a15      	ldr	r2, [pc, #84]	@ (800aab4 <prvHeapInit+0xb4>)
 800aa60:	6013      	str	r3, [r2, #0]
	pxEnd->xBlockSize = 0;
 800aa62:	4b14      	ldr	r3, [pc, #80]	@ (800aab4 <prvHeapInit+0xb4>)
 800aa64:	681b      	ldr	r3, [r3, #0]
 800aa66:	2200      	movs	r2, #0
 800aa68:	605a      	str	r2, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
 800aa6a:	4b12      	ldr	r3, [pc, #72]	@ (800aab4 <prvHeapInit+0xb4>)
 800aa6c:	681b      	ldr	r3, [r3, #0]
 800aa6e:	2200      	movs	r2, #0
 800aa70:	601a      	str	r2, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 800aa72:	687b      	ldr	r3, [r7, #4]
 800aa74:	603b      	str	r3, [r7, #0]
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 800aa76:	683b      	ldr	r3, [r7, #0]
 800aa78:	68fa      	ldr	r2, [r7, #12]
 800aa7a:	1ad2      	subs	r2, r2, r3
 800aa7c:	683b      	ldr	r3, [r7, #0]
 800aa7e:	605a      	str	r2, [r3, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 800aa80:	4b0c      	ldr	r3, [pc, #48]	@ (800aab4 <prvHeapInit+0xb4>)
 800aa82:	681a      	ldr	r2, [r3, #0]
 800aa84:	683b      	ldr	r3, [r7, #0]
 800aa86:	601a      	str	r2, [r3, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa88:	683b      	ldr	r3, [r7, #0]
 800aa8a:	685b      	ldr	r3, [r3, #4]
 800aa8c:	4a0a      	ldr	r2, [pc, #40]	@ (800aab8 <prvHeapInit+0xb8>)
 800aa8e:	6013      	str	r3, [r2, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	685b      	ldr	r3, [r3, #4]
 800aa94:	4a09      	ldr	r2, [pc, #36]	@ (800aabc <prvHeapInit+0xbc>)
 800aa96:	6013      	str	r3, [r2, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 800aa98:	4b09      	ldr	r3, [pc, #36]	@ (800aac0 <prvHeapInit+0xc0>)
 800aa9a:	f04f 4200 	mov.w	r2, #2147483648	@ 0x80000000
 800aa9e:	601a      	str	r2, [r3, #0]
}
 800aaa0:	bf00      	nop
 800aaa2:	3714      	adds	r7, #20
 800aaa4:	46bd      	mov	sp, r7
 800aaa6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aaaa:	4770      	bx	lr
 800aaac:	20000cbc 	.word	0x20000cbc
 800aab0:	200018bc 	.word	0x200018bc
 800aab4:	200018c4 	.word	0x200018c4
 800aab8:	200018cc 	.word	0x200018cc
 800aabc:	200018c8 	.word	0x200018c8
 800aac0:	200018d8 	.word	0x200018d8

0800aac4 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
 800aac4:	b480      	push	{r7}
 800aac6:	b085      	sub	sp, #20
 800aac8:	af00      	add	r7, sp, #0
 800aaca:	6078      	str	r0, [r7, #4]
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800aacc:	4b28      	ldr	r3, [pc, #160]	@ (800ab70 <prvInsertBlockIntoFreeList+0xac>)
 800aace:	60fb      	str	r3, [r7, #12]
 800aad0:	e002      	b.n	800aad8 <prvInsertBlockIntoFreeList+0x14>
 800aad2:	68fb      	ldr	r3, [r7, #12]
 800aad4:	681b      	ldr	r3, [r3, #0]
 800aad6:	60fb      	str	r3, [r7, #12]
 800aad8:	68fb      	ldr	r3, [r7, #12]
 800aada:	681b      	ldr	r3, [r3, #0]
 800aadc:	687a      	ldr	r2, [r7, #4]
 800aade:	429a      	cmp	r2, r3
 800aae0:	d8f7      	bhi.n	800aad2 <prvInsertBlockIntoFreeList+0xe>
		/* Nothing to do here, just iterate to the right position. */
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
 800aae2:	68fb      	ldr	r3, [r7, #12]
 800aae4:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 800aae6:	68fb      	ldr	r3, [r7, #12]
 800aae8:	685b      	ldr	r3, [r3, #4]
 800aaea:	68ba      	ldr	r2, [r7, #8]
 800aaec:	4413      	add	r3, r2
 800aaee:	687a      	ldr	r2, [r7, #4]
 800aaf0:	429a      	cmp	r2, r3
 800aaf2:	d108      	bne.n	800ab06 <prvInsertBlockIntoFreeList+0x42>
	{
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 800aaf4:	68fb      	ldr	r3, [r7, #12]
 800aaf6:	685a      	ldr	r2, [r3, #4]
 800aaf8:	687b      	ldr	r3, [r7, #4]
 800aafa:	685b      	ldr	r3, [r3, #4]
 800aafc:	441a      	add	r2, r3
 800aafe:	68fb      	ldr	r3, [r7, #12]
 800ab00:	605a      	str	r2, [r3, #4]
		pxBlockToInsert = pxIterator;
 800ab02:	68fb      	ldr	r3, [r7, #12]
 800ab04:	607b      	str	r3, [r7, #4]
		mtCOVERAGE_TEST_MARKER();
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
 800ab06:	687b      	ldr	r3, [r7, #4]
 800ab08:	60bb      	str	r3, [r7, #8]
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 800ab0a:	687b      	ldr	r3, [r7, #4]
 800ab0c:	685b      	ldr	r3, [r3, #4]
 800ab0e:	68ba      	ldr	r2, [r7, #8]
 800ab10:	441a      	add	r2, r3
 800ab12:	68fb      	ldr	r3, [r7, #12]
 800ab14:	681b      	ldr	r3, [r3, #0]
 800ab16:	429a      	cmp	r2, r3
 800ab18:	d118      	bne.n	800ab4c <prvInsertBlockIntoFreeList+0x88>
	{
		if( pxIterator->pxNextFreeBlock != pxEnd )
 800ab1a:	68fb      	ldr	r3, [r7, #12]
 800ab1c:	681a      	ldr	r2, [r3, #0]
 800ab1e:	4b15      	ldr	r3, [pc, #84]	@ (800ab74 <prvInsertBlockIntoFreeList+0xb0>)
 800ab20:	681b      	ldr	r3, [r3, #0]
 800ab22:	429a      	cmp	r2, r3
 800ab24:	d00d      	beq.n	800ab42 <prvInsertBlockIntoFreeList+0x7e>
		{
			/* Form one big block from the two blocks. */
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 800ab26:	687b      	ldr	r3, [r7, #4]
 800ab28:	685a      	ldr	r2, [r3, #4]
 800ab2a:	68fb      	ldr	r3, [r7, #12]
 800ab2c:	681b      	ldr	r3, [r3, #0]
 800ab2e:	685b      	ldr	r3, [r3, #4]
 800ab30:	441a      	add	r2, r3
 800ab32:	687b      	ldr	r3, [r7, #4]
 800ab34:	605a      	str	r2, [r3, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 800ab36:	68fb      	ldr	r3, [r7, #12]
 800ab38:	681b      	ldr	r3, [r3, #0]
 800ab3a:	681a      	ldr	r2, [r3, #0]
 800ab3c:	687b      	ldr	r3, [r7, #4]
 800ab3e:	601a      	str	r2, [r3, #0]
 800ab40:	e008      	b.n	800ab54 <prvInsertBlockIntoFreeList+0x90>
		}
		else
		{
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
 800ab42:	4b0c      	ldr	r3, [pc, #48]	@ (800ab74 <prvInsertBlockIntoFreeList+0xb0>)
 800ab44:	681a      	ldr	r2, [r3, #0]
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	601a      	str	r2, [r3, #0]
 800ab4a:	e003      	b.n	800ab54 <prvInsertBlockIntoFreeList+0x90>
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800ab4c:	68fb      	ldr	r3, [r7, #12]
 800ab4e:	681a      	ldr	r2, [r3, #0]
 800ab50:	687b      	ldr	r3, [r7, #4]
 800ab52:	601a      	str	r2, [r3, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
 800ab54:	68fa      	ldr	r2, [r7, #12]
 800ab56:	687b      	ldr	r3, [r7, #4]
 800ab58:	429a      	cmp	r2, r3
 800ab5a:	d002      	beq.n	800ab62 <prvInsertBlockIntoFreeList+0x9e>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800ab5c:	68fb      	ldr	r3, [r7, #12]
 800ab5e:	687a      	ldr	r2, [r7, #4]
 800ab60:	601a      	str	r2, [r3, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
 800ab62:	bf00      	nop
 800ab64:	3714      	adds	r7, #20
 800ab66:	46bd      	mov	sp, r7
 800ab68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab6c:	4770      	bx	lr
 800ab6e:	bf00      	nop
 800ab70:	200018bc 	.word	0x200018bc
 800ab74:	200018c4 	.word	0x200018c4

0800ab78 <__cvt>:
 800ab78:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800ab7c:	ec57 6b10 	vmov	r6, r7, d0
 800ab80:	2f00      	cmp	r7, #0
 800ab82:	460c      	mov	r4, r1
 800ab84:	4619      	mov	r1, r3
 800ab86:	463b      	mov	r3, r7
 800ab88:	bfbb      	ittet	lt
 800ab8a:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 800ab8e:	461f      	movlt	r7, r3
 800ab90:	2300      	movge	r3, #0
 800ab92:	232d      	movlt	r3, #45	@ 0x2d
 800ab94:	700b      	strb	r3, [r1, #0]
 800ab96:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800ab98:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 800ab9c:	4691      	mov	r9, r2
 800ab9e:	f023 0820 	bic.w	r8, r3, #32
 800aba2:	bfbc      	itt	lt
 800aba4:	4632      	movlt	r2, r6
 800aba6:	4616      	movlt	r6, r2
 800aba8:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800abac:	d005      	beq.n	800abba <__cvt+0x42>
 800abae:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 800abb2:	d100      	bne.n	800abb6 <__cvt+0x3e>
 800abb4:	3401      	adds	r4, #1
 800abb6:	2102      	movs	r1, #2
 800abb8:	e000      	b.n	800abbc <__cvt+0x44>
 800abba:	2103      	movs	r1, #3
 800abbc:	ab03      	add	r3, sp, #12
 800abbe:	9301      	str	r3, [sp, #4]
 800abc0:	ab02      	add	r3, sp, #8
 800abc2:	9300      	str	r3, [sp, #0]
 800abc4:	ec47 6b10 	vmov	d0, r6, r7
 800abc8:	4653      	mov	r3, sl
 800abca:	4622      	mov	r2, r4
 800abcc:	f000 fe50 	bl	800b870 <_dtoa_r>
 800abd0:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 800abd4:	4605      	mov	r5, r0
 800abd6:	d119      	bne.n	800ac0c <__cvt+0x94>
 800abd8:	f019 0f01 	tst.w	r9, #1
 800abdc:	d00e      	beq.n	800abfc <__cvt+0x84>
 800abde:	eb00 0904 	add.w	r9, r0, r4
 800abe2:	2200      	movs	r2, #0
 800abe4:	2300      	movs	r3, #0
 800abe6:	4630      	mov	r0, r6
 800abe8:	4639      	mov	r1, r7
 800abea:	f7f5 ff95 	bl	8000b18 <__aeabi_dcmpeq>
 800abee:	b108      	cbz	r0, 800abf4 <__cvt+0x7c>
 800abf0:	f8cd 900c 	str.w	r9, [sp, #12]
 800abf4:	2230      	movs	r2, #48	@ 0x30
 800abf6:	9b03      	ldr	r3, [sp, #12]
 800abf8:	454b      	cmp	r3, r9
 800abfa:	d31e      	bcc.n	800ac3a <__cvt+0xc2>
 800abfc:	9b03      	ldr	r3, [sp, #12]
 800abfe:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 800ac00:	1b5b      	subs	r3, r3, r5
 800ac02:	4628      	mov	r0, r5
 800ac04:	6013      	str	r3, [r2, #0]
 800ac06:	b004      	add	sp, #16
 800ac08:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ac0c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 800ac10:	eb00 0904 	add.w	r9, r0, r4
 800ac14:	d1e5      	bne.n	800abe2 <__cvt+0x6a>
 800ac16:	7803      	ldrb	r3, [r0, #0]
 800ac18:	2b30      	cmp	r3, #48	@ 0x30
 800ac1a:	d10a      	bne.n	800ac32 <__cvt+0xba>
 800ac1c:	2200      	movs	r2, #0
 800ac1e:	2300      	movs	r3, #0
 800ac20:	4630      	mov	r0, r6
 800ac22:	4639      	mov	r1, r7
 800ac24:	f7f5 ff78 	bl	8000b18 <__aeabi_dcmpeq>
 800ac28:	b918      	cbnz	r0, 800ac32 <__cvt+0xba>
 800ac2a:	f1c4 0401 	rsb	r4, r4, #1
 800ac2e:	f8ca 4000 	str.w	r4, [sl]
 800ac32:	f8da 3000 	ldr.w	r3, [sl]
 800ac36:	4499      	add	r9, r3
 800ac38:	e7d3      	b.n	800abe2 <__cvt+0x6a>
 800ac3a:	1c59      	adds	r1, r3, #1
 800ac3c:	9103      	str	r1, [sp, #12]
 800ac3e:	701a      	strb	r2, [r3, #0]
 800ac40:	e7d9      	b.n	800abf6 <__cvt+0x7e>

0800ac42 <__exponent>:
 800ac42:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800ac44:	2900      	cmp	r1, #0
 800ac46:	bfba      	itte	lt
 800ac48:	4249      	neglt	r1, r1
 800ac4a:	232d      	movlt	r3, #45	@ 0x2d
 800ac4c:	232b      	movge	r3, #43	@ 0x2b
 800ac4e:	2909      	cmp	r1, #9
 800ac50:	7002      	strb	r2, [r0, #0]
 800ac52:	7043      	strb	r3, [r0, #1]
 800ac54:	dd29      	ble.n	800acaa <__exponent+0x68>
 800ac56:	f10d 0307 	add.w	r3, sp, #7
 800ac5a:	461d      	mov	r5, r3
 800ac5c:	270a      	movs	r7, #10
 800ac5e:	461a      	mov	r2, r3
 800ac60:	fbb1 f6f7 	udiv	r6, r1, r7
 800ac64:	fb07 1416 	mls	r4, r7, r6, r1
 800ac68:	3430      	adds	r4, #48	@ 0x30
 800ac6a:	f802 4c01 	strb.w	r4, [r2, #-1]
 800ac6e:	460c      	mov	r4, r1
 800ac70:	2c63      	cmp	r4, #99	@ 0x63
 800ac72:	f103 33ff 	add.w	r3, r3, #4294967295	@ 0xffffffff
 800ac76:	4631      	mov	r1, r6
 800ac78:	dcf1      	bgt.n	800ac5e <__exponent+0x1c>
 800ac7a:	3130      	adds	r1, #48	@ 0x30
 800ac7c:	1e94      	subs	r4, r2, #2
 800ac7e:	f803 1c01 	strb.w	r1, [r3, #-1]
 800ac82:	1c41      	adds	r1, r0, #1
 800ac84:	4623      	mov	r3, r4
 800ac86:	42ab      	cmp	r3, r5
 800ac88:	d30a      	bcc.n	800aca0 <__exponent+0x5e>
 800ac8a:	f10d 0309 	add.w	r3, sp, #9
 800ac8e:	1a9b      	subs	r3, r3, r2
 800ac90:	42ac      	cmp	r4, r5
 800ac92:	bf88      	it	hi
 800ac94:	2300      	movhi	r3, #0
 800ac96:	3302      	adds	r3, #2
 800ac98:	4403      	add	r3, r0
 800ac9a:	1a18      	subs	r0, r3, r0
 800ac9c:	b003      	add	sp, #12
 800ac9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800aca0:	f813 6b01 	ldrb.w	r6, [r3], #1
 800aca4:	f801 6f01 	strb.w	r6, [r1, #1]!
 800aca8:	e7ed      	b.n	800ac86 <__exponent+0x44>
 800acaa:	2330      	movs	r3, #48	@ 0x30
 800acac:	3130      	adds	r1, #48	@ 0x30
 800acae:	7083      	strb	r3, [r0, #2]
 800acb0:	70c1      	strb	r1, [r0, #3]
 800acb2:	1d03      	adds	r3, r0, #4
 800acb4:	e7f1      	b.n	800ac9a <__exponent+0x58>
	...

0800acb8 <_printf_float>:
 800acb8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800acbc:	b08d      	sub	sp, #52	@ 0x34
 800acbe:	460c      	mov	r4, r1
 800acc0:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 800acc4:	4616      	mov	r6, r2
 800acc6:	461f      	mov	r7, r3
 800acc8:	4605      	mov	r5, r0
 800acca:	f000 fd37 	bl	800b73c <_localeconv_r>
 800acce:	6803      	ldr	r3, [r0, #0]
 800acd0:	9304      	str	r3, [sp, #16]
 800acd2:	4618      	mov	r0, r3
 800acd4:	f7f5 faf4 	bl	80002c0 <strlen>
 800acd8:	2300      	movs	r3, #0
 800acda:	930a      	str	r3, [sp, #40]	@ 0x28
 800acdc:	f8d8 3000 	ldr.w	r3, [r8]
 800ace0:	9005      	str	r0, [sp, #20]
 800ace2:	3307      	adds	r3, #7
 800ace4:	f023 0307 	bic.w	r3, r3, #7
 800ace8:	f103 0208 	add.w	r2, r3, #8
 800acec:	f894 a018 	ldrb.w	sl, [r4, #24]
 800acf0:	f8d4 b000 	ldr.w	fp, [r4]
 800acf4:	f8c8 2000 	str.w	r2, [r8]
 800acf8:	e9d3 8900 	ldrd	r8, r9, [r3]
 800acfc:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 800ad00:	9307      	str	r3, [sp, #28]
 800ad02:	f8cd 8018 	str.w	r8, [sp, #24]
 800ad06:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 800ad0a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad0e:	4b9c      	ldr	r3, [pc, #624]	@ (800af80 <_printf_float+0x2c8>)
 800ad10:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ad14:	f7f5 ff32 	bl	8000b7c <__aeabi_dcmpun>
 800ad18:	bb70      	cbnz	r0, 800ad78 <_printf_float+0xc0>
 800ad1a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 800ad1e:	4b98      	ldr	r3, [pc, #608]	@ (800af80 <_printf_float+0x2c8>)
 800ad20:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800ad24:	f7f5 ff0c 	bl	8000b40 <__aeabi_dcmple>
 800ad28:	bb30      	cbnz	r0, 800ad78 <_printf_float+0xc0>
 800ad2a:	2200      	movs	r2, #0
 800ad2c:	2300      	movs	r3, #0
 800ad2e:	4640      	mov	r0, r8
 800ad30:	4649      	mov	r1, r9
 800ad32:	f7f5 fefb 	bl	8000b2c <__aeabi_dcmplt>
 800ad36:	b110      	cbz	r0, 800ad3e <_printf_float+0x86>
 800ad38:	232d      	movs	r3, #45	@ 0x2d
 800ad3a:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ad3e:	4a91      	ldr	r2, [pc, #580]	@ (800af84 <_printf_float+0x2cc>)
 800ad40:	4b91      	ldr	r3, [pc, #580]	@ (800af88 <_printf_float+0x2d0>)
 800ad42:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 800ad46:	bf8c      	ite	hi
 800ad48:	4690      	movhi	r8, r2
 800ad4a:	4698      	movls	r8, r3
 800ad4c:	2303      	movs	r3, #3
 800ad4e:	6123      	str	r3, [r4, #16]
 800ad50:	f02b 0304 	bic.w	r3, fp, #4
 800ad54:	6023      	str	r3, [r4, #0]
 800ad56:	f04f 0900 	mov.w	r9, #0
 800ad5a:	9700      	str	r7, [sp, #0]
 800ad5c:	4633      	mov	r3, r6
 800ad5e:	aa0b      	add	r2, sp, #44	@ 0x2c
 800ad60:	4621      	mov	r1, r4
 800ad62:	4628      	mov	r0, r5
 800ad64:	f000 f9d2 	bl	800b10c <_printf_common>
 800ad68:	3001      	adds	r0, #1
 800ad6a:	f040 808d 	bne.w	800ae88 <_printf_float+0x1d0>
 800ad6e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ad72:	b00d      	add	sp, #52	@ 0x34
 800ad74:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800ad78:	4642      	mov	r2, r8
 800ad7a:	464b      	mov	r3, r9
 800ad7c:	4640      	mov	r0, r8
 800ad7e:	4649      	mov	r1, r9
 800ad80:	f7f5 fefc 	bl	8000b7c <__aeabi_dcmpun>
 800ad84:	b140      	cbz	r0, 800ad98 <_printf_float+0xe0>
 800ad86:	464b      	mov	r3, r9
 800ad88:	2b00      	cmp	r3, #0
 800ad8a:	bfbc      	itt	lt
 800ad8c:	232d      	movlt	r3, #45	@ 0x2d
 800ad8e:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 800ad92:	4a7e      	ldr	r2, [pc, #504]	@ (800af8c <_printf_float+0x2d4>)
 800ad94:	4b7e      	ldr	r3, [pc, #504]	@ (800af90 <_printf_float+0x2d8>)
 800ad96:	e7d4      	b.n	800ad42 <_printf_float+0x8a>
 800ad98:	6863      	ldr	r3, [r4, #4]
 800ad9a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 800ad9e:	9206      	str	r2, [sp, #24]
 800ada0:	1c5a      	adds	r2, r3, #1
 800ada2:	d13b      	bne.n	800ae1c <_printf_float+0x164>
 800ada4:	2306      	movs	r3, #6
 800ada6:	6063      	str	r3, [r4, #4]
 800ada8:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 800adac:	2300      	movs	r3, #0
 800adae:	6022      	str	r2, [r4, #0]
 800adb0:	9303      	str	r3, [sp, #12]
 800adb2:	ab0a      	add	r3, sp, #40	@ 0x28
 800adb4:	e9cd a301 	strd	sl, r3, [sp, #4]
 800adb8:	ab09      	add	r3, sp, #36	@ 0x24
 800adba:	9300      	str	r3, [sp, #0]
 800adbc:	6861      	ldr	r1, [r4, #4]
 800adbe:	ec49 8b10 	vmov	d0, r8, r9
 800adc2:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 800adc6:	4628      	mov	r0, r5
 800adc8:	f7ff fed6 	bl	800ab78 <__cvt>
 800adcc:	9b06      	ldr	r3, [sp, #24]
 800adce:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800add0:	2b47      	cmp	r3, #71	@ 0x47
 800add2:	4680      	mov	r8, r0
 800add4:	d129      	bne.n	800ae2a <_printf_float+0x172>
 800add6:	1cc8      	adds	r0, r1, #3
 800add8:	db02      	blt.n	800ade0 <_printf_float+0x128>
 800adda:	6863      	ldr	r3, [r4, #4]
 800addc:	4299      	cmp	r1, r3
 800adde:	dd41      	ble.n	800ae64 <_printf_float+0x1ac>
 800ade0:	f1aa 0a02 	sub.w	sl, sl, #2
 800ade4:	fa5f fa8a 	uxtb.w	sl, sl
 800ade8:	3901      	subs	r1, #1
 800adea:	4652      	mov	r2, sl
 800adec:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 800adf0:	9109      	str	r1, [sp, #36]	@ 0x24
 800adf2:	f7ff ff26 	bl	800ac42 <__exponent>
 800adf6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 800adf8:	1813      	adds	r3, r2, r0
 800adfa:	2a01      	cmp	r2, #1
 800adfc:	4681      	mov	r9, r0
 800adfe:	6123      	str	r3, [r4, #16]
 800ae00:	dc02      	bgt.n	800ae08 <_printf_float+0x150>
 800ae02:	6822      	ldr	r2, [r4, #0]
 800ae04:	07d2      	lsls	r2, r2, #31
 800ae06:	d501      	bpl.n	800ae0c <_printf_float+0x154>
 800ae08:	3301      	adds	r3, #1
 800ae0a:	6123      	str	r3, [r4, #16]
 800ae0c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 800ae10:	2b00      	cmp	r3, #0
 800ae12:	d0a2      	beq.n	800ad5a <_printf_float+0xa2>
 800ae14:	232d      	movs	r3, #45	@ 0x2d
 800ae16:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800ae1a:	e79e      	b.n	800ad5a <_printf_float+0xa2>
 800ae1c:	9a06      	ldr	r2, [sp, #24]
 800ae1e:	2a47      	cmp	r2, #71	@ 0x47
 800ae20:	d1c2      	bne.n	800ada8 <_printf_float+0xf0>
 800ae22:	2b00      	cmp	r3, #0
 800ae24:	d1c0      	bne.n	800ada8 <_printf_float+0xf0>
 800ae26:	2301      	movs	r3, #1
 800ae28:	e7bd      	b.n	800ada6 <_printf_float+0xee>
 800ae2a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800ae2e:	d9db      	bls.n	800ade8 <_printf_float+0x130>
 800ae30:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 800ae34:	d118      	bne.n	800ae68 <_printf_float+0x1b0>
 800ae36:	2900      	cmp	r1, #0
 800ae38:	6863      	ldr	r3, [r4, #4]
 800ae3a:	dd0b      	ble.n	800ae54 <_printf_float+0x19c>
 800ae3c:	6121      	str	r1, [r4, #16]
 800ae3e:	b913      	cbnz	r3, 800ae46 <_printf_float+0x18e>
 800ae40:	6822      	ldr	r2, [r4, #0]
 800ae42:	07d0      	lsls	r0, r2, #31
 800ae44:	d502      	bpl.n	800ae4c <_printf_float+0x194>
 800ae46:	3301      	adds	r3, #1
 800ae48:	440b      	add	r3, r1
 800ae4a:	6123      	str	r3, [r4, #16]
 800ae4c:	65a1      	str	r1, [r4, #88]	@ 0x58
 800ae4e:	f04f 0900 	mov.w	r9, #0
 800ae52:	e7db      	b.n	800ae0c <_printf_float+0x154>
 800ae54:	b913      	cbnz	r3, 800ae5c <_printf_float+0x1a4>
 800ae56:	6822      	ldr	r2, [r4, #0]
 800ae58:	07d2      	lsls	r2, r2, #31
 800ae5a:	d501      	bpl.n	800ae60 <_printf_float+0x1a8>
 800ae5c:	3302      	adds	r3, #2
 800ae5e:	e7f4      	b.n	800ae4a <_printf_float+0x192>
 800ae60:	2301      	movs	r3, #1
 800ae62:	e7f2      	b.n	800ae4a <_printf_float+0x192>
 800ae64:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 800ae68:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 800ae6a:	4299      	cmp	r1, r3
 800ae6c:	db05      	blt.n	800ae7a <_printf_float+0x1c2>
 800ae6e:	6823      	ldr	r3, [r4, #0]
 800ae70:	6121      	str	r1, [r4, #16]
 800ae72:	07d8      	lsls	r0, r3, #31
 800ae74:	d5ea      	bpl.n	800ae4c <_printf_float+0x194>
 800ae76:	1c4b      	adds	r3, r1, #1
 800ae78:	e7e7      	b.n	800ae4a <_printf_float+0x192>
 800ae7a:	2900      	cmp	r1, #0
 800ae7c:	bfd4      	ite	le
 800ae7e:	f1c1 0202 	rsble	r2, r1, #2
 800ae82:	2201      	movgt	r2, #1
 800ae84:	4413      	add	r3, r2
 800ae86:	e7e0      	b.n	800ae4a <_printf_float+0x192>
 800ae88:	6823      	ldr	r3, [r4, #0]
 800ae8a:	055a      	lsls	r2, r3, #21
 800ae8c:	d407      	bmi.n	800ae9e <_printf_float+0x1e6>
 800ae8e:	6923      	ldr	r3, [r4, #16]
 800ae90:	4642      	mov	r2, r8
 800ae92:	4631      	mov	r1, r6
 800ae94:	4628      	mov	r0, r5
 800ae96:	47b8      	blx	r7
 800ae98:	3001      	adds	r0, #1
 800ae9a:	d12b      	bne.n	800aef4 <_printf_float+0x23c>
 800ae9c:	e767      	b.n	800ad6e <_printf_float+0xb6>
 800ae9e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 800aea2:	f240 80dd 	bls.w	800b060 <_printf_float+0x3a8>
 800aea6:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800aeaa:	2200      	movs	r2, #0
 800aeac:	2300      	movs	r3, #0
 800aeae:	f7f5 fe33 	bl	8000b18 <__aeabi_dcmpeq>
 800aeb2:	2800      	cmp	r0, #0
 800aeb4:	d033      	beq.n	800af1e <_printf_float+0x266>
 800aeb6:	4a37      	ldr	r2, [pc, #220]	@ (800af94 <_printf_float+0x2dc>)
 800aeb8:	2301      	movs	r3, #1
 800aeba:	4631      	mov	r1, r6
 800aebc:	4628      	mov	r0, r5
 800aebe:	47b8      	blx	r7
 800aec0:	3001      	adds	r0, #1
 800aec2:	f43f af54 	beq.w	800ad6e <_printf_float+0xb6>
 800aec6:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 800aeca:	4543      	cmp	r3, r8
 800aecc:	db02      	blt.n	800aed4 <_printf_float+0x21c>
 800aece:	6823      	ldr	r3, [r4, #0]
 800aed0:	07d8      	lsls	r0, r3, #31
 800aed2:	d50f      	bpl.n	800aef4 <_printf_float+0x23c>
 800aed4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800aed8:	4631      	mov	r1, r6
 800aeda:	4628      	mov	r0, r5
 800aedc:	47b8      	blx	r7
 800aede:	3001      	adds	r0, #1
 800aee0:	f43f af45 	beq.w	800ad6e <_printf_float+0xb6>
 800aee4:	f04f 0900 	mov.w	r9, #0
 800aee8:	f108 38ff 	add.w	r8, r8, #4294967295	@ 0xffffffff
 800aeec:	f104 0a1a 	add.w	sl, r4, #26
 800aef0:	45c8      	cmp	r8, r9
 800aef2:	dc09      	bgt.n	800af08 <_printf_float+0x250>
 800aef4:	6823      	ldr	r3, [r4, #0]
 800aef6:	079b      	lsls	r3, r3, #30
 800aef8:	f100 8103 	bmi.w	800b102 <_printf_float+0x44a>
 800aefc:	68e0      	ldr	r0, [r4, #12]
 800aefe:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800af00:	4298      	cmp	r0, r3
 800af02:	bfb8      	it	lt
 800af04:	4618      	movlt	r0, r3
 800af06:	e734      	b.n	800ad72 <_printf_float+0xba>
 800af08:	2301      	movs	r3, #1
 800af0a:	4652      	mov	r2, sl
 800af0c:	4631      	mov	r1, r6
 800af0e:	4628      	mov	r0, r5
 800af10:	47b8      	blx	r7
 800af12:	3001      	adds	r0, #1
 800af14:	f43f af2b 	beq.w	800ad6e <_printf_float+0xb6>
 800af18:	f109 0901 	add.w	r9, r9, #1
 800af1c:	e7e8      	b.n	800aef0 <_printf_float+0x238>
 800af1e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af20:	2b00      	cmp	r3, #0
 800af22:	dc39      	bgt.n	800af98 <_printf_float+0x2e0>
 800af24:	4a1b      	ldr	r2, [pc, #108]	@ (800af94 <_printf_float+0x2dc>)
 800af26:	2301      	movs	r3, #1
 800af28:	4631      	mov	r1, r6
 800af2a:	4628      	mov	r0, r5
 800af2c:	47b8      	blx	r7
 800af2e:	3001      	adds	r0, #1
 800af30:	f43f af1d 	beq.w	800ad6e <_printf_float+0xb6>
 800af34:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 800af38:	ea59 0303 	orrs.w	r3, r9, r3
 800af3c:	d102      	bne.n	800af44 <_printf_float+0x28c>
 800af3e:	6823      	ldr	r3, [r4, #0]
 800af40:	07d9      	lsls	r1, r3, #31
 800af42:	d5d7      	bpl.n	800aef4 <_printf_float+0x23c>
 800af44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800af48:	4631      	mov	r1, r6
 800af4a:	4628      	mov	r0, r5
 800af4c:	47b8      	blx	r7
 800af4e:	3001      	adds	r0, #1
 800af50:	f43f af0d 	beq.w	800ad6e <_printf_float+0xb6>
 800af54:	f04f 0a00 	mov.w	sl, #0
 800af58:	f104 0b1a 	add.w	fp, r4, #26
 800af5c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800af5e:	425b      	negs	r3, r3
 800af60:	4553      	cmp	r3, sl
 800af62:	dc01      	bgt.n	800af68 <_printf_float+0x2b0>
 800af64:	464b      	mov	r3, r9
 800af66:	e793      	b.n	800ae90 <_printf_float+0x1d8>
 800af68:	2301      	movs	r3, #1
 800af6a:	465a      	mov	r2, fp
 800af6c:	4631      	mov	r1, r6
 800af6e:	4628      	mov	r0, r5
 800af70:	47b8      	blx	r7
 800af72:	3001      	adds	r0, #1
 800af74:	f43f aefb 	beq.w	800ad6e <_printf_float+0xb6>
 800af78:	f10a 0a01 	add.w	sl, sl, #1
 800af7c:	e7ee      	b.n	800af5c <_printf_float+0x2a4>
 800af7e:	bf00      	nop
 800af80:	7fefffff 	.word	0x7fefffff
 800af84:	0801bed8 	.word	0x0801bed8
 800af88:	0801bed4 	.word	0x0801bed4
 800af8c:	0801bee0 	.word	0x0801bee0
 800af90:	0801bedc 	.word	0x0801bedc
 800af94:	0801bee4 	.word	0x0801bee4
 800af98:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800af9a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800af9e:	4553      	cmp	r3, sl
 800afa0:	bfa8      	it	ge
 800afa2:	4653      	movge	r3, sl
 800afa4:	2b00      	cmp	r3, #0
 800afa6:	4699      	mov	r9, r3
 800afa8:	dc36      	bgt.n	800b018 <_printf_float+0x360>
 800afaa:	f04f 0b00 	mov.w	fp, #0
 800afae:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800afb2:	f104 021a 	add.w	r2, r4, #26
 800afb6:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 800afb8:	9306      	str	r3, [sp, #24]
 800afba:	eba3 0309 	sub.w	r3, r3, r9
 800afbe:	455b      	cmp	r3, fp
 800afc0:	dc31      	bgt.n	800b026 <_printf_float+0x36e>
 800afc2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afc4:	459a      	cmp	sl, r3
 800afc6:	dc3a      	bgt.n	800b03e <_printf_float+0x386>
 800afc8:	6823      	ldr	r3, [r4, #0]
 800afca:	07da      	lsls	r2, r3, #31
 800afcc:	d437      	bmi.n	800b03e <_printf_float+0x386>
 800afce:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800afd0:	ebaa 0903 	sub.w	r9, sl, r3
 800afd4:	9b06      	ldr	r3, [sp, #24]
 800afd6:	ebaa 0303 	sub.w	r3, sl, r3
 800afda:	4599      	cmp	r9, r3
 800afdc:	bfa8      	it	ge
 800afde:	4699      	movge	r9, r3
 800afe0:	f1b9 0f00 	cmp.w	r9, #0
 800afe4:	dc33      	bgt.n	800b04e <_printf_float+0x396>
 800afe6:	f04f 0800 	mov.w	r8, #0
 800afea:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 800afee:	f104 0b1a 	add.w	fp, r4, #26
 800aff2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800aff4:	ebaa 0303 	sub.w	r3, sl, r3
 800aff8:	eba3 0309 	sub.w	r3, r3, r9
 800affc:	4543      	cmp	r3, r8
 800affe:	f77f af79 	ble.w	800aef4 <_printf_float+0x23c>
 800b002:	2301      	movs	r3, #1
 800b004:	465a      	mov	r2, fp
 800b006:	4631      	mov	r1, r6
 800b008:	4628      	mov	r0, r5
 800b00a:	47b8      	blx	r7
 800b00c:	3001      	adds	r0, #1
 800b00e:	f43f aeae 	beq.w	800ad6e <_printf_float+0xb6>
 800b012:	f108 0801 	add.w	r8, r8, #1
 800b016:	e7ec      	b.n	800aff2 <_printf_float+0x33a>
 800b018:	4642      	mov	r2, r8
 800b01a:	4631      	mov	r1, r6
 800b01c:	4628      	mov	r0, r5
 800b01e:	47b8      	blx	r7
 800b020:	3001      	adds	r0, #1
 800b022:	d1c2      	bne.n	800afaa <_printf_float+0x2f2>
 800b024:	e6a3      	b.n	800ad6e <_printf_float+0xb6>
 800b026:	2301      	movs	r3, #1
 800b028:	4631      	mov	r1, r6
 800b02a:	4628      	mov	r0, r5
 800b02c:	9206      	str	r2, [sp, #24]
 800b02e:	47b8      	blx	r7
 800b030:	3001      	adds	r0, #1
 800b032:	f43f ae9c 	beq.w	800ad6e <_printf_float+0xb6>
 800b036:	9a06      	ldr	r2, [sp, #24]
 800b038:	f10b 0b01 	add.w	fp, fp, #1
 800b03c:	e7bb      	b.n	800afb6 <_printf_float+0x2fe>
 800b03e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b042:	4631      	mov	r1, r6
 800b044:	4628      	mov	r0, r5
 800b046:	47b8      	blx	r7
 800b048:	3001      	adds	r0, #1
 800b04a:	d1c0      	bne.n	800afce <_printf_float+0x316>
 800b04c:	e68f      	b.n	800ad6e <_printf_float+0xb6>
 800b04e:	9a06      	ldr	r2, [sp, #24]
 800b050:	464b      	mov	r3, r9
 800b052:	4442      	add	r2, r8
 800b054:	4631      	mov	r1, r6
 800b056:	4628      	mov	r0, r5
 800b058:	47b8      	blx	r7
 800b05a:	3001      	adds	r0, #1
 800b05c:	d1c3      	bne.n	800afe6 <_printf_float+0x32e>
 800b05e:	e686      	b.n	800ad6e <_printf_float+0xb6>
 800b060:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 800b064:	f1ba 0f01 	cmp.w	sl, #1
 800b068:	dc01      	bgt.n	800b06e <_printf_float+0x3b6>
 800b06a:	07db      	lsls	r3, r3, #31
 800b06c:	d536      	bpl.n	800b0dc <_printf_float+0x424>
 800b06e:	2301      	movs	r3, #1
 800b070:	4642      	mov	r2, r8
 800b072:	4631      	mov	r1, r6
 800b074:	4628      	mov	r0, r5
 800b076:	47b8      	blx	r7
 800b078:	3001      	adds	r0, #1
 800b07a:	f43f ae78 	beq.w	800ad6e <_printf_float+0xb6>
 800b07e:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800b082:	4631      	mov	r1, r6
 800b084:	4628      	mov	r0, r5
 800b086:	47b8      	blx	r7
 800b088:	3001      	adds	r0, #1
 800b08a:	f43f ae70 	beq.w	800ad6e <_printf_float+0xb6>
 800b08e:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 800b092:	2200      	movs	r2, #0
 800b094:	2300      	movs	r3, #0
 800b096:	f10a 3aff 	add.w	sl, sl, #4294967295	@ 0xffffffff
 800b09a:	f7f5 fd3d 	bl	8000b18 <__aeabi_dcmpeq>
 800b09e:	b9c0      	cbnz	r0, 800b0d2 <_printf_float+0x41a>
 800b0a0:	4653      	mov	r3, sl
 800b0a2:	f108 0201 	add.w	r2, r8, #1
 800b0a6:	4631      	mov	r1, r6
 800b0a8:	4628      	mov	r0, r5
 800b0aa:	47b8      	blx	r7
 800b0ac:	3001      	adds	r0, #1
 800b0ae:	d10c      	bne.n	800b0ca <_printf_float+0x412>
 800b0b0:	e65d      	b.n	800ad6e <_printf_float+0xb6>
 800b0b2:	2301      	movs	r3, #1
 800b0b4:	465a      	mov	r2, fp
 800b0b6:	4631      	mov	r1, r6
 800b0b8:	4628      	mov	r0, r5
 800b0ba:	47b8      	blx	r7
 800b0bc:	3001      	adds	r0, #1
 800b0be:	f43f ae56 	beq.w	800ad6e <_printf_float+0xb6>
 800b0c2:	f108 0801 	add.w	r8, r8, #1
 800b0c6:	45d0      	cmp	r8, sl
 800b0c8:	dbf3      	blt.n	800b0b2 <_printf_float+0x3fa>
 800b0ca:	464b      	mov	r3, r9
 800b0cc:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 800b0d0:	e6df      	b.n	800ae92 <_printf_float+0x1da>
 800b0d2:	f04f 0800 	mov.w	r8, #0
 800b0d6:	f104 0b1a 	add.w	fp, r4, #26
 800b0da:	e7f4      	b.n	800b0c6 <_printf_float+0x40e>
 800b0dc:	2301      	movs	r3, #1
 800b0de:	4642      	mov	r2, r8
 800b0e0:	e7e1      	b.n	800b0a6 <_printf_float+0x3ee>
 800b0e2:	2301      	movs	r3, #1
 800b0e4:	464a      	mov	r2, r9
 800b0e6:	4631      	mov	r1, r6
 800b0e8:	4628      	mov	r0, r5
 800b0ea:	47b8      	blx	r7
 800b0ec:	3001      	adds	r0, #1
 800b0ee:	f43f ae3e 	beq.w	800ad6e <_printf_float+0xb6>
 800b0f2:	f108 0801 	add.w	r8, r8, #1
 800b0f6:	68e3      	ldr	r3, [r4, #12]
 800b0f8:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 800b0fa:	1a5b      	subs	r3, r3, r1
 800b0fc:	4543      	cmp	r3, r8
 800b0fe:	dcf0      	bgt.n	800b0e2 <_printf_float+0x42a>
 800b100:	e6fc      	b.n	800aefc <_printf_float+0x244>
 800b102:	f04f 0800 	mov.w	r8, #0
 800b106:	f104 0919 	add.w	r9, r4, #25
 800b10a:	e7f4      	b.n	800b0f6 <_printf_float+0x43e>

0800b10c <_printf_common>:
 800b10c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800b110:	4616      	mov	r6, r2
 800b112:	4698      	mov	r8, r3
 800b114:	688a      	ldr	r2, [r1, #8]
 800b116:	690b      	ldr	r3, [r1, #16]
 800b118:	f8dd 9020 	ldr.w	r9, [sp, #32]
 800b11c:	4293      	cmp	r3, r2
 800b11e:	bfb8      	it	lt
 800b120:	4613      	movlt	r3, r2
 800b122:	6033      	str	r3, [r6, #0]
 800b124:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 800b128:	4607      	mov	r7, r0
 800b12a:	460c      	mov	r4, r1
 800b12c:	b10a      	cbz	r2, 800b132 <_printf_common+0x26>
 800b12e:	3301      	adds	r3, #1
 800b130:	6033      	str	r3, [r6, #0]
 800b132:	6823      	ldr	r3, [r4, #0]
 800b134:	0699      	lsls	r1, r3, #26
 800b136:	bf42      	ittt	mi
 800b138:	6833      	ldrmi	r3, [r6, #0]
 800b13a:	3302      	addmi	r3, #2
 800b13c:	6033      	strmi	r3, [r6, #0]
 800b13e:	6825      	ldr	r5, [r4, #0]
 800b140:	f015 0506 	ands.w	r5, r5, #6
 800b144:	d106      	bne.n	800b154 <_printf_common+0x48>
 800b146:	f104 0a19 	add.w	sl, r4, #25
 800b14a:	68e3      	ldr	r3, [r4, #12]
 800b14c:	6832      	ldr	r2, [r6, #0]
 800b14e:	1a9b      	subs	r3, r3, r2
 800b150:	42ab      	cmp	r3, r5
 800b152:	dc26      	bgt.n	800b1a2 <_printf_common+0x96>
 800b154:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 800b158:	6822      	ldr	r2, [r4, #0]
 800b15a:	3b00      	subs	r3, #0
 800b15c:	bf18      	it	ne
 800b15e:	2301      	movne	r3, #1
 800b160:	0692      	lsls	r2, r2, #26
 800b162:	d42b      	bmi.n	800b1bc <_printf_common+0xb0>
 800b164:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 800b168:	4641      	mov	r1, r8
 800b16a:	4638      	mov	r0, r7
 800b16c:	47c8      	blx	r9
 800b16e:	3001      	adds	r0, #1
 800b170:	d01e      	beq.n	800b1b0 <_printf_common+0xa4>
 800b172:	6823      	ldr	r3, [r4, #0]
 800b174:	6922      	ldr	r2, [r4, #16]
 800b176:	f003 0306 	and.w	r3, r3, #6
 800b17a:	2b04      	cmp	r3, #4
 800b17c:	bf02      	ittt	eq
 800b17e:	68e5      	ldreq	r5, [r4, #12]
 800b180:	6833      	ldreq	r3, [r6, #0]
 800b182:	1aed      	subeq	r5, r5, r3
 800b184:	68a3      	ldr	r3, [r4, #8]
 800b186:	bf0c      	ite	eq
 800b188:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 800b18c:	2500      	movne	r5, #0
 800b18e:	4293      	cmp	r3, r2
 800b190:	bfc4      	itt	gt
 800b192:	1a9b      	subgt	r3, r3, r2
 800b194:	18ed      	addgt	r5, r5, r3
 800b196:	2600      	movs	r6, #0
 800b198:	341a      	adds	r4, #26
 800b19a:	42b5      	cmp	r5, r6
 800b19c:	d11a      	bne.n	800b1d4 <_printf_common+0xc8>
 800b19e:	2000      	movs	r0, #0
 800b1a0:	e008      	b.n	800b1b4 <_printf_common+0xa8>
 800b1a2:	2301      	movs	r3, #1
 800b1a4:	4652      	mov	r2, sl
 800b1a6:	4641      	mov	r1, r8
 800b1a8:	4638      	mov	r0, r7
 800b1aa:	47c8      	blx	r9
 800b1ac:	3001      	adds	r0, #1
 800b1ae:	d103      	bne.n	800b1b8 <_printf_common+0xac>
 800b1b0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b1b4:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b1b8:	3501      	adds	r5, #1
 800b1ba:	e7c6      	b.n	800b14a <_printf_common+0x3e>
 800b1bc:	18e1      	adds	r1, r4, r3
 800b1be:	1c5a      	adds	r2, r3, #1
 800b1c0:	2030      	movs	r0, #48	@ 0x30
 800b1c2:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 800b1c6:	4422      	add	r2, r4
 800b1c8:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 800b1cc:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 800b1d0:	3302      	adds	r3, #2
 800b1d2:	e7c7      	b.n	800b164 <_printf_common+0x58>
 800b1d4:	2301      	movs	r3, #1
 800b1d6:	4622      	mov	r2, r4
 800b1d8:	4641      	mov	r1, r8
 800b1da:	4638      	mov	r0, r7
 800b1dc:	47c8      	blx	r9
 800b1de:	3001      	adds	r0, #1
 800b1e0:	d0e6      	beq.n	800b1b0 <_printf_common+0xa4>
 800b1e2:	3601      	adds	r6, #1
 800b1e4:	e7d9      	b.n	800b19a <_printf_common+0x8e>
	...

0800b1e8 <_printf_i>:
 800b1e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 800b1ec:	7e0f      	ldrb	r7, [r1, #24]
 800b1ee:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 800b1f0:	2f78      	cmp	r7, #120	@ 0x78
 800b1f2:	4691      	mov	r9, r2
 800b1f4:	4680      	mov	r8, r0
 800b1f6:	460c      	mov	r4, r1
 800b1f8:	469a      	mov	sl, r3
 800b1fa:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 800b1fe:	d807      	bhi.n	800b210 <_printf_i+0x28>
 800b200:	2f62      	cmp	r7, #98	@ 0x62
 800b202:	d80a      	bhi.n	800b21a <_printf_i+0x32>
 800b204:	2f00      	cmp	r7, #0
 800b206:	f000 80d1 	beq.w	800b3ac <_printf_i+0x1c4>
 800b20a:	2f58      	cmp	r7, #88	@ 0x58
 800b20c:	f000 80b8 	beq.w	800b380 <_printf_i+0x198>
 800b210:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b214:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 800b218:	e03a      	b.n	800b290 <_printf_i+0xa8>
 800b21a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 800b21e:	2b15      	cmp	r3, #21
 800b220:	d8f6      	bhi.n	800b210 <_printf_i+0x28>
 800b222:	a101      	add	r1, pc, #4	@ (adr r1, 800b228 <_printf_i+0x40>)
 800b224:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 800b228:	0800b281 	.word	0x0800b281
 800b22c:	0800b295 	.word	0x0800b295
 800b230:	0800b211 	.word	0x0800b211
 800b234:	0800b211 	.word	0x0800b211
 800b238:	0800b211 	.word	0x0800b211
 800b23c:	0800b211 	.word	0x0800b211
 800b240:	0800b295 	.word	0x0800b295
 800b244:	0800b211 	.word	0x0800b211
 800b248:	0800b211 	.word	0x0800b211
 800b24c:	0800b211 	.word	0x0800b211
 800b250:	0800b211 	.word	0x0800b211
 800b254:	0800b393 	.word	0x0800b393
 800b258:	0800b2bf 	.word	0x0800b2bf
 800b25c:	0800b34d 	.word	0x0800b34d
 800b260:	0800b211 	.word	0x0800b211
 800b264:	0800b211 	.word	0x0800b211
 800b268:	0800b3b5 	.word	0x0800b3b5
 800b26c:	0800b211 	.word	0x0800b211
 800b270:	0800b2bf 	.word	0x0800b2bf
 800b274:	0800b211 	.word	0x0800b211
 800b278:	0800b211 	.word	0x0800b211
 800b27c:	0800b355 	.word	0x0800b355
 800b280:	6833      	ldr	r3, [r6, #0]
 800b282:	1d1a      	adds	r2, r3, #4
 800b284:	681b      	ldr	r3, [r3, #0]
 800b286:	6032      	str	r2, [r6, #0]
 800b288:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 800b28c:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 800b290:	2301      	movs	r3, #1
 800b292:	e09c      	b.n	800b3ce <_printf_i+0x1e6>
 800b294:	6833      	ldr	r3, [r6, #0]
 800b296:	6820      	ldr	r0, [r4, #0]
 800b298:	1d19      	adds	r1, r3, #4
 800b29a:	6031      	str	r1, [r6, #0]
 800b29c:	0606      	lsls	r6, r0, #24
 800b29e:	d501      	bpl.n	800b2a4 <_printf_i+0xbc>
 800b2a0:	681d      	ldr	r5, [r3, #0]
 800b2a2:	e003      	b.n	800b2ac <_printf_i+0xc4>
 800b2a4:	0645      	lsls	r5, r0, #25
 800b2a6:	d5fb      	bpl.n	800b2a0 <_printf_i+0xb8>
 800b2a8:	f9b3 5000 	ldrsh.w	r5, [r3]
 800b2ac:	2d00      	cmp	r5, #0
 800b2ae:	da03      	bge.n	800b2b8 <_printf_i+0xd0>
 800b2b0:	232d      	movs	r3, #45	@ 0x2d
 800b2b2:	426d      	negs	r5, r5
 800b2b4:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b2b8:	4858      	ldr	r0, [pc, #352]	@ (800b41c <_printf_i+0x234>)
 800b2ba:	230a      	movs	r3, #10
 800b2bc:	e011      	b.n	800b2e2 <_printf_i+0xfa>
 800b2be:	6821      	ldr	r1, [r4, #0]
 800b2c0:	6833      	ldr	r3, [r6, #0]
 800b2c2:	0608      	lsls	r0, r1, #24
 800b2c4:	f853 5b04 	ldr.w	r5, [r3], #4
 800b2c8:	d402      	bmi.n	800b2d0 <_printf_i+0xe8>
 800b2ca:	0649      	lsls	r1, r1, #25
 800b2cc:	bf48      	it	mi
 800b2ce:	b2ad      	uxthmi	r5, r5
 800b2d0:	2f6f      	cmp	r7, #111	@ 0x6f
 800b2d2:	4852      	ldr	r0, [pc, #328]	@ (800b41c <_printf_i+0x234>)
 800b2d4:	6033      	str	r3, [r6, #0]
 800b2d6:	bf14      	ite	ne
 800b2d8:	230a      	movne	r3, #10
 800b2da:	2308      	moveq	r3, #8
 800b2dc:	2100      	movs	r1, #0
 800b2de:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 800b2e2:	6866      	ldr	r6, [r4, #4]
 800b2e4:	60a6      	str	r6, [r4, #8]
 800b2e6:	2e00      	cmp	r6, #0
 800b2e8:	db05      	blt.n	800b2f6 <_printf_i+0x10e>
 800b2ea:	6821      	ldr	r1, [r4, #0]
 800b2ec:	432e      	orrs	r6, r5
 800b2ee:	f021 0104 	bic.w	r1, r1, #4
 800b2f2:	6021      	str	r1, [r4, #0]
 800b2f4:	d04b      	beq.n	800b38e <_printf_i+0x1a6>
 800b2f6:	4616      	mov	r6, r2
 800b2f8:	fbb5 f1f3 	udiv	r1, r5, r3
 800b2fc:	fb03 5711 	mls	r7, r3, r1, r5
 800b300:	5dc7      	ldrb	r7, [r0, r7]
 800b302:	f806 7d01 	strb.w	r7, [r6, #-1]!
 800b306:	462f      	mov	r7, r5
 800b308:	42bb      	cmp	r3, r7
 800b30a:	460d      	mov	r5, r1
 800b30c:	d9f4      	bls.n	800b2f8 <_printf_i+0x110>
 800b30e:	2b08      	cmp	r3, #8
 800b310:	d10b      	bne.n	800b32a <_printf_i+0x142>
 800b312:	6823      	ldr	r3, [r4, #0]
 800b314:	07df      	lsls	r7, r3, #31
 800b316:	d508      	bpl.n	800b32a <_printf_i+0x142>
 800b318:	6923      	ldr	r3, [r4, #16]
 800b31a:	6861      	ldr	r1, [r4, #4]
 800b31c:	4299      	cmp	r1, r3
 800b31e:	bfde      	ittt	le
 800b320:	2330      	movle	r3, #48	@ 0x30
 800b322:	f806 3c01 	strble.w	r3, [r6, #-1]
 800b326:	f106 36ff 	addle.w	r6, r6, #4294967295	@ 0xffffffff
 800b32a:	1b92      	subs	r2, r2, r6
 800b32c:	6122      	str	r2, [r4, #16]
 800b32e:	f8cd a000 	str.w	sl, [sp]
 800b332:	464b      	mov	r3, r9
 800b334:	aa03      	add	r2, sp, #12
 800b336:	4621      	mov	r1, r4
 800b338:	4640      	mov	r0, r8
 800b33a:	f7ff fee7 	bl	800b10c <_printf_common>
 800b33e:	3001      	adds	r0, #1
 800b340:	d14a      	bne.n	800b3d8 <_printf_i+0x1f0>
 800b342:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b346:	b004      	add	sp, #16
 800b348:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800b34c:	6823      	ldr	r3, [r4, #0]
 800b34e:	f043 0320 	orr.w	r3, r3, #32
 800b352:	6023      	str	r3, [r4, #0]
 800b354:	4832      	ldr	r0, [pc, #200]	@ (800b420 <_printf_i+0x238>)
 800b356:	2778      	movs	r7, #120	@ 0x78
 800b358:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 800b35c:	6823      	ldr	r3, [r4, #0]
 800b35e:	6831      	ldr	r1, [r6, #0]
 800b360:	061f      	lsls	r7, r3, #24
 800b362:	f851 5b04 	ldr.w	r5, [r1], #4
 800b366:	d402      	bmi.n	800b36e <_printf_i+0x186>
 800b368:	065f      	lsls	r7, r3, #25
 800b36a:	bf48      	it	mi
 800b36c:	b2ad      	uxthmi	r5, r5
 800b36e:	6031      	str	r1, [r6, #0]
 800b370:	07d9      	lsls	r1, r3, #31
 800b372:	bf44      	itt	mi
 800b374:	f043 0320 	orrmi.w	r3, r3, #32
 800b378:	6023      	strmi	r3, [r4, #0]
 800b37a:	b11d      	cbz	r5, 800b384 <_printf_i+0x19c>
 800b37c:	2310      	movs	r3, #16
 800b37e:	e7ad      	b.n	800b2dc <_printf_i+0xf4>
 800b380:	4826      	ldr	r0, [pc, #152]	@ (800b41c <_printf_i+0x234>)
 800b382:	e7e9      	b.n	800b358 <_printf_i+0x170>
 800b384:	6823      	ldr	r3, [r4, #0]
 800b386:	f023 0320 	bic.w	r3, r3, #32
 800b38a:	6023      	str	r3, [r4, #0]
 800b38c:	e7f6      	b.n	800b37c <_printf_i+0x194>
 800b38e:	4616      	mov	r6, r2
 800b390:	e7bd      	b.n	800b30e <_printf_i+0x126>
 800b392:	6833      	ldr	r3, [r6, #0]
 800b394:	6825      	ldr	r5, [r4, #0]
 800b396:	6961      	ldr	r1, [r4, #20]
 800b398:	1d18      	adds	r0, r3, #4
 800b39a:	6030      	str	r0, [r6, #0]
 800b39c:	062e      	lsls	r6, r5, #24
 800b39e:	681b      	ldr	r3, [r3, #0]
 800b3a0:	d501      	bpl.n	800b3a6 <_printf_i+0x1be>
 800b3a2:	6019      	str	r1, [r3, #0]
 800b3a4:	e002      	b.n	800b3ac <_printf_i+0x1c4>
 800b3a6:	0668      	lsls	r0, r5, #25
 800b3a8:	d5fb      	bpl.n	800b3a2 <_printf_i+0x1ba>
 800b3aa:	8019      	strh	r1, [r3, #0]
 800b3ac:	2300      	movs	r3, #0
 800b3ae:	6123      	str	r3, [r4, #16]
 800b3b0:	4616      	mov	r6, r2
 800b3b2:	e7bc      	b.n	800b32e <_printf_i+0x146>
 800b3b4:	6833      	ldr	r3, [r6, #0]
 800b3b6:	1d1a      	adds	r2, r3, #4
 800b3b8:	6032      	str	r2, [r6, #0]
 800b3ba:	681e      	ldr	r6, [r3, #0]
 800b3bc:	6862      	ldr	r2, [r4, #4]
 800b3be:	2100      	movs	r1, #0
 800b3c0:	4630      	mov	r0, r6
 800b3c2:	f7f4 ff2d 	bl	8000220 <memchr>
 800b3c6:	b108      	cbz	r0, 800b3cc <_printf_i+0x1e4>
 800b3c8:	1b80      	subs	r0, r0, r6
 800b3ca:	6060      	str	r0, [r4, #4]
 800b3cc:	6863      	ldr	r3, [r4, #4]
 800b3ce:	6123      	str	r3, [r4, #16]
 800b3d0:	2300      	movs	r3, #0
 800b3d2:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 800b3d6:	e7aa      	b.n	800b32e <_printf_i+0x146>
 800b3d8:	6923      	ldr	r3, [r4, #16]
 800b3da:	4632      	mov	r2, r6
 800b3dc:	4649      	mov	r1, r9
 800b3de:	4640      	mov	r0, r8
 800b3e0:	47d0      	blx	sl
 800b3e2:	3001      	adds	r0, #1
 800b3e4:	d0ad      	beq.n	800b342 <_printf_i+0x15a>
 800b3e6:	6823      	ldr	r3, [r4, #0]
 800b3e8:	079b      	lsls	r3, r3, #30
 800b3ea:	d413      	bmi.n	800b414 <_printf_i+0x22c>
 800b3ec:	68e0      	ldr	r0, [r4, #12]
 800b3ee:	9b03      	ldr	r3, [sp, #12]
 800b3f0:	4298      	cmp	r0, r3
 800b3f2:	bfb8      	it	lt
 800b3f4:	4618      	movlt	r0, r3
 800b3f6:	e7a6      	b.n	800b346 <_printf_i+0x15e>
 800b3f8:	2301      	movs	r3, #1
 800b3fa:	4632      	mov	r2, r6
 800b3fc:	4649      	mov	r1, r9
 800b3fe:	4640      	mov	r0, r8
 800b400:	47d0      	blx	sl
 800b402:	3001      	adds	r0, #1
 800b404:	d09d      	beq.n	800b342 <_printf_i+0x15a>
 800b406:	3501      	adds	r5, #1
 800b408:	68e3      	ldr	r3, [r4, #12]
 800b40a:	9903      	ldr	r1, [sp, #12]
 800b40c:	1a5b      	subs	r3, r3, r1
 800b40e:	42ab      	cmp	r3, r5
 800b410:	dcf2      	bgt.n	800b3f8 <_printf_i+0x210>
 800b412:	e7eb      	b.n	800b3ec <_printf_i+0x204>
 800b414:	2500      	movs	r5, #0
 800b416:	f104 0619 	add.w	r6, r4, #25
 800b41a:	e7f5      	b.n	800b408 <_printf_i+0x220>
 800b41c:	0801bee6 	.word	0x0801bee6
 800b420:	0801bef7 	.word	0x0801bef7

0800b424 <sniprintf>:
 800b424:	b40c      	push	{r2, r3}
 800b426:	b530      	push	{r4, r5, lr}
 800b428:	4b18      	ldr	r3, [pc, #96]	@ (800b48c <sniprintf+0x68>)
 800b42a:	1e0c      	subs	r4, r1, #0
 800b42c:	681d      	ldr	r5, [r3, #0]
 800b42e:	b09d      	sub	sp, #116	@ 0x74
 800b430:	da08      	bge.n	800b444 <sniprintf+0x20>
 800b432:	238b      	movs	r3, #139	@ 0x8b
 800b434:	602b      	str	r3, [r5, #0]
 800b436:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800b43a:	b01d      	add	sp, #116	@ 0x74
 800b43c:	e8bd 4030 	ldmia.w	sp!, {r4, r5, lr}
 800b440:	b002      	add	sp, #8
 800b442:	4770      	bx	lr
 800b444:	f44f 7302 	mov.w	r3, #520	@ 0x208
 800b448:	f8ad 3014 	strh.w	r3, [sp, #20]
 800b44c:	f04f 0300 	mov.w	r3, #0
 800b450:	931b      	str	r3, [sp, #108]	@ 0x6c
 800b452:	bf14      	ite	ne
 800b454:	f104 33ff 	addne.w	r3, r4, #4294967295	@ 0xffffffff
 800b458:	4623      	moveq	r3, r4
 800b45a:	9304      	str	r3, [sp, #16]
 800b45c:	9307      	str	r3, [sp, #28]
 800b45e:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800b462:	9002      	str	r0, [sp, #8]
 800b464:	9006      	str	r0, [sp, #24]
 800b466:	f8ad 3016 	strh.w	r3, [sp, #22]
 800b46a:	9a20      	ldr	r2, [sp, #128]	@ 0x80
 800b46c:	ab21      	add	r3, sp, #132	@ 0x84
 800b46e:	a902      	add	r1, sp, #8
 800b470:	4628      	mov	r0, r5
 800b472:	9301      	str	r3, [sp, #4]
 800b474:	f001 f828 	bl	800c4c8 <_svfiprintf_r>
 800b478:	1c43      	adds	r3, r0, #1
 800b47a:	bfbc      	itt	lt
 800b47c:	238b      	movlt	r3, #139	@ 0x8b
 800b47e:	602b      	strlt	r3, [r5, #0]
 800b480:	2c00      	cmp	r4, #0
 800b482:	d0da      	beq.n	800b43a <sniprintf+0x16>
 800b484:	9b02      	ldr	r3, [sp, #8]
 800b486:	2200      	movs	r2, #0
 800b488:	701a      	strb	r2, [r3, #0]
 800b48a:	e7d6      	b.n	800b43a <sniprintf+0x16>
 800b48c:	2000013c 	.word	0x2000013c

0800b490 <std>:
 800b490:	2300      	movs	r3, #0
 800b492:	b510      	push	{r4, lr}
 800b494:	4604      	mov	r4, r0
 800b496:	e9c0 3300 	strd	r3, r3, [r0]
 800b49a:	e9c0 3304 	strd	r3, r3, [r0, #16]
 800b49e:	6083      	str	r3, [r0, #8]
 800b4a0:	8181      	strh	r1, [r0, #12]
 800b4a2:	6643      	str	r3, [r0, #100]	@ 0x64
 800b4a4:	81c2      	strh	r2, [r0, #14]
 800b4a6:	6183      	str	r3, [r0, #24]
 800b4a8:	4619      	mov	r1, r3
 800b4aa:	2208      	movs	r2, #8
 800b4ac:	305c      	adds	r0, #92	@ 0x5c
 800b4ae:	f000 f90f 	bl	800b6d0 <memset>
 800b4b2:	4b0d      	ldr	r3, [pc, #52]	@ (800b4e8 <std+0x58>)
 800b4b4:	6263      	str	r3, [r4, #36]	@ 0x24
 800b4b6:	4b0d      	ldr	r3, [pc, #52]	@ (800b4ec <std+0x5c>)
 800b4b8:	62a3      	str	r3, [r4, #40]	@ 0x28
 800b4ba:	4b0d      	ldr	r3, [pc, #52]	@ (800b4f0 <std+0x60>)
 800b4bc:	62e3      	str	r3, [r4, #44]	@ 0x2c
 800b4be:	4b0d      	ldr	r3, [pc, #52]	@ (800b4f4 <std+0x64>)
 800b4c0:	6323      	str	r3, [r4, #48]	@ 0x30
 800b4c2:	4b0d      	ldr	r3, [pc, #52]	@ (800b4f8 <std+0x68>)
 800b4c4:	6224      	str	r4, [r4, #32]
 800b4c6:	429c      	cmp	r4, r3
 800b4c8:	d006      	beq.n	800b4d8 <std+0x48>
 800b4ca:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 800b4ce:	4294      	cmp	r4, r2
 800b4d0:	d002      	beq.n	800b4d8 <std+0x48>
 800b4d2:	33d0      	adds	r3, #208	@ 0xd0
 800b4d4:	429c      	cmp	r4, r3
 800b4d6:	d105      	bne.n	800b4e4 <std+0x54>
 800b4d8:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 800b4dc:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b4e0:	f000 b928 	b.w	800b734 <__retarget_lock_init_recursive>
 800b4e4:	bd10      	pop	{r4, pc}
 800b4e6:	bf00      	nop
 800b4e8:	0800d079 	.word	0x0800d079
 800b4ec:	0800d09b 	.word	0x0800d09b
 800b4f0:	0800d0d3 	.word	0x0800d0d3
 800b4f4:	0800d0f7 	.word	0x0800d0f7
 800b4f8:	200018dc 	.word	0x200018dc

0800b4fc <stdio_exit_handler>:
 800b4fc:	4a02      	ldr	r2, [pc, #8]	@ (800b508 <stdio_exit_handler+0xc>)
 800b4fe:	4903      	ldr	r1, [pc, #12]	@ (800b50c <stdio_exit_handler+0x10>)
 800b500:	4803      	ldr	r0, [pc, #12]	@ (800b510 <stdio_exit_handler+0x14>)
 800b502:	f000 b869 	b.w	800b5d8 <_fwalk_sglue>
 800b506:	bf00      	nop
 800b508:	20000130 	.word	0x20000130
 800b50c:	0800c91d 	.word	0x0800c91d
 800b510:	20000140 	.word	0x20000140

0800b514 <cleanup_stdio>:
 800b514:	6841      	ldr	r1, [r0, #4]
 800b516:	4b0c      	ldr	r3, [pc, #48]	@ (800b548 <cleanup_stdio+0x34>)
 800b518:	4299      	cmp	r1, r3
 800b51a:	b510      	push	{r4, lr}
 800b51c:	4604      	mov	r4, r0
 800b51e:	d001      	beq.n	800b524 <cleanup_stdio+0x10>
 800b520:	f001 f9fc 	bl	800c91c <_fflush_r>
 800b524:	68a1      	ldr	r1, [r4, #8]
 800b526:	4b09      	ldr	r3, [pc, #36]	@ (800b54c <cleanup_stdio+0x38>)
 800b528:	4299      	cmp	r1, r3
 800b52a:	d002      	beq.n	800b532 <cleanup_stdio+0x1e>
 800b52c:	4620      	mov	r0, r4
 800b52e:	f001 f9f5 	bl	800c91c <_fflush_r>
 800b532:	68e1      	ldr	r1, [r4, #12]
 800b534:	4b06      	ldr	r3, [pc, #24]	@ (800b550 <cleanup_stdio+0x3c>)
 800b536:	4299      	cmp	r1, r3
 800b538:	d004      	beq.n	800b544 <cleanup_stdio+0x30>
 800b53a:	4620      	mov	r0, r4
 800b53c:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b540:	f001 b9ec 	b.w	800c91c <_fflush_r>
 800b544:	bd10      	pop	{r4, pc}
 800b546:	bf00      	nop
 800b548:	200018dc 	.word	0x200018dc
 800b54c:	20001944 	.word	0x20001944
 800b550:	200019ac 	.word	0x200019ac

0800b554 <global_stdio_init.part.0>:
 800b554:	b510      	push	{r4, lr}
 800b556:	4b0b      	ldr	r3, [pc, #44]	@ (800b584 <global_stdio_init.part.0+0x30>)
 800b558:	4c0b      	ldr	r4, [pc, #44]	@ (800b588 <global_stdio_init.part.0+0x34>)
 800b55a:	4a0c      	ldr	r2, [pc, #48]	@ (800b58c <global_stdio_init.part.0+0x38>)
 800b55c:	601a      	str	r2, [r3, #0]
 800b55e:	4620      	mov	r0, r4
 800b560:	2200      	movs	r2, #0
 800b562:	2104      	movs	r1, #4
 800b564:	f7ff ff94 	bl	800b490 <std>
 800b568:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 800b56c:	2201      	movs	r2, #1
 800b56e:	2109      	movs	r1, #9
 800b570:	f7ff ff8e 	bl	800b490 <std>
 800b574:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 800b578:	2202      	movs	r2, #2
 800b57a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b57e:	2112      	movs	r1, #18
 800b580:	f7ff bf86 	b.w	800b490 <std>
 800b584:	20001a14 	.word	0x20001a14
 800b588:	200018dc 	.word	0x200018dc
 800b58c:	0800b4fd 	.word	0x0800b4fd

0800b590 <__sfp_lock_acquire>:
 800b590:	4801      	ldr	r0, [pc, #4]	@ (800b598 <__sfp_lock_acquire+0x8>)
 800b592:	f000 b8d0 	b.w	800b736 <__retarget_lock_acquire_recursive>
 800b596:	bf00      	nop
 800b598:	20001a19 	.word	0x20001a19

0800b59c <__sfp_lock_release>:
 800b59c:	4801      	ldr	r0, [pc, #4]	@ (800b5a4 <__sfp_lock_release+0x8>)
 800b59e:	f000 b8cb 	b.w	800b738 <__retarget_lock_release_recursive>
 800b5a2:	bf00      	nop
 800b5a4:	20001a19 	.word	0x20001a19

0800b5a8 <__sinit>:
 800b5a8:	b510      	push	{r4, lr}
 800b5aa:	4604      	mov	r4, r0
 800b5ac:	f7ff fff0 	bl	800b590 <__sfp_lock_acquire>
 800b5b0:	6a23      	ldr	r3, [r4, #32]
 800b5b2:	b11b      	cbz	r3, 800b5bc <__sinit+0x14>
 800b5b4:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 800b5b8:	f7ff bff0 	b.w	800b59c <__sfp_lock_release>
 800b5bc:	4b04      	ldr	r3, [pc, #16]	@ (800b5d0 <__sinit+0x28>)
 800b5be:	6223      	str	r3, [r4, #32]
 800b5c0:	4b04      	ldr	r3, [pc, #16]	@ (800b5d4 <__sinit+0x2c>)
 800b5c2:	681b      	ldr	r3, [r3, #0]
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d1f5      	bne.n	800b5b4 <__sinit+0xc>
 800b5c8:	f7ff ffc4 	bl	800b554 <global_stdio_init.part.0>
 800b5cc:	e7f2      	b.n	800b5b4 <__sinit+0xc>
 800b5ce:	bf00      	nop
 800b5d0:	0800b515 	.word	0x0800b515
 800b5d4:	20001a14 	.word	0x20001a14

0800b5d8 <_fwalk_sglue>:
 800b5d8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800b5dc:	4607      	mov	r7, r0
 800b5de:	4688      	mov	r8, r1
 800b5e0:	4614      	mov	r4, r2
 800b5e2:	2600      	movs	r6, #0
 800b5e4:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 800b5e8:	f1b9 0901 	subs.w	r9, r9, #1
 800b5ec:	d505      	bpl.n	800b5fa <_fwalk_sglue+0x22>
 800b5ee:	6824      	ldr	r4, [r4, #0]
 800b5f0:	2c00      	cmp	r4, #0
 800b5f2:	d1f7      	bne.n	800b5e4 <_fwalk_sglue+0xc>
 800b5f4:	4630      	mov	r0, r6
 800b5f6:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800b5fa:	89ab      	ldrh	r3, [r5, #12]
 800b5fc:	2b01      	cmp	r3, #1
 800b5fe:	d907      	bls.n	800b610 <_fwalk_sglue+0x38>
 800b600:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 800b604:	3301      	adds	r3, #1
 800b606:	d003      	beq.n	800b610 <_fwalk_sglue+0x38>
 800b608:	4629      	mov	r1, r5
 800b60a:	4638      	mov	r0, r7
 800b60c:	47c0      	blx	r8
 800b60e:	4306      	orrs	r6, r0
 800b610:	3568      	adds	r5, #104	@ 0x68
 800b612:	e7e9      	b.n	800b5e8 <_fwalk_sglue+0x10>

0800b614 <_puts_r>:
 800b614:	6a03      	ldr	r3, [r0, #32]
 800b616:	b570      	push	{r4, r5, r6, lr}
 800b618:	6884      	ldr	r4, [r0, #8]
 800b61a:	4605      	mov	r5, r0
 800b61c:	460e      	mov	r6, r1
 800b61e:	b90b      	cbnz	r3, 800b624 <_puts_r+0x10>
 800b620:	f7ff ffc2 	bl	800b5a8 <__sinit>
 800b624:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b626:	07db      	lsls	r3, r3, #31
 800b628:	d405      	bmi.n	800b636 <_puts_r+0x22>
 800b62a:	89a3      	ldrh	r3, [r4, #12]
 800b62c:	0598      	lsls	r0, r3, #22
 800b62e:	d402      	bmi.n	800b636 <_puts_r+0x22>
 800b630:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b632:	f000 f880 	bl	800b736 <__retarget_lock_acquire_recursive>
 800b636:	89a3      	ldrh	r3, [r4, #12]
 800b638:	0719      	lsls	r1, r3, #28
 800b63a:	d502      	bpl.n	800b642 <_puts_r+0x2e>
 800b63c:	6923      	ldr	r3, [r4, #16]
 800b63e:	2b00      	cmp	r3, #0
 800b640:	d135      	bne.n	800b6ae <_puts_r+0x9a>
 800b642:	4621      	mov	r1, r4
 800b644:	4628      	mov	r0, r5
 800b646:	f001 fdc7 	bl	800d1d8 <__swsetup_r>
 800b64a:	b380      	cbz	r0, 800b6ae <_puts_r+0x9a>
 800b64c:	f04f 35ff 	mov.w	r5, #4294967295	@ 0xffffffff
 800b650:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800b652:	07da      	lsls	r2, r3, #31
 800b654:	d405      	bmi.n	800b662 <_puts_r+0x4e>
 800b656:	89a3      	ldrh	r3, [r4, #12]
 800b658:	059b      	lsls	r3, r3, #22
 800b65a:	d402      	bmi.n	800b662 <_puts_r+0x4e>
 800b65c:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800b65e:	f000 f86b 	bl	800b738 <__retarget_lock_release_recursive>
 800b662:	4628      	mov	r0, r5
 800b664:	bd70      	pop	{r4, r5, r6, pc}
 800b666:	2b00      	cmp	r3, #0
 800b668:	da04      	bge.n	800b674 <_puts_r+0x60>
 800b66a:	69a2      	ldr	r2, [r4, #24]
 800b66c:	429a      	cmp	r2, r3
 800b66e:	dc17      	bgt.n	800b6a0 <_puts_r+0x8c>
 800b670:	290a      	cmp	r1, #10
 800b672:	d015      	beq.n	800b6a0 <_puts_r+0x8c>
 800b674:	6823      	ldr	r3, [r4, #0]
 800b676:	1c5a      	adds	r2, r3, #1
 800b678:	6022      	str	r2, [r4, #0]
 800b67a:	7019      	strb	r1, [r3, #0]
 800b67c:	68a3      	ldr	r3, [r4, #8]
 800b67e:	f816 1f01 	ldrb.w	r1, [r6, #1]!
 800b682:	3b01      	subs	r3, #1
 800b684:	60a3      	str	r3, [r4, #8]
 800b686:	2900      	cmp	r1, #0
 800b688:	d1ed      	bne.n	800b666 <_puts_r+0x52>
 800b68a:	2b00      	cmp	r3, #0
 800b68c:	da11      	bge.n	800b6b2 <_puts_r+0x9e>
 800b68e:	4622      	mov	r2, r4
 800b690:	210a      	movs	r1, #10
 800b692:	4628      	mov	r0, r5
 800b694:	f001 fd61 	bl	800d15a <__swbuf_r>
 800b698:	3001      	adds	r0, #1
 800b69a:	d0d7      	beq.n	800b64c <_puts_r+0x38>
 800b69c:	250a      	movs	r5, #10
 800b69e:	e7d7      	b.n	800b650 <_puts_r+0x3c>
 800b6a0:	4622      	mov	r2, r4
 800b6a2:	4628      	mov	r0, r5
 800b6a4:	f001 fd59 	bl	800d15a <__swbuf_r>
 800b6a8:	3001      	adds	r0, #1
 800b6aa:	d1e7      	bne.n	800b67c <_puts_r+0x68>
 800b6ac:	e7ce      	b.n	800b64c <_puts_r+0x38>
 800b6ae:	3e01      	subs	r6, #1
 800b6b0:	e7e4      	b.n	800b67c <_puts_r+0x68>
 800b6b2:	6823      	ldr	r3, [r4, #0]
 800b6b4:	1c5a      	adds	r2, r3, #1
 800b6b6:	6022      	str	r2, [r4, #0]
 800b6b8:	220a      	movs	r2, #10
 800b6ba:	701a      	strb	r2, [r3, #0]
 800b6bc:	e7ee      	b.n	800b69c <_puts_r+0x88>
	...

0800b6c0 <puts>:
 800b6c0:	4b02      	ldr	r3, [pc, #8]	@ (800b6cc <puts+0xc>)
 800b6c2:	4601      	mov	r1, r0
 800b6c4:	6818      	ldr	r0, [r3, #0]
 800b6c6:	f7ff bfa5 	b.w	800b614 <_puts_r>
 800b6ca:	bf00      	nop
 800b6cc:	2000013c 	.word	0x2000013c

0800b6d0 <memset>:
 800b6d0:	4402      	add	r2, r0
 800b6d2:	4603      	mov	r3, r0
 800b6d4:	4293      	cmp	r3, r2
 800b6d6:	d100      	bne.n	800b6da <memset+0xa>
 800b6d8:	4770      	bx	lr
 800b6da:	f803 1b01 	strb.w	r1, [r3], #1
 800b6de:	e7f9      	b.n	800b6d4 <memset+0x4>

0800b6e0 <__errno>:
 800b6e0:	4b01      	ldr	r3, [pc, #4]	@ (800b6e8 <__errno+0x8>)
 800b6e2:	6818      	ldr	r0, [r3, #0]
 800b6e4:	4770      	bx	lr
 800b6e6:	bf00      	nop
 800b6e8:	2000013c 	.word	0x2000013c

0800b6ec <__libc_init_array>:
 800b6ec:	b570      	push	{r4, r5, r6, lr}
 800b6ee:	4d0d      	ldr	r5, [pc, #52]	@ (800b724 <__libc_init_array+0x38>)
 800b6f0:	4c0d      	ldr	r4, [pc, #52]	@ (800b728 <__libc_init_array+0x3c>)
 800b6f2:	1b64      	subs	r4, r4, r5
 800b6f4:	10a4      	asrs	r4, r4, #2
 800b6f6:	2600      	movs	r6, #0
 800b6f8:	42a6      	cmp	r6, r4
 800b6fa:	d109      	bne.n	800b710 <__libc_init_array+0x24>
 800b6fc:	4d0b      	ldr	r5, [pc, #44]	@ (800b72c <__libc_init_array+0x40>)
 800b6fe:	4c0c      	ldr	r4, [pc, #48]	@ (800b730 <__libc_init_array+0x44>)
 800b700:	f002 f8f6 	bl	800d8f0 <_init>
 800b704:	1b64      	subs	r4, r4, r5
 800b706:	10a4      	asrs	r4, r4, #2
 800b708:	2600      	movs	r6, #0
 800b70a:	42a6      	cmp	r6, r4
 800b70c:	d105      	bne.n	800b71a <__libc_init_array+0x2e>
 800b70e:	bd70      	pop	{r4, r5, r6, pc}
 800b710:	f855 3b04 	ldr.w	r3, [r5], #4
 800b714:	4798      	blx	r3
 800b716:	3601      	adds	r6, #1
 800b718:	e7ee      	b.n	800b6f8 <__libc_init_array+0xc>
 800b71a:	f855 3b04 	ldr.w	r3, [r5], #4
 800b71e:	4798      	blx	r3
 800b720:	3601      	adds	r6, #1
 800b722:	e7f2      	b.n	800b70a <__libc_init_array+0x1e>
 800b724:	0801c254 	.word	0x0801c254
 800b728:	0801c254 	.word	0x0801c254
 800b72c:	0801c254 	.word	0x0801c254
 800b730:	0801c258 	.word	0x0801c258

0800b734 <__retarget_lock_init_recursive>:
 800b734:	4770      	bx	lr

0800b736 <__retarget_lock_acquire_recursive>:
 800b736:	4770      	bx	lr

0800b738 <__retarget_lock_release_recursive>:
 800b738:	4770      	bx	lr
	...

0800b73c <_localeconv_r>:
 800b73c:	4800      	ldr	r0, [pc, #0]	@ (800b740 <_localeconv_r+0x4>)
 800b73e:	4770      	bx	lr
 800b740:	2000027c 	.word	0x2000027c

0800b744 <memcpy>:
 800b744:	440a      	add	r2, r1
 800b746:	4291      	cmp	r1, r2
 800b748:	f100 33ff 	add.w	r3, r0, #4294967295	@ 0xffffffff
 800b74c:	d100      	bne.n	800b750 <memcpy+0xc>
 800b74e:	4770      	bx	lr
 800b750:	b510      	push	{r4, lr}
 800b752:	f811 4b01 	ldrb.w	r4, [r1], #1
 800b756:	f803 4f01 	strb.w	r4, [r3, #1]!
 800b75a:	4291      	cmp	r1, r2
 800b75c:	d1f9      	bne.n	800b752 <memcpy+0xe>
 800b75e:	bd10      	pop	{r4, pc}

0800b760 <quorem>:
 800b760:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b764:	6903      	ldr	r3, [r0, #16]
 800b766:	690c      	ldr	r4, [r1, #16]
 800b768:	42a3      	cmp	r3, r4
 800b76a:	4607      	mov	r7, r0
 800b76c:	db7e      	blt.n	800b86c <quorem+0x10c>
 800b76e:	3c01      	subs	r4, #1
 800b770:	f101 0814 	add.w	r8, r1, #20
 800b774:	00a3      	lsls	r3, r4, #2
 800b776:	f100 0514 	add.w	r5, r0, #20
 800b77a:	9300      	str	r3, [sp, #0]
 800b77c:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b780:	9301      	str	r3, [sp, #4]
 800b782:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 800b786:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b78a:	3301      	adds	r3, #1
 800b78c:	429a      	cmp	r2, r3
 800b78e:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 800b792:	fbb2 f6f3 	udiv	r6, r2, r3
 800b796:	d32e      	bcc.n	800b7f6 <quorem+0x96>
 800b798:	f04f 0a00 	mov.w	sl, #0
 800b79c:	46c4      	mov	ip, r8
 800b79e:	46ae      	mov	lr, r5
 800b7a0:	46d3      	mov	fp, sl
 800b7a2:	f85c 3b04 	ldr.w	r3, [ip], #4
 800b7a6:	b298      	uxth	r0, r3
 800b7a8:	fb06 a000 	mla	r0, r6, r0, sl
 800b7ac:	0c02      	lsrs	r2, r0, #16
 800b7ae:	0c1b      	lsrs	r3, r3, #16
 800b7b0:	fb06 2303 	mla	r3, r6, r3, r2
 800b7b4:	f8de 2000 	ldr.w	r2, [lr]
 800b7b8:	b280      	uxth	r0, r0
 800b7ba:	b292      	uxth	r2, r2
 800b7bc:	1a12      	subs	r2, r2, r0
 800b7be:	445a      	add	r2, fp
 800b7c0:	f8de 0000 	ldr.w	r0, [lr]
 800b7c4:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800b7c8:	b29b      	uxth	r3, r3
 800b7ca:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 800b7ce:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 800b7d2:	b292      	uxth	r2, r2
 800b7d4:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 800b7d8:	45e1      	cmp	r9, ip
 800b7da:	f84e 2b04 	str.w	r2, [lr], #4
 800b7de:	ea4f 4b23 	mov.w	fp, r3, asr #16
 800b7e2:	d2de      	bcs.n	800b7a2 <quorem+0x42>
 800b7e4:	9b00      	ldr	r3, [sp, #0]
 800b7e6:	58eb      	ldr	r3, [r5, r3]
 800b7e8:	b92b      	cbnz	r3, 800b7f6 <quorem+0x96>
 800b7ea:	9b01      	ldr	r3, [sp, #4]
 800b7ec:	3b04      	subs	r3, #4
 800b7ee:	429d      	cmp	r5, r3
 800b7f0:	461a      	mov	r2, r3
 800b7f2:	d32f      	bcc.n	800b854 <quorem+0xf4>
 800b7f4:	613c      	str	r4, [r7, #16]
 800b7f6:	4638      	mov	r0, r7
 800b7f8:	f001 fb36 	bl	800ce68 <__mcmp>
 800b7fc:	2800      	cmp	r0, #0
 800b7fe:	db25      	blt.n	800b84c <quorem+0xec>
 800b800:	4629      	mov	r1, r5
 800b802:	2000      	movs	r0, #0
 800b804:	f858 2b04 	ldr.w	r2, [r8], #4
 800b808:	f8d1 c000 	ldr.w	ip, [r1]
 800b80c:	fa1f fe82 	uxth.w	lr, r2
 800b810:	fa1f f38c 	uxth.w	r3, ip
 800b814:	eba3 030e 	sub.w	r3, r3, lr
 800b818:	4403      	add	r3, r0
 800b81a:	0c12      	lsrs	r2, r2, #16
 800b81c:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 800b820:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 800b824:	b29b      	uxth	r3, r3
 800b826:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800b82a:	45c1      	cmp	r9, r8
 800b82c:	f841 3b04 	str.w	r3, [r1], #4
 800b830:	ea4f 4022 	mov.w	r0, r2, asr #16
 800b834:	d2e6      	bcs.n	800b804 <quorem+0xa4>
 800b836:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 800b83a:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 800b83e:	b922      	cbnz	r2, 800b84a <quorem+0xea>
 800b840:	3b04      	subs	r3, #4
 800b842:	429d      	cmp	r5, r3
 800b844:	461a      	mov	r2, r3
 800b846:	d30b      	bcc.n	800b860 <quorem+0x100>
 800b848:	613c      	str	r4, [r7, #16]
 800b84a:	3601      	adds	r6, #1
 800b84c:	4630      	mov	r0, r6
 800b84e:	b003      	add	sp, #12
 800b850:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800b854:	6812      	ldr	r2, [r2, #0]
 800b856:	3b04      	subs	r3, #4
 800b858:	2a00      	cmp	r2, #0
 800b85a:	d1cb      	bne.n	800b7f4 <quorem+0x94>
 800b85c:	3c01      	subs	r4, #1
 800b85e:	e7c6      	b.n	800b7ee <quorem+0x8e>
 800b860:	6812      	ldr	r2, [r2, #0]
 800b862:	3b04      	subs	r3, #4
 800b864:	2a00      	cmp	r2, #0
 800b866:	d1ef      	bne.n	800b848 <quorem+0xe8>
 800b868:	3c01      	subs	r4, #1
 800b86a:	e7ea      	b.n	800b842 <quorem+0xe2>
 800b86c:	2000      	movs	r0, #0
 800b86e:	e7ee      	b.n	800b84e <quorem+0xee>

0800b870 <_dtoa_r>:
 800b870:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800b874:	69c7      	ldr	r7, [r0, #28]
 800b876:	b097      	sub	sp, #92	@ 0x5c
 800b878:	ed8d 0b04 	vstr	d0, [sp, #16]
 800b87c:	ec55 4b10 	vmov	r4, r5, d0
 800b880:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 800b882:	9107      	str	r1, [sp, #28]
 800b884:	4681      	mov	r9, r0
 800b886:	920c      	str	r2, [sp, #48]	@ 0x30
 800b888:	9311      	str	r3, [sp, #68]	@ 0x44
 800b88a:	b97f      	cbnz	r7, 800b8ac <_dtoa_r+0x3c>
 800b88c:	2010      	movs	r0, #16
 800b88e:	f000 ff17 	bl	800c6c0 <malloc>
 800b892:	4602      	mov	r2, r0
 800b894:	f8c9 001c 	str.w	r0, [r9, #28]
 800b898:	b920      	cbnz	r0, 800b8a4 <_dtoa_r+0x34>
 800b89a:	4ba9      	ldr	r3, [pc, #676]	@ (800bb40 <_dtoa_r+0x2d0>)
 800b89c:	21ef      	movs	r1, #239	@ 0xef
 800b89e:	48a9      	ldr	r0, [pc, #676]	@ (800bb44 <_dtoa_r+0x2d4>)
 800b8a0:	f001 fde4 	bl	800d46c <__assert_func>
 800b8a4:	e9c0 7701 	strd	r7, r7, [r0, #4]
 800b8a8:	6007      	str	r7, [r0, #0]
 800b8aa:	60c7      	str	r7, [r0, #12]
 800b8ac:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8b0:	6819      	ldr	r1, [r3, #0]
 800b8b2:	b159      	cbz	r1, 800b8cc <_dtoa_r+0x5c>
 800b8b4:	685a      	ldr	r2, [r3, #4]
 800b8b6:	604a      	str	r2, [r1, #4]
 800b8b8:	2301      	movs	r3, #1
 800b8ba:	4093      	lsls	r3, r2
 800b8bc:	608b      	str	r3, [r1, #8]
 800b8be:	4648      	mov	r0, r9
 800b8c0:	f001 f8a0 	bl	800ca04 <_Bfree>
 800b8c4:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800b8c8:	2200      	movs	r2, #0
 800b8ca:	601a      	str	r2, [r3, #0]
 800b8cc:	1e2b      	subs	r3, r5, #0
 800b8ce:	bfb9      	ittee	lt
 800b8d0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 800b8d4:	9305      	strlt	r3, [sp, #20]
 800b8d6:	2300      	movge	r3, #0
 800b8d8:	6033      	strge	r3, [r6, #0]
 800b8da:	9f05      	ldr	r7, [sp, #20]
 800b8dc:	4b9a      	ldr	r3, [pc, #616]	@ (800bb48 <_dtoa_r+0x2d8>)
 800b8de:	bfbc      	itt	lt
 800b8e0:	2201      	movlt	r2, #1
 800b8e2:	6032      	strlt	r2, [r6, #0]
 800b8e4:	43bb      	bics	r3, r7
 800b8e6:	d112      	bne.n	800b90e <_dtoa_r+0x9e>
 800b8e8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b8ea:	f242 730f 	movw	r3, #9999	@ 0x270f
 800b8ee:	6013      	str	r3, [r2, #0]
 800b8f0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 800b8f4:	4323      	orrs	r3, r4
 800b8f6:	f000 855a 	beq.w	800c3ae <_dtoa_r+0xb3e>
 800b8fa:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b8fc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 800bb5c <_dtoa_r+0x2ec>
 800b900:	2b00      	cmp	r3, #0
 800b902:	f000 855c 	beq.w	800c3be <_dtoa_r+0xb4e>
 800b906:	f10a 0303 	add.w	r3, sl, #3
 800b90a:	f000 bd56 	b.w	800c3ba <_dtoa_r+0xb4a>
 800b90e:	ed9d 7b04 	vldr	d7, [sp, #16]
 800b912:	2200      	movs	r2, #0
 800b914:	ec51 0b17 	vmov	r0, r1, d7
 800b918:	2300      	movs	r3, #0
 800b91a:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 800b91e:	f7f5 f8fb 	bl	8000b18 <__aeabi_dcmpeq>
 800b922:	4680      	mov	r8, r0
 800b924:	b158      	cbz	r0, 800b93e <_dtoa_r+0xce>
 800b926:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 800b928:	2301      	movs	r3, #1
 800b92a:	6013      	str	r3, [r2, #0]
 800b92c:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800b92e:	b113      	cbz	r3, 800b936 <_dtoa_r+0xc6>
 800b930:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800b932:	4b86      	ldr	r3, [pc, #536]	@ (800bb4c <_dtoa_r+0x2dc>)
 800b934:	6013      	str	r3, [r2, #0]
 800b936:	f8df a228 	ldr.w	sl, [pc, #552]	@ 800bb60 <_dtoa_r+0x2f0>
 800b93a:	f000 bd40 	b.w	800c3be <_dtoa_r+0xb4e>
 800b93e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 800b942:	aa14      	add	r2, sp, #80	@ 0x50
 800b944:	a915      	add	r1, sp, #84	@ 0x54
 800b946:	4648      	mov	r0, r9
 800b948:	f001 fb3e 	bl	800cfc8 <__d2b>
 800b94c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 800b950:	9002      	str	r0, [sp, #8]
 800b952:	2e00      	cmp	r6, #0
 800b954:	d078      	beq.n	800ba48 <_dtoa_r+0x1d8>
 800b956:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 800b958:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 800b95c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800b960:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b964:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 800b968:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 800b96c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 800b970:	4619      	mov	r1, r3
 800b972:	2200      	movs	r2, #0
 800b974:	4b76      	ldr	r3, [pc, #472]	@ (800bb50 <_dtoa_r+0x2e0>)
 800b976:	f7f4 fcaf 	bl	80002d8 <__aeabi_dsub>
 800b97a:	a36b      	add	r3, pc, #428	@ (adr r3, 800bb28 <_dtoa_r+0x2b8>)
 800b97c:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b980:	f7f4 fe62 	bl	8000648 <__aeabi_dmul>
 800b984:	a36a      	add	r3, pc, #424	@ (adr r3, 800bb30 <_dtoa_r+0x2c0>)
 800b986:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b98a:	f7f4 fca7 	bl	80002dc <__adddf3>
 800b98e:	4604      	mov	r4, r0
 800b990:	4630      	mov	r0, r6
 800b992:	460d      	mov	r5, r1
 800b994:	f7f4 fdee 	bl	8000574 <__aeabi_i2d>
 800b998:	a367      	add	r3, pc, #412	@ (adr r3, 800bb38 <_dtoa_r+0x2c8>)
 800b99a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b99e:	f7f4 fe53 	bl	8000648 <__aeabi_dmul>
 800b9a2:	4602      	mov	r2, r0
 800b9a4:	460b      	mov	r3, r1
 800b9a6:	4620      	mov	r0, r4
 800b9a8:	4629      	mov	r1, r5
 800b9aa:	f7f4 fc97 	bl	80002dc <__adddf3>
 800b9ae:	4604      	mov	r4, r0
 800b9b0:	460d      	mov	r5, r1
 800b9b2:	f7f5 f8f9 	bl	8000ba8 <__aeabi_d2iz>
 800b9b6:	2200      	movs	r2, #0
 800b9b8:	4607      	mov	r7, r0
 800b9ba:	2300      	movs	r3, #0
 800b9bc:	4620      	mov	r0, r4
 800b9be:	4629      	mov	r1, r5
 800b9c0:	f7f5 f8b4 	bl	8000b2c <__aeabi_dcmplt>
 800b9c4:	b140      	cbz	r0, 800b9d8 <_dtoa_r+0x168>
 800b9c6:	4638      	mov	r0, r7
 800b9c8:	f7f4 fdd4 	bl	8000574 <__aeabi_i2d>
 800b9cc:	4622      	mov	r2, r4
 800b9ce:	462b      	mov	r3, r5
 800b9d0:	f7f5 f8a2 	bl	8000b18 <__aeabi_dcmpeq>
 800b9d4:	b900      	cbnz	r0, 800b9d8 <_dtoa_r+0x168>
 800b9d6:	3f01      	subs	r7, #1
 800b9d8:	2f16      	cmp	r7, #22
 800b9da:	d852      	bhi.n	800ba82 <_dtoa_r+0x212>
 800b9dc:	4b5d      	ldr	r3, [pc, #372]	@ (800bb54 <_dtoa_r+0x2e4>)
 800b9de:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800b9e2:	e9d3 2300 	ldrd	r2, r3, [r3]
 800b9e6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800b9ea:	f7f5 f89f 	bl	8000b2c <__aeabi_dcmplt>
 800b9ee:	2800      	cmp	r0, #0
 800b9f0:	d049      	beq.n	800ba86 <_dtoa_r+0x216>
 800b9f2:	3f01      	subs	r7, #1
 800b9f4:	2300      	movs	r3, #0
 800b9f6:	9310      	str	r3, [sp, #64]	@ 0x40
 800b9f8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800b9fa:	1b9b      	subs	r3, r3, r6
 800b9fc:	1e5a      	subs	r2, r3, #1
 800b9fe:	bf45      	ittet	mi
 800ba00:	f1c3 0301 	rsbmi	r3, r3, #1
 800ba04:	9300      	strmi	r3, [sp, #0]
 800ba06:	2300      	movpl	r3, #0
 800ba08:	2300      	movmi	r3, #0
 800ba0a:	9206      	str	r2, [sp, #24]
 800ba0c:	bf54      	ite	pl
 800ba0e:	9300      	strpl	r3, [sp, #0]
 800ba10:	9306      	strmi	r3, [sp, #24]
 800ba12:	2f00      	cmp	r7, #0
 800ba14:	db39      	blt.n	800ba8a <_dtoa_r+0x21a>
 800ba16:	9b06      	ldr	r3, [sp, #24]
 800ba18:	970d      	str	r7, [sp, #52]	@ 0x34
 800ba1a:	443b      	add	r3, r7
 800ba1c:	9306      	str	r3, [sp, #24]
 800ba1e:	2300      	movs	r3, #0
 800ba20:	9308      	str	r3, [sp, #32]
 800ba22:	9b07      	ldr	r3, [sp, #28]
 800ba24:	2b09      	cmp	r3, #9
 800ba26:	d863      	bhi.n	800baf0 <_dtoa_r+0x280>
 800ba28:	2b05      	cmp	r3, #5
 800ba2a:	bfc4      	itt	gt
 800ba2c:	3b04      	subgt	r3, #4
 800ba2e:	9307      	strgt	r3, [sp, #28]
 800ba30:	9b07      	ldr	r3, [sp, #28]
 800ba32:	f1a3 0302 	sub.w	r3, r3, #2
 800ba36:	bfcc      	ite	gt
 800ba38:	2400      	movgt	r4, #0
 800ba3a:	2401      	movle	r4, #1
 800ba3c:	2b03      	cmp	r3, #3
 800ba3e:	d863      	bhi.n	800bb08 <_dtoa_r+0x298>
 800ba40:	e8df f003 	tbb	[pc, r3]
 800ba44:	2b375452 	.word	0x2b375452
 800ba48:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 800ba4c:	441e      	add	r6, r3
 800ba4e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 800ba52:	2b20      	cmp	r3, #32
 800ba54:	bfc1      	itttt	gt
 800ba56:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 800ba5a:	409f      	lslgt	r7, r3
 800ba5c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 800ba60:	fa24 f303 	lsrgt.w	r3, r4, r3
 800ba64:	bfd6      	itet	le
 800ba66:	f1c3 0320 	rsble	r3, r3, #32
 800ba6a:	ea47 0003 	orrgt.w	r0, r7, r3
 800ba6e:	fa04 f003 	lslle.w	r0, r4, r3
 800ba72:	f7f4 fd6f 	bl	8000554 <__aeabi_ui2d>
 800ba76:	2201      	movs	r2, #1
 800ba78:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 800ba7c:	3e01      	subs	r6, #1
 800ba7e:	9212      	str	r2, [sp, #72]	@ 0x48
 800ba80:	e776      	b.n	800b970 <_dtoa_r+0x100>
 800ba82:	2301      	movs	r3, #1
 800ba84:	e7b7      	b.n	800b9f6 <_dtoa_r+0x186>
 800ba86:	9010      	str	r0, [sp, #64]	@ 0x40
 800ba88:	e7b6      	b.n	800b9f8 <_dtoa_r+0x188>
 800ba8a:	9b00      	ldr	r3, [sp, #0]
 800ba8c:	1bdb      	subs	r3, r3, r7
 800ba8e:	9300      	str	r3, [sp, #0]
 800ba90:	427b      	negs	r3, r7
 800ba92:	9308      	str	r3, [sp, #32]
 800ba94:	2300      	movs	r3, #0
 800ba96:	930d      	str	r3, [sp, #52]	@ 0x34
 800ba98:	e7c3      	b.n	800ba22 <_dtoa_r+0x1b2>
 800ba9a:	2301      	movs	r3, #1
 800ba9c:	9309      	str	r3, [sp, #36]	@ 0x24
 800ba9e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800baa0:	eb07 0b03 	add.w	fp, r7, r3
 800baa4:	f10b 0301 	add.w	r3, fp, #1
 800baa8:	2b01      	cmp	r3, #1
 800baaa:	9303      	str	r3, [sp, #12]
 800baac:	bfb8      	it	lt
 800baae:	2301      	movlt	r3, #1
 800bab0:	e006      	b.n	800bac0 <_dtoa_r+0x250>
 800bab2:	2301      	movs	r3, #1
 800bab4:	9309      	str	r3, [sp, #36]	@ 0x24
 800bab6:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bab8:	2b00      	cmp	r3, #0
 800baba:	dd28      	ble.n	800bb0e <_dtoa_r+0x29e>
 800babc:	469b      	mov	fp, r3
 800babe:	9303      	str	r3, [sp, #12]
 800bac0:	f8d9 001c 	ldr.w	r0, [r9, #28]
 800bac4:	2100      	movs	r1, #0
 800bac6:	2204      	movs	r2, #4
 800bac8:	f102 0514 	add.w	r5, r2, #20
 800bacc:	429d      	cmp	r5, r3
 800bace:	d926      	bls.n	800bb1e <_dtoa_r+0x2ae>
 800bad0:	6041      	str	r1, [r0, #4]
 800bad2:	4648      	mov	r0, r9
 800bad4:	f000 ff56 	bl	800c984 <_Balloc>
 800bad8:	4682      	mov	sl, r0
 800bada:	2800      	cmp	r0, #0
 800badc:	d142      	bne.n	800bb64 <_dtoa_r+0x2f4>
 800bade:	4b1e      	ldr	r3, [pc, #120]	@ (800bb58 <_dtoa_r+0x2e8>)
 800bae0:	4602      	mov	r2, r0
 800bae2:	f240 11af 	movw	r1, #431	@ 0x1af
 800bae6:	e6da      	b.n	800b89e <_dtoa_r+0x2e>
 800bae8:	2300      	movs	r3, #0
 800baea:	e7e3      	b.n	800bab4 <_dtoa_r+0x244>
 800baec:	2300      	movs	r3, #0
 800baee:	e7d5      	b.n	800ba9c <_dtoa_r+0x22c>
 800baf0:	2401      	movs	r4, #1
 800baf2:	2300      	movs	r3, #0
 800baf4:	9307      	str	r3, [sp, #28]
 800baf6:	9409      	str	r4, [sp, #36]	@ 0x24
 800baf8:	f04f 3bff 	mov.w	fp, #4294967295	@ 0xffffffff
 800bafc:	2200      	movs	r2, #0
 800bafe:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb02:	2312      	movs	r3, #18
 800bb04:	920c      	str	r2, [sp, #48]	@ 0x30
 800bb06:	e7db      	b.n	800bac0 <_dtoa_r+0x250>
 800bb08:	2301      	movs	r3, #1
 800bb0a:	9309      	str	r3, [sp, #36]	@ 0x24
 800bb0c:	e7f4      	b.n	800baf8 <_dtoa_r+0x288>
 800bb0e:	f04f 0b01 	mov.w	fp, #1
 800bb12:	f8cd b00c 	str.w	fp, [sp, #12]
 800bb16:	465b      	mov	r3, fp
 800bb18:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 800bb1c:	e7d0      	b.n	800bac0 <_dtoa_r+0x250>
 800bb1e:	3101      	adds	r1, #1
 800bb20:	0052      	lsls	r2, r2, #1
 800bb22:	e7d1      	b.n	800bac8 <_dtoa_r+0x258>
 800bb24:	f3af 8000 	nop.w
 800bb28:	636f4361 	.word	0x636f4361
 800bb2c:	3fd287a7 	.word	0x3fd287a7
 800bb30:	8b60c8b3 	.word	0x8b60c8b3
 800bb34:	3fc68a28 	.word	0x3fc68a28
 800bb38:	509f79fb 	.word	0x509f79fb
 800bb3c:	3fd34413 	.word	0x3fd34413
 800bb40:	0801bf15 	.word	0x0801bf15
 800bb44:	0801bf2c 	.word	0x0801bf2c
 800bb48:	7ff00000 	.word	0x7ff00000
 800bb4c:	0801bee5 	.word	0x0801bee5
 800bb50:	3ff80000 	.word	0x3ff80000
 800bb54:	0801c080 	.word	0x0801c080
 800bb58:	0801bf84 	.word	0x0801bf84
 800bb5c:	0801bf11 	.word	0x0801bf11
 800bb60:	0801bee4 	.word	0x0801bee4
 800bb64:	f8d9 301c 	ldr.w	r3, [r9, #28]
 800bb68:	6018      	str	r0, [r3, #0]
 800bb6a:	9b03      	ldr	r3, [sp, #12]
 800bb6c:	2b0e      	cmp	r3, #14
 800bb6e:	f200 80a1 	bhi.w	800bcb4 <_dtoa_r+0x444>
 800bb72:	2c00      	cmp	r4, #0
 800bb74:	f000 809e 	beq.w	800bcb4 <_dtoa_r+0x444>
 800bb78:	2f00      	cmp	r7, #0
 800bb7a:	dd33      	ble.n	800bbe4 <_dtoa_r+0x374>
 800bb7c:	4b9c      	ldr	r3, [pc, #624]	@ (800bdf0 <_dtoa_r+0x580>)
 800bb7e:	f007 020f 	and.w	r2, r7, #15
 800bb82:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bb86:	ed93 7b00 	vldr	d7, [r3]
 800bb8a:	05f8      	lsls	r0, r7, #23
 800bb8c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 800bb90:	ea4f 1427 	mov.w	r4, r7, asr #4
 800bb94:	d516      	bpl.n	800bbc4 <_dtoa_r+0x354>
 800bb96:	4b97      	ldr	r3, [pc, #604]	@ (800bdf4 <_dtoa_r+0x584>)
 800bb98:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bb9c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 800bba0:	f7f4 fe7c 	bl	800089c <__aeabi_ddiv>
 800bba4:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bba8:	f004 040f 	and.w	r4, r4, #15
 800bbac:	2603      	movs	r6, #3
 800bbae:	4d91      	ldr	r5, [pc, #580]	@ (800bdf4 <_dtoa_r+0x584>)
 800bbb0:	b954      	cbnz	r4, 800bbc8 <_dtoa_r+0x358>
 800bbb2:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bbb6:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bbba:	f7f4 fe6f 	bl	800089c <__aeabi_ddiv>
 800bbbe:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bbc2:	e028      	b.n	800bc16 <_dtoa_r+0x3a6>
 800bbc4:	2602      	movs	r6, #2
 800bbc6:	e7f2      	b.n	800bbae <_dtoa_r+0x33e>
 800bbc8:	07e1      	lsls	r1, r4, #31
 800bbca:	d508      	bpl.n	800bbde <_dtoa_r+0x36e>
 800bbcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bbd0:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bbd4:	f7f4 fd38 	bl	8000648 <__aeabi_dmul>
 800bbd8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bbdc:	3601      	adds	r6, #1
 800bbde:	1064      	asrs	r4, r4, #1
 800bbe0:	3508      	adds	r5, #8
 800bbe2:	e7e5      	b.n	800bbb0 <_dtoa_r+0x340>
 800bbe4:	f000 80af 	beq.w	800bd46 <_dtoa_r+0x4d6>
 800bbe8:	427c      	negs	r4, r7
 800bbea:	4b81      	ldr	r3, [pc, #516]	@ (800bdf0 <_dtoa_r+0x580>)
 800bbec:	4d81      	ldr	r5, [pc, #516]	@ (800bdf4 <_dtoa_r+0x584>)
 800bbee:	f004 020f 	and.w	r2, r4, #15
 800bbf2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 800bbf6:	e9d3 2300 	ldrd	r2, r3, [r3]
 800bbfa:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 800bbfe:	f7f4 fd23 	bl	8000648 <__aeabi_dmul>
 800bc02:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc06:	1124      	asrs	r4, r4, #4
 800bc08:	2300      	movs	r3, #0
 800bc0a:	2602      	movs	r6, #2
 800bc0c:	2c00      	cmp	r4, #0
 800bc0e:	f040 808f 	bne.w	800bd30 <_dtoa_r+0x4c0>
 800bc12:	2b00      	cmp	r3, #0
 800bc14:	d1d3      	bne.n	800bbbe <_dtoa_r+0x34e>
 800bc16:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800bc18:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bc1c:	2b00      	cmp	r3, #0
 800bc1e:	f000 8094 	beq.w	800bd4a <_dtoa_r+0x4da>
 800bc22:	4b75      	ldr	r3, [pc, #468]	@ (800bdf8 <_dtoa_r+0x588>)
 800bc24:	2200      	movs	r2, #0
 800bc26:	4620      	mov	r0, r4
 800bc28:	4629      	mov	r1, r5
 800bc2a:	f7f4 ff7f 	bl	8000b2c <__aeabi_dcmplt>
 800bc2e:	2800      	cmp	r0, #0
 800bc30:	f000 808b 	beq.w	800bd4a <_dtoa_r+0x4da>
 800bc34:	9b03      	ldr	r3, [sp, #12]
 800bc36:	2b00      	cmp	r3, #0
 800bc38:	f000 8087 	beq.w	800bd4a <_dtoa_r+0x4da>
 800bc3c:	f1bb 0f00 	cmp.w	fp, #0
 800bc40:	dd34      	ble.n	800bcac <_dtoa_r+0x43c>
 800bc42:	4620      	mov	r0, r4
 800bc44:	4b6d      	ldr	r3, [pc, #436]	@ (800bdfc <_dtoa_r+0x58c>)
 800bc46:	2200      	movs	r2, #0
 800bc48:	4629      	mov	r1, r5
 800bc4a:	f7f4 fcfd 	bl	8000648 <__aeabi_dmul>
 800bc4e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bc52:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800bc56:	3601      	adds	r6, #1
 800bc58:	465c      	mov	r4, fp
 800bc5a:	4630      	mov	r0, r6
 800bc5c:	f7f4 fc8a 	bl	8000574 <__aeabi_i2d>
 800bc60:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bc64:	f7f4 fcf0 	bl	8000648 <__aeabi_dmul>
 800bc68:	4b65      	ldr	r3, [pc, #404]	@ (800be00 <_dtoa_r+0x590>)
 800bc6a:	2200      	movs	r2, #0
 800bc6c:	f7f4 fb36 	bl	80002dc <__adddf3>
 800bc70:	4605      	mov	r5, r0
 800bc72:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 800bc76:	2c00      	cmp	r4, #0
 800bc78:	d16a      	bne.n	800bd50 <_dtoa_r+0x4e0>
 800bc7a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bc7e:	4b61      	ldr	r3, [pc, #388]	@ (800be04 <_dtoa_r+0x594>)
 800bc80:	2200      	movs	r2, #0
 800bc82:	f7f4 fb29 	bl	80002d8 <__aeabi_dsub>
 800bc86:	4602      	mov	r2, r0
 800bc88:	460b      	mov	r3, r1
 800bc8a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bc8e:	462a      	mov	r2, r5
 800bc90:	4633      	mov	r3, r6
 800bc92:	f7f4 ff69 	bl	8000b68 <__aeabi_dcmpgt>
 800bc96:	2800      	cmp	r0, #0
 800bc98:	f040 8298 	bne.w	800c1cc <_dtoa_r+0x95c>
 800bc9c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bca0:	462a      	mov	r2, r5
 800bca2:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 800bca6:	f7f4 ff41 	bl	8000b2c <__aeabi_dcmplt>
 800bcaa:	bb38      	cbnz	r0, 800bcfc <_dtoa_r+0x48c>
 800bcac:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 800bcb0:	e9cd 3404 	strd	r3, r4, [sp, #16]
 800bcb4:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 800bcb6:	2b00      	cmp	r3, #0
 800bcb8:	f2c0 8157 	blt.w	800bf6a <_dtoa_r+0x6fa>
 800bcbc:	2f0e      	cmp	r7, #14
 800bcbe:	f300 8154 	bgt.w	800bf6a <_dtoa_r+0x6fa>
 800bcc2:	4b4b      	ldr	r3, [pc, #300]	@ (800bdf0 <_dtoa_r+0x580>)
 800bcc4:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 800bcc8:	ed93 7b00 	vldr	d7, [r3]
 800bccc:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bcce:	2b00      	cmp	r3, #0
 800bcd0:	ed8d 7b00 	vstr	d7, [sp]
 800bcd4:	f280 80e5 	bge.w	800bea2 <_dtoa_r+0x632>
 800bcd8:	9b03      	ldr	r3, [sp, #12]
 800bcda:	2b00      	cmp	r3, #0
 800bcdc:	f300 80e1 	bgt.w	800bea2 <_dtoa_r+0x632>
 800bce0:	d10c      	bne.n	800bcfc <_dtoa_r+0x48c>
 800bce2:	4b48      	ldr	r3, [pc, #288]	@ (800be04 <_dtoa_r+0x594>)
 800bce4:	2200      	movs	r2, #0
 800bce6:	ec51 0b17 	vmov	r0, r1, d7
 800bcea:	f7f4 fcad 	bl	8000648 <__aeabi_dmul>
 800bcee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bcf2:	f7f4 ff2f 	bl	8000b54 <__aeabi_dcmpge>
 800bcf6:	2800      	cmp	r0, #0
 800bcf8:	f000 8266 	beq.w	800c1c8 <_dtoa_r+0x958>
 800bcfc:	2400      	movs	r4, #0
 800bcfe:	4625      	mov	r5, r4
 800bd00:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 800bd02:	4656      	mov	r6, sl
 800bd04:	ea6f 0803 	mvn.w	r8, r3
 800bd08:	2700      	movs	r7, #0
 800bd0a:	4621      	mov	r1, r4
 800bd0c:	4648      	mov	r0, r9
 800bd0e:	f000 fe79 	bl	800ca04 <_Bfree>
 800bd12:	2d00      	cmp	r5, #0
 800bd14:	f000 80bd 	beq.w	800be92 <_dtoa_r+0x622>
 800bd18:	b12f      	cbz	r7, 800bd26 <_dtoa_r+0x4b6>
 800bd1a:	42af      	cmp	r7, r5
 800bd1c:	d003      	beq.n	800bd26 <_dtoa_r+0x4b6>
 800bd1e:	4639      	mov	r1, r7
 800bd20:	4648      	mov	r0, r9
 800bd22:	f000 fe6f 	bl	800ca04 <_Bfree>
 800bd26:	4629      	mov	r1, r5
 800bd28:	4648      	mov	r0, r9
 800bd2a:	f000 fe6b 	bl	800ca04 <_Bfree>
 800bd2e:	e0b0      	b.n	800be92 <_dtoa_r+0x622>
 800bd30:	07e2      	lsls	r2, r4, #31
 800bd32:	d505      	bpl.n	800bd40 <_dtoa_r+0x4d0>
 800bd34:	e9d5 2300 	ldrd	r2, r3, [r5]
 800bd38:	f7f4 fc86 	bl	8000648 <__aeabi_dmul>
 800bd3c:	3601      	adds	r6, #1
 800bd3e:	2301      	movs	r3, #1
 800bd40:	1064      	asrs	r4, r4, #1
 800bd42:	3508      	adds	r5, #8
 800bd44:	e762      	b.n	800bc0c <_dtoa_r+0x39c>
 800bd46:	2602      	movs	r6, #2
 800bd48:	e765      	b.n	800bc16 <_dtoa_r+0x3a6>
 800bd4a:	9c03      	ldr	r4, [sp, #12]
 800bd4c:	46b8      	mov	r8, r7
 800bd4e:	e784      	b.n	800bc5a <_dtoa_r+0x3ea>
 800bd50:	4b27      	ldr	r3, [pc, #156]	@ (800bdf0 <_dtoa_r+0x580>)
 800bd52:	9909      	ldr	r1, [sp, #36]	@ 0x24
 800bd54:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 800bd58:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 800bd5c:	4454      	add	r4, sl
 800bd5e:	2900      	cmp	r1, #0
 800bd60:	d054      	beq.n	800be0c <_dtoa_r+0x59c>
 800bd62:	4929      	ldr	r1, [pc, #164]	@ (800be08 <_dtoa_r+0x598>)
 800bd64:	2000      	movs	r0, #0
 800bd66:	f7f4 fd99 	bl	800089c <__aeabi_ddiv>
 800bd6a:	4633      	mov	r3, r6
 800bd6c:	462a      	mov	r2, r5
 800bd6e:	f7f4 fab3 	bl	80002d8 <__aeabi_dsub>
 800bd72:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bd76:	4656      	mov	r6, sl
 800bd78:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd7c:	f7f4 ff14 	bl	8000ba8 <__aeabi_d2iz>
 800bd80:	4605      	mov	r5, r0
 800bd82:	f7f4 fbf7 	bl	8000574 <__aeabi_i2d>
 800bd86:	4602      	mov	r2, r0
 800bd88:	460b      	mov	r3, r1
 800bd8a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bd8e:	f7f4 faa3 	bl	80002d8 <__aeabi_dsub>
 800bd92:	3530      	adds	r5, #48	@ 0x30
 800bd94:	4602      	mov	r2, r0
 800bd96:	460b      	mov	r3, r1
 800bd98:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800bd9c:	f806 5b01 	strb.w	r5, [r6], #1
 800bda0:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bda4:	f7f4 fec2 	bl	8000b2c <__aeabi_dcmplt>
 800bda8:	2800      	cmp	r0, #0
 800bdaa:	d172      	bne.n	800be92 <_dtoa_r+0x622>
 800bdac:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 800bdb0:	4911      	ldr	r1, [pc, #68]	@ (800bdf8 <_dtoa_r+0x588>)
 800bdb2:	2000      	movs	r0, #0
 800bdb4:	f7f4 fa90 	bl	80002d8 <__aeabi_dsub>
 800bdb8:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800bdbc:	f7f4 feb6 	bl	8000b2c <__aeabi_dcmplt>
 800bdc0:	2800      	cmp	r0, #0
 800bdc2:	f040 80b4 	bne.w	800bf2e <_dtoa_r+0x6be>
 800bdc6:	42a6      	cmp	r6, r4
 800bdc8:	f43f af70 	beq.w	800bcac <_dtoa_r+0x43c>
 800bdcc:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800bdd0:	4b0a      	ldr	r3, [pc, #40]	@ (800bdfc <_dtoa_r+0x58c>)
 800bdd2:	2200      	movs	r2, #0
 800bdd4:	f7f4 fc38 	bl	8000648 <__aeabi_dmul>
 800bdd8:	4b08      	ldr	r3, [pc, #32]	@ (800bdfc <_dtoa_r+0x58c>)
 800bdda:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800bdde:	2200      	movs	r2, #0
 800bde0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800bde4:	f7f4 fc30 	bl	8000648 <__aeabi_dmul>
 800bde8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bdec:	e7c4      	b.n	800bd78 <_dtoa_r+0x508>
 800bdee:	bf00      	nop
 800bdf0:	0801c080 	.word	0x0801c080
 800bdf4:	0801c058 	.word	0x0801c058
 800bdf8:	3ff00000 	.word	0x3ff00000
 800bdfc:	40240000 	.word	0x40240000
 800be00:	401c0000 	.word	0x401c0000
 800be04:	40140000 	.word	0x40140000
 800be08:	3fe00000 	.word	0x3fe00000
 800be0c:	4631      	mov	r1, r6
 800be0e:	4628      	mov	r0, r5
 800be10:	f7f4 fc1a 	bl	8000648 <__aeabi_dmul>
 800be14:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 800be18:	9413      	str	r4, [sp, #76]	@ 0x4c
 800be1a:	4656      	mov	r6, sl
 800be1c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be20:	f7f4 fec2 	bl	8000ba8 <__aeabi_d2iz>
 800be24:	4605      	mov	r5, r0
 800be26:	f7f4 fba5 	bl	8000574 <__aeabi_i2d>
 800be2a:	4602      	mov	r2, r0
 800be2c:	460b      	mov	r3, r1
 800be2e:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be32:	f7f4 fa51 	bl	80002d8 <__aeabi_dsub>
 800be36:	3530      	adds	r5, #48	@ 0x30
 800be38:	f806 5b01 	strb.w	r5, [r6], #1
 800be3c:	4602      	mov	r2, r0
 800be3e:	460b      	mov	r3, r1
 800be40:	42a6      	cmp	r6, r4
 800be42:	e9cd 2304 	strd	r2, r3, [sp, #16]
 800be46:	f04f 0200 	mov.w	r2, #0
 800be4a:	d124      	bne.n	800be96 <_dtoa_r+0x626>
 800be4c:	4baf      	ldr	r3, [pc, #700]	@ (800c10c <_dtoa_r+0x89c>)
 800be4e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 800be52:	f7f4 fa43 	bl	80002dc <__adddf3>
 800be56:	4602      	mov	r2, r0
 800be58:	460b      	mov	r3, r1
 800be5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be5e:	f7f4 fe83 	bl	8000b68 <__aeabi_dcmpgt>
 800be62:	2800      	cmp	r0, #0
 800be64:	d163      	bne.n	800bf2e <_dtoa_r+0x6be>
 800be66:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 800be6a:	49a8      	ldr	r1, [pc, #672]	@ (800c10c <_dtoa_r+0x89c>)
 800be6c:	2000      	movs	r0, #0
 800be6e:	f7f4 fa33 	bl	80002d8 <__aeabi_dsub>
 800be72:	4602      	mov	r2, r0
 800be74:	460b      	mov	r3, r1
 800be76:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 800be7a:	f7f4 fe57 	bl	8000b2c <__aeabi_dcmplt>
 800be7e:	2800      	cmp	r0, #0
 800be80:	f43f af14 	beq.w	800bcac <_dtoa_r+0x43c>
 800be84:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 800be86:	1e73      	subs	r3, r6, #1
 800be88:	9313      	str	r3, [sp, #76]	@ 0x4c
 800be8a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 800be8e:	2b30      	cmp	r3, #48	@ 0x30
 800be90:	d0f8      	beq.n	800be84 <_dtoa_r+0x614>
 800be92:	4647      	mov	r7, r8
 800be94:	e03b      	b.n	800bf0e <_dtoa_r+0x69e>
 800be96:	4b9e      	ldr	r3, [pc, #632]	@ (800c110 <_dtoa_r+0x8a0>)
 800be98:	f7f4 fbd6 	bl	8000648 <__aeabi_dmul>
 800be9c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 800bea0:	e7bc      	b.n	800be1c <_dtoa_r+0x5ac>
 800bea2:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 800bea6:	4656      	mov	r6, sl
 800bea8:	e9dd 2300 	ldrd	r2, r3, [sp]
 800beac:	4620      	mov	r0, r4
 800beae:	4629      	mov	r1, r5
 800beb0:	f7f4 fcf4 	bl	800089c <__aeabi_ddiv>
 800beb4:	f7f4 fe78 	bl	8000ba8 <__aeabi_d2iz>
 800beb8:	4680      	mov	r8, r0
 800beba:	f7f4 fb5b 	bl	8000574 <__aeabi_i2d>
 800bebe:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bec2:	f7f4 fbc1 	bl	8000648 <__aeabi_dmul>
 800bec6:	4602      	mov	r2, r0
 800bec8:	460b      	mov	r3, r1
 800beca:	4620      	mov	r0, r4
 800becc:	4629      	mov	r1, r5
 800bece:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 800bed2:	f7f4 fa01 	bl	80002d8 <__aeabi_dsub>
 800bed6:	f806 4b01 	strb.w	r4, [r6], #1
 800beda:	9d03      	ldr	r5, [sp, #12]
 800bedc:	eba6 040a 	sub.w	r4, r6, sl
 800bee0:	42a5      	cmp	r5, r4
 800bee2:	4602      	mov	r2, r0
 800bee4:	460b      	mov	r3, r1
 800bee6:	d133      	bne.n	800bf50 <_dtoa_r+0x6e0>
 800bee8:	f7f4 f9f8 	bl	80002dc <__adddf3>
 800beec:	e9dd 2300 	ldrd	r2, r3, [sp]
 800bef0:	4604      	mov	r4, r0
 800bef2:	460d      	mov	r5, r1
 800bef4:	f7f4 fe38 	bl	8000b68 <__aeabi_dcmpgt>
 800bef8:	b9c0      	cbnz	r0, 800bf2c <_dtoa_r+0x6bc>
 800befa:	e9dd 2300 	ldrd	r2, r3, [sp]
 800befe:	4620      	mov	r0, r4
 800bf00:	4629      	mov	r1, r5
 800bf02:	f7f4 fe09 	bl	8000b18 <__aeabi_dcmpeq>
 800bf06:	b110      	cbz	r0, 800bf0e <_dtoa_r+0x69e>
 800bf08:	f018 0f01 	tst.w	r8, #1
 800bf0c:	d10e      	bne.n	800bf2c <_dtoa_r+0x6bc>
 800bf0e:	9902      	ldr	r1, [sp, #8]
 800bf10:	4648      	mov	r0, r9
 800bf12:	f000 fd77 	bl	800ca04 <_Bfree>
 800bf16:	2300      	movs	r3, #0
 800bf18:	7033      	strb	r3, [r6, #0]
 800bf1a:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 800bf1c:	3701      	adds	r7, #1
 800bf1e:	601f      	str	r7, [r3, #0]
 800bf20:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800bf22:	2b00      	cmp	r3, #0
 800bf24:	f000 824b 	beq.w	800c3be <_dtoa_r+0xb4e>
 800bf28:	601e      	str	r6, [r3, #0]
 800bf2a:	e248      	b.n	800c3be <_dtoa_r+0xb4e>
 800bf2c:	46b8      	mov	r8, r7
 800bf2e:	4633      	mov	r3, r6
 800bf30:	461e      	mov	r6, r3
 800bf32:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800bf36:	2a39      	cmp	r2, #57	@ 0x39
 800bf38:	d106      	bne.n	800bf48 <_dtoa_r+0x6d8>
 800bf3a:	459a      	cmp	sl, r3
 800bf3c:	d1f8      	bne.n	800bf30 <_dtoa_r+0x6c0>
 800bf3e:	2230      	movs	r2, #48	@ 0x30
 800bf40:	f108 0801 	add.w	r8, r8, #1
 800bf44:	f88a 2000 	strb.w	r2, [sl]
 800bf48:	781a      	ldrb	r2, [r3, #0]
 800bf4a:	3201      	adds	r2, #1
 800bf4c:	701a      	strb	r2, [r3, #0]
 800bf4e:	e7a0      	b.n	800be92 <_dtoa_r+0x622>
 800bf50:	4b6f      	ldr	r3, [pc, #444]	@ (800c110 <_dtoa_r+0x8a0>)
 800bf52:	2200      	movs	r2, #0
 800bf54:	f7f4 fb78 	bl	8000648 <__aeabi_dmul>
 800bf58:	2200      	movs	r2, #0
 800bf5a:	2300      	movs	r3, #0
 800bf5c:	4604      	mov	r4, r0
 800bf5e:	460d      	mov	r5, r1
 800bf60:	f7f4 fdda 	bl	8000b18 <__aeabi_dcmpeq>
 800bf64:	2800      	cmp	r0, #0
 800bf66:	d09f      	beq.n	800bea8 <_dtoa_r+0x638>
 800bf68:	e7d1      	b.n	800bf0e <_dtoa_r+0x69e>
 800bf6a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800bf6c:	2a00      	cmp	r2, #0
 800bf6e:	f000 80ea 	beq.w	800c146 <_dtoa_r+0x8d6>
 800bf72:	9a07      	ldr	r2, [sp, #28]
 800bf74:	2a01      	cmp	r2, #1
 800bf76:	f300 80cd 	bgt.w	800c114 <_dtoa_r+0x8a4>
 800bf7a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 800bf7c:	2a00      	cmp	r2, #0
 800bf7e:	f000 80c1 	beq.w	800c104 <_dtoa_r+0x894>
 800bf82:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 800bf86:	9c08      	ldr	r4, [sp, #32]
 800bf88:	9e00      	ldr	r6, [sp, #0]
 800bf8a:	9a00      	ldr	r2, [sp, #0]
 800bf8c:	441a      	add	r2, r3
 800bf8e:	9200      	str	r2, [sp, #0]
 800bf90:	9a06      	ldr	r2, [sp, #24]
 800bf92:	2101      	movs	r1, #1
 800bf94:	441a      	add	r2, r3
 800bf96:	4648      	mov	r0, r9
 800bf98:	9206      	str	r2, [sp, #24]
 800bf9a:	f000 fde7 	bl	800cb6c <__i2b>
 800bf9e:	4605      	mov	r5, r0
 800bfa0:	b166      	cbz	r6, 800bfbc <_dtoa_r+0x74c>
 800bfa2:	9b06      	ldr	r3, [sp, #24]
 800bfa4:	2b00      	cmp	r3, #0
 800bfa6:	dd09      	ble.n	800bfbc <_dtoa_r+0x74c>
 800bfa8:	42b3      	cmp	r3, r6
 800bfaa:	9a00      	ldr	r2, [sp, #0]
 800bfac:	bfa8      	it	ge
 800bfae:	4633      	movge	r3, r6
 800bfb0:	1ad2      	subs	r2, r2, r3
 800bfb2:	9200      	str	r2, [sp, #0]
 800bfb4:	9a06      	ldr	r2, [sp, #24]
 800bfb6:	1af6      	subs	r6, r6, r3
 800bfb8:	1ad3      	subs	r3, r2, r3
 800bfba:	9306      	str	r3, [sp, #24]
 800bfbc:	9b08      	ldr	r3, [sp, #32]
 800bfbe:	b30b      	cbz	r3, 800c004 <_dtoa_r+0x794>
 800bfc0:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800bfc2:	2b00      	cmp	r3, #0
 800bfc4:	f000 80c6 	beq.w	800c154 <_dtoa_r+0x8e4>
 800bfc8:	2c00      	cmp	r4, #0
 800bfca:	f000 80c0 	beq.w	800c14e <_dtoa_r+0x8de>
 800bfce:	4629      	mov	r1, r5
 800bfd0:	4622      	mov	r2, r4
 800bfd2:	4648      	mov	r0, r9
 800bfd4:	f000 fe82 	bl	800ccdc <__pow5mult>
 800bfd8:	9a02      	ldr	r2, [sp, #8]
 800bfda:	4601      	mov	r1, r0
 800bfdc:	4605      	mov	r5, r0
 800bfde:	4648      	mov	r0, r9
 800bfe0:	f000 fdda 	bl	800cb98 <__multiply>
 800bfe4:	9902      	ldr	r1, [sp, #8]
 800bfe6:	4680      	mov	r8, r0
 800bfe8:	4648      	mov	r0, r9
 800bfea:	f000 fd0b 	bl	800ca04 <_Bfree>
 800bfee:	9b08      	ldr	r3, [sp, #32]
 800bff0:	1b1b      	subs	r3, r3, r4
 800bff2:	9308      	str	r3, [sp, #32]
 800bff4:	f000 80b1 	beq.w	800c15a <_dtoa_r+0x8ea>
 800bff8:	9a08      	ldr	r2, [sp, #32]
 800bffa:	4641      	mov	r1, r8
 800bffc:	4648      	mov	r0, r9
 800bffe:	f000 fe6d 	bl	800ccdc <__pow5mult>
 800c002:	9002      	str	r0, [sp, #8]
 800c004:	2101      	movs	r1, #1
 800c006:	4648      	mov	r0, r9
 800c008:	f000 fdb0 	bl	800cb6c <__i2b>
 800c00c:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c00e:	4604      	mov	r4, r0
 800c010:	2b00      	cmp	r3, #0
 800c012:	f000 81d8 	beq.w	800c3c6 <_dtoa_r+0xb56>
 800c016:	461a      	mov	r2, r3
 800c018:	4601      	mov	r1, r0
 800c01a:	4648      	mov	r0, r9
 800c01c:	f000 fe5e 	bl	800ccdc <__pow5mult>
 800c020:	9b07      	ldr	r3, [sp, #28]
 800c022:	2b01      	cmp	r3, #1
 800c024:	4604      	mov	r4, r0
 800c026:	f300 809f 	bgt.w	800c168 <_dtoa_r+0x8f8>
 800c02a:	9b04      	ldr	r3, [sp, #16]
 800c02c:	2b00      	cmp	r3, #0
 800c02e:	f040 8097 	bne.w	800c160 <_dtoa_r+0x8f0>
 800c032:	9b05      	ldr	r3, [sp, #20]
 800c034:	f3c3 0313 	ubfx	r3, r3, #0, #20
 800c038:	2b00      	cmp	r3, #0
 800c03a:	f040 8093 	bne.w	800c164 <_dtoa_r+0x8f4>
 800c03e:	9b05      	ldr	r3, [sp, #20]
 800c040:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 800c044:	0d1b      	lsrs	r3, r3, #20
 800c046:	051b      	lsls	r3, r3, #20
 800c048:	b133      	cbz	r3, 800c058 <_dtoa_r+0x7e8>
 800c04a:	9b00      	ldr	r3, [sp, #0]
 800c04c:	3301      	adds	r3, #1
 800c04e:	9300      	str	r3, [sp, #0]
 800c050:	9b06      	ldr	r3, [sp, #24]
 800c052:	3301      	adds	r3, #1
 800c054:	9306      	str	r3, [sp, #24]
 800c056:	2301      	movs	r3, #1
 800c058:	9308      	str	r3, [sp, #32]
 800c05a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c05c:	2b00      	cmp	r3, #0
 800c05e:	f000 81b8 	beq.w	800c3d2 <_dtoa_r+0xb62>
 800c062:	6923      	ldr	r3, [r4, #16]
 800c064:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 800c068:	6918      	ldr	r0, [r3, #16]
 800c06a:	f000 fd33 	bl	800cad4 <__hi0bits>
 800c06e:	f1c0 0020 	rsb	r0, r0, #32
 800c072:	9b06      	ldr	r3, [sp, #24]
 800c074:	4418      	add	r0, r3
 800c076:	f010 001f 	ands.w	r0, r0, #31
 800c07a:	f000 8082 	beq.w	800c182 <_dtoa_r+0x912>
 800c07e:	f1c0 0320 	rsb	r3, r0, #32
 800c082:	2b04      	cmp	r3, #4
 800c084:	dd73      	ble.n	800c16e <_dtoa_r+0x8fe>
 800c086:	9b00      	ldr	r3, [sp, #0]
 800c088:	f1c0 001c 	rsb	r0, r0, #28
 800c08c:	4403      	add	r3, r0
 800c08e:	9300      	str	r3, [sp, #0]
 800c090:	9b06      	ldr	r3, [sp, #24]
 800c092:	4403      	add	r3, r0
 800c094:	4406      	add	r6, r0
 800c096:	9306      	str	r3, [sp, #24]
 800c098:	9b00      	ldr	r3, [sp, #0]
 800c09a:	2b00      	cmp	r3, #0
 800c09c:	dd05      	ble.n	800c0aa <_dtoa_r+0x83a>
 800c09e:	9902      	ldr	r1, [sp, #8]
 800c0a0:	461a      	mov	r2, r3
 800c0a2:	4648      	mov	r0, r9
 800c0a4:	f000 fe74 	bl	800cd90 <__lshift>
 800c0a8:	9002      	str	r0, [sp, #8]
 800c0aa:	9b06      	ldr	r3, [sp, #24]
 800c0ac:	2b00      	cmp	r3, #0
 800c0ae:	dd05      	ble.n	800c0bc <_dtoa_r+0x84c>
 800c0b0:	4621      	mov	r1, r4
 800c0b2:	461a      	mov	r2, r3
 800c0b4:	4648      	mov	r0, r9
 800c0b6:	f000 fe6b 	bl	800cd90 <__lshift>
 800c0ba:	4604      	mov	r4, r0
 800c0bc:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 800c0be:	2b00      	cmp	r3, #0
 800c0c0:	d061      	beq.n	800c186 <_dtoa_r+0x916>
 800c0c2:	9802      	ldr	r0, [sp, #8]
 800c0c4:	4621      	mov	r1, r4
 800c0c6:	f000 fecf 	bl	800ce68 <__mcmp>
 800c0ca:	2800      	cmp	r0, #0
 800c0cc:	da5b      	bge.n	800c186 <_dtoa_r+0x916>
 800c0ce:	2300      	movs	r3, #0
 800c0d0:	9902      	ldr	r1, [sp, #8]
 800c0d2:	220a      	movs	r2, #10
 800c0d4:	4648      	mov	r0, r9
 800c0d6:	f000 fcb7 	bl	800ca48 <__multadd>
 800c0da:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c0dc:	9002      	str	r0, [sp, #8]
 800c0de:	f107 38ff 	add.w	r8, r7, #4294967295	@ 0xffffffff
 800c0e2:	2b00      	cmp	r3, #0
 800c0e4:	f000 8177 	beq.w	800c3d6 <_dtoa_r+0xb66>
 800c0e8:	4629      	mov	r1, r5
 800c0ea:	2300      	movs	r3, #0
 800c0ec:	220a      	movs	r2, #10
 800c0ee:	4648      	mov	r0, r9
 800c0f0:	f000 fcaa 	bl	800ca48 <__multadd>
 800c0f4:	f1bb 0f00 	cmp.w	fp, #0
 800c0f8:	4605      	mov	r5, r0
 800c0fa:	dc6f      	bgt.n	800c1dc <_dtoa_r+0x96c>
 800c0fc:	9b07      	ldr	r3, [sp, #28]
 800c0fe:	2b02      	cmp	r3, #2
 800c100:	dc49      	bgt.n	800c196 <_dtoa_r+0x926>
 800c102:	e06b      	b.n	800c1dc <_dtoa_r+0x96c>
 800c104:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 800c106:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 800c10a:	e73c      	b.n	800bf86 <_dtoa_r+0x716>
 800c10c:	3fe00000 	.word	0x3fe00000
 800c110:	40240000 	.word	0x40240000
 800c114:	9b03      	ldr	r3, [sp, #12]
 800c116:	1e5c      	subs	r4, r3, #1
 800c118:	9b08      	ldr	r3, [sp, #32]
 800c11a:	42a3      	cmp	r3, r4
 800c11c:	db09      	blt.n	800c132 <_dtoa_r+0x8c2>
 800c11e:	1b1c      	subs	r4, r3, r4
 800c120:	9b03      	ldr	r3, [sp, #12]
 800c122:	2b00      	cmp	r3, #0
 800c124:	f6bf af30 	bge.w	800bf88 <_dtoa_r+0x718>
 800c128:	9b00      	ldr	r3, [sp, #0]
 800c12a:	9a03      	ldr	r2, [sp, #12]
 800c12c:	1a9e      	subs	r6, r3, r2
 800c12e:	2300      	movs	r3, #0
 800c130:	e72b      	b.n	800bf8a <_dtoa_r+0x71a>
 800c132:	9b08      	ldr	r3, [sp, #32]
 800c134:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 800c136:	9408      	str	r4, [sp, #32]
 800c138:	1ae3      	subs	r3, r4, r3
 800c13a:	441a      	add	r2, r3
 800c13c:	9e00      	ldr	r6, [sp, #0]
 800c13e:	9b03      	ldr	r3, [sp, #12]
 800c140:	920d      	str	r2, [sp, #52]	@ 0x34
 800c142:	2400      	movs	r4, #0
 800c144:	e721      	b.n	800bf8a <_dtoa_r+0x71a>
 800c146:	9c08      	ldr	r4, [sp, #32]
 800c148:	9e00      	ldr	r6, [sp, #0]
 800c14a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 800c14c:	e728      	b.n	800bfa0 <_dtoa_r+0x730>
 800c14e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 800c152:	e751      	b.n	800bff8 <_dtoa_r+0x788>
 800c154:	9a08      	ldr	r2, [sp, #32]
 800c156:	9902      	ldr	r1, [sp, #8]
 800c158:	e750      	b.n	800bffc <_dtoa_r+0x78c>
 800c15a:	f8cd 8008 	str.w	r8, [sp, #8]
 800c15e:	e751      	b.n	800c004 <_dtoa_r+0x794>
 800c160:	2300      	movs	r3, #0
 800c162:	e779      	b.n	800c058 <_dtoa_r+0x7e8>
 800c164:	9b04      	ldr	r3, [sp, #16]
 800c166:	e777      	b.n	800c058 <_dtoa_r+0x7e8>
 800c168:	2300      	movs	r3, #0
 800c16a:	9308      	str	r3, [sp, #32]
 800c16c:	e779      	b.n	800c062 <_dtoa_r+0x7f2>
 800c16e:	d093      	beq.n	800c098 <_dtoa_r+0x828>
 800c170:	9a00      	ldr	r2, [sp, #0]
 800c172:	331c      	adds	r3, #28
 800c174:	441a      	add	r2, r3
 800c176:	9200      	str	r2, [sp, #0]
 800c178:	9a06      	ldr	r2, [sp, #24]
 800c17a:	441a      	add	r2, r3
 800c17c:	441e      	add	r6, r3
 800c17e:	9206      	str	r2, [sp, #24]
 800c180:	e78a      	b.n	800c098 <_dtoa_r+0x828>
 800c182:	4603      	mov	r3, r0
 800c184:	e7f4      	b.n	800c170 <_dtoa_r+0x900>
 800c186:	9b03      	ldr	r3, [sp, #12]
 800c188:	2b00      	cmp	r3, #0
 800c18a:	46b8      	mov	r8, r7
 800c18c:	dc20      	bgt.n	800c1d0 <_dtoa_r+0x960>
 800c18e:	469b      	mov	fp, r3
 800c190:	9b07      	ldr	r3, [sp, #28]
 800c192:	2b02      	cmp	r3, #2
 800c194:	dd1e      	ble.n	800c1d4 <_dtoa_r+0x964>
 800c196:	f1bb 0f00 	cmp.w	fp, #0
 800c19a:	f47f adb1 	bne.w	800bd00 <_dtoa_r+0x490>
 800c19e:	4621      	mov	r1, r4
 800c1a0:	465b      	mov	r3, fp
 800c1a2:	2205      	movs	r2, #5
 800c1a4:	4648      	mov	r0, r9
 800c1a6:	f000 fc4f 	bl	800ca48 <__multadd>
 800c1aa:	4601      	mov	r1, r0
 800c1ac:	4604      	mov	r4, r0
 800c1ae:	9802      	ldr	r0, [sp, #8]
 800c1b0:	f000 fe5a 	bl	800ce68 <__mcmp>
 800c1b4:	2800      	cmp	r0, #0
 800c1b6:	f77f ada3 	ble.w	800bd00 <_dtoa_r+0x490>
 800c1ba:	4656      	mov	r6, sl
 800c1bc:	2331      	movs	r3, #49	@ 0x31
 800c1be:	f806 3b01 	strb.w	r3, [r6], #1
 800c1c2:	f108 0801 	add.w	r8, r8, #1
 800c1c6:	e59f      	b.n	800bd08 <_dtoa_r+0x498>
 800c1c8:	9c03      	ldr	r4, [sp, #12]
 800c1ca:	46b8      	mov	r8, r7
 800c1cc:	4625      	mov	r5, r4
 800c1ce:	e7f4      	b.n	800c1ba <_dtoa_r+0x94a>
 800c1d0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 800c1d4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c1d6:	2b00      	cmp	r3, #0
 800c1d8:	f000 8101 	beq.w	800c3de <_dtoa_r+0xb6e>
 800c1dc:	2e00      	cmp	r6, #0
 800c1de:	dd05      	ble.n	800c1ec <_dtoa_r+0x97c>
 800c1e0:	4629      	mov	r1, r5
 800c1e2:	4632      	mov	r2, r6
 800c1e4:	4648      	mov	r0, r9
 800c1e6:	f000 fdd3 	bl	800cd90 <__lshift>
 800c1ea:	4605      	mov	r5, r0
 800c1ec:	9b08      	ldr	r3, [sp, #32]
 800c1ee:	2b00      	cmp	r3, #0
 800c1f0:	d05c      	beq.n	800c2ac <_dtoa_r+0xa3c>
 800c1f2:	6869      	ldr	r1, [r5, #4]
 800c1f4:	4648      	mov	r0, r9
 800c1f6:	f000 fbc5 	bl	800c984 <_Balloc>
 800c1fa:	4606      	mov	r6, r0
 800c1fc:	b928      	cbnz	r0, 800c20a <_dtoa_r+0x99a>
 800c1fe:	4b82      	ldr	r3, [pc, #520]	@ (800c408 <_dtoa_r+0xb98>)
 800c200:	4602      	mov	r2, r0
 800c202:	f240 21ef 	movw	r1, #751	@ 0x2ef
 800c206:	f7ff bb4a 	b.w	800b89e <_dtoa_r+0x2e>
 800c20a:	692a      	ldr	r2, [r5, #16]
 800c20c:	3202      	adds	r2, #2
 800c20e:	0092      	lsls	r2, r2, #2
 800c210:	f105 010c 	add.w	r1, r5, #12
 800c214:	300c      	adds	r0, #12
 800c216:	f7ff fa95 	bl	800b744 <memcpy>
 800c21a:	2201      	movs	r2, #1
 800c21c:	4631      	mov	r1, r6
 800c21e:	4648      	mov	r0, r9
 800c220:	f000 fdb6 	bl	800cd90 <__lshift>
 800c224:	f10a 0301 	add.w	r3, sl, #1
 800c228:	9300      	str	r3, [sp, #0]
 800c22a:	eb0a 030b 	add.w	r3, sl, fp
 800c22e:	9308      	str	r3, [sp, #32]
 800c230:	9b04      	ldr	r3, [sp, #16]
 800c232:	f003 0301 	and.w	r3, r3, #1
 800c236:	462f      	mov	r7, r5
 800c238:	9306      	str	r3, [sp, #24]
 800c23a:	4605      	mov	r5, r0
 800c23c:	9b00      	ldr	r3, [sp, #0]
 800c23e:	9802      	ldr	r0, [sp, #8]
 800c240:	4621      	mov	r1, r4
 800c242:	f103 3bff 	add.w	fp, r3, #4294967295	@ 0xffffffff
 800c246:	f7ff fa8b 	bl	800b760 <quorem>
 800c24a:	4603      	mov	r3, r0
 800c24c:	3330      	adds	r3, #48	@ 0x30
 800c24e:	9003      	str	r0, [sp, #12]
 800c250:	4639      	mov	r1, r7
 800c252:	9802      	ldr	r0, [sp, #8]
 800c254:	9309      	str	r3, [sp, #36]	@ 0x24
 800c256:	f000 fe07 	bl	800ce68 <__mcmp>
 800c25a:	462a      	mov	r2, r5
 800c25c:	9004      	str	r0, [sp, #16]
 800c25e:	4621      	mov	r1, r4
 800c260:	4648      	mov	r0, r9
 800c262:	f000 fe1d 	bl	800cea0 <__mdiff>
 800c266:	68c2      	ldr	r2, [r0, #12]
 800c268:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c26a:	4606      	mov	r6, r0
 800c26c:	bb02      	cbnz	r2, 800c2b0 <_dtoa_r+0xa40>
 800c26e:	4601      	mov	r1, r0
 800c270:	9802      	ldr	r0, [sp, #8]
 800c272:	f000 fdf9 	bl	800ce68 <__mcmp>
 800c276:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c278:	4602      	mov	r2, r0
 800c27a:	4631      	mov	r1, r6
 800c27c:	4648      	mov	r0, r9
 800c27e:	920c      	str	r2, [sp, #48]	@ 0x30
 800c280:	9309      	str	r3, [sp, #36]	@ 0x24
 800c282:	f000 fbbf 	bl	800ca04 <_Bfree>
 800c286:	9b07      	ldr	r3, [sp, #28]
 800c288:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 800c28a:	9e00      	ldr	r6, [sp, #0]
 800c28c:	ea42 0103 	orr.w	r1, r2, r3
 800c290:	9b06      	ldr	r3, [sp, #24]
 800c292:	4319      	orrs	r1, r3
 800c294:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c296:	d10d      	bne.n	800c2b4 <_dtoa_r+0xa44>
 800c298:	2b39      	cmp	r3, #57	@ 0x39
 800c29a:	d027      	beq.n	800c2ec <_dtoa_r+0xa7c>
 800c29c:	9a04      	ldr	r2, [sp, #16]
 800c29e:	2a00      	cmp	r2, #0
 800c2a0:	dd01      	ble.n	800c2a6 <_dtoa_r+0xa36>
 800c2a2:	9b03      	ldr	r3, [sp, #12]
 800c2a4:	3331      	adds	r3, #49	@ 0x31
 800c2a6:	f88b 3000 	strb.w	r3, [fp]
 800c2aa:	e52e      	b.n	800bd0a <_dtoa_r+0x49a>
 800c2ac:	4628      	mov	r0, r5
 800c2ae:	e7b9      	b.n	800c224 <_dtoa_r+0x9b4>
 800c2b0:	2201      	movs	r2, #1
 800c2b2:	e7e2      	b.n	800c27a <_dtoa_r+0xa0a>
 800c2b4:	9904      	ldr	r1, [sp, #16]
 800c2b6:	2900      	cmp	r1, #0
 800c2b8:	db04      	blt.n	800c2c4 <_dtoa_r+0xa54>
 800c2ba:	9807      	ldr	r0, [sp, #28]
 800c2bc:	4301      	orrs	r1, r0
 800c2be:	9806      	ldr	r0, [sp, #24]
 800c2c0:	4301      	orrs	r1, r0
 800c2c2:	d120      	bne.n	800c306 <_dtoa_r+0xa96>
 800c2c4:	2a00      	cmp	r2, #0
 800c2c6:	ddee      	ble.n	800c2a6 <_dtoa_r+0xa36>
 800c2c8:	9902      	ldr	r1, [sp, #8]
 800c2ca:	9300      	str	r3, [sp, #0]
 800c2cc:	2201      	movs	r2, #1
 800c2ce:	4648      	mov	r0, r9
 800c2d0:	f000 fd5e 	bl	800cd90 <__lshift>
 800c2d4:	4621      	mov	r1, r4
 800c2d6:	9002      	str	r0, [sp, #8]
 800c2d8:	f000 fdc6 	bl	800ce68 <__mcmp>
 800c2dc:	2800      	cmp	r0, #0
 800c2de:	9b00      	ldr	r3, [sp, #0]
 800c2e0:	dc02      	bgt.n	800c2e8 <_dtoa_r+0xa78>
 800c2e2:	d1e0      	bne.n	800c2a6 <_dtoa_r+0xa36>
 800c2e4:	07da      	lsls	r2, r3, #31
 800c2e6:	d5de      	bpl.n	800c2a6 <_dtoa_r+0xa36>
 800c2e8:	2b39      	cmp	r3, #57	@ 0x39
 800c2ea:	d1da      	bne.n	800c2a2 <_dtoa_r+0xa32>
 800c2ec:	2339      	movs	r3, #57	@ 0x39
 800c2ee:	f88b 3000 	strb.w	r3, [fp]
 800c2f2:	4633      	mov	r3, r6
 800c2f4:	461e      	mov	r6, r3
 800c2f6:	3b01      	subs	r3, #1
 800c2f8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 800c2fc:	2a39      	cmp	r2, #57	@ 0x39
 800c2fe:	d04e      	beq.n	800c39e <_dtoa_r+0xb2e>
 800c300:	3201      	adds	r2, #1
 800c302:	701a      	strb	r2, [r3, #0]
 800c304:	e501      	b.n	800bd0a <_dtoa_r+0x49a>
 800c306:	2a00      	cmp	r2, #0
 800c308:	dd03      	ble.n	800c312 <_dtoa_r+0xaa2>
 800c30a:	2b39      	cmp	r3, #57	@ 0x39
 800c30c:	d0ee      	beq.n	800c2ec <_dtoa_r+0xa7c>
 800c30e:	3301      	adds	r3, #1
 800c310:	e7c9      	b.n	800c2a6 <_dtoa_r+0xa36>
 800c312:	9a00      	ldr	r2, [sp, #0]
 800c314:	9908      	ldr	r1, [sp, #32]
 800c316:	f802 3c01 	strb.w	r3, [r2, #-1]
 800c31a:	428a      	cmp	r2, r1
 800c31c:	d028      	beq.n	800c370 <_dtoa_r+0xb00>
 800c31e:	9902      	ldr	r1, [sp, #8]
 800c320:	2300      	movs	r3, #0
 800c322:	220a      	movs	r2, #10
 800c324:	4648      	mov	r0, r9
 800c326:	f000 fb8f 	bl	800ca48 <__multadd>
 800c32a:	42af      	cmp	r7, r5
 800c32c:	9002      	str	r0, [sp, #8]
 800c32e:	f04f 0300 	mov.w	r3, #0
 800c332:	f04f 020a 	mov.w	r2, #10
 800c336:	4639      	mov	r1, r7
 800c338:	4648      	mov	r0, r9
 800c33a:	d107      	bne.n	800c34c <_dtoa_r+0xadc>
 800c33c:	f000 fb84 	bl	800ca48 <__multadd>
 800c340:	4607      	mov	r7, r0
 800c342:	4605      	mov	r5, r0
 800c344:	9b00      	ldr	r3, [sp, #0]
 800c346:	3301      	adds	r3, #1
 800c348:	9300      	str	r3, [sp, #0]
 800c34a:	e777      	b.n	800c23c <_dtoa_r+0x9cc>
 800c34c:	f000 fb7c 	bl	800ca48 <__multadd>
 800c350:	4629      	mov	r1, r5
 800c352:	4607      	mov	r7, r0
 800c354:	2300      	movs	r3, #0
 800c356:	220a      	movs	r2, #10
 800c358:	4648      	mov	r0, r9
 800c35a:	f000 fb75 	bl	800ca48 <__multadd>
 800c35e:	4605      	mov	r5, r0
 800c360:	e7f0      	b.n	800c344 <_dtoa_r+0xad4>
 800c362:	f1bb 0f00 	cmp.w	fp, #0
 800c366:	bfcc      	ite	gt
 800c368:	465e      	movgt	r6, fp
 800c36a:	2601      	movle	r6, #1
 800c36c:	4456      	add	r6, sl
 800c36e:	2700      	movs	r7, #0
 800c370:	9902      	ldr	r1, [sp, #8]
 800c372:	9300      	str	r3, [sp, #0]
 800c374:	2201      	movs	r2, #1
 800c376:	4648      	mov	r0, r9
 800c378:	f000 fd0a 	bl	800cd90 <__lshift>
 800c37c:	4621      	mov	r1, r4
 800c37e:	9002      	str	r0, [sp, #8]
 800c380:	f000 fd72 	bl	800ce68 <__mcmp>
 800c384:	2800      	cmp	r0, #0
 800c386:	dcb4      	bgt.n	800c2f2 <_dtoa_r+0xa82>
 800c388:	d102      	bne.n	800c390 <_dtoa_r+0xb20>
 800c38a:	9b00      	ldr	r3, [sp, #0]
 800c38c:	07db      	lsls	r3, r3, #31
 800c38e:	d4b0      	bmi.n	800c2f2 <_dtoa_r+0xa82>
 800c390:	4633      	mov	r3, r6
 800c392:	461e      	mov	r6, r3
 800c394:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 800c398:	2a30      	cmp	r2, #48	@ 0x30
 800c39a:	d0fa      	beq.n	800c392 <_dtoa_r+0xb22>
 800c39c:	e4b5      	b.n	800bd0a <_dtoa_r+0x49a>
 800c39e:	459a      	cmp	sl, r3
 800c3a0:	d1a8      	bne.n	800c2f4 <_dtoa_r+0xa84>
 800c3a2:	2331      	movs	r3, #49	@ 0x31
 800c3a4:	f108 0801 	add.w	r8, r8, #1
 800c3a8:	f88a 3000 	strb.w	r3, [sl]
 800c3ac:	e4ad      	b.n	800bd0a <_dtoa_r+0x49a>
 800c3ae:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 800c3b0:	f8df a058 	ldr.w	sl, [pc, #88]	@ 800c40c <_dtoa_r+0xb9c>
 800c3b4:	b11b      	cbz	r3, 800c3be <_dtoa_r+0xb4e>
 800c3b6:	f10a 0308 	add.w	r3, sl, #8
 800c3ba:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 800c3bc:	6013      	str	r3, [r2, #0]
 800c3be:	4650      	mov	r0, sl
 800c3c0:	b017      	add	sp, #92	@ 0x5c
 800c3c2:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c3c6:	9b07      	ldr	r3, [sp, #28]
 800c3c8:	2b01      	cmp	r3, #1
 800c3ca:	f77f ae2e 	ble.w	800c02a <_dtoa_r+0x7ba>
 800c3ce:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 800c3d0:	9308      	str	r3, [sp, #32]
 800c3d2:	2001      	movs	r0, #1
 800c3d4:	e64d      	b.n	800c072 <_dtoa_r+0x802>
 800c3d6:	f1bb 0f00 	cmp.w	fp, #0
 800c3da:	f77f aed9 	ble.w	800c190 <_dtoa_r+0x920>
 800c3de:	4656      	mov	r6, sl
 800c3e0:	9802      	ldr	r0, [sp, #8]
 800c3e2:	4621      	mov	r1, r4
 800c3e4:	f7ff f9bc 	bl	800b760 <quorem>
 800c3e8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 800c3ec:	f806 3b01 	strb.w	r3, [r6], #1
 800c3f0:	eba6 020a 	sub.w	r2, r6, sl
 800c3f4:	4593      	cmp	fp, r2
 800c3f6:	ddb4      	ble.n	800c362 <_dtoa_r+0xaf2>
 800c3f8:	9902      	ldr	r1, [sp, #8]
 800c3fa:	2300      	movs	r3, #0
 800c3fc:	220a      	movs	r2, #10
 800c3fe:	4648      	mov	r0, r9
 800c400:	f000 fb22 	bl	800ca48 <__multadd>
 800c404:	9002      	str	r0, [sp, #8]
 800c406:	e7eb      	b.n	800c3e0 <_dtoa_r+0xb70>
 800c408:	0801bf84 	.word	0x0801bf84
 800c40c:	0801bf08 	.word	0x0801bf08

0800c410 <__ssputs_r>:
 800c410:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800c414:	688e      	ldr	r6, [r1, #8]
 800c416:	461f      	mov	r7, r3
 800c418:	42be      	cmp	r6, r7
 800c41a:	680b      	ldr	r3, [r1, #0]
 800c41c:	4682      	mov	sl, r0
 800c41e:	460c      	mov	r4, r1
 800c420:	4690      	mov	r8, r2
 800c422:	d82d      	bhi.n	800c480 <__ssputs_r+0x70>
 800c424:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c428:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 800c42c:	d026      	beq.n	800c47c <__ssputs_r+0x6c>
 800c42e:	6965      	ldr	r5, [r4, #20]
 800c430:	6909      	ldr	r1, [r1, #16]
 800c432:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 800c436:	eba3 0901 	sub.w	r9, r3, r1
 800c43a:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 800c43e:	1c7b      	adds	r3, r7, #1
 800c440:	444b      	add	r3, r9
 800c442:	106d      	asrs	r5, r5, #1
 800c444:	429d      	cmp	r5, r3
 800c446:	bf38      	it	cc
 800c448:	461d      	movcc	r5, r3
 800c44a:	0553      	lsls	r3, r2, #21
 800c44c:	d527      	bpl.n	800c49e <__ssputs_r+0x8e>
 800c44e:	4629      	mov	r1, r5
 800c450:	f000 f960 	bl	800c714 <_malloc_r>
 800c454:	4606      	mov	r6, r0
 800c456:	b360      	cbz	r0, 800c4b2 <__ssputs_r+0xa2>
 800c458:	6921      	ldr	r1, [r4, #16]
 800c45a:	464a      	mov	r2, r9
 800c45c:	f7ff f972 	bl	800b744 <memcpy>
 800c460:	89a3      	ldrh	r3, [r4, #12]
 800c462:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 800c466:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800c46a:	81a3      	strh	r3, [r4, #12]
 800c46c:	6126      	str	r6, [r4, #16]
 800c46e:	6165      	str	r5, [r4, #20]
 800c470:	444e      	add	r6, r9
 800c472:	eba5 0509 	sub.w	r5, r5, r9
 800c476:	6026      	str	r6, [r4, #0]
 800c478:	60a5      	str	r5, [r4, #8]
 800c47a:	463e      	mov	r6, r7
 800c47c:	42be      	cmp	r6, r7
 800c47e:	d900      	bls.n	800c482 <__ssputs_r+0x72>
 800c480:	463e      	mov	r6, r7
 800c482:	6820      	ldr	r0, [r4, #0]
 800c484:	4632      	mov	r2, r6
 800c486:	4641      	mov	r1, r8
 800c488:	f000 ff5e 	bl	800d348 <memmove>
 800c48c:	68a3      	ldr	r3, [r4, #8]
 800c48e:	1b9b      	subs	r3, r3, r6
 800c490:	60a3      	str	r3, [r4, #8]
 800c492:	6823      	ldr	r3, [r4, #0]
 800c494:	4433      	add	r3, r6
 800c496:	6023      	str	r3, [r4, #0]
 800c498:	2000      	movs	r0, #0
 800c49a:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800c49e:	462a      	mov	r2, r5
 800c4a0:	f000 fe2d 	bl	800d0fe <_realloc_r>
 800c4a4:	4606      	mov	r6, r0
 800c4a6:	2800      	cmp	r0, #0
 800c4a8:	d1e0      	bne.n	800c46c <__ssputs_r+0x5c>
 800c4aa:	6921      	ldr	r1, [r4, #16]
 800c4ac:	4650      	mov	r0, sl
 800c4ae:	f001 f80f 	bl	800d4d0 <_free_r>
 800c4b2:	230c      	movs	r3, #12
 800c4b4:	f8ca 3000 	str.w	r3, [sl]
 800c4b8:	89a3      	ldrh	r3, [r4, #12]
 800c4ba:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c4be:	81a3      	strh	r3, [r4, #12]
 800c4c0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c4c4:	e7e9      	b.n	800c49a <__ssputs_r+0x8a>
	...

0800c4c8 <_svfiprintf_r>:
 800c4c8:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800c4cc:	4698      	mov	r8, r3
 800c4ce:	898b      	ldrh	r3, [r1, #12]
 800c4d0:	061b      	lsls	r3, r3, #24
 800c4d2:	b09d      	sub	sp, #116	@ 0x74
 800c4d4:	4607      	mov	r7, r0
 800c4d6:	460d      	mov	r5, r1
 800c4d8:	4614      	mov	r4, r2
 800c4da:	d510      	bpl.n	800c4fe <_svfiprintf_r+0x36>
 800c4dc:	690b      	ldr	r3, [r1, #16]
 800c4de:	b973      	cbnz	r3, 800c4fe <_svfiprintf_r+0x36>
 800c4e0:	2140      	movs	r1, #64	@ 0x40
 800c4e2:	f000 f917 	bl	800c714 <_malloc_r>
 800c4e6:	6028      	str	r0, [r5, #0]
 800c4e8:	6128      	str	r0, [r5, #16]
 800c4ea:	b930      	cbnz	r0, 800c4fa <_svfiprintf_r+0x32>
 800c4ec:	230c      	movs	r3, #12
 800c4ee:	603b      	str	r3, [r7, #0]
 800c4f0:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c4f4:	b01d      	add	sp, #116	@ 0x74
 800c4f6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800c4fa:	2340      	movs	r3, #64	@ 0x40
 800c4fc:	616b      	str	r3, [r5, #20]
 800c4fe:	2300      	movs	r3, #0
 800c500:	9309      	str	r3, [sp, #36]	@ 0x24
 800c502:	2320      	movs	r3, #32
 800c504:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800c508:	f8cd 800c 	str.w	r8, [sp, #12]
 800c50c:	2330      	movs	r3, #48	@ 0x30
 800c50e:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 800c6ac <_svfiprintf_r+0x1e4>
 800c512:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800c516:	f04f 0901 	mov.w	r9, #1
 800c51a:	4623      	mov	r3, r4
 800c51c:	469a      	mov	sl, r3
 800c51e:	f813 2b01 	ldrb.w	r2, [r3], #1
 800c522:	b10a      	cbz	r2, 800c528 <_svfiprintf_r+0x60>
 800c524:	2a25      	cmp	r2, #37	@ 0x25
 800c526:	d1f9      	bne.n	800c51c <_svfiprintf_r+0x54>
 800c528:	ebba 0b04 	subs.w	fp, sl, r4
 800c52c:	d00b      	beq.n	800c546 <_svfiprintf_r+0x7e>
 800c52e:	465b      	mov	r3, fp
 800c530:	4622      	mov	r2, r4
 800c532:	4629      	mov	r1, r5
 800c534:	4638      	mov	r0, r7
 800c536:	f7ff ff6b 	bl	800c410 <__ssputs_r>
 800c53a:	3001      	adds	r0, #1
 800c53c:	f000 80a7 	beq.w	800c68e <_svfiprintf_r+0x1c6>
 800c540:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800c542:	445a      	add	r2, fp
 800c544:	9209      	str	r2, [sp, #36]	@ 0x24
 800c546:	f89a 3000 	ldrb.w	r3, [sl]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	f000 809f 	beq.w	800c68e <_svfiprintf_r+0x1c6>
 800c550:	2300      	movs	r3, #0
 800c552:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800c556:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800c55a:	f10a 0a01 	add.w	sl, sl, #1
 800c55e:	9304      	str	r3, [sp, #16]
 800c560:	9307      	str	r3, [sp, #28]
 800c562:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800c566:	931a      	str	r3, [sp, #104]	@ 0x68
 800c568:	4654      	mov	r4, sl
 800c56a:	2205      	movs	r2, #5
 800c56c:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c570:	484e      	ldr	r0, [pc, #312]	@ (800c6ac <_svfiprintf_r+0x1e4>)
 800c572:	f7f3 fe55 	bl	8000220 <memchr>
 800c576:	9a04      	ldr	r2, [sp, #16]
 800c578:	b9d8      	cbnz	r0, 800c5b2 <_svfiprintf_r+0xea>
 800c57a:	06d0      	lsls	r0, r2, #27
 800c57c:	bf44      	itt	mi
 800c57e:	2320      	movmi	r3, #32
 800c580:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c584:	0711      	lsls	r1, r2, #28
 800c586:	bf44      	itt	mi
 800c588:	232b      	movmi	r3, #43	@ 0x2b
 800c58a:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800c58e:	f89a 3000 	ldrb.w	r3, [sl]
 800c592:	2b2a      	cmp	r3, #42	@ 0x2a
 800c594:	d015      	beq.n	800c5c2 <_svfiprintf_r+0xfa>
 800c596:	9a07      	ldr	r2, [sp, #28]
 800c598:	4654      	mov	r4, sl
 800c59a:	2000      	movs	r0, #0
 800c59c:	f04f 0c0a 	mov.w	ip, #10
 800c5a0:	4621      	mov	r1, r4
 800c5a2:	f811 3b01 	ldrb.w	r3, [r1], #1
 800c5a6:	3b30      	subs	r3, #48	@ 0x30
 800c5a8:	2b09      	cmp	r3, #9
 800c5aa:	d94b      	bls.n	800c644 <_svfiprintf_r+0x17c>
 800c5ac:	b1b0      	cbz	r0, 800c5dc <_svfiprintf_r+0x114>
 800c5ae:	9207      	str	r2, [sp, #28]
 800c5b0:	e014      	b.n	800c5dc <_svfiprintf_r+0x114>
 800c5b2:	eba0 0308 	sub.w	r3, r0, r8
 800c5b6:	fa09 f303 	lsl.w	r3, r9, r3
 800c5ba:	4313      	orrs	r3, r2
 800c5bc:	9304      	str	r3, [sp, #16]
 800c5be:	46a2      	mov	sl, r4
 800c5c0:	e7d2      	b.n	800c568 <_svfiprintf_r+0xa0>
 800c5c2:	9b03      	ldr	r3, [sp, #12]
 800c5c4:	1d19      	adds	r1, r3, #4
 800c5c6:	681b      	ldr	r3, [r3, #0]
 800c5c8:	9103      	str	r1, [sp, #12]
 800c5ca:	2b00      	cmp	r3, #0
 800c5cc:	bfbb      	ittet	lt
 800c5ce:	425b      	neglt	r3, r3
 800c5d0:	f042 0202 	orrlt.w	r2, r2, #2
 800c5d4:	9307      	strge	r3, [sp, #28]
 800c5d6:	9307      	strlt	r3, [sp, #28]
 800c5d8:	bfb8      	it	lt
 800c5da:	9204      	strlt	r2, [sp, #16]
 800c5dc:	7823      	ldrb	r3, [r4, #0]
 800c5de:	2b2e      	cmp	r3, #46	@ 0x2e
 800c5e0:	d10a      	bne.n	800c5f8 <_svfiprintf_r+0x130>
 800c5e2:	7863      	ldrb	r3, [r4, #1]
 800c5e4:	2b2a      	cmp	r3, #42	@ 0x2a
 800c5e6:	d132      	bne.n	800c64e <_svfiprintf_r+0x186>
 800c5e8:	9b03      	ldr	r3, [sp, #12]
 800c5ea:	1d1a      	adds	r2, r3, #4
 800c5ec:	681b      	ldr	r3, [r3, #0]
 800c5ee:	9203      	str	r2, [sp, #12]
 800c5f0:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800c5f4:	3402      	adds	r4, #2
 800c5f6:	9305      	str	r3, [sp, #20]
 800c5f8:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 800c6bc <_svfiprintf_r+0x1f4>
 800c5fc:	7821      	ldrb	r1, [r4, #0]
 800c5fe:	2203      	movs	r2, #3
 800c600:	4650      	mov	r0, sl
 800c602:	f7f3 fe0d 	bl	8000220 <memchr>
 800c606:	b138      	cbz	r0, 800c618 <_svfiprintf_r+0x150>
 800c608:	9b04      	ldr	r3, [sp, #16]
 800c60a:	eba0 000a 	sub.w	r0, r0, sl
 800c60e:	2240      	movs	r2, #64	@ 0x40
 800c610:	4082      	lsls	r2, r0
 800c612:	4313      	orrs	r3, r2
 800c614:	3401      	adds	r4, #1
 800c616:	9304      	str	r3, [sp, #16]
 800c618:	f814 1b01 	ldrb.w	r1, [r4], #1
 800c61c:	4824      	ldr	r0, [pc, #144]	@ (800c6b0 <_svfiprintf_r+0x1e8>)
 800c61e:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800c622:	2206      	movs	r2, #6
 800c624:	f7f3 fdfc 	bl	8000220 <memchr>
 800c628:	2800      	cmp	r0, #0
 800c62a:	d036      	beq.n	800c69a <_svfiprintf_r+0x1d2>
 800c62c:	4b21      	ldr	r3, [pc, #132]	@ (800c6b4 <_svfiprintf_r+0x1ec>)
 800c62e:	bb1b      	cbnz	r3, 800c678 <_svfiprintf_r+0x1b0>
 800c630:	9b03      	ldr	r3, [sp, #12]
 800c632:	3307      	adds	r3, #7
 800c634:	f023 0307 	bic.w	r3, r3, #7
 800c638:	3308      	adds	r3, #8
 800c63a:	9303      	str	r3, [sp, #12]
 800c63c:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800c63e:	4433      	add	r3, r6
 800c640:	9309      	str	r3, [sp, #36]	@ 0x24
 800c642:	e76a      	b.n	800c51a <_svfiprintf_r+0x52>
 800c644:	fb0c 3202 	mla	r2, ip, r2, r3
 800c648:	460c      	mov	r4, r1
 800c64a:	2001      	movs	r0, #1
 800c64c:	e7a8      	b.n	800c5a0 <_svfiprintf_r+0xd8>
 800c64e:	2300      	movs	r3, #0
 800c650:	3401      	adds	r4, #1
 800c652:	9305      	str	r3, [sp, #20]
 800c654:	4619      	mov	r1, r3
 800c656:	f04f 0c0a 	mov.w	ip, #10
 800c65a:	4620      	mov	r0, r4
 800c65c:	f810 2b01 	ldrb.w	r2, [r0], #1
 800c660:	3a30      	subs	r2, #48	@ 0x30
 800c662:	2a09      	cmp	r2, #9
 800c664:	d903      	bls.n	800c66e <_svfiprintf_r+0x1a6>
 800c666:	2b00      	cmp	r3, #0
 800c668:	d0c6      	beq.n	800c5f8 <_svfiprintf_r+0x130>
 800c66a:	9105      	str	r1, [sp, #20]
 800c66c:	e7c4      	b.n	800c5f8 <_svfiprintf_r+0x130>
 800c66e:	fb0c 2101 	mla	r1, ip, r1, r2
 800c672:	4604      	mov	r4, r0
 800c674:	2301      	movs	r3, #1
 800c676:	e7f0      	b.n	800c65a <_svfiprintf_r+0x192>
 800c678:	ab03      	add	r3, sp, #12
 800c67a:	9300      	str	r3, [sp, #0]
 800c67c:	462a      	mov	r2, r5
 800c67e:	4b0e      	ldr	r3, [pc, #56]	@ (800c6b8 <_svfiprintf_r+0x1f0>)
 800c680:	a904      	add	r1, sp, #16
 800c682:	4638      	mov	r0, r7
 800c684:	f7fe fb18 	bl	800acb8 <_printf_float>
 800c688:	1c42      	adds	r2, r0, #1
 800c68a:	4606      	mov	r6, r0
 800c68c:	d1d6      	bne.n	800c63c <_svfiprintf_r+0x174>
 800c68e:	89ab      	ldrh	r3, [r5, #12]
 800c690:	065b      	lsls	r3, r3, #25
 800c692:	f53f af2d 	bmi.w	800c4f0 <_svfiprintf_r+0x28>
 800c696:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800c698:	e72c      	b.n	800c4f4 <_svfiprintf_r+0x2c>
 800c69a:	ab03      	add	r3, sp, #12
 800c69c:	9300      	str	r3, [sp, #0]
 800c69e:	462a      	mov	r2, r5
 800c6a0:	4b05      	ldr	r3, [pc, #20]	@ (800c6b8 <_svfiprintf_r+0x1f0>)
 800c6a2:	a904      	add	r1, sp, #16
 800c6a4:	4638      	mov	r0, r7
 800c6a6:	f7fe fd9f 	bl	800b1e8 <_printf_i>
 800c6aa:	e7ed      	b.n	800c688 <_svfiprintf_r+0x1c0>
 800c6ac:	0801bf95 	.word	0x0801bf95
 800c6b0:	0801bf9f 	.word	0x0801bf9f
 800c6b4:	0800acb9 	.word	0x0800acb9
 800c6b8:	0800c411 	.word	0x0800c411
 800c6bc:	0801bf9b 	.word	0x0801bf9b

0800c6c0 <malloc>:
 800c6c0:	4b02      	ldr	r3, [pc, #8]	@ (800c6cc <malloc+0xc>)
 800c6c2:	4601      	mov	r1, r0
 800c6c4:	6818      	ldr	r0, [r3, #0]
 800c6c6:	f000 b825 	b.w	800c714 <_malloc_r>
 800c6ca:	bf00      	nop
 800c6cc:	2000013c 	.word	0x2000013c

0800c6d0 <sbrk_aligned>:
 800c6d0:	b570      	push	{r4, r5, r6, lr}
 800c6d2:	4e0f      	ldr	r6, [pc, #60]	@ (800c710 <sbrk_aligned+0x40>)
 800c6d4:	460c      	mov	r4, r1
 800c6d6:	6831      	ldr	r1, [r6, #0]
 800c6d8:	4605      	mov	r5, r0
 800c6da:	b911      	cbnz	r1, 800c6e2 <sbrk_aligned+0x12>
 800c6dc:	f000 fe82 	bl	800d3e4 <_sbrk_r>
 800c6e0:	6030      	str	r0, [r6, #0]
 800c6e2:	4621      	mov	r1, r4
 800c6e4:	4628      	mov	r0, r5
 800c6e6:	f000 fe7d 	bl	800d3e4 <_sbrk_r>
 800c6ea:	1c43      	adds	r3, r0, #1
 800c6ec:	d103      	bne.n	800c6f6 <sbrk_aligned+0x26>
 800c6ee:	f04f 34ff 	mov.w	r4, #4294967295	@ 0xffffffff
 800c6f2:	4620      	mov	r0, r4
 800c6f4:	bd70      	pop	{r4, r5, r6, pc}
 800c6f6:	1cc4      	adds	r4, r0, #3
 800c6f8:	f024 0403 	bic.w	r4, r4, #3
 800c6fc:	42a0      	cmp	r0, r4
 800c6fe:	d0f8      	beq.n	800c6f2 <sbrk_aligned+0x22>
 800c700:	1a21      	subs	r1, r4, r0
 800c702:	4628      	mov	r0, r5
 800c704:	f000 fe6e 	bl	800d3e4 <_sbrk_r>
 800c708:	3001      	adds	r0, #1
 800c70a:	d1f2      	bne.n	800c6f2 <sbrk_aligned+0x22>
 800c70c:	e7ef      	b.n	800c6ee <sbrk_aligned+0x1e>
 800c70e:	bf00      	nop
 800c710:	20001a1c 	.word	0x20001a1c

0800c714 <_malloc_r>:
 800c714:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800c718:	1ccd      	adds	r5, r1, #3
 800c71a:	f025 0503 	bic.w	r5, r5, #3
 800c71e:	3508      	adds	r5, #8
 800c720:	2d0c      	cmp	r5, #12
 800c722:	bf38      	it	cc
 800c724:	250c      	movcc	r5, #12
 800c726:	2d00      	cmp	r5, #0
 800c728:	4606      	mov	r6, r0
 800c72a:	db01      	blt.n	800c730 <_malloc_r+0x1c>
 800c72c:	42a9      	cmp	r1, r5
 800c72e:	d904      	bls.n	800c73a <_malloc_r+0x26>
 800c730:	230c      	movs	r3, #12
 800c732:	6033      	str	r3, [r6, #0]
 800c734:	2000      	movs	r0, #0
 800c736:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800c73a:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 800c810 <_malloc_r+0xfc>
 800c73e:	f000 f915 	bl	800c96c <__malloc_lock>
 800c742:	f8d8 3000 	ldr.w	r3, [r8]
 800c746:	461c      	mov	r4, r3
 800c748:	bb44      	cbnz	r4, 800c79c <_malloc_r+0x88>
 800c74a:	4629      	mov	r1, r5
 800c74c:	4630      	mov	r0, r6
 800c74e:	f7ff ffbf 	bl	800c6d0 <sbrk_aligned>
 800c752:	1c43      	adds	r3, r0, #1
 800c754:	4604      	mov	r4, r0
 800c756:	d158      	bne.n	800c80a <_malloc_r+0xf6>
 800c758:	f8d8 4000 	ldr.w	r4, [r8]
 800c75c:	4627      	mov	r7, r4
 800c75e:	2f00      	cmp	r7, #0
 800c760:	d143      	bne.n	800c7ea <_malloc_r+0xd6>
 800c762:	2c00      	cmp	r4, #0
 800c764:	d04b      	beq.n	800c7fe <_malloc_r+0xea>
 800c766:	6823      	ldr	r3, [r4, #0]
 800c768:	4639      	mov	r1, r7
 800c76a:	4630      	mov	r0, r6
 800c76c:	eb04 0903 	add.w	r9, r4, r3
 800c770:	f000 fe38 	bl	800d3e4 <_sbrk_r>
 800c774:	4581      	cmp	r9, r0
 800c776:	d142      	bne.n	800c7fe <_malloc_r+0xea>
 800c778:	6821      	ldr	r1, [r4, #0]
 800c77a:	1a6d      	subs	r5, r5, r1
 800c77c:	4629      	mov	r1, r5
 800c77e:	4630      	mov	r0, r6
 800c780:	f7ff ffa6 	bl	800c6d0 <sbrk_aligned>
 800c784:	3001      	adds	r0, #1
 800c786:	d03a      	beq.n	800c7fe <_malloc_r+0xea>
 800c788:	6823      	ldr	r3, [r4, #0]
 800c78a:	442b      	add	r3, r5
 800c78c:	6023      	str	r3, [r4, #0]
 800c78e:	f8d8 3000 	ldr.w	r3, [r8]
 800c792:	685a      	ldr	r2, [r3, #4]
 800c794:	bb62      	cbnz	r2, 800c7f0 <_malloc_r+0xdc>
 800c796:	f8c8 7000 	str.w	r7, [r8]
 800c79a:	e00f      	b.n	800c7bc <_malloc_r+0xa8>
 800c79c:	6822      	ldr	r2, [r4, #0]
 800c79e:	1b52      	subs	r2, r2, r5
 800c7a0:	d420      	bmi.n	800c7e4 <_malloc_r+0xd0>
 800c7a2:	2a0b      	cmp	r2, #11
 800c7a4:	d917      	bls.n	800c7d6 <_malloc_r+0xc2>
 800c7a6:	1961      	adds	r1, r4, r5
 800c7a8:	42a3      	cmp	r3, r4
 800c7aa:	6025      	str	r5, [r4, #0]
 800c7ac:	bf18      	it	ne
 800c7ae:	6059      	strne	r1, [r3, #4]
 800c7b0:	6863      	ldr	r3, [r4, #4]
 800c7b2:	bf08      	it	eq
 800c7b4:	f8c8 1000 	streq.w	r1, [r8]
 800c7b8:	5162      	str	r2, [r4, r5]
 800c7ba:	604b      	str	r3, [r1, #4]
 800c7bc:	4630      	mov	r0, r6
 800c7be:	f000 f8db 	bl	800c978 <__malloc_unlock>
 800c7c2:	f104 000b 	add.w	r0, r4, #11
 800c7c6:	1d23      	adds	r3, r4, #4
 800c7c8:	f020 0007 	bic.w	r0, r0, #7
 800c7cc:	1ac2      	subs	r2, r0, r3
 800c7ce:	bf1c      	itt	ne
 800c7d0:	1a1b      	subne	r3, r3, r0
 800c7d2:	50a3      	strne	r3, [r4, r2]
 800c7d4:	e7af      	b.n	800c736 <_malloc_r+0x22>
 800c7d6:	6862      	ldr	r2, [r4, #4]
 800c7d8:	42a3      	cmp	r3, r4
 800c7da:	bf0c      	ite	eq
 800c7dc:	f8c8 2000 	streq.w	r2, [r8]
 800c7e0:	605a      	strne	r2, [r3, #4]
 800c7e2:	e7eb      	b.n	800c7bc <_malloc_r+0xa8>
 800c7e4:	4623      	mov	r3, r4
 800c7e6:	6864      	ldr	r4, [r4, #4]
 800c7e8:	e7ae      	b.n	800c748 <_malloc_r+0x34>
 800c7ea:	463c      	mov	r4, r7
 800c7ec:	687f      	ldr	r7, [r7, #4]
 800c7ee:	e7b6      	b.n	800c75e <_malloc_r+0x4a>
 800c7f0:	461a      	mov	r2, r3
 800c7f2:	685b      	ldr	r3, [r3, #4]
 800c7f4:	42a3      	cmp	r3, r4
 800c7f6:	d1fb      	bne.n	800c7f0 <_malloc_r+0xdc>
 800c7f8:	2300      	movs	r3, #0
 800c7fa:	6053      	str	r3, [r2, #4]
 800c7fc:	e7de      	b.n	800c7bc <_malloc_r+0xa8>
 800c7fe:	230c      	movs	r3, #12
 800c800:	6033      	str	r3, [r6, #0]
 800c802:	4630      	mov	r0, r6
 800c804:	f000 f8b8 	bl	800c978 <__malloc_unlock>
 800c808:	e794      	b.n	800c734 <_malloc_r+0x20>
 800c80a:	6005      	str	r5, [r0, #0]
 800c80c:	e7d6      	b.n	800c7bc <_malloc_r+0xa8>
 800c80e:	bf00      	nop
 800c810:	20001a20 	.word	0x20001a20

0800c814 <__sflush_r>:
 800c814:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 800c818:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800c81c:	0716      	lsls	r6, r2, #28
 800c81e:	4605      	mov	r5, r0
 800c820:	460c      	mov	r4, r1
 800c822:	d454      	bmi.n	800c8ce <__sflush_r+0xba>
 800c824:	684b      	ldr	r3, [r1, #4]
 800c826:	2b00      	cmp	r3, #0
 800c828:	dc02      	bgt.n	800c830 <__sflush_r+0x1c>
 800c82a:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 800c82c:	2b00      	cmp	r3, #0
 800c82e:	dd48      	ble.n	800c8c2 <__sflush_r+0xae>
 800c830:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c832:	2e00      	cmp	r6, #0
 800c834:	d045      	beq.n	800c8c2 <__sflush_r+0xae>
 800c836:	2300      	movs	r3, #0
 800c838:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 800c83c:	682f      	ldr	r7, [r5, #0]
 800c83e:	6a21      	ldr	r1, [r4, #32]
 800c840:	602b      	str	r3, [r5, #0]
 800c842:	d030      	beq.n	800c8a6 <__sflush_r+0x92>
 800c844:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 800c846:	89a3      	ldrh	r3, [r4, #12]
 800c848:	0759      	lsls	r1, r3, #29
 800c84a:	d505      	bpl.n	800c858 <__sflush_r+0x44>
 800c84c:	6863      	ldr	r3, [r4, #4]
 800c84e:	1ad2      	subs	r2, r2, r3
 800c850:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 800c852:	b10b      	cbz	r3, 800c858 <__sflush_r+0x44>
 800c854:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 800c856:	1ad2      	subs	r2, r2, r3
 800c858:	2300      	movs	r3, #0
 800c85a:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 800c85c:	6a21      	ldr	r1, [r4, #32]
 800c85e:	4628      	mov	r0, r5
 800c860:	47b0      	blx	r6
 800c862:	1c43      	adds	r3, r0, #1
 800c864:	89a3      	ldrh	r3, [r4, #12]
 800c866:	d106      	bne.n	800c876 <__sflush_r+0x62>
 800c868:	6829      	ldr	r1, [r5, #0]
 800c86a:	291d      	cmp	r1, #29
 800c86c:	d82b      	bhi.n	800c8c6 <__sflush_r+0xb2>
 800c86e:	4a2a      	ldr	r2, [pc, #168]	@ (800c918 <__sflush_r+0x104>)
 800c870:	40ca      	lsrs	r2, r1
 800c872:	07d6      	lsls	r6, r2, #31
 800c874:	d527      	bpl.n	800c8c6 <__sflush_r+0xb2>
 800c876:	2200      	movs	r2, #0
 800c878:	6062      	str	r2, [r4, #4]
 800c87a:	04d9      	lsls	r1, r3, #19
 800c87c:	6922      	ldr	r2, [r4, #16]
 800c87e:	6022      	str	r2, [r4, #0]
 800c880:	d504      	bpl.n	800c88c <__sflush_r+0x78>
 800c882:	1c42      	adds	r2, r0, #1
 800c884:	d101      	bne.n	800c88a <__sflush_r+0x76>
 800c886:	682b      	ldr	r3, [r5, #0]
 800c888:	b903      	cbnz	r3, 800c88c <__sflush_r+0x78>
 800c88a:	6560      	str	r0, [r4, #84]	@ 0x54
 800c88c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800c88e:	602f      	str	r7, [r5, #0]
 800c890:	b1b9      	cbz	r1, 800c8c2 <__sflush_r+0xae>
 800c892:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800c896:	4299      	cmp	r1, r3
 800c898:	d002      	beq.n	800c8a0 <__sflush_r+0x8c>
 800c89a:	4628      	mov	r0, r5
 800c89c:	f000 fe18 	bl	800d4d0 <_free_r>
 800c8a0:	2300      	movs	r3, #0
 800c8a2:	6363      	str	r3, [r4, #52]	@ 0x34
 800c8a4:	e00d      	b.n	800c8c2 <__sflush_r+0xae>
 800c8a6:	2301      	movs	r3, #1
 800c8a8:	4628      	mov	r0, r5
 800c8aa:	47b0      	blx	r6
 800c8ac:	4602      	mov	r2, r0
 800c8ae:	1c50      	adds	r0, r2, #1
 800c8b0:	d1c9      	bne.n	800c846 <__sflush_r+0x32>
 800c8b2:	682b      	ldr	r3, [r5, #0]
 800c8b4:	2b00      	cmp	r3, #0
 800c8b6:	d0c6      	beq.n	800c846 <__sflush_r+0x32>
 800c8b8:	2b1d      	cmp	r3, #29
 800c8ba:	d001      	beq.n	800c8c0 <__sflush_r+0xac>
 800c8bc:	2b16      	cmp	r3, #22
 800c8be:	d11e      	bne.n	800c8fe <__sflush_r+0xea>
 800c8c0:	602f      	str	r7, [r5, #0]
 800c8c2:	2000      	movs	r0, #0
 800c8c4:	e022      	b.n	800c90c <__sflush_r+0xf8>
 800c8c6:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c8ca:	b21b      	sxth	r3, r3
 800c8cc:	e01b      	b.n	800c906 <__sflush_r+0xf2>
 800c8ce:	690f      	ldr	r7, [r1, #16]
 800c8d0:	2f00      	cmp	r7, #0
 800c8d2:	d0f6      	beq.n	800c8c2 <__sflush_r+0xae>
 800c8d4:	0793      	lsls	r3, r2, #30
 800c8d6:	680e      	ldr	r6, [r1, #0]
 800c8d8:	bf08      	it	eq
 800c8da:	694b      	ldreq	r3, [r1, #20]
 800c8dc:	600f      	str	r7, [r1, #0]
 800c8de:	bf18      	it	ne
 800c8e0:	2300      	movne	r3, #0
 800c8e2:	eba6 0807 	sub.w	r8, r6, r7
 800c8e6:	608b      	str	r3, [r1, #8]
 800c8e8:	f1b8 0f00 	cmp.w	r8, #0
 800c8ec:	dde9      	ble.n	800c8c2 <__sflush_r+0xae>
 800c8ee:	6a21      	ldr	r1, [r4, #32]
 800c8f0:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 800c8f2:	4643      	mov	r3, r8
 800c8f4:	463a      	mov	r2, r7
 800c8f6:	4628      	mov	r0, r5
 800c8f8:	47b0      	blx	r6
 800c8fa:	2800      	cmp	r0, #0
 800c8fc:	dc08      	bgt.n	800c910 <__sflush_r+0xfc>
 800c8fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c902:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800c906:	81a3      	strh	r3, [r4, #12]
 800c908:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800c90c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800c910:	4407      	add	r7, r0
 800c912:	eba8 0800 	sub.w	r8, r8, r0
 800c916:	e7e7      	b.n	800c8e8 <__sflush_r+0xd4>
 800c918:	20400001 	.word	0x20400001

0800c91c <_fflush_r>:
 800c91c:	b538      	push	{r3, r4, r5, lr}
 800c91e:	690b      	ldr	r3, [r1, #16]
 800c920:	4605      	mov	r5, r0
 800c922:	460c      	mov	r4, r1
 800c924:	b913      	cbnz	r3, 800c92c <_fflush_r+0x10>
 800c926:	2500      	movs	r5, #0
 800c928:	4628      	mov	r0, r5
 800c92a:	bd38      	pop	{r3, r4, r5, pc}
 800c92c:	b118      	cbz	r0, 800c936 <_fflush_r+0x1a>
 800c92e:	6a03      	ldr	r3, [r0, #32]
 800c930:	b90b      	cbnz	r3, 800c936 <_fflush_r+0x1a>
 800c932:	f7fe fe39 	bl	800b5a8 <__sinit>
 800c936:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800c93a:	2b00      	cmp	r3, #0
 800c93c:	d0f3      	beq.n	800c926 <_fflush_r+0xa>
 800c93e:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 800c940:	07d0      	lsls	r0, r2, #31
 800c942:	d404      	bmi.n	800c94e <_fflush_r+0x32>
 800c944:	0599      	lsls	r1, r3, #22
 800c946:	d402      	bmi.n	800c94e <_fflush_r+0x32>
 800c948:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c94a:	f7fe fef4 	bl	800b736 <__retarget_lock_acquire_recursive>
 800c94e:	4628      	mov	r0, r5
 800c950:	4621      	mov	r1, r4
 800c952:	f7ff ff5f 	bl	800c814 <__sflush_r>
 800c956:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 800c958:	07da      	lsls	r2, r3, #31
 800c95a:	4605      	mov	r5, r0
 800c95c:	d4e4      	bmi.n	800c928 <_fflush_r+0xc>
 800c95e:	89a3      	ldrh	r3, [r4, #12]
 800c960:	059b      	lsls	r3, r3, #22
 800c962:	d4e1      	bmi.n	800c928 <_fflush_r+0xc>
 800c964:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 800c966:	f7fe fee7 	bl	800b738 <__retarget_lock_release_recursive>
 800c96a:	e7dd      	b.n	800c928 <_fflush_r+0xc>

0800c96c <__malloc_lock>:
 800c96c:	4801      	ldr	r0, [pc, #4]	@ (800c974 <__malloc_lock+0x8>)
 800c96e:	f7fe bee2 	b.w	800b736 <__retarget_lock_acquire_recursive>
 800c972:	bf00      	nop
 800c974:	20001a18 	.word	0x20001a18

0800c978 <__malloc_unlock>:
 800c978:	4801      	ldr	r0, [pc, #4]	@ (800c980 <__malloc_unlock+0x8>)
 800c97a:	f7fe bedd 	b.w	800b738 <__retarget_lock_release_recursive>
 800c97e:	bf00      	nop
 800c980:	20001a18 	.word	0x20001a18

0800c984 <_Balloc>:
 800c984:	b570      	push	{r4, r5, r6, lr}
 800c986:	69c6      	ldr	r6, [r0, #28]
 800c988:	4604      	mov	r4, r0
 800c98a:	460d      	mov	r5, r1
 800c98c:	b976      	cbnz	r6, 800c9ac <_Balloc+0x28>
 800c98e:	2010      	movs	r0, #16
 800c990:	f7ff fe96 	bl	800c6c0 <malloc>
 800c994:	4602      	mov	r2, r0
 800c996:	61e0      	str	r0, [r4, #28]
 800c998:	b920      	cbnz	r0, 800c9a4 <_Balloc+0x20>
 800c99a:	4b18      	ldr	r3, [pc, #96]	@ (800c9fc <_Balloc+0x78>)
 800c99c:	4818      	ldr	r0, [pc, #96]	@ (800ca00 <_Balloc+0x7c>)
 800c99e:	216b      	movs	r1, #107	@ 0x6b
 800c9a0:	f000 fd64 	bl	800d46c <__assert_func>
 800c9a4:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800c9a8:	6006      	str	r6, [r0, #0]
 800c9aa:	60c6      	str	r6, [r0, #12]
 800c9ac:	69e6      	ldr	r6, [r4, #28]
 800c9ae:	68f3      	ldr	r3, [r6, #12]
 800c9b0:	b183      	cbz	r3, 800c9d4 <_Balloc+0x50>
 800c9b2:	69e3      	ldr	r3, [r4, #28]
 800c9b4:	68db      	ldr	r3, [r3, #12]
 800c9b6:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 800c9ba:	b9b8      	cbnz	r0, 800c9ec <_Balloc+0x68>
 800c9bc:	2101      	movs	r1, #1
 800c9be:	fa01 f605 	lsl.w	r6, r1, r5
 800c9c2:	1d72      	adds	r2, r6, #5
 800c9c4:	0092      	lsls	r2, r2, #2
 800c9c6:	4620      	mov	r0, r4
 800c9c8:	f000 fd6e 	bl	800d4a8 <_calloc_r>
 800c9cc:	b160      	cbz	r0, 800c9e8 <_Balloc+0x64>
 800c9ce:	e9c0 5601 	strd	r5, r6, [r0, #4]
 800c9d2:	e00e      	b.n	800c9f2 <_Balloc+0x6e>
 800c9d4:	2221      	movs	r2, #33	@ 0x21
 800c9d6:	2104      	movs	r1, #4
 800c9d8:	4620      	mov	r0, r4
 800c9da:	f000 fd65 	bl	800d4a8 <_calloc_r>
 800c9de:	69e3      	ldr	r3, [r4, #28]
 800c9e0:	60f0      	str	r0, [r6, #12]
 800c9e2:	68db      	ldr	r3, [r3, #12]
 800c9e4:	2b00      	cmp	r3, #0
 800c9e6:	d1e4      	bne.n	800c9b2 <_Balloc+0x2e>
 800c9e8:	2000      	movs	r0, #0
 800c9ea:	bd70      	pop	{r4, r5, r6, pc}
 800c9ec:	6802      	ldr	r2, [r0, #0]
 800c9ee:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 800c9f2:	2300      	movs	r3, #0
 800c9f4:	e9c0 3303 	strd	r3, r3, [r0, #12]
 800c9f8:	e7f7      	b.n	800c9ea <_Balloc+0x66>
 800c9fa:	bf00      	nop
 800c9fc:	0801bf15 	.word	0x0801bf15
 800ca00:	0801bfa6 	.word	0x0801bfa6

0800ca04 <_Bfree>:
 800ca04:	b570      	push	{r4, r5, r6, lr}
 800ca06:	69c6      	ldr	r6, [r0, #28]
 800ca08:	4605      	mov	r5, r0
 800ca0a:	460c      	mov	r4, r1
 800ca0c:	b976      	cbnz	r6, 800ca2c <_Bfree+0x28>
 800ca0e:	2010      	movs	r0, #16
 800ca10:	f7ff fe56 	bl	800c6c0 <malloc>
 800ca14:	4602      	mov	r2, r0
 800ca16:	61e8      	str	r0, [r5, #28]
 800ca18:	b920      	cbnz	r0, 800ca24 <_Bfree+0x20>
 800ca1a:	4b09      	ldr	r3, [pc, #36]	@ (800ca40 <_Bfree+0x3c>)
 800ca1c:	4809      	ldr	r0, [pc, #36]	@ (800ca44 <_Bfree+0x40>)
 800ca1e:	218f      	movs	r1, #143	@ 0x8f
 800ca20:	f000 fd24 	bl	800d46c <__assert_func>
 800ca24:	e9c0 6601 	strd	r6, r6, [r0, #4]
 800ca28:	6006      	str	r6, [r0, #0]
 800ca2a:	60c6      	str	r6, [r0, #12]
 800ca2c:	b13c      	cbz	r4, 800ca3e <_Bfree+0x3a>
 800ca2e:	69eb      	ldr	r3, [r5, #28]
 800ca30:	6862      	ldr	r2, [r4, #4]
 800ca32:	68db      	ldr	r3, [r3, #12]
 800ca34:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 800ca38:	6021      	str	r1, [r4, #0]
 800ca3a:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 800ca3e:	bd70      	pop	{r4, r5, r6, pc}
 800ca40:	0801bf15 	.word	0x0801bf15
 800ca44:	0801bfa6 	.word	0x0801bfa6

0800ca48 <__multadd>:
 800ca48:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800ca4c:	690d      	ldr	r5, [r1, #16]
 800ca4e:	4607      	mov	r7, r0
 800ca50:	460c      	mov	r4, r1
 800ca52:	461e      	mov	r6, r3
 800ca54:	f101 0c14 	add.w	ip, r1, #20
 800ca58:	2000      	movs	r0, #0
 800ca5a:	f8dc 3000 	ldr.w	r3, [ip]
 800ca5e:	b299      	uxth	r1, r3
 800ca60:	fb02 6101 	mla	r1, r2, r1, r6
 800ca64:	0c1e      	lsrs	r6, r3, #16
 800ca66:	0c0b      	lsrs	r3, r1, #16
 800ca68:	fb02 3306 	mla	r3, r2, r6, r3
 800ca6c:	b289      	uxth	r1, r1
 800ca6e:	3001      	adds	r0, #1
 800ca70:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 800ca74:	4285      	cmp	r5, r0
 800ca76:	f84c 1b04 	str.w	r1, [ip], #4
 800ca7a:	ea4f 4613 	mov.w	r6, r3, lsr #16
 800ca7e:	dcec      	bgt.n	800ca5a <__multadd+0x12>
 800ca80:	b30e      	cbz	r6, 800cac6 <__multadd+0x7e>
 800ca82:	68a3      	ldr	r3, [r4, #8]
 800ca84:	42ab      	cmp	r3, r5
 800ca86:	dc19      	bgt.n	800cabc <__multadd+0x74>
 800ca88:	6861      	ldr	r1, [r4, #4]
 800ca8a:	4638      	mov	r0, r7
 800ca8c:	3101      	adds	r1, #1
 800ca8e:	f7ff ff79 	bl	800c984 <_Balloc>
 800ca92:	4680      	mov	r8, r0
 800ca94:	b928      	cbnz	r0, 800caa2 <__multadd+0x5a>
 800ca96:	4602      	mov	r2, r0
 800ca98:	4b0c      	ldr	r3, [pc, #48]	@ (800cacc <__multadd+0x84>)
 800ca9a:	480d      	ldr	r0, [pc, #52]	@ (800cad0 <__multadd+0x88>)
 800ca9c:	21ba      	movs	r1, #186	@ 0xba
 800ca9e:	f000 fce5 	bl	800d46c <__assert_func>
 800caa2:	6922      	ldr	r2, [r4, #16]
 800caa4:	3202      	adds	r2, #2
 800caa6:	f104 010c 	add.w	r1, r4, #12
 800caaa:	0092      	lsls	r2, r2, #2
 800caac:	300c      	adds	r0, #12
 800caae:	f7fe fe49 	bl	800b744 <memcpy>
 800cab2:	4621      	mov	r1, r4
 800cab4:	4638      	mov	r0, r7
 800cab6:	f7ff ffa5 	bl	800ca04 <_Bfree>
 800caba:	4644      	mov	r4, r8
 800cabc:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 800cac0:	3501      	adds	r5, #1
 800cac2:	615e      	str	r6, [r3, #20]
 800cac4:	6125      	str	r5, [r4, #16]
 800cac6:	4620      	mov	r0, r4
 800cac8:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800cacc:	0801bf84 	.word	0x0801bf84
 800cad0:	0801bfa6 	.word	0x0801bfa6

0800cad4 <__hi0bits>:
 800cad4:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 800cad8:	4603      	mov	r3, r0
 800cada:	bf36      	itet	cc
 800cadc:	0403      	lslcc	r3, r0, #16
 800cade:	2000      	movcs	r0, #0
 800cae0:	2010      	movcc	r0, #16
 800cae2:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 800cae6:	bf3c      	itt	cc
 800cae8:	021b      	lslcc	r3, r3, #8
 800caea:	3008      	addcc	r0, #8
 800caec:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800caf0:	bf3c      	itt	cc
 800caf2:	011b      	lslcc	r3, r3, #4
 800caf4:	3004      	addcc	r0, #4
 800caf6:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800cafa:	bf3c      	itt	cc
 800cafc:	009b      	lslcc	r3, r3, #2
 800cafe:	3002      	addcc	r0, #2
 800cb00:	2b00      	cmp	r3, #0
 800cb02:	db05      	blt.n	800cb10 <__hi0bits+0x3c>
 800cb04:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 800cb08:	f100 0001 	add.w	r0, r0, #1
 800cb0c:	bf08      	it	eq
 800cb0e:	2020      	moveq	r0, #32
 800cb10:	4770      	bx	lr

0800cb12 <__lo0bits>:
 800cb12:	6803      	ldr	r3, [r0, #0]
 800cb14:	4602      	mov	r2, r0
 800cb16:	f013 0007 	ands.w	r0, r3, #7
 800cb1a:	d00b      	beq.n	800cb34 <__lo0bits+0x22>
 800cb1c:	07d9      	lsls	r1, r3, #31
 800cb1e:	d421      	bmi.n	800cb64 <__lo0bits+0x52>
 800cb20:	0798      	lsls	r0, r3, #30
 800cb22:	bf49      	itett	mi
 800cb24:	085b      	lsrmi	r3, r3, #1
 800cb26:	089b      	lsrpl	r3, r3, #2
 800cb28:	2001      	movmi	r0, #1
 800cb2a:	6013      	strmi	r3, [r2, #0]
 800cb2c:	bf5c      	itt	pl
 800cb2e:	6013      	strpl	r3, [r2, #0]
 800cb30:	2002      	movpl	r0, #2
 800cb32:	4770      	bx	lr
 800cb34:	b299      	uxth	r1, r3
 800cb36:	b909      	cbnz	r1, 800cb3c <__lo0bits+0x2a>
 800cb38:	0c1b      	lsrs	r3, r3, #16
 800cb3a:	2010      	movs	r0, #16
 800cb3c:	b2d9      	uxtb	r1, r3
 800cb3e:	b909      	cbnz	r1, 800cb44 <__lo0bits+0x32>
 800cb40:	3008      	adds	r0, #8
 800cb42:	0a1b      	lsrs	r3, r3, #8
 800cb44:	0719      	lsls	r1, r3, #28
 800cb46:	bf04      	itt	eq
 800cb48:	091b      	lsreq	r3, r3, #4
 800cb4a:	3004      	addeq	r0, #4
 800cb4c:	0799      	lsls	r1, r3, #30
 800cb4e:	bf04      	itt	eq
 800cb50:	089b      	lsreq	r3, r3, #2
 800cb52:	3002      	addeq	r0, #2
 800cb54:	07d9      	lsls	r1, r3, #31
 800cb56:	d403      	bmi.n	800cb60 <__lo0bits+0x4e>
 800cb58:	085b      	lsrs	r3, r3, #1
 800cb5a:	f100 0001 	add.w	r0, r0, #1
 800cb5e:	d003      	beq.n	800cb68 <__lo0bits+0x56>
 800cb60:	6013      	str	r3, [r2, #0]
 800cb62:	4770      	bx	lr
 800cb64:	2000      	movs	r0, #0
 800cb66:	4770      	bx	lr
 800cb68:	2020      	movs	r0, #32
 800cb6a:	4770      	bx	lr

0800cb6c <__i2b>:
 800cb6c:	b510      	push	{r4, lr}
 800cb6e:	460c      	mov	r4, r1
 800cb70:	2101      	movs	r1, #1
 800cb72:	f7ff ff07 	bl	800c984 <_Balloc>
 800cb76:	4602      	mov	r2, r0
 800cb78:	b928      	cbnz	r0, 800cb86 <__i2b+0x1a>
 800cb7a:	4b05      	ldr	r3, [pc, #20]	@ (800cb90 <__i2b+0x24>)
 800cb7c:	4805      	ldr	r0, [pc, #20]	@ (800cb94 <__i2b+0x28>)
 800cb7e:	f240 1145 	movw	r1, #325	@ 0x145
 800cb82:	f000 fc73 	bl	800d46c <__assert_func>
 800cb86:	2301      	movs	r3, #1
 800cb88:	6144      	str	r4, [r0, #20]
 800cb8a:	6103      	str	r3, [r0, #16]
 800cb8c:	bd10      	pop	{r4, pc}
 800cb8e:	bf00      	nop
 800cb90:	0801bf84 	.word	0x0801bf84
 800cb94:	0801bfa6 	.word	0x0801bfa6

0800cb98 <__multiply>:
 800cb98:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cb9c:	4617      	mov	r7, r2
 800cb9e:	690a      	ldr	r2, [r1, #16]
 800cba0:	693b      	ldr	r3, [r7, #16]
 800cba2:	429a      	cmp	r2, r3
 800cba4:	bfa8      	it	ge
 800cba6:	463b      	movge	r3, r7
 800cba8:	4689      	mov	r9, r1
 800cbaa:	bfa4      	itt	ge
 800cbac:	460f      	movge	r7, r1
 800cbae:	4699      	movge	r9, r3
 800cbb0:	693d      	ldr	r5, [r7, #16]
 800cbb2:	f8d9 a010 	ldr.w	sl, [r9, #16]
 800cbb6:	68bb      	ldr	r3, [r7, #8]
 800cbb8:	6879      	ldr	r1, [r7, #4]
 800cbba:	eb05 060a 	add.w	r6, r5, sl
 800cbbe:	42b3      	cmp	r3, r6
 800cbc0:	b085      	sub	sp, #20
 800cbc2:	bfb8      	it	lt
 800cbc4:	3101      	addlt	r1, #1
 800cbc6:	f7ff fedd 	bl	800c984 <_Balloc>
 800cbca:	b930      	cbnz	r0, 800cbda <__multiply+0x42>
 800cbcc:	4602      	mov	r2, r0
 800cbce:	4b41      	ldr	r3, [pc, #260]	@ (800ccd4 <__multiply+0x13c>)
 800cbd0:	4841      	ldr	r0, [pc, #260]	@ (800ccd8 <__multiply+0x140>)
 800cbd2:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 800cbd6:	f000 fc49 	bl	800d46c <__assert_func>
 800cbda:	f100 0414 	add.w	r4, r0, #20
 800cbde:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 800cbe2:	4623      	mov	r3, r4
 800cbe4:	2200      	movs	r2, #0
 800cbe6:	4573      	cmp	r3, lr
 800cbe8:	d320      	bcc.n	800cc2c <__multiply+0x94>
 800cbea:	f107 0814 	add.w	r8, r7, #20
 800cbee:	f109 0114 	add.w	r1, r9, #20
 800cbf2:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 800cbf6:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 800cbfa:	9302      	str	r3, [sp, #8]
 800cbfc:	1beb      	subs	r3, r5, r7
 800cbfe:	3b15      	subs	r3, #21
 800cc00:	f023 0303 	bic.w	r3, r3, #3
 800cc04:	3304      	adds	r3, #4
 800cc06:	3715      	adds	r7, #21
 800cc08:	42bd      	cmp	r5, r7
 800cc0a:	bf38      	it	cc
 800cc0c:	2304      	movcc	r3, #4
 800cc0e:	9301      	str	r3, [sp, #4]
 800cc10:	9b02      	ldr	r3, [sp, #8]
 800cc12:	9103      	str	r1, [sp, #12]
 800cc14:	428b      	cmp	r3, r1
 800cc16:	d80c      	bhi.n	800cc32 <__multiply+0x9a>
 800cc18:	2e00      	cmp	r6, #0
 800cc1a:	dd03      	ble.n	800cc24 <__multiply+0x8c>
 800cc1c:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 800cc20:	2b00      	cmp	r3, #0
 800cc22:	d055      	beq.n	800ccd0 <__multiply+0x138>
 800cc24:	6106      	str	r6, [r0, #16]
 800cc26:	b005      	add	sp, #20
 800cc28:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cc2c:	f843 2b04 	str.w	r2, [r3], #4
 800cc30:	e7d9      	b.n	800cbe6 <__multiply+0x4e>
 800cc32:	f8b1 a000 	ldrh.w	sl, [r1]
 800cc36:	f1ba 0f00 	cmp.w	sl, #0
 800cc3a:	d01f      	beq.n	800cc7c <__multiply+0xe4>
 800cc3c:	46c4      	mov	ip, r8
 800cc3e:	46a1      	mov	r9, r4
 800cc40:	2700      	movs	r7, #0
 800cc42:	f85c 2b04 	ldr.w	r2, [ip], #4
 800cc46:	f8d9 3000 	ldr.w	r3, [r9]
 800cc4a:	fa1f fb82 	uxth.w	fp, r2
 800cc4e:	b29b      	uxth	r3, r3
 800cc50:	fb0a 330b 	mla	r3, sl, fp, r3
 800cc54:	443b      	add	r3, r7
 800cc56:	f8d9 7000 	ldr.w	r7, [r9]
 800cc5a:	0c12      	lsrs	r2, r2, #16
 800cc5c:	0c3f      	lsrs	r7, r7, #16
 800cc5e:	fb0a 7202 	mla	r2, sl, r2, r7
 800cc62:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 800cc66:	b29b      	uxth	r3, r3
 800cc68:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cc6c:	4565      	cmp	r5, ip
 800cc6e:	f849 3b04 	str.w	r3, [r9], #4
 800cc72:	ea4f 4712 	mov.w	r7, r2, lsr #16
 800cc76:	d8e4      	bhi.n	800cc42 <__multiply+0xaa>
 800cc78:	9b01      	ldr	r3, [sp, #4]
 800cc7a:	50e7      	str	r7, [r4, r3]
 800cc7c:	9b03      	ldr	r3, [sp, #12]
 800cc7e:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 800cc82:	3104      	adds	r1, #4
 800cc84:	f1b9 0f00 	cmp.w	r9, #0
 800cc88:	d020      	beq.n	800cccc <__multiply+0x134>
 800cc8a:	6823      	ldr	r3, [r4, #0]
 800cc8c:	4647      	mov	r7, r8
 800cc8e:	46a4      	mov	ip, r4
 800cc90:	f04f 0a00 	mov.w	sl, #0
 800cc94:	f8b7 b000 	ldrh.w	fp, [r7]
 800cc98:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 800cc9c:	fb09 220b 	mla	r2, r9, fp, r2
 800cca0:	4452      	add	r2, sl
 800cca2:	b29b      	uxth	r3, r3
 800cca4:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 800cca8:	f84c 3b04 	str.w	r3, [ip], #4
 800ccac:	f857 3b04 	ldr.w	r3, [r7], #4
 800ccb0:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ccb4:	f8bc 3000 	ldrh.w	r3, [ip]
 800ccb8:	fb09 330a 	mla	r3, r9, sl, r3
 800ccbc:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 800ccc0:	42bd      	cmp	r5, r7
 800ccc2:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 800ccc6:	d8e5      	bhi.n	800cc94 <__multiply+0xfc>
 800ccc8:	9a01      	ldr	r2, [sp, #4]
 800ccca:	50a3      	str	r3, [r4, r2]
 800cccc:	3404      	adds	r4, #4
 800ccce:	e79f      	b.n	800cc10 <__multiply+0x78>
 800ccd0:	3e01      	subs	r6, #1
 800ccd2:	e7a1      	b.n	800cc18 <__multiply+0x80>
 800ccd4:	0801bf84 	.word	0x0801bf84
 800ccd8:	0801bfa6 	.word	0x0801bfa6

0800ccdc <__pow5mult>:
 800ccdc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 800cce0:	4615      	mov	r5, r2
 800cce2:	f012 0203 	ands.w	r2, r2, #3
 800cce6:	4607      	mov	r7, r0
 800cce8:	460e      	mov	r6, r1
 800ccea:	d007      	beq.n	800ccfc <__pow5mult+0x20>
 800ccec:	4c25      	ldr	r4, [pc, #148]	@ (800cd84 <__pow5mult+0xa8>)
 800ccee:	3a01      	subs	r2, #1
 800ccf0:	2300      	movs	r3, #0
 800ccf2:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 800ccf6:	f7ff fea7 	bl	800ca48 <__multadd>
 800ccfa:	4606      	mov	r6, r0
 800ccfc:	10ad      	asrs	r5, r5, #2
 800ccfe:	d03d      	beq.n	800cd7c <__pow5mult+0xa0>
 800cd00:	69fc      	ldr	r4, [r7, #28]
 800cd02:	b97c      	cbnz	r4, 800cd24 <__pow5mult+0x48>
 800cd04:	2010      	movs	r0, #16
 800cd06:	f7ff fcdb 	bl	800c6c0 <malloc>
 800cd0a:	4602      	mov	r2, r0
 800cd0c:	61f8      	str	r0, [r7, #28]
 800cd0e:	b928      	cbnz	r0, 800cd1c <__pow5mult+0x40>
 800cd10:	4b1d      	ldr	r3, [pc, #116]	@ (800cd88 <__pow5mult+0xac>)
 800cd12:	481e      	ldr	r0, [pc, #120]	@ (800cd8c <__pow5mult+0xb0>)
 800cd14:	f240 11b3 	movw	r1, #435	@ 0x1b3
 800cd18:	f000 fba8 	bl	800d46c <__assert_func>
 800cd1c:	e9c0 4401 	strd	r4, r4, [r0, #4]
 800cd20:	6004      	str	r4, [r0, #0]
 800cd22:	60c4      	str	r4, [r0, #12]
 800cd24:	f8d7 801c 	ldr.w	r8, [r7, #28]
 800cd28:	f8d8 4008 	ldr.w	r4, [r8, #8]
 800cd2c:	b94c      	cbnz	r4, 800cd42 <__pow5mult+0x66>
 800cd2e:	f240 2171 	movw	r1, #625	@ 0x271
 800cd32:	4638      	mov	r0, r7
 800cd34:	f7ff ff1a 	bl	800cb6c <__i2b>
 800cd38:	2300      	movs	r3, #0
 800cd3a:	f8c8 0008 	str.w	r0, [r8, #8]
 800cd3e:	4604      	mov	r4, r0
 800cd40:	6003      	str	r3, [r0, #0]
 800cd42:	f04f 0900 	mov.w	r9, #0
 800cd46:	07eb      	lsls	r3, r5, #31
 800cd48:	d50a      	bpl.n	800cd60 <__pow5mult+0x84>
 800cd4a:	4631      	mov	r1, r6
 800cd4c:	4622      	mov	r2, r4
 800cd4e:	4638      	mov	r0, r7
 800cd50:	f7ff ff22 	bl	800cb98 <__multiply>
 800cd54:	4631      	mov	r1, r6
 800cd56:	4680      	mov	r8, r0
 800cd58:	4638      	mov	r0, r7
 800cd5a:	f7ff fe53 	bl	800ca04 <_Bfree>
 800cd5e:	4646      	mov	r6, r8
 800cd60:	106d      	asrs	r5, r5, #1
 800cd62:	d00b      	beq.n	800cd7c <__pow5mult+0xa0>
 800cd64:	6820      	ldr	r0, [r4, #0]
 800cd66:	b938      	cbnz	r0, 800cd78 <__pow5mult+0x9c>
 800cd68:	4622      	mov	r2, r4
 800cd6a:	4621      	mov	r1, r4
 800cd6c:	4638      	mov	r0, r7
 800cd6e:	f7ff ff13 	bl	800cb98 <__multiply>
 800cd72:	6020      	str	r0, [r4, #0]
 800cd74:	f8c0 9000 	str.w	r9, [r0]
 800cd78:	4604      	mov	r4, r0
 800cd7a:	e7e4      	b.n	800cd46 <__pow5mult+0x6a>
 800cd7c:	4630      	mov	r0, r6
 800cd7e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 800cd82:	bf00      	nop
 800cd84:	0801c048 	.word	0x0801c048
 800cd88:	0801bf15 	.word	0x0801bf15
 800cd8c:	0801bfa6 	.word	0x0801bfa6

0800cd90 <__lshift>:
 800cd90:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 800cd94:	460c      	mov	r4, r1
 800cd96:	6849      	ldr	r1, [r1, #4]
 800cd98:	6923      	ldr	r3, [r4, #16]
 800cd9a:	eb03 1862 	add.w	r8, r3, r2, asr #5
 800cd9e:	68a3      	ldr	r3, [r4, #8]
 800cda0:	4607      	mov	r7, r0
 800cda2:	4691      	mov	r9, r2
 800cda4:	ea4f 1a62 	mov.w	sl, r2, asr #5
 800cda8:	f108 0601 	add.w	r6, r8, #1
 800cdac:	42b3      	cmp	r3, r6
 800cdae:	db0b      	blt.n	800cdc8 <__lshift+0x38>
 800cdb0:	4638      	mov	r0, r7
 800cdb2:	f7ff fde7 	bl	800c984 <_Balloc>
 800cdb6:	4605      	mov	r5, r0
 800cdb8:	b948      	cbnz	r0, 800cdce <__lshift+0x3e>
 800cdba:	4602      	mov	r2, r0
 800cdbc:	4b28      	ldr	r3, [pc, #160]	@ (800ce60 <__lshift+0xd0>)
 800cdbe:	4829      	ldr	r0, [pc, #164]	@ (800ce64 <__lshift+0xd4>)
 800cdc0:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 800cdc4:	f000 fb52 	bl	800d46c <__assert_func>
 800cdc8:	3101      	adds	r1, #1
 800cdca:	005b      	lsls	r3, r3, #1
 800cdcc:	e7ee      	b.n	800cdac <__lshift+0x1c>
 800cdce:	2300      	movs	r3, #0
 800cdd0:	f100 0114 	add.w	r1, r0, #20
 800cdd4:	f100 0210 	add.w	r2, r0, #16
 800cdd8:	4618      	mov	r0, r3
 800cdda:	4553      	cmp	r3, sl
 800cddc:	db33      	blt.n	800ce46 <__lshift+0xb6>
 800cdde:	6920      	ldr	r0, [r4, #16]
 800cde0:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 800cde4:	f104 0314 	add.w	r3, r4, #20
 800cde8:	f019 091f 	ands.w	r9, r9, #31
 800cdec:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 800cdf0:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 800cdf4:	d02b      	beq.n	800ce4e <__lshift+0xbe>
 800cdf6:	f1c9 0e20 	rsb	lr, r9, #32
 800cdfa:	468a      	mov	sl, r1
 800cdfc:	2200      	movs	r2, #0
 800cdfe:	6818      	ldr	r0, [r3, #0]
 800ce00:	fa00 f009 	lsl.w	r0, r0, r9
 800ce04:	4310      	orrs	r0, r2
 800ce06:	f84a 0b04 	str.w	r0, [sl], #4
 800ce0a:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce0e:	459c      	cmp	ip, r3
 800ce10:	fa22 f20e 	lsr.w	r2, r2, lr
 800ce14:	d8f3      	bhi.n	800cdfe <__lshift+0x6e>
 800ce16:	ebac 0304 	sub.w	r3, ip, r4
 800ce1a:	3b15      	subs	r3, #21
 800ce1c:	f023 0303 	bic.w	r3, r3, #3
 800ce20:	3304      	adds	r3, #4
 800ce22:	f104 0015 	add.w	r0, r4, #21
 800ce26:	4560      	cmp	r0, ip
 800ce28:	bf88      	it	hi
 800ce2a:	2304      	movhi	r3, #4
 800ce2c:	50ca      	str	r2, [r1, r3]
 800ce2e:	b10a      	cbz	r2, 800ce34 <__lshift+0xa4>
 800ce30:	f108 0602 	add.w	r6, r8, #2
 800ce34:	3e01      	subs	r6, #1
 800ce36:	4638      	mov	r0, r7
 800ce38:	612e      	str	r6, [r5, #16]
 800ce3a:	4621      	mov	r1, r4
 800ce3c:	f7ff fde2 	bl	800ca04 <_Bfree>
 800ce40:	4628      	mov	r0, r5
 800ce42:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800ce46:	f842 0f04 	str.w	r0, [r2, #4]!
 800ce4a:	3301      	adds	r3, #1
 800ce4c:	e7c5      	b.n	800cdda <__lshift+0x4a>
 800ce4e:	3904      	subs	r1, #4
 800ce50:	f853 2b04 	ldr.w	r2, [r3], #4
 800ce54:	f841 2f04 	str.w	r2, [r1, #4]!
 800ce58:	459c      	cmp	ip, r3
 800ce5a:	d8f9      	bhi.n	800ce50 <__lshift+0xc0>
 800ce5c:	e7ea      	b.n	800ce34 <__lshift+0xa4>
 800ce5e:	bf00      	nop
 800ce60:	0801bf84 	.word	0x0801bf84
 800ce64:	0801bfa6 	.word	0x0801bfa6

0800ce68 <__mcmp>:
 800ce68:	690a      	ldr	r2, [r1, #16]
 800ce6a:	4603      	mov	r3, r0
 800ce6c:	6900      	ldr	r0, [r0, #16]
 800ce6e:	1a80      	subs	r0, r0, r2
 800ce70:	b530      	push	{r4, r5, lr}
 800ce72:	d10e      	bne.n	800ce92 <__mcmp+0x2a>
 800ce74:	3314      	adds	r3, #20
 800ce76:	3114      	adds	r1, #20
 800ce78:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 800ce7c:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 800ce80:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 800ce84:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 800ce88:	4295      	cmp	r5, r2
 800ce8a:	d003      	beq.n	800ce94 <__mcmp+0x2c>
 800ce8c:	d205      	bcs.n	800ce9a <__mcmp+0x32>
 800ce8e:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800ce92:	bd30      	pop	{r4, r5, pc}
 800ce94:	42a3      	cmp	r3, r4
 800ce96:	d3f3      	bcc.n	800ce80 <__mcmp+0x18>
 800ce98:	e7fb      	b.n	800ce92 <__mcmp+0x2a>
 800ce9a:	2001      	movs	r0, #1
 800ce9c:	e7f9      	b.n	800ce92 <__mcmp+0x2a>
	...

0800cea0 <__mdiff>:
 800cea0:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800cea4:	4689      	mov	r9, r1
 800cea6:	4606      	mov	r6, r0
 800cea8:	4611      	mov	r1, r2
 800ceaa:	4648      	mov	r0, r9
 800ceac:	4614      	mov	r4, r2
 800ceae:	f7ff ffdb 	bl	800ce68 <__mcmp>
 800ceb2:	1e05      	subs	r5, r0, #0
 800ceb4:	d112      	bne.n	800cedc <__mdiff+0x3c>
 800ceb6:	4629      	mov	r1, r5
 800ceb8:	4630      	mov	r0, r6
 800ceba:	f7ff fd63 	bl	800c984 <_Balloc>
 800cebe:	4602      	mov	r2, r0
 800cec0:	b928      	cbnz	r0, 800cece <__mdiff+0x2e>
 800cec2:	4b3f      	ldr	r3, [pc, #252]	@ (800cfc0 <__mdiff+0x120>)
 800cec4:	f240 2137 	movw	r1, #567	@ 0x237
 800cec8:	483e      	ldr	r0, [pc, #248]	@ (800cfc4 <__mdiff+0x124>)
 800ceca:	f000 facf 	bl	800d46c <__assert_func>
 800cece:	2301      	movs	r3, #1
 800ced0:	e9c0 3504 	strd	r3, r5, [r0, #16]
 800ced4:	4610      	mov	r0, r2
 800ced6:	b003      	add	sp, #12
 800ced8:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800cedc:	bfbc      	itt	lt
 800cede:	464b      	movlt	r3, r9
 800cee0:	46a1      	movlt	r9, r4
 800cee2:	4630      	mov	r0, r6
 800cee4:	f8d9 1004 	ldr.w	r1, [r9, #4]
 800cee8:	bfba      	itte	lt
 800ceea:	461c      	movlt	r4, r3
 800ceec:	2501      	movlt	r5, #1
 800ceee:	2500      	movge	r5, #0
 800cef0:	f7ff fd48 	bl	800c984 <_Balloc>
 800cef4:	4602      	mov	r2, r0
 800cef6:	b918      	cbnz	r0, 800cf00 <__mdiff+0x60>
 800cef8:	4b31      	ldr	r3, [pc, #196]	@ (800cfc0 <__mdiff+0x120>)
 800cefa:	f240 2145 	movw	r1, #581	@ 0x245
 800cefe:	e7e3      	b.n	800cec8 <__mdiff+0x28>
 800cf00:	f8d9 7010 	ldr.w	r7, [r9, #16]
 800cf04:	6926      	ldr	r6, [r4, #16]
 800cf06:	60c5      	str	r5, [r0, #12]
 800cf08:	f109 0310 	add.w	r3, r9, #16
 800cf0c:	f109 0514 	add.w	r5, r9, #20
 800cf10:	f104 0e14 	add.w	lr, r4, #20
 800cf14:	f100 0b14 	add.w	fp, r0, #20
 800cf18:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 800cf1c:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 800cf20:	9301      	str	r3, [sp, #4]
 800cf22:	46d9      	mov	r9, fp
 800cf24:	f04f 0c00 	mov.w	ip, #0
 800cf28:	9b01      	ldr	r3, [sp, #4]
 800cf2a:	f85e 0b04 	ldr.w	r0, [lr], #4
 800cf2e:	f853 af04 	ldr.w	sl, [r3, #4]!
 800cf32:	9301      	str	r3, [sp, #4]
 800cf34:	fa1f f38a 	uxth.w	r3, sl
 800cf38:	4619      	mov	r1, r3
 800cf3a:	b283      	uxth	r3, r0
 800cf3c:	1acb      	subs	r3, r1, r3
 800cf3e:	0c00      	lsrs	r0, r0, #16
 800cf40:	4463      	add	r3, ip
 800cf42:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 800cf46:	eb00 4023 	add.w	r0, r0, r3, asr #16
 800cf4a:	b29b      	uxth	r3, r3
 800cf4c:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 800cf50:	4576      	cmp	r6, lr
 800cf52:	f849 3b04 	str.w	r3, [r9], #4
 800cf56:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cf5a:	d8e5      	bhi.n	800cf28 <__mdiff+0x88>
 800cf5c:	1b33      	subs	r3, r6, r4
 800cf5e:	3b15      	subs	r3, #21
 800cf60:	f023 0303 	bic.w	r3, r3, #3
 800cf64:	3415      	adds	r4, #21
 800cf66:	3304      	adds	r3, #4
 800cf68:	42a6      	cmp	r6, r4
 800cf6a:	bf38      	it	cc
 800cf6c:	2304      	movcc	r3, #4
 800cf6e:	441d      	add	r5, r3
 800cf70:	445b      	add	r3, fp
 800cf72:	461e      	mov	r6, r3
 800cf74:	462c      	mov	r4, r5
 800cf76:	4544      	cmp	r4, r8
 800cf78:	d30e      	bcc.n	800cf98 <__mdiff+0xf8>
 800cf7a:	f108 0103 	add.w	r1, r8, #3
 800cf7e:	1b49      	subs	r1, r1, r5
 800cf80:	f021 0103 	bic.w	r1, r1, #3
 800cf84:	3d03      	subs	r5, #3
 800cf86:	45a8      	cmp	r8, r5
 800cf88:	bf38      	it	cc
 800cf8a:	2100      	movcc	r1, #0
 800cf8c:	440b      	add	r3, r1
 800cf8e:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 800cf92:	b191      	cbz	r1, 800cfba <__mdiff+0x11a>
 800cf94:	6117      	str	r7, [r2, #16]
 800cf96:	e79d      	b.n	800ced4 <__mdiff+0x34>
 800cf98:	f854 1b04 	ldr.w	r1, [r4], #4
 800cf9c:	46e6      	mov	lr, ip
 800cf9e:	0c08      	lsrs	r0, r1, #16
 800cfa0:	fa1c fc81 	uxtah	ip, ip, r1
 800cfa4:	4471      	add	r1, lr
 800cfa6:	eb00 402c 	add.w	r0, r0, ip, asr #16
 800cfaa:	b289      	uxth	r1, r1
 800cfac:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 800cfb0:	f846 1b04 	str.w	r1, [r6], #4
 800cfb4:	ea4f 4c20 	mov.w	ip, r0, asr #16
 800cfb8:	e7dd      	b.n	800cf76 <__mdiff+0xd6>
 800cfba:	3f01      	subs	r7, #1
 800cfbc:	e7e7      	b.n	800cf8e <__mdiff+0xee>
 800cfbe:	bf00      	nop
 800cfc0:	0801bf84 	.word	0x0801bf84
 800cfc4:	0801bfa6 	.word	0x0801bfa6

0800cfc8 <__d2b>:
 800cfc8:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 800cfcc:	460f      	mov	r7, r1
 800cfce:	2101      	movs	r1, #1
 800cfd0:	ec59 8b10 	vmov	r8, r9, d0
 800cfd4:	4616      	mov	r6, r2
 800cfd6:	f7ff fcd5 	bl	800c984 <_Balloc>
 800cfda:	4604      	mov	r4, r0
 800cfdc:	b930      	cbnz	r0, 800cfec <__d2b+0x24>
 800cfde:	4602      	mov	r2, r0
 800cfe0:	4b23      	ldr	r3, [pc, #140]	@ (800d070 <__d2b+0xa8>)
 800cfe2:	4824      	ldr	r0, [pc, #144]	@ (800d074 <__d2b+0xac>)
 800cfe4:	f240 310f 	movw	r1, #783	@ 0x30f
 800cfe8:	f000 fa40 	bl	800d46c <__assert_func>
 800cfec:	f3c9 550a 	ubfx	r5, r9, #20, #11
 800cff0:	f3c9 0313 	ubfx	r3, r9, #0, #20
 800cff4:	b10d      	cbz	r5, 800cffa <__d2b+0x32>
 800cff6:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 800cffa:	9301      	str	r3, [sp, #4]
 800cffc:	f1b8 0300 	subs.w	r3, r8, #0
 800d000:	d023      	beq.n	800d04a <__d2b+0x82>
 800d002:	4668      	mov	r0, sp
 800d004:	9300      	str	r3, [sp, #0]
 800d006:	f7ff fd84 	bl	800cb12 <__lo0bits>
 800d00a:	e9dd 1200 	ldrd	r1, r2, [sp]
 800d00e:	b1d0      	cbz	r0, 800d046 <__d2b+0x7e>
 800d010:	f1c0 0320 	rsb	r3, r0, #32
 800d014:	fa02 f303 	lsl.w	r3, r2, r3
 800d018:	430b      	orrs	r3, r1
 800d01a:	40c2      	lsrs	r2, r0
 800d01c:	6163      	str	r3, [r4, #20]
 800d01e:	9201      	str	r2, [sp, #4]
 800d020:	9b01      	ldr	r3, [sp, #4]
 800d022:	61a3      	str	r3, [r4, #24]
 800d024:	2b00      	cmp	r3, #0
 800d026:	bf0c      	ite	eq
 800d028:	2201      	moveq	r2, #1
 800d02a:	2202      	movne	r2, #2
 800d02c:	6122      	str	r2, [r4, #16]
 800d02e:	b1a5      	cbz	r5, 800d05a <__d2b+0x92>
 800d030:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 800d034:	4405      	add	r5, r0
 800d036:	603d      	str	r5, [r7, #0]
 800d038:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 800d03c:	6030      	str	r0, [r6, #0]
 800d03e:	4620      	mov	r0, r4
 800d040:	b003      	add	sp, #12
 800d042:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 800d046:	6161      	str	r1, [r4, #20]
 800d048:	e7ea      	b.n	800d020 <__d2b+0x58>
 800d04a:	a801      	add	r0, sp, #4
 800d04c:	f7ff fd61 	bl	800cb12 <__lo0bits>
 800d050:	9b01      	ldr	r3, [sp, #4]
 800d052:	6163      	str	r3, [r4, #20]
 800d054:	3020      	adds	r0, #32
 800d056:	2201      	movs	r2, #1
 800d058:	e7e8      	b.n	800d02c <__d2b+0x64>
 800d05a:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 800d05e:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 800d062:	6038      	str	r0, [r7, #0]
 800d064:	6918      	ldr	r0, [r3, #16]
 800d066:	f7ff fd35 	bl	800cad4 <__hi0bits>
 800d06a:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 800d06e:	e7e5      	b.n	800d03c <__d2b+0x74>
 800d070:	0801bf84 	.word	0x0801bf84
 800d074:	0801bfa6 	.word	0x0801bfa6

0800d078 <__sread>:
 800d078:	b510      	push	{r4, lr}
 800d07a:	460c      	mov	r4, r1
 800d07c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d080:	f000 f99e 	bl	800d3c0 <_read_r>
 800d084:	2800      	cmp	r0, #0
 800d086:	bfab      	itete	ge
 800d088:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 800d08a:	89a3      	ldrhlt	r3, [r4, #12]
 800d08c:	181b      	addge	r3, r3, r0
 800d08e:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 800d092:	bfac      	ite	ge
 800d094:	6563      	strge	r3, [r4, #84]	@ 0x54
 800d096:	81a3      	strhlt	r3, [r4, #12]
 800d098:	bd10      	pop	{r4, pc}

0800d09a <__swrite>:
 800d09a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d09e:	461f      	mov	r7, r3
 800d0a0:	898b      	ldrh	r3, [r1, #12]
 800d0a2:	05db      	lsls	r3, r3, #23
 800d0a4:	4605      	mov	r5, r0
 800d0a6:	460c      	mov	r4, r1
 800d0a8:	4616      	mov	r6, r2
 800d0aa:	d505      	bpl.n	800d0b8 <__swrite+0x1e>
 800d0ac:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0b0:	2302      	movs	r3, #2
 800d0b2:	2200      	movs	r2, #0
 800d0b4:	f000 f972 	bl	800d39c <_lseek_r>
 800d0b8:	89a3      	ldrh	r3, [r4, #12]
 800d0ba:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d0be:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800d0c2:	81a3      	strh	r3, [r4, #12]
 800d0c4:	4632      	mov	r2, r6
 800d0c6:	463b      	mov	r3, r7
 800d0c8:	4628      	mov	r0, r5
 800d0ca:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d0ce:	f000 b999 	b.w	800d404 <_write_r>

0800d0d2 <__sseek>:
 800d0d2:	b510      	push	{r4, lr}
 800d0d4:	460c      	mov	r4, r1
 800d0d6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0da:	f000 f95f 	bl	800d39c <_lseek_r>
 800d0de:	1c43      	adds	r3, r0, #1
 800d0e0:	89a3      	ldrh	r3, [r4, #12]
 800d0e2:	bf15      	itete	ne
 800d0e4:	6560      	strne	r0, [r4, #84]	@ 0x54
 800d0e6:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 800d0ea:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 800d0ee:	81a3      	strheq	r3, [r4, #12]
 800d0f0:	bf18      	it	ne
 800d0f2:	81a3      	strhne	r3, [r4, #12]
 800d0f4:	bd10      	pop	{r4, pc}

0800d0f6 <__sclose>:
 800d0f6:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d0fa:	f000 b995 	b.w	800d428 <_close_r>

0800d0fe <_realloc_r>:
 800d0fe:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 800d102:	4607      	mov	r7, r0
 800d104:	4614      	mov	r4, r2
 800d106:	460d      	mov	r5, r1
 800d108:	b921      	cbnz	r1, 800d114 <_realloc_r+0x16>
 800d10a:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 800d10e:	4611      	mov	r1, r2
 800d110:	f7ff bb00 	b.w	800c714 <_malloc_r>
 800d114:	b92a      	cbnz	r2, 800d122 <_realloc_r+0x24>
 800d116:	f000 f9db 	bl	800d4d0 <_free_r>
 800d11a:	4625      	mov	r5, r4
 800d11c:	4628      	mov	r0, r5
 800d11e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 800d122:	f000 fa31 	bl	800d588 <_malloc_usable_size_r>
 800d126:	4284      	cmp	r4, r0
 800d128:	4606      	mov	r6, r0
 800d12a:	d802      	bhi.n	800d132 <_realloc_r+0x34>
 800d12c:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 800d130:	d8f4      	bhi.n	800d11c <_realloc_r+0x1e>
 800d132:	4621      	mov	r1, r4
 800d134:	4638      	mov	r0, r7
 800d136:	f7ff faed 	bl	800c714 <_malloc_r>
 800d13a:	4680      	mov	r8, r0
 800d13c:	b908      	cbnz	r0, 800d142 <_realloc_r+0x44>
 800d13e:	4645      	mov	r5, r8
 800d140:	e7ec      	b.n	800d11c <_realloc_r+0x1e>
 800d142:	42b4      	cmp	r4, r6
 800d144:	4622      	mov	r2, r4
 800d146:	4629      	mov	r1, r5
 800d148:	bf28      	it	cs
 800d14a:	4632      	movcs	r2, r6
 800d14c:	f7fe fafa 	bl	800b744 <memcpy>
 800d150:	4629      	mov	r1, r5
 800d152:	4638      	mov	r0, r7
 800d154:	f000 f9bc 	bl	800d4d0 <_free_r>
 800d158:	e7f1      	b.n	800d13e <_realloc_r+0x40>

0800d15a <__swbuf_r>:
 800d15a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d15c:	460e      	mov	r6, r1
 800d15e:	4614      	mov	r4, r2
 800d160:	4605      	mov	r5, r0
 800d162:	b118      	cbz	r0, 800d16c <__swbuf_r+0x12>
 800d164:	6a03      	ldr	r3, [r0, #32]
 800d166:	b90b      	cbnz	r3, 800d16c <__swbuf_r+0x12>
 800d168:	f7fe fa1e 	bl	800b5a8 <__sinit>
 800d16c:	69a3      	ldr	r3, [r4, #24]
 800d16e:	60a3      	str	r3, [r4, #8]
 800d170:	89a3      	ldrh	r3, [r4, #12]
 800d172:	071a      	lsls	r2, r3, #28
 800d174:	d501      	bpl.n	800d17a <__swbuf_r+0x20>
 800d176:	6923      	ldr	r3, [r4, #16]
 800d178:	b943      	cbnz	r3, 800d18c <__swbuf_r+0x32>
 800d17a:	4621      	mov	r1, r4
 800d17c:	4628      	mov	r0, r5
 800d17e:	f000 f82b 	bl	800d1d8 <__swsetup_r>
 800d182:	b118      	cbz	r0, 800d18c <__swbuf_r+0x32>
 800d184:	f04f 37ff 	mov.w	r7, #4294967295	@ 0xffffffff
 800d188:	4638      	mov	r0, r7
 800d18a:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 800d18c:	6823      	ldr	r3, [r4, #0]
 800d18e:	6922      	ldr	r2, [r4, #16]
 800d190:	1a98      	subs	r0, r3, r2
 800d192:	6963      	ldr	r3, [r4, #20]
 800d194:	b2f6      	uxtb	r6, r6
 800d196:	4283      	cmp	r3, r0
 800d198:	4637      	mov	r7, r6
 800d19a:	dc05      	bgt.n	800d1a8 <__swbuf_r+0x4e>
 800d19c:	4621      	mov	r1, r4
 800d19e:	4628      	mov	r0, r5
 800d1a0:	f7ff fbbc 	bl	800c91c <_fflush_r>
 800d1a4:	2800      	cmp	r0, #0
 800d1a6:	d1ed      	bne.n	800d184 <__swbuf_r+0x2a>
 800d1a8:	68a3      	ldr	r3, [r4, #8]
 800d1aa:	3b01      	subs	r3, #1
 800d1ac:	60a3      	str	r3, [r4, #8]
 800d1ae:	6823      	ldr	r3, [r4, #0]
 800d1b0:	1c5a      	adds	r2, r3, #1
 800d1b2:	6022      	str	r2, [r4, #0]
 800d1b4:	701e      	strb	r6, [r3, #0]
 800d1b6:	6962      	ldr	r2, [r4, #20]
 800d1b8:	1c43      	adds	r3, r0, #1
 800d1ba:	429a      	cmp	r2, r3
 800d1bc:	d004      	beq.n	800d1c8 <__swbuf_r+0x6e>
 800d1be:	89a3      	ldrh	r3, [r4, #12]
 800d1c0:	07db      	lsls	r3, r3, #31
 800d1c2:	d5e1      	bpl.n	800d188 <__swbuf_r+0x2e>
 800d1c4:	2e0a      	cmp	r6, #10
 800d1c6:	d1df      	bne.n	800d188 <__swbuf_r+0x2e>
 800d1c8:	4621      	mov	r1, r4
 800d1ca:	4628      	mov	r0, r5
 800d1cc:	f7ff fba6 	bl	800c91c <_fflush_r>
 800d1d0:	2800      	cmp	r0, #0
 800d1d2:	d0d9      	beq.n	800d188 <__swbuf_r+0x2e>
 800d1d4:	e7d6      	b.n	800d184 <__swbuf_r+0x2a>
	...

0800d1d8 <__swsetup_r>:
 800d1d8:	b538      	push	{r3, r4, r5, lr}
 800d1da:	4b29      	ldr	r3, [pc, #164]	@ (800d280 <__swsetup_r+0xa8>)
 800d1dc:	4605      	mov	r5, r0
 800d1de:	6818      	ldr	r0, [r3, #0]
 800d1e0:	460c      	mov	r4, r1
 800d1e2:	b118      	cbz	r0, 800d1ec <__swsetup_r+0x14>
 800d1e4:	6a03      	ldr	r3, [r0, #32]
 800d1e6:	b90b      	cbnz	r3, 800d1ec <__swsetup_r+0x14>
 800d1e8:	f7fe f9de 	bl	800b5a8 <__sinit>
 800d1ec:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d1f0:	0719      	lsls	r1, r3, #28
 800d1f2:	d422      	bmi.n	800d23a <__swsetup_r+0x62>
 800d1f4:	06da      	lsls	r2, r3, #27
 800d1f6:	d407      	bmi.n	800d208 <__swsetup_r+0x30>
 800d1f8:	2209      	movs	r2, #9
 800d1fa:	602a      	str	r2, [r5, #0]
 800d1fc:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d200:	81a3      	strh	r3, [r4, #12]
 800d202:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d206:	e033      	b.n	800d270 <__swsetup_r+0x98>
 800d208:	0758      	lsls	r0, r3, #29
 800d20a:	d512      	bpl.n	800d232 <__swsetup_r+0x5a>
 800d20c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 800d20e:	b141      	cbz	r1, 800d222 <__swsetup_r+0x4a>
 800d210:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 800d214:	4299      	cmp	r1, r3
 800d216:	d002      	beq.n	800d21e <__swsetup_r+0x46>
 800d218:	4628      	mov	r0, r5
 800d21a:	f000 f959 	bl	800d4d0 <_free_r>
 800d21e:	2300      	movs	r3, #0
 800d220:	6363      	str	r3, [r4, #52]	@ 0x34
 800d222:	89a3      	ldrh	r3, [r4, #12]
 800d224:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 800d228:	81a3      	strh	r3, [r4, #12]
 800d22a:	2300      	movs	r3, #0
 800d22c:	6063      	str	r3, [r4, #4]
 800d22e:	6923      	ldr	r3, [r4, #16]
 800d230:	6023      	str	r3, [r4, #0]
 800d232:	89a3      	ldrh	r3, [r4, #12]
 800d234:	f043 0308 	orr.w	r3, r3, #8
 800d238:	81a3      	strh	r3, [r4, #12]
 800d23a:	6923      	ldr	r3, [r4, #16]
 800d23c:	b94b      	cbnz	r3, 800d252 <__swsetup_r+0x7a>
 800d23e:	89a3      	ldrh	r3, [r4, #12]
 800d240:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 800d244:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800d248:	d003      	beq.n	800d252 <__swsetup_r+0x7a>
 800d24a:	4621      	mov	r1, r4
 800d24c:	4628      	mov	r0, r5
 800d24e:	f000 f83f 	bl	800d2d0 <__smakebuf_r>
 800d252:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d256:	f013 0201 	ands.w	r2, r3, #1
 800d25a:	d00a      	beq.n	800d272 <__swsetup_r+0x9a>
 800d25c:	2200      	movs	r2, #0
 800d25e:	60a2      	str	r2, [r4, #8]
 800d260:	6962      	ldr	r2, [r4, #20]
 800d262:	4252      	negs	r2, r2
 800d264:	61a2      	str	r2, [r4, #24]
 800d266:	6922      	ldr	r2, [r4, #16]
 800d268:	b942      	cbnz	r2, 800d27c <__swsetup_r+0xa4>
 800d26a:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 800d26e:	d1c5      	bne.n	800d1fc <__swsetup_r+0x24>
 800d270:	bd38      	pop	{r3, r4, r5, pc}
 800d272:	0799      	lsls	r1, r3, #30
 800d274:	bf58      	it	pl
 800d276:	6962      	ldrpl	r2, [r4, #20]
 800d278:	60a2      	str	r2, [r4, #8]
 800d27a:	e7f4      	b.n	800d266 <__swsetup_r+0x8e>
 800d27c:	2000      	movs	r0, #0
 800d27e:	e7f7      	b.n	800d270 <__swsetup_r+0x98>
 800d280:	2000013c 	.word	0x2000013c

0800d284 <__swhatbuf_r>:
 800d284:	b570      	push	{r4, r5, r6, lr}
 800d286:	460c      	mov	r4, r1
 800d288:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 800d28c:	2900      	cmp	r1, #0
 800d28e:	b096      	sub	sp, #88	@ 0x58
 800d290:	4615      	mov	r5, r2
 800d292:	461e      	mov	r6, r3
 800d294:	da0d      	bge.n	800d2b2 <__swhatbuf_r+0x2e>
 800d296:	89a3      	ldrh	r3, [r4, #12]
 800d298:	f013 0f80 	tst.w	r3, #128	@ 0x80
 800d29c:	f04f 0100 	mov.w	r1, #0
 800d2a0:	bf14      	ite	ne
 800d2a2:	2340      	movne	r3, #64	@ 0x40
 800d2a4:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 800d2a8:	2000      	movs	r0, #0
 800d2aa:	6031      	str	r1, [r6, #0]
 800d2ac:	602b      	str	r3, [r5, #0]
 800d2ae:	b016      	add	sp, #88	@ 0x58
 800d2b0:	bd70      	pop	{r4, r5, r6, pc}
 800d2b2:	466a      	mov	r2, sp
 800d2b4:	f000 f8c8 	bl	800d448 <_fstat_r>
 800d2b8:	2800      	cmp	r0, #0
 800d2ba:	dbec      	blt.n	800d296 <__swhatbuf_r+0x12>
 800d2bc:	9901      	ldr	r1, [sp, #4]
 800d2be:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 800d2c2:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 800d2c6:	4259      	negs	r1, r3
 800d2c8:	4159      	adcs	r1, r3
 800d2ca:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 800d2ce:	e7eb      	b.n	800d2a8 <__swhatbuf_r+0x24>

0800d2d0 <__smakebuf_r>:
 800d2d0:	898b      	ldrh	r3, [r1, #12]
 800d2d2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 800d2d4:	079d      	lsls	r5, r3, #30
 800d2d6:	4606      	mov	r6, r0
 800d2d8:	460c      	mov	r4, r1
 800d2da:	d507      	bpl.n	800d2ec <__smakebuf_r+0x1c>
 800d2dc:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 800d2e0:	6023      	str	r3, [r4, #0]
 800d2e2:	6123      	str	r3, [r4, #16]
 800d2e4:	2301      	movs	r3, #1
 800d2e6:	6163      	str	r3, [r4, #20]
 800d2e8:	b003      	add	sp, #12
 800d2ea:	bdf0      	pop	{r4, r5, r6, r7, pc}
 800d2ec:	ab01      	add	r3, sp, #4
 800d2ee:	466a      	mov	r2, sp
 800d2f0:	f7ff ffc8 	bl	800d284 <__swhatbuf_r>
 800d2f4:	9f00      	ldr	r7, [sp, #0]
 800d2f6:	4605      	mov	r5, r0
 800d2f8:	4639      	mov	r1, r7
 800d2fa:	4630      	mov	r0, r6
 800d2fc:	f7ff fa0a 	bl	800c714 <_malloc_r>
 800d300:	b948      	cbnz	r0, 800d316 <__smakebuf_r+0x46>
 800d302:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 800d306:	059a      	lsls	r2, r3, #22
 800d308:	d4ee      	bmi.n	800d2e8 <__smakebuf_r+0x18>
 800d30a:	f023 0303 	bic.w	r3, r3, #3
 800d30e:	f043 0302 	orr.w	r3, r3, #2
 800d312:	81a3      	strh	r3, [r4, #12]
 800d314:	e7e2      	b.n	800d2dc <__smakebuf_r+0xc>
 800d316:	89a3      	ldrh	r3, [r4, #12]
 800d318:	6020      	str	r0, [r4, #0]
 800d31a:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 800d31e:	81a3      	strh	r3, [r4, #12]
 800d320:	9b01      	ldr	r3, [sp, #4]
 800d322:	e9c4 0704 	strd	r0, r7, [r4, #16]
 800d326:	b15b      	cbz	r3, 800d340 <__smakebuf_r+0x70>
 800d328:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 800d32c:	4630      	mov	r0, r6
 800d32e:	f000 f825 	bl	800d37c <_isatty_r>
 800d332:	b128      	cbz	r0, 800d340 <__smakebuf_r+0x70>
 800d334:	89a3      	ldrh	r3, [r4, #12]
 800d336:	f023 0303 	bic.w	r3, r3, #3
 800d33a:	f043 0301 	orr.w	r3, r3, #1
 800d33e:	81a3      	strh	r3, [r4, #12]
 800d340:	89a3      	ldrh	r3, [r4, #12]
 800d342:	431d      	orrs	r5, r3
 800d344:	81a5      	strh	r5, [r4, #12]
 800d346:	e7cf      	b.n	800d2e8 <__smakebuf_r+0x18>

0800d348 <memmove>:
 800d348:	4288      	cmp	r0, r1
 800d34a:	b510      	push	{r4, lr}
 800d34c:	eb01 0402 	add.w	r4, r1, r2
 800d350:	d902      	bls.n	800d358 <memmove+0x10>
 800d352:	4284      	cmp	r4, r0
 800d354:	4623      	mov	r3, r4
 800d356:	d807      	bhi.n	800d368 <memmove+0x20>
 800d358:	1e43      	subs	r3, r0, #1
 800d35a:	42a1      	cmp	r1, r4
 800d35c:	d008      	beq.n	800d370 <memmove+0x28>
 800d35e:	f811 2b01 	ldrb.w	r2, [r1], #1
 800d362:	f803 2f01 	strb.w	r2, [r3, #1]!
 800d366:	e7f8      	b.n	800d35a <memmove+0x12>
 800d368:	4402      	add	r2, r0
 800d36a:	4601      	mov	r1, r0
 800d36c:	428a      	cmp	r2, r1
 800d36e:	d100      	bne.n	800d372 <memmove+0x2a>
 800d370:	bd10      	pop	{r4, pc}
 800d372:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 800d376:	f802 4d01 	strb.w	r4, [r2, #-1]!
 800d37a:	e7f7      	b.n	800d36c <memmove+0x24>

0800d37c <_isatty_r>:
 800d37c:	b538      	push	{r3, r4, r5, lr}
 800d37e:	4d06      	ldr	r5, [pc, #24]	@ (800d398 <_isatty_r+0x1c>)
 800d380:	2300      	movs	r3, #0
 800d382:	4604      	mov	r4, r0
 800d384:	4608      	mov	r0, r1
 800d386:	602b      	str	r3, [r5, #0]
 800d388:	f7f5 f82a 	bl	80023e0 <_isatty>
 800d38c:	1c43      	adds	r3, r0, #1
 800d38e:	d102      	bne.n	800d396 <_isatty_r+0x1a>
 800d390:	682b      	ldr	r3, [r5, #0]
 800d392:	b103      	cbz	r3, 800d396 <_isatty_r+0x1a>
 800d394:	6023      	str	r3, [r4, #0]
 800d396:	bd38      	pop	{r3, r4, r5, pc}
 800d398:	20001a24 	.word	0x20001a24

0800d39c <_lseek_r>:
 800d39c:	b538      	push	{r3, r4, r5, lr}
 800d39e:	4d07      	ldr	r5, [pc, #28]	@ (800d3bc <_lseek_r+0x20>)
 800d3a0:	4604      	mov	r4, r0
 800d3a2:	4608      	mov	r0, r1
 800d3a4:	4611      	mov	r1, r2
 800d3a6:	2200      	movs	r2, #0
 800d3a8:	602a      	str	r2, [r5, #0]
 800d3aa:	461a      	mov	r2, r3
 800d3ac:	f7f5 f823 	bl	80023f6 <_lseek>
 800d3b0:	1c43      	adds	r3, r0, #1
 800d3b2:	d102      	bne.n	800d3ba <_lseek_r+0x1e>
 800d3b4:	682b      	ldr	r3, [r5, #0]
 800d3b6:	b103      	cbz	r3, 800d3ba <_lseek_r+0x1e>
 800d3b8:	6023      	str	r3, [r4, #0]
 800d3ba:	bd38      	pop	{r3, r4, r5, pc}
 800d3bc:	20001a24 	.word	0x20001a24

0800d3c0 <_read_r>:
 800d3c0:	b538      	push	{r3, r4, r5, lr}
 800d3c2:	4d07      	ldr	r5, [pc, #28]	@ (800d3e0 <_read_r+0x20>)
 800d3c4:	4604      	mov	r4, r0
 800d3c6:	4608      	mov	r0, r1
 800d3c8:	4611      	mov	r1, r2
 800d3ca:	2200      	movs	r2, #0
 800d3cc:	602a      	str	r2, [r5, #0]
 800d3ce:	461a      	mov	r2, r3
 800d3d0:	f7f4 ffb1 	bl	8002336 <_read>
 800d3d4:	1c43      	adds	r3, r0, #1
 800d3d6:	d102      	bne.n	800d3de <_read_r+0x1e>
 800d3d8:	682b      	ldr	r3, [r5, #0]
 800d3da:	b103      	cbz	r3, 800d3de <_read_r+0x1e>
 800d3dc:	6023      	str	r3, [r4, #0]
 800d3de:	bd38      	pop	{r3, r4, r5, pc}
 800d3e0:	20001a24 	.word	0x20001a24

0800d3e4 <_sbrk_r>:
 800d3e4:	b538      	push	{r3, r4, r5, lr}
 800d3e6:	4d06      	ldr	r5, [pc, #24]	@ (800d400 <_sbrk_r+0x1c>)
 800d3e8:	2300      	movs	r3, #0
 800d3ea:	4604      	mov	r4, r0
 800d3ec:	4608      	mov	r0, r1
 800d3ee:	602b      	str	r3, [r5, #0]
 800d3f0:	f7f5 f80e 	bl	8002410 <_sbrk>
 800d3f4:	1c43      	adds	r3, r0, #1
 800d3f6:	d102      	bne.n	800d3fe <_sbrk_r+0x1a>
 800d3f8:	682b      	ldr	r3, [r5, #0]
 800d3fa:	b103      	cbz	r3, 800d3fe <_sbrk_r+0x1a>
 800d3fc:	6023      	str	r3, [r4, #0]
 800d3fe:	bd38      	pop	{r3, r4, r5, pc}
 800d400:	20001a24 	.word	0x20001a24

0800d404 <_write_r>:
 800d404:	b538      	push	{r3, r4, r5, lr}
 800d406:	4d07      	ldr	r5, [pc, #28]	@ (800d424 <_write_r+0x20>)
 800d408:	4604      	mov	r4, r0
 800d40a:	4608      	mov	r0, r1
 800d40c:	4611      	mov	r1, r2
 800d40e:	2200      	movs	r2, #0
 800d410:	602a      	str	r2, [r5, #0]
 800d412:	461a      	mov	r2, r3
 800d414:	f7f4 ffac 	bl	8002370 <_write>
 800d418:	1c43      	adds	r3, r0, #1
 800d41a:	d102      	bne.n	800d422 <_write_r+0x1e>
 800d41c:	682b      	ldr	r3, [r5, #0]
 800d41e:	b103      	cbz	r3, 800d422 <_write_r+0x1e>
 800d420:	6023      	str	r3, [r4, #0]
 800d422:	bd38      	pop	{r3, r4, r5, pc}
 800d424:	20001a24 	.word	0x20001a24

0800d428 <_close_r>:
 800d428:	b538      	push	{r3, r4, r5, lr}
 800d42a:	4d06      	ldr	r5, [pc, #24]	@ (800d444 <_close_r+0x1c>)
 800d42c:	2300      	movs	r3, #0
 800d42e:	4604      	mov	r4, r0
 800d430:	4608      	mov	r0, r1
 800d432:	602b      	str	r3, [r5, #0]
 800d434:	f7f4 ffb8 	bl	80023a8 <_close>
 800d438:	1c43      	adds	r3, r0, #1
 800d43a:	d102      	bne.n	800d442 <_close_r+0x1a>
 800d43c:	682b      	ldr	r3, [r5, #0]
 800d43e:	b103      	cbz	r3, 800d442 <_close_r+0x1a>
 800d440:	6023      	str	r3, [r4, #0]
 800d442:	bd38      	pop	{r3, r4, r5, pc}
 800d444:	20001a24 	.word	0x20001a24

0800d448 <_fstat_r>:
 800d448:	b538      	push	{r3, r4, r5, lr}
 800d44a:	4d07      	ldr	r5, [pc, #28]	@ (800d468 <_fstat_r+0x20>)
 800d44c:	2300      	movs	r3, #0
 800d44e:	4604      	mov	r4, r0
 800d450:	4608      	mov	r0, r1
 800d452:	4611      	mov	r1, r2
 800d454:	602b      	str	r3, [r5, #0]
 800d456:	f7f4 ffb3 	bl	80023c0 <_fstat>
 800d45a:	1c43      	adds	r3, r0, #1
 800d45c:	d102      	bne.n	800d464 <_fstat_r+0x1c>
 800d45e:	682b      	ldr	r3, [r5, #0]
 800d460:	b103      	cbz	r3, 800d464 <_fstat_r+0x1c>
 800d462:	6023      	str	r3, [r4, #0]
 800d464:	bd38      	pop	{r3, r4, r5, pc}
 800d466:	bf00      	nop
 800d468:	20001a24 	.word	0x20001a24

0800d46c <__assert_func>:
 800d46c:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 800d46e:	4614      	mov	r4, r2
 800d470:	461a      	mov	r2, r3
 800d472:	4b09      	ldr	r3, [pc, #36]	@ (800d498 <__assert_func+0x2c>)
 800d474:	681b      	ldr	r3, [r3, #0]
 800d476:	4605      	mov	r5, r0
 800d478:	68d8      	ldr	r0, [r3, #12]
 800d47a:	b14c      	cbz	r4, 800d490 <__assert_func+0x24>
 800d47c:	4b07      	ldr	r3, [pc, #28]	@ (800d49c <__assert_func+0x30>)
 800d47e:	9100      	str	r1, [sp, #0]
 800d480:	e9cd 3401 	strd	r3, r4, [sp, #4]
 800d484:	4906      	ldr	r1, [pc, #24]	@ (800d4a0 <__assert_func+0x34>)
 800d486:	462b      	mov	r3, r5
 800d488:	f000 f886 	bl	800d598 <fiprintf>
 800d48c:	f000 f8a3 	bl	800d5d6 <abort>
 800d490:	4b04      	ldr	r3, [pc, #16]	@ (800d4a4 <__assert_func+0x38>)
 800d492:	461c      	mov	r4, r3
 800d494:	e7f3      	b.n	800d47e <__assert_func+0x12>
 800d496:	bf00      	nop
 800d498:	2000013c 	.word	0x2000013c
 800d49c:	0801c009 	.word	0x0801c009
 800d4a0:	0801c016 	.word	0x0801c016
 800d4a4:	0801c044 	.word	0x0801c044

0800d4a8 <_calloc_r>:
 800d4a8:	b570      	push	{r4, r5, r6, lr}
 800d4aa:	fba1 5402 	umull	r5, r4, r1, r2
 800d4ae:	b934      	cbnz	r4, 800d4be <_calloc_r+0x16>
 800d4b0:	4629      	mov	r1, r5
 800d4b2:	f7ff f92f 	bl	800c714 <_malloc_r>
 800d4b6:	4606      	mov	r6, r0
 800d4b8:	b928      	cbnz	r0, 800d4c6 <_calloc_r+0x1e>
 800d4ba:	4630      	mov	r0, r6
 800d4bc:	bd70      	pop	{r4, r5, r6, pc}
 800d4be:	220c      	movs	r2, #12
 800d4c0:	6002      	str	r2, [r0, #0]
 800d4c2:	2600      	movs	r6, #0
 800d4c4:	e7f9      	b.n	800d4ba <_calloc_r+0x12>
 800d4c6:	462a      	mov	r2, r5
 800d4c8:	4621      	mov	r1, r4
 800d4ca:	f7fe f901 	bl	800b6d0 <memset>
 800d4ce:	e7f4      	b.n	800d4ba <_calloc_r+0x12>

0800d4d0 <_free_r>:
 800d4d0:	b538      	push	{r3, r4, r5, lr}
 800d4d2:	4605      	mov	r5, r0
 800d4d4:	2900      	cmp	r1, #0
 800d4d6:	d041      	beq.n	800d55c <_free_r+0x8c>
 800d4d8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d4dc:	1f0c      	subs	r4, r1, #4
 800d4de:	2b00      	cmp	r3, #0
 800d4e0:	bfb8      	it	lt
 800d4e2:	18e4      	addlt	r4, r4, r3
 800d4e4:	f7ff fa42 	bl	800c96c <__malloc_lock>
 800d4e8:	4a1d      	ldr	r2, [pc, #116]	@ (800d560 <_free_r+0x90>)
 800d4ea:	6813      	ldr	r3, [r2, #0]
 800d4ec:	b933      	cbnz	r3, 800d4fc <_free_r+0x2c>
 800d4ee:	6063      	str	r3, [r4, #4]
 800d4f0:	6014      	str	r4, [r2, #0]
 800d4f2:	4628      	mov	r0, r5
 800d4f4:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d4f8:	f7ff ba3e 	b.w	800c978 <__malloc_unlock>
 800d4fc:	42a3      	cmp	r3, r4
 800d4fe:	d908      	bls.n	800d512 <_free_r+0x42>
 800d500:	6820      	ldr	r0, [r4, #0]
 800d502:	1821      	adds	r1, r4, r0
 800d504:	428b      	cmp	r3, r1
 800d506:	bf01      	itttt	eq
 800d508:	6819      	ldreq	r1, [r3, #0]
 800d50a:	685b      	ldreq	r3, [r3, #4]
 800d50c:	1809      	addeq	r1, r1, r0
 800d50e:	6021      	streq	r1, [r4, #0]
 800d510:	e7ed      	b.n	800d4ee <_free_r+0x1e>
 800d512:	461a      	mov	r2, r3
 800d514:	685b      	ldr	r3, [r3, #4]
 800d516:	b10b      	cbz	r3, 800d51c <_free_r+0x4c>
 800d518:	42a3      	cmp	r3, r4
 800d51a:	d9fa      	bls.n	800d512 <_free_r+0x42>
 800d51c:	6811      	ldr	r1, [r2, #0]
 800d51e:	1850      	adds	r0, r2, r1
 800d520:	42a0      	cmp	r0, r4
 800d522:	d10b      	bne.n	800d53c <_free_r+0x6c>
 800d524:	6820      	ldr	r0, [r4, #0]
 800d526:	4401      	add	r1, r0
 800d528:	1850      	adds	r0, r2, r1
 800d52a:	4283      	cmp	r3, r0
 800d52c:	6011      	str	r1, [r2, #0]
 800d52e:	d1e0      	bne.n	800d4f2 <_free_r+0x22>
 800d530:	6818      	ldr	r0, [r3, #0]
 800d532:	685b      	ldr	r3, [r3, #4]
 800d534:	6053      	str	r3, [r2, #4]
 800d536:	4408      	add	r0, r1
 800d538:	6010      	str	r0, [r2, #0]
 800d53a:	e7da      	b.n	800d4f2 <_free_r+0x22>
 800d53c:	d902      	bls.n	800d544 <_free_r+0x74>
 800d53e:	230c      	movs	r3, #12
 800d540:	602b      	str	r3, [r5, #0]
 800d542:	e7d6      	b.n	800d4f2 <_free_r+0x22>
 800d544:	6820      	ldr	r0, [r4, #0]
 800d546:	1821      	adds	r1, r4, r0
 800d548:	428b      	cmp	r3, r1
 800d54a:	bf04      	itt	eq
 800d54c:	6819      	ldreq	r1, [r3, #0]
 800d54e:	685b      	ldreq	r3, [r3, #4]
 800d550:	6063      	str	r3, [r4, #4]
 800d552:	bf04      	itt	eq
 800d554:	1809      	addeq	r1, r1, r0
 800d556:	6021      	streq	r1, [r4, #0]
 800d558:	6054      	str	r4, [r2, #4]
 800d55a:	e7ca      	b.n	800d4f2 <_free_r+0x22>
 800d55c:	bd38      	pop	{r3, r4, r5, pc}
 800d55e:	bf00      	nop
 800d560:	20001a20 	.word	0x20001a20

0800d564 <__ascii_mbtowc>:
 800d564:	b082      	sub	sp, #8
 800d566:	b901      	cbnz	r1, 800d56a <__ascii_mbtowc+0x6>
 800d568:	a901      	add	r1, sp, #4
 800d56a:	b142      	cbz	r2, 800d57e <__ascii_mbtowc+0x1a>
 800d56c:	b14b      	cbz	r3, 800d582 <__ascii_mbtowc+0x1e>
 800d56e:	7813      	ldrb	r3, [r2, #0]
 800d570:	600b      	str	r3, [r1, #0]
 800d572:	7812      	ldrb	r2, [r2, #0]
 800d574:	1e10      	subs	r0, r2, #0
 800d576:	bf18      	it	ne
 800d578:	2001      	movne	r0, #1
 800d57a:	b002      	add	sp, #8
 800d57c:	4770      	bx	lr
 800d57e:	4610      	mov	r0, r2
 800d580:	e7fb      	b.n	800d57a <__ascii_mbtowc+0x16>
 800d582:	f06f 0001 	mvn.w	r0, #1
 800d586:	e7f8      	b.n	800d57a <__ascii_mbtowc+0x16>

0800d588 <_malloc_usable_size_r>:
 800d588:	f851 3c04 	ldr.w	r3, [r1, #-4]
 800d58c:	1f18      	subs	r0, r3, #4
 800d58e:	2b00      	cmp	r3, #0
 800d590:	bfbc      	itt	lt
 800d592:	580b      	ldrlt	r3, [r1, r0]
 800d594:	18c0      	addlt	r0, r0, r3
 800d596:	4770      	bx	lr

0800d598 <fiprintf>:
 800d598:	b40e      	push	{r1, r2, r3}
 800d59a:	b503      	push	{r0, r1, lr}
 800d59c:	4601      	mov	r1, r0
 800d59e:	ab03      	add	r3, sp, #12
 800d5a0:	4805      	ldr	r0, [pc, #20]	@ (800d5b8 <fiprintf+0x20>)
 800d5a2:	f853 2b04 	ldr.w	r2, [r3], #4
 800d5a6:	6800      	ldr	r0, [r0, #0]
 800d5a8:	9301      	str	r3, [sp, #4]
 800d5aa:	f000 f845 	bl	800d638 <_vfiprintf_r>
 800d5ae:	b002      	add	sp, #8
 800d5b0:	f85d eb04 	ldr.w	lr, [sp], #4
 800d5b4:	b003      	add	sp, #12
 800d5b6:	4770      	bx	lr
 800d5b8:	2000013c 	.word	0x2000013c

0800d5bc <__ascii_wctomb>:
 800d5bc:	4603      	mov	r3, r0
 800d5be:	4608      	mov	r0, r1
 800d5c0:	b141      	cbz	r1, 800d5d4 <__ascii_wctomb+0x18>
 800d5c2:	2aff      	cmp	r2, #255	@ 0xff
 800d5c4:	d904      	bls.n	800d5d0 <__ascii_wctomb+0x14>
 800d5c6:	228a      	movs	r2, #138	@ 0x8a
 800d5c8:	601a      	str	r2, [r3, #0]
 800d5ca:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d5ce:	4770      	bx	lr
 800d5d0:	700a      	strb	r2, [r1, #0]
 800d5d2:	2001      	movs	r0, #1
 800d5d4:	4770      	bx	lr

0800d5d6 <abort>:
 800d5d6:	b508      	push	{r3, lr}
 800d5d8:	2006      	movs	r0, #6
 800d5da:	f000 f96d 	bl	800d8b8 <raise>
 800d5de:	2001      	movs	r0, #1
 800d5e0:	f7f4 fe9e 	bl	8002320 <_exit>

0800d5e4 <__sfputc_r>:
 800d5e4:	6893      	ldr	r3, [r2, #8]
 800d5e6:	3b01      	subs	r3, #1
 800d5e8:	2b00      	cmp	r3, #0
 800d5ea:	b410      	push	{r4}
 800d5ec:	6093      	str	r3, [r2, #8]
 800d5ee:	da08      	bge.n	800d602 <__sfputc_r+0x1e>
 800d5f0:	6994      	ldr	r4, [r2, #24]
 800d5f2:	42a3      	cmp	r3, r4
 800d5f4:	db01      	blt.n	800d5fa <__sfputc_r+0x16>
 800d5f6:	290a      	cmp	r1, #10
 800d5f8:	d103      	bne.n	800d602 <__sfputc_r+0x1e>
 800d5fa:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d5fe:	f7ff bdac 	b.w	800d15a <__swbuf_r>
 800d602:	6813      	ldr	r3, [r2, #0]
 800d604:	1c58      	adds	r0, r3, #1
 800d606:	6010      	str	r0, [r2, #0]
 800d608:	7019      	strb	r1, [r3, #0]
 800d60a:	4608      	mov	r0, r1
 800d60c:	f85d 4b04 	ldr.w	r4, [sp], #4
 800d610:	4770      	bx	lr

0800d612 <__sfputs_r>:
 800d612:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d614:	4606      	mov	r6, r0
 800d616:	460f      	mov	r7, r1
 800d618:	4614      	mov	r4, r2
 800d61a:	18d5      	adds	r5, r2, r3
 800d61c:	42ac      	cmp	r4, r5
 800d61e:	d101      	bne.n	800d624 <__sfputs_r+0x12>
 800d620:	2000      	movs	r0, #0
 800d622:	e007      	b.n	800d634 <__sfputs_r+0x22>
 800d624:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d628:	463a      	mov	r2, r7
 800d62a:	4630      	mov	r0, r6
 800d62c:	f7ff ffda 	bl	800d5e4 <__sfputc_r>
 800d630:	1c43      	adds	r3, r0, #1
 800d632:	d1f3      	bne.n	800d61c <__sfputs_r+0xa>
 800d634:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	...

0800d638 <_vfiprintf_r>:
 800d638:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 800d63c:	460d      	mov	r5, r1
 800d63e:	b09d      	sub	sp, #116	@ 0x74
 800d640:	4614      	mov	r4, r2
 800d642:	4698      	mov	r8, r3
 800d644:	4606      	mov	r6, r0
 800d646:	b118      	cbz	r0, 800d650 <_vfiprintf_r+0x18>
 800d648:	6a03      	ldr	r3, [r0, #32]
 800d64a:	b90b      	cbnz	r3, 800d650 <_vfiprintf_r+0x18>
 800d64c:	f7fd ffac 	bl	800b5a8 <__sinit>
 800d650:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d652:	07d9      	lsls	r1, r3, #31
 800d654:	d405      	bmi.n	800d662 <_vfiprintf_r+0x2a>
 800d656:	89ab      	ldrh	r3, [r5, #12]
 800d658:	059a      	lsls	r2, r3, #22
 800d65a:	d402      	bmi.n	800d662 <_vfiprintf_r+0x2a>
 800d65c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d65e:	f7fe f86a 	bl	800b736 <__retarget_lock_acquire_recursive>
 800d662:	89ab      	ldrh	r3, [r5, #12]
 800d664:	071b      	lsls	r3, r3, #28
 800d666:	d501      	bpl.n	800d66c <_vfiprintf_r+0x34>
 800d668:	692b      	ldr	r3, [r5, #16]
 800d66a:	b99b      	cbnz	r3, 800d694 <_vfiprintf_r+0x5c>
 800d66c:	4629      	mov	r1, r5
 800d66e:	4630      	mov	r0, r6
 800d670:	f7ff fdb2 	bl	800d1d8 <__swsetup_r>
 800d674:	b170      	cbz	r0, 800d694 <_vfiprintf_r+0x5c>
 800d676:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d678:	07dc      	lsls	r4, r3, #31
 800d67a:	d504      	bpl.n	800d686 <_vfiprintf_r+0x4e>
 800d67c:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d680:	b01d      	add	sp, #116	@ 0x74
 800d682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 800d686:	89ab      	ldrh	r3, [r5, #12]
 800d688:	0598      	lsls	r0, r3, #22
 800d68a:	d4f7      	bmi.n	800d67c <_vfiprintf_r+0x44>
 800d68c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d68e:	f7fe f853 	bl	800b738 <__retarget_lock_release_recursive>
 800d692:	e7f3      	b.n	800d67c <_vfiprintf_r+0x44>
 800d694:	2300      	movs	r3, #0
 800d696:	9309      	str	r3, [sp, #36]	@ 0x24
 800d698:	2320      	movs	r3, #32
 800d69a:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 800d69e:	f8cd 800c 	str.w	r8, [sp, #12]
 800d6a2:	2330      	movs	r3, #48	@ 0x30
 800d6a4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 800d854 <_vfiprintf_r+0x21c>
 800d6a8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 800d6ac:	f04f 0901 	mov.w	r9, #1
 800d6b0:	4623      	mov	r3, r4
 800d6b2:	469a      	mov	sl, r3
 800d6b4:	f813 2b01 	ldrb.w	r2, [r3], #1
 800d6b8:	b10a      	cbz	r2, 800d6be <_vfiprintf_r+0x86>
 800d6ba:	2a25      	cmp	r2, #37	@ 0x25
 800d6bc:	d1f9      	bne.n	800d6b2 <_vfiprintf_r+0x7a>
 800d6be:	ebba 0b04 	subs.w	fp, sl, r4
 800d6c2:	d00b      	beq.n	800d6dc <_vfiprintf_r+0xa4>
 800d6c4:	465b      	mov	r3, fp
 800d6c6:	4622      	mov	r2, r4
 800d6c8:	4629      	mov	r1, r5
 800d6ca:	4630      	mov	r0, r6
 800d6cc:	f7ff ffa1 	bl	800d612 <__sfputs_r>
 800d6d0:	3001      	adds	r0, #1
 800d6d2:	f000 80a7 	beq.w	800d824 <_vfiprintf_r+0x1ec>
 800d6d6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 800d6d8:	445a      	add	r2, fp
 800d6da:	9209      	str	r2, [sp, #36]	@ 0x24
 800d6dc:	f89a 3000 	ldrb.w	r3, [sl]
 800d6e0:	2b00      	cmp	r3, #0
 800d6e2:	f000 809f 	beq.w	800d824 <_vfiprintf_r+0x1ec>
 800d6e6:	2300      	movs	r3, #0
 800d6e8:	f04f 32ff 	mov.w	r2, #4294967295	@ 0xffffffff
 800d6ec:	e9cd 2305 	strd	r2, r3, [sp, #20]
 800d6f0:	f10a 0a01 	add.w	sl, sl, #1
 800d6f4:	9304      	str	r3, [sp, #16]
 800d6f6:	9307      	str	r3, [sp, #28]
 800d6f8:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 800d6fc:	931a      	str	r3, [sp, #104]	@ 0x68
 800d6fe:	4654      	mov	r4, sl
 800d700:	2205      	movs	r2, #5
 800d702:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d706:	4853      	ldr	r0, [pc, #332]	@ (800d854 <_vfiprintf_r+0x21c>)
 800d708:	f7f2 fd8a 	bl	8000220 <memchr>
 800d70c:	9a04      	ldr	r2, [sp, #16]
 800d70e:	b9d8      	cbnz	r0, 800d748 <_vfiprintf_r+0x110>
 800d710:	06d1      	lsls	r1, r2, #27
 800d712:	bf44      	itt	mi
 800d714:	2320      	movmi	r3, #32
 800d716:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d71a:	0713      	lsls	r3, r2, #28
 800d71c:	bf44      	itt	mi
 800d71e:	232b      	movmi	r3, #43	@ 0x2b
 800d720:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 800d724:	f89a 3000 	ldrb.w	r3, [sl]
 800d728:	2b2a      	cmp	r3, #42	@ 0x2a
 800d72a:	d015      	beq.n	800d758 <_vfiprintf_r+0x120>
 800d72c:	9a07      	ldr	r2, [sp, #28]
 800d72e:	4654      	mov	r4, sl
 800d730:	2000      	movs	r0, #0
 800d732:	f04f 0c0a 	mov.w	ip, #10
 800d736:	4621      	mov	r1, r4
 800d738:	f811 3b01 	ldrb.w	r3, [r1], #1
 800d73c:	3b30      	subs	r3, #48	@ 0x30
 800d73e:	2b09      	cmp	r3, #9
 800d740:	d94b      	bls.n	800d7da <_vfiprintf_r+0x1a2>
 800d742:	b1b0      	cbz	r0, 800d772 <_vfiprintf_r+0x13a>
 800d744:	9207      	str	r2, [sp, #28]
 800d746:	e014      	b.n	800d772 <_vfiprintf_r+0x13a>
 800d748:	eba0 0308 	sub.w	r3, r0, r8
 800d74c:	fa09 f303 	lsl.w	r3, r9, r3
 800d750:	4313      	orrs	r3, r2
 800d752:	9304      	str	r3, [sp, #16]
 800d754:	46a2      	mov	sl, r4
 800d756:	e7d2      	b.n	800d6fe <_vfiprintf_r+0xc6>
 800d758:	9b03      	ldr	r3, [sp, #12]
 800d75a:	1d19      	adds	r1, r3, #4
 800d75c:	681b      	ldr	r3, [r3, #0]
 800d75e:	9103      	str	r1, [sp, #12]
 800d760:	2b00      	cmp	r3, #0
 800d762:	bfbb      	ittet	lt
 800d764:	425b      	neglt	r3, r3
 800d766:	f042 0202 	orrlt.w	r2, r2, #2
 800d76a:	9307      	strge	r3, [sp, #28]
 800d76c:	9307      	strlt	r3, [sp, #28]
 800d76e:	bfb8      	it	lt
 800d770:	9204      	strlt	r2, [sp, #16]
 800d772:	7823      	ldrb	r3, [r4, #0]
 800d774:	2b2e      	cmp	r3, #46	@ 0x2e
 800d776:	d10a      	bne.n	800d78e <_vfiprintf_r+0x156>
 800d778:	7863      	ldrb	r3, [r4, #1]
 800d77a:	2b2a      	cmp	r3, #42	@ 0x2a
 800d77c:	d132      	bne.n	800d7e4 <_vfiprintf_r+0x1ac>
 800d77e:	9b03      	ldr	r3, [sp, #12]
 800d780:	1d1a      	adds	r2, r3, #4
 800d782:	681b      	ldr	r3, [r3, #0]
 800d784:	9203      	str	r2, [sp, #12]
 800d786:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 800d78a:	3402      	adds	r4, #2
 800d78c:	9305      	str	r3, [sp, #20]
 800d78e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 800d864 <_vfiprintf_r+0x22c>
 800d792:	7821      	ldrb	r1, [r4, #0]
 800d794:	2203      	movs	r2, #3
 800d796:	4650      	mov	r0, sl
 800d798:	f7f2 fd42 	bl	8000220 <memchr>
 800d79c:	b138      	cbz	r0, 800d7ae <_vfiprintf_r+0x176>
 800d79e:	9b04      	ldr	r3, [sp, #16]
 800d7a0:	eba0 000a 	sub.w	r0, r0, sl
 800d7a4:	2240      	movs	r2, #64	@ 0x40
 800d7a6:	4082      	lsls	r2, r0
 800d7a8:	4313      	orrs	r3, r2
 800d7aa:	3401      	adds	r4, #1
 800d7ac:	9304      	str	r3, [sp, #16]
 800d7ae:	f814 1b01 	ldrb.w	r1, [r4], #1
 800d7b2:	4829      	ldr	r0, [pc, #164]	@ (800d858 <_vfiprintf_r+0x220>)
 800d7b4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 800d7b8:	2206      	movs	r2, #6
 800d7ba:	f7f2 fd31 	bl	8000220 <memchr>
 800d7be:	2800      	cmp	r0, #0
 800d7c0:	d03f      	beq.n	800d842 <_vfiprintf_r+0x20a>
 800d7c2:	4b26      	ldr	r3, [pc, #152]	@ (800d85c <_vfiprintf_r+0x224>)
 800d7c4:	bb1b      	cbnz	r3, 800d80e <_vfiprintf_r+0x1d6>
 800d7c6:	9b03      	ldr	r3, [sp, #12]
 800d7c8:	3307      	adds	r3, #7
 800d7ca:	f023 0307 	bic.w	r3, r3, #7
 800d7ce:	3308      	adds	r3, #8
 800d7d0:	9303      	str	r3, [sp, #12]
 800d7d2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 800d7d4:	443b      	add	r3, r7
 800d7d6:	9309      	str	r3, [sp, #36]	@ 0x24
 800d7d8:	e76a      	b.n	800d6b0 <_vfiprintf_r+0x78>
 800d7da:	fb0c 3202 	mla	r2, ip, r2, r3
 800d7de:	460c      	mov	r4, r1
 800d7e0:	2001      	movs	r0, #1
 800d7e2:	e7a8      	b.n	800d736 <_vfiprintf_r+0xfe>
 800d7e4:	2300      	movs	r3, #0
 800d7e6:	3401      	adds	r4, #1
 800d7e8:	9305      	str	r3, [sp, #20]
 800d7ea:	4619      	mov	r1, r3
 800d7ec:	f04f 0c0a 	mov.w	ip, #10
 800d7f0:	4620      	mov	r0, r4
 800d7f2:	f810 2b01 	ldrb.w	r2, [r0], #1
 800d7f6:	3a30      	subs	r2, #48	@ 0x30
 800d7f8:	2a09      	cmp	r2, #9
 800d7fa:	d903      	bls.n	800d804 <_vfiprintf_r+0x1cc>
 800d7fc:	2b00      	cmp	r3, #0
 800d7fe:	d0c6      	beq.n	800d78e <_vfiprintf_r+0x156>
 800d800:	9105      	str	r1, [sp, #20]
 800d802:	e7c4      	b.n	800d78e <_vfiprintf_r+0x156>
 800d804:	fb0c 2101 	mla	r1, ip, r1, r2
 800d808:	4604      	mov	r4, r0
 800d80a:	2301      	movs	r3, #1
 800d80c:	e7f0      	b.n	800d7f0 <_vfiprintf_r+0x1b8>
 800d80e:	ab03      	add	r3, sp, #12
 800d810:	9300      	str	r3, [sp, #0]
 800d812:	462a      	mov	r2, r5
 800d814:	4b12      	ldr	r3, [pc, #72]	@ (800d860 <_vfiprintf_r+0x228>)
 800d816:	a904      	add	r1, sp, #16
 800d818:	4630      	mov	r0, r6
 800d81a:	f7fd fa4d 	bl	800acb8 <_printf_float>
 800d81e:	4607      	mov	r7, r0
 800d820:	1c78      	adds	r0, r7, #1
 800d822:	d1d6      	bne.n	800d7d2 <_vfiprintf_r+0x19a>
 800d824:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 800d826:	07d9      	lsls	r1, r3, #31
 800d828:	d405      	bmi.n	800d836 <_vfiprintf_r+0x1fe>
 800d82a:	89ab      	ldrh	r3, [r5, #12]
 800d82c:	059a      	lsls	r2, r3, #22
 800d82e:	d402      	bmi.n	800d836 <_vfiprintf_r+0x1fe>
 800d830:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 800d832:	f7fd ff81 	bl	800b738 <__retarget_lock_release_recursive>
 800d836:	89ab      	ldrh	r3, [r5, #12]
 800d838:	065b      	lsls	r3, r3, #25
 800d83a:	f53f af1f 	bmi.w	800d67c <_vfiprintf_r+0x44>
 800d83e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 800d840:	e71e      	b.n	800d680 <_vfiprintf_r+0x48>
 800d842:	ab03      	add	r3, sp, #12
 800d844:	9300      	str	r3, [sp, #0]
 800d846:	462a      	mov	r2, r5
 800d848:	4b05      	ldr	r3, [pc, #20]	@ (800d860 <_vfiprintf_r+0x228>)
 800d84a:	a904      	add	r1, sp, #16
 800d84c:	4630      	mov	r0, r6
 800d84e:	f7fd fccb 	bl	800b1e8 <_printf_i>
 800d852:	e7e4      	b.n	800d81e <_vfiprintf_r+0x1e6>
 800d854:	0801bf95 	.word	0x0801bf95
 800d858:	0801bf9f 	.word	0x0801bf9f
 800d85c:	0800acb9 	.word	0x0800acb9
 800d860:	0800d613 	.word	0x0800d613
 800d864:	0801bf9b 	.word	0x0801bf9b

0800d868 <_raise_r>:
 800d868:	291f      	cmp	r1, #31
 800d86a:	b538      	push	{r3, r4, r5, lr}
 800d86c:	4605      	mov	r5, r0
 800d86e:	460c      	mov	r4, r1
 800d870:	d904      	bls.n	800d87c <_raise_r+0x14>
 800d872:	2316      	movs	r3, #22
 800d874:	6003      	str	r3, [r0, #0]
 800d876:	f04f 30ff 	mov.w	r0, #4294967295	@ 0xffffffff
 800d87a:	bd38      	pop	{r3, r4, r5, pc}
 800d87c:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 800d87e:	b112      	cbz	r2, 800d886 <_raise_r+0x1e>
 800d880:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 800d884:	b94b      	cbnz	r3, 800d89a <_raise_r+0x32>
 800d886:	4628      	mov	r0, r5
 800d888:	f000 f830 	bl	800d8ec <_getpid_r>
 800d88c:	4622      	mov	r2, r4
 800d88e:	4601      	mov	r1, r0
 800d890:	4628      	mov	r0, r5
 800d892:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 800d896:	f000 b817 	b.w	800d8c8 <_kill_r>
 800d89a:	2b01      	cmp	r3, #1
 800d89c:	d00a      	beq.n	800d8b4 <_raise_r+0x4c>
 800d89e:	1c59      	adds	r1, r3, #1
 800d8a0:	d103      	bne.n	800d8aa <_raise_r+0x42>
 800d8a2:	2316      	movs	r3, #22
 800d8a4:	6003      	str	r3, [r0, #0]
 800d8a6:	2001      	movs	r0, #1
 800d8a8:	e7e7      	b.n	800d87a <_raise_r+0x12>
 800d8aa:	2100      	movs	r1, #0
 800d8ac:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 800d8b0:	4620      	mov	r0, r4
 800d8b2:	4798      	blx	r3
 800d8b4:	2000      	movs	r0, #0
 800d8b6:	e7e0      	b.n	800d87a <_raise_r+0x12>

0800d8b8 <raise>:
 800d8b8:	4b02      	ldr	r3, [pc, #8]	@ (800d8c4 <raise+0xc>)
 800d8ba:	4601      	mov	r1, r0
 800d8bc:	6818      	ldr	r0, [r3, #0]
 800d8be:	f7ff bfd3 	b.w	800d868 <_raise_r>
 800d8c2:	bf00      	nop
 800d8c4:	2000013c 	.word	0x2000013c

0800d8c8 <_kill_r>:
 800d8c8:	b538      	push	{r3, r4, r5, lr}
 800d8ca:	4d07      	ldr	r5, [pc, #28]	@ (800d8e8 <_kill_r+0x20>)
 800d8cc:	2300      	movs	r3, #0
 800d8ce:	4604      	mov	r4, r0
 800d8d0:	4608      	mov	r0, r1
 800d8d2:	4611      	mov	r1, r2
 800d8d4:	602b      	str	r3, [r5, #0]
 800d8d6:	f7f4 fd13 	bl	8002300 <_kill>
 800d8da:	1c43      	adds	r3, r0, #1
 800d8dc:	d102      	bne.n	800d8e4 <_kill_r+0x1c>
 800d8de:	682b      	ldr	r3, [r5, #0]
 800d8e0:	b103      	cbz	r3, 800d8e4 <_kill_r+0x1c>
 800d8e2:	6023      	str	r3, [r4, #0]
 800d8e4:	bd38      	pop	{r3, r4, r5, pc}
 800d8e6:	bf00      	nop
 800d8e8:	20001a24 	.word	0x20001a24

0800d8ec <_getpid_r>:
 800d8ec:	f7f4 bd00 	b.w	80022f0 <_getpid>

0800d8f0 <_init>:
 800d8f0:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8f2:	bf00      	nop
 800d8f4:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d8f6:	bc08      	pop	{r3}
 800d8f8:	469e      	mov	lr, r3
 800d8fa:	4770      	bx	lr

0800d8fc <_fini>:
 800d8fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800d8fe:	bf00      	nop
 800d900:	bcf8      	pop	{r3, r4, r5, r6, r7}
 800d902:	bc08      	pop	{r3}
 800d904:	469e      	mov	lr, r3
 800d906:	4770      	bx	lr
