{"Source Block": ["oh/elink/hdl/erx_protocol.v@117:185@HdlStmProcess", "             rxactive_in <= 1'd0;  // No edge\n\t  end\t        \n   end // always @ ( posedge rx_lclk_div4 )\n\n   // 1st cycle\n   always @( posedge rx_lclk_div4 ) \n     begin\n\trxactive_0 <= rxactive_in;\n\trxalign_0  <= rxalign_in;\n\tstream_0   <= 1'b0;        \n\tcase(rxalign_in[2:0])\n          3'd7: \n\t    begin\n               ctrlmode_0[3:0]  <= rx_data_in[55:52];\n               dstaddr_0[31:0]  <= rx_data_in[51:20];\n               datamode_0       <= rx_data_in[19:18];\n               write_0          <= rx_data_in[17];\n               access_0         <= rx_data_in[16];\n               data_0[31:16]    <= rx_data_in[15:0];\n               stream_0         <= rx_frame_par[1] & (rxactive_in | stream_0);\n            end        \n          3'd6: \n\t    begin\n               ctrlmode_0[3:0]  <= rx_data_in[47:44];\n               dstaddr_0[31:0]  <= rx_data_in[43:12];\n               datamode_0       <= rx_data_in[11:10];\n               write_0          <= rx_data_in[9];\n               access_0         <= rx_data_in[8];\n               data_0[31:24]    <= rx_data_in[7:0];\n               stream_0         <= rx_frame_par[0] & (rxactive_in | stream_0);\n            end\n          3'd5: \n\t    begin\n               ctrlmode_0       <= rx_data_in[39:36];\n               dstaddr_0[31:0]  <= rx_data_in[35:4];\n               datamode_0       <= rx_data_in[3:2];\n               write_0          <= rx_data_in[1];\n               access_0         <= rx_data_in[0];\n            end\n          3'd4: \n\t    begin\n               ctrlmode_0       <= rx_data_in[31:28];\n               dstaddr_0[31:4]  <= rx_data_in[27:0];\n            end\n          3'd3: \n\t    begin\n               ctrlmode_0       <= rx_data_in[23:20];\n               dstaddr_0[31:12] <= rx_data_in[19:0];\n            end\n          3'd2: \n\t    begin\n               ctrlmode_0       <= rx_data_in[15:12];\n               dstaddr_0[31:20] <= rx_data_in[11:0];\n            end\n          3'd1: \n\t    begin\n               ctrlmode_0       <= rx_data_in[7:4];\n               dstaddr_0[31:28] <= rx_data_in[3:0];\n            end\n\t  default: ;\n      endcase // case (rxalign_in[2:0])\n      \n      \n   end // always @ ( posedge rx_lclk_div4 )\n\n   // 2nd cycle\n   always @( posedge rx_lclk_div4 ) begin\n\n      rxactive_1 <= rxactive_0;\n"], "Clone Blocks": [], "Diff Content": {"Delete": [[122, "   always @( posedge rx_lclk_div4 ) \n"]], "Add": [[122, "   always @( posedge rx_lclk_div4 or posedge reset) \n"], [122, "     if(reset)\n"], [122, "       begin\n"], [122, "\t  rxactive_0 <= 1'b0;      \n"], [122, "\t  rxalign_0  <= 1'b0;      \n"], [122, "\t  stream_0   <= 1'b0;  \n"], [122, "\t  access_0   <= 1'b0;\n"], [122, "       end\n"], [122, "     else\n"]]}}