C:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe  -prodtype  synplify_pro   -encrypt  -pro  -rundir  Z:\senior_design\0v7670_Verilog\full_vga\impl_1  -flow prepass  -gcc_prepass  -osrd  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_prem.srd  -qsap  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.sap   -part iCE40UP5K  -package SG48I  -grade -6    -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synlog\report\full_vga_impl_1_premap.xml -merge_inferred_clocks 0  -top_level_module  top  -implementation  impl_1  -ovm  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1.vm  -conchk_prepass  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_cck.rpt   -freq 200.000   -tcl  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\full_vga_impl_1_cpe.ldc  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_mult.srs  -devicelib  C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v  -ologparam  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\syntmp\full_vga_impl_1.plg  -osyn  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synwork\full_vga_impl_1_prem.srd  -prjdir  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\  -prjname  proj_1  -log  Z:\senior_design\0v7670_Verilog\full_vga\impl_1\synlog\full_vga_impl_1_premap.srr  -sn  2023.03  -jobname  "premap" 
relcom:C:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe -prodtype synplify_pro -encrypt -pro -rundir ..\..\impl_1 -flow prepass -gcc_prepass -osrd ..\synwork\full_vga_impl_1_prem.srd -qsap ..\full_vga_impl_1.sap -part iCE40UP5K -package SG48I -grade -6 -software Radiant -maxfan 1000 -RWCheckOnRam 0 -pipe -lattice -infer_seqShift -fixgatedclocks 0 -fixgeneratedclocks 0 -gcc_allow_lat_combloops 0 -gcc_disable_clock_latches 0 -gcc_convert_lats_to_regs 0 -enable_gcc_in_premap -seqshift_no_replicate 0 -summaryfile ..\synlog\report\full_vga_impl_1_premap.xml -merge_inferred_clocks 0 -top_level_module top -implementation impl_1 -ovm ..\full_vga_impl_1.vm -conchk_prepass ..\full_vga_impl_1_cck.rpt -freq 200.000 -tcl ..\full_vga_impl_1_cpe.ldc ..\synwork\full_vga_impl_1_mult.srs -devicelib C:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v -ologparam full_vga_impl_1.plg -osyn ..\synwork\full_vga_impl_1_prem.srd -prjdir ..\ -prjname proj_1 -log ..\synlog\full_vga_impl_1_premap.srr -sn 2023.03 -jobname "premap"
rc:1 success:1 runtime:3
file:..\synwork\full_vga_impl_1_prem.srd|io:o|time:1744761766|size:25757|exec:0|csum:
file:..\full_vga_impl_1.sap|io:o|time:1744761767|size:1235|exec:0|csum:
file:..\full_vga_impl_1.vm|io:o|time:0|size:-1|exec:0|csum:
file:..\full_vga_impl_1_cck.rpt|io:o|time:1744761766|size:3858|exec:0|csum:
file:..\full_vga_impl_1_cpe.ldc|io:i|time:1744761758|size:78|exec:0|csum:BDC62205760FB84EDE30E3486D5C83D8
file:..\synwork\full_vga_impl_1_mult.srs|io:i|time:1744761764|size:8417|exec:0|csum:6AE3469342F0BB7BDEFA2784F003AC73
file:c:\lscc\radiant\2023.1\synpbase\lib\generic\ice40up.v|io:i|time:1685564443|size:26462|exec:0|csum:72B2E46EE2EB03A1019CFFB44E4E2628
file:full_vga_impl_1.plg|io:o|time:1744761765|size:0|exec:0|csum:
file:..\synwork\full_vga_impl_1_prem.srd|io:o|time:1744761766|size:25757|exec:0|csum:
file:..\synlog\full_vga_impl_1_premap.srr|io:o|time:1744761767|size:11600|exec:0|csum:
file:c:\lscc\radiant\2023.1\synpbase\bin64\m_generic.exe|io:i|time:1685564425|size:51322880|exec:1|csum:3332426F3458A7B038F8CE29C0540DB5
