   1              		.cpu cortex-m4
   2              		.eabi_attribute 27, 1
   3              		.eabi_attribute 28, 1
   4              		.eabi_attribute 20, 1
   5              		.eabi_attribute 21, 1
   6              		.eabi_attribute 23, 3
   7              		.eabi_attribute 24, 1
   8              		.eabi_attribute 25, 1
   9              		.eabi_attribute 26, 1
  10              		.eabi_attribute 30, 4
  11              		.eabi_attribute 34, 1
  12              		.eabi_attribute 18, 2
  13              		.file	"hal_spi_lld.c"
  14              		.text
  15              	.Ltext0:
  16              		.cfi_sections	.debug_frame
  17              		.section	.rodata.spi_lld_serve_tx_interrupt.str1.1,"aMS",%progbits,1
  18              	.LC0:
  19 0000 444D4120 		.ascii	"DMA failure\000"
  19      6661696C 
  19      75726500 
  20              		.section	.text.spi_lld_serve_tx_interrupt,"ax",%progbits
  21              		.align	1
  22              		.arch armv7e-m
  23              		.syntax unified
  24              		.thumb
  25              		.thumb_func
  26              		.fpu fpv4-sp-d16
  28              	spi_lld_serve_tx_interrupt:
  29              	.LVL0:
  30              	.LFB279:
  31              		.file 1 "lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c"
   1:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*
   2:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
   3:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
   4:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     Licensed under the Apache License, Version 2.0 (the "License");
   5:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     you may not use this file except in compliance with the License.
   6:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     You may obtain a copy of the License at
   7:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
   8:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****         http://www.apache.org/licenses/LICENSE-2.0
   9:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  10:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     Unless required by applicable law or agreed to in writing, software
  11:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     distributed under the License is distributed on an "AS IS" BASIS,
  12:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  13:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     See the License for the specific language governing permissions and
  14:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     limitations under the License.
  15:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** */
  16:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  17:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
  18:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @file    SPIv2/hal_spi_lld.c
  19:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   STM32 SPI subsystem low level driver source.
  20:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
  21:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @addtogroup SPI
  22:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @{
  23:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
  24:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  25:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #include "hal.h"
  26:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  27:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if HAL_USE_SPI || defined(__DOXYGEN__)
  28:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  29:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
  30:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /* Driver local definitions.                                                 */
  31:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
  32:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  33:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI1_RX_DMA_STREAM                                                  \
  34:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI1_RX_DMA_STREAM,                        \
  35:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI1_RX_DMA_CHN)
  36:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  37:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI1_TX_DMA_STREAM                                                  \
  38:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI1_TX_DMA_STREAM,                        \
  39:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI1_TX_DMA_CHN)
  40:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  41:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI2_RX_DMA_STREAM                                                  \
  42:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI2_RX_DMA_STREAM,                        \
  43:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI2_RX_DMA_CHN)
  44:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  45:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI2_TX_DMA_STREAM                                                  \
  46:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI2_TX_DMA_STREAM,                        \
  47:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI2_TX_DMA_CHN)
  48:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  49:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI3_RX_DMA_STREAM                                                  \
  50:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI3_RX_DMA_STREAM,                        \
  51:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI3_RX_DMA_CHN)
  52:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  53:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI3_TX_DMA_STREAM                                                  \
  54:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI3_TX_DMA_STREAM,                        \
  55:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI3_TX_DMA_CHN)
  56:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  57:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI4_RX_DMA_STREAM                                                  \
  58:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI4_RX_DMA_STREAM,                        \
  59:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI4_RX_DMA_CHN)
  60:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  61:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI4_TX_DMA_STREAM                                                  \
  62:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI4_TX_DMA_STREAM,                        \
  63:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI4_TX_DMA_CHN)
  64:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  65:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI5_RX_DMA_STREAM                                                  \
  66:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI5_RX_DMA_STREAM,                        \
  67:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI5_RX_DMA_CHN)
  68:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  69:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI5_TX_DMA_STREAM                                                  \
  70:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI5_TX_DMA_STREAM,                        \
  71:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI5_TX_DMA_CHN)
  72:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  73:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI6_RX_DMA_STREAM                                                  \
  74:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI6_RX_DMA_STREAM,                        \
  75:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI6_RX_DMA_CHN)
  76:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  77:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #define SPI6_TX_DMA_STREAM                                                  \
  78:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   STM32_DMA_GETCHANNEL(STM32_SPI_SPI6_TX_DMA_STREAM,                        \
  79:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                        STM32_SPI6_TX_DMA_CHN)
  80:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  81:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
  82:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /* Driver exported variables.                                                */
  83:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
  84:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  85:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /** @brief SPI1 driver identifier.*/
  86:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI1 || defined(__DOXYGEN__)
  87:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** SPIDriver SPID1;
  88:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
  89:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  90:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /** @brief SPI2 driver identifier.*/
  91:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI2 || defined(__DOXYGEN__)
  92:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** SPIDriver SPID2;
  93:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
  94:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  95:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /** @brief SPI3 driver identifier.*/
  96:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI3 || defined(__DOXYGEN__)
  97:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** SPIDriver SPID3;
  98:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
  99:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 100:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /** @brief SPI4 driver identifier.*/
 101:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI4 || defined(__DOXYGEN__)
 102:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** SPIDriver SPID4;
 103:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 104:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 105:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /** @brief SPI5 driver identifier.*/
 106:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI5 || defined(__DOXYGEN__)
 107:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** SPIDriver SPID5;
 108:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 109:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 110:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /** @brief SPI6 driver identifier.*/
 111:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI6 || defined(__DOXYGEN__)
 112:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** SPIDriver SPID6;
 113:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 114:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 115:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
 116:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /* Driver local variables and types.                                         */
 117:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
 118:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 119:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** static const uint16_t dummytx = 0xFFFFU;
 120:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** static uint16_t dummyrx;
 121:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 122:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
 123:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /* Driver local functions.                                                   */
 124:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
 125:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 126:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 127:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Shared end-of-rx service routine.
 128:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 129:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 130:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] flags     pre-shifted content of the ISR register
 131:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 132:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** static void spi_lld_serve_rx_interrupt(SPIDriver *spip, uint32_t flags) {
 133:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 134:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* DMA errors handling.*/
 135:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if defined(STM32_SPI_DMA_ERROR_HOOK)
 136:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
 137:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     STM32_SPI_DMA_ERROR_HOOK(spip);
 138:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 139:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #else
 140:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   (void)flags;
 141:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 142:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 143:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if (spip->config->circular) {
 144:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 145:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       /* Half buffer interrupt.*/
 146:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       _spi_isr_half_code(spip);
 147:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 148:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if ((flags & STM32_DMA_ISR_TCIF) != 0U) {
 149:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       /* End buffer interrupt.*/
 150:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       _spi_isr_full_code(spip);
 151:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 152:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 153:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   else {
 154:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     /* Stopping DMAs.*/
 155:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamDisable(spip->dmatx);
 156:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamDisable(spip->dmarx);
 157:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 158:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     /* Portable SPI ISR code defined in the high level driver, note, it is
 159:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****        a macro.*/
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     _spi_isr_code(spip);
 161:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 162:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 163:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 164:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 165:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Shared end-of-tx service routine.
 166:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 167:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 168:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] flags     pre-shifted content of the ISR register
 169:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 170:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** static void spi_lld_serve_tx_interrupt(SPIDriver *spip, uint32_t flags) {
  32              		.loc 1 170 73 view -0
  33              		.cfi_startproc
  34              		@ args = 0, pretend = 0, frame = 0
  35              		@ frame_needed = 0, uses_anonymous_args = 0
  36              		@ link register save eliminated.
 171:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 172:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* DMA errors handling.*/
 173:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if defined(STM32_SPI_DMA_ERROR_HOOK)
 174:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   (void)spip;
  37              		.loc 1 174 3 view .LVU1
 175:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if ((flags & (STM32_DMA_ISR_TEIF | STM32_DMA_ISR_DMEIF)) != 0) {
  38              		.loc 1 175 3 view .LVU2
  39              		.loc 1 175 6 is_stmt 0 view .LVU3
  40 0000 0B07     		lsls	r3, r1, #28
  41 0002 02D5     		bpl	.L1
 176:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     STM32_SPI_DMA_ERROR_HOOK(spip);
  42              		.loc 1 176 5 is_stmt 1 view .LVU4
  43              	.LVL1:
  44              	.LBB56:
  45              	.LBI56:
  46              		.file 2 "./lib/chibios/os/hal/osal/rt-nil/osal.h"
   1:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*
   2:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio
   3:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
   4:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     Licensed under the Apache License, Version 2.0 (the "License");
   5:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     you may not use this file except in compliance with the License.
   6:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     You may obtain a copy of the License at
   7:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
   8:./lib/chibios/os/hal/osal/rt-nil/osal.h ****         http://www.apache.org/licenses/LICENSE-2.0
   9:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  10:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     Unless required by applicable law or agreed to in writing, software
  11:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     distributed under the License is distributed on an "AS IS" BASIS,
  12:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     WITHOUT WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  13:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     See the License for the specific language governing permissions and
  14:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     limitations under the License.
  15:./lib/chibios/os/hal/osal/rt-nil/osal.h **** */
  16:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  17:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  18:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @file    osal.h
  19:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   OSAL module header.
  20:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
  21:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @addtogroup OSAL
  22:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
  23:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
  24:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  25:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #ifndef OSAL_H
  26:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_H
  27:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  28:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #include <stddef.h>
  29:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #include <stdint.h>
  30:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #include <stdbool.h>
  31:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  32:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #include "ch.h"
  33:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  34:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
  35:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /* Module constants.                                                         */
  36:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
  37:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  38:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  39:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Common constants
  40:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
  41:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
  42:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if !defined(FALSE) || defined(__DOXYGEN__)
  43:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define FALSE                               0
  44:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
  45:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  46:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if !defined(TRUE) || defined(__DOXYGEN__)
  47:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define TRUE                                1
  48:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
  49:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  50:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_SUCCESS                        false
  51:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_FAILED                         true
  52:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
  53:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  54:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
  55:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  56:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Messages
  57:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
  58:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
  59:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define MSG_OK                              (msg_t)0
  60:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define MSG_TIMEOUT                         (msg_t)-1
  61:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define MSG_RESET                           (msg_t)-2
  62:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
  63:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
  64:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  65:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
  66:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  67:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Special time constants
  68:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
  69:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
  70:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define TIME_IMMEDIATE                      ((sysinterval_t)0)
  71:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define TIME_INFINITE                       ((sysinterval_t)-1)
  72:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
  73:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
  74:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  75:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  76:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Systick modes.
  77:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
  78:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
  79:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_ST_MODE_NONE                   0
  80:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_ST_MODE_PERIODIC               1
  81:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_ST_MODE_FREERUNNING            2
  82:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
  83:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  84:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  85:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Systick parameters.
  86:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
  87:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
  88:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  89:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Size in bits of the @p systick_t type.
  90:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
  91:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_ST_RESOLUTION                  CH_CFG_ST_RESOLUTION
  92:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  93:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  94:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Required systick frequency or resolution.
  95:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
  96:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_ST_FREQUENCY                   CH_CFG_ST_FREQUENCY
  97:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
  98:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
  99:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Systick mode required by the underlying OS.
 100:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 101:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if (CH_CFG_ST_TIMEDELTA == 0) || defined(__DOXYGEN__)
 102:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_ST_MODE                        OSAL_ST_MODE_PERIODIC
 103:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #else
 104:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_ST_MODE                        OSAL_ST_MODE_FREERUNNING
 105:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 106:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
 107:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 108:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 109:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /* Module pre-compile time settings.                                         */
 110:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 111:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 112:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 113:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /* Derived constants and error checks.                                       */
 114:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 115:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 116:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if !(OSAL_ST_MODE == OSAL_ST_MODE_NONE) &&                                 \
 117:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     !(OSAL_ST_MODE == OSAL_ST_MODE_PERIODIC) &&                             \
 118:./lib/chibios/os/hal/osal/rt-nil/osal.h ****     !(OSAL_ST_MODE == OSAL_ST_MODE_FREERUNNING)
 119:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #error "invalid OSAL_ST_MODE setting in osal.h"
 120:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 121:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 122:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if (OSAL_ST_RESOLUTION != 16) && (OSAL_ST_RESOLUTION != 32)
 123:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #error "invalid OSAL_ST_RESOLUTION, must be 16 or 32"
 124:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 125:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 126:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 127:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /* Module data structures and types.                                         */
 128:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 129:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 130:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
 131:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 132:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of a system status word.
 133:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 134:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef uint32_t syssts_t;
 135:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 136:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 137:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
 138:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 139:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of a message.
 140:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 141:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef int32_t msg_t;
 142:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 143:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 144:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
 145:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 146:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of system time counter.
 147:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 148:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef uint32_t systime_t;
 149:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 150:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 151:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
 152:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 153:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of system time interval.
 154:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 155:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef uint32_t sysinterval_t;
 156:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 157:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 158:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
 159:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 160:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of realtime counter.
 161:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 162:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef uint32_t rtcnt_t;
 163:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 164:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 165:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
 166:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 167:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of a thread reference.
 168:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 169:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef thread_t * thread_reference_t;
 170:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 171:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 172:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
 173:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 174:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of an event flags mask.
 175:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 176:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef uint32_t eventflags_t;
 177:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 178:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 179:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if (CH_CFG_USE_EVENTS == FALSE) || defined(__DOXYGEN__)
 180:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 181:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of an event flags object.
 182:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The content of this structure is not part of the API and should
 183:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          not be relied upon. Implementers may define this structure in
 184:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          an entirely different way.
 185:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    Retrieval and clearing of the flags are not defined in this
 186:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          API and are implementation-dependent.
 187:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 188:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef struct event_source event_source_t;
 189:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 190:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 191:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of an event source callback.
 192:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This type is not part of the OSAL API and is provided
 193:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          exclusively as an example and for convenience.
 194:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 195:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef void (*eventcallback_t)(event_source_t *esp);
 196:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 197:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 198:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Events source object.
 199:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The content of this structure is not part of the API and should
 200:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          not be relied upon. Implementers may define this structure in
 201:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          an entirely different way.
 202:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    Retrieval and clearing of the flags are not defined in this
 203:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          API and are implementation-dependent.
 204:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 205:./lib/chibios/os/hal/osal/rt-nil/osal.h **** struct event_source {
 206:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   volatile eventflags_t flags;      /**< @brief Stored event flags.         */
 207:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   eventcallback_t       cb;         /**< @brief Event source callback.      */
 208:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   void                  *param;     /**< @brief User defined field.         */
 209:./lib/chibios/os/hal/osal/rt-nil/osal.h **** };
 210:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif /* CH_CFG_USE_EVENTS == FALSE */
 211:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 212:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 213:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of a mutex.
 214:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    If the OS does not support mutexes or there is no OS then the
 215:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          mechanism can be simulated.
 216:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 217:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if CH_CFG_USE_MUTEXES || defined(__DOXYGEN__)
 218:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #elif CH_CFG_USE_SEMAPHORES
 219:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef semaphore_t mutex_t;
 220:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #else
 221:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef uint32_t mutex_t;
 222:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 223:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 224:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if 0
 225:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 226:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Type of a thread queue.
 227:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details A thread queue is a queue of sleeping threads, queued threads
 228:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          can be dequeued one at time or all together.
 229:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    In this implementation it is implemented as a single reference
 230:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          because there are no real threads.
 231:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 232:./lib/chibios/os/hal/osal/rt-nil/osal.h **** typedef struct {
 233:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   thread_reference_t    tr;
 234:./lib/chibios/os/hal/osal/rt-nil/osal.h **** } threads_queue_t;
 235:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 236:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 237:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 238:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /* Module macros.                                                            */
 239:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 240:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 241:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 242:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Debug related macros
 243:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
 244:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 245:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 246:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Condition assertion.
 247:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details If the condition check fails then the OSAL panics with a
 248:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          message and halts.
 249:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The condition is tested only if the @p OSAL_ENABLE_ASSERTIONS
 250:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          switch is enabled.
 251:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The remark string is not currently used except for putting a
 252:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          comment in the code about the assertion.
 253:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 254:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] c         the condition to be verified to be true
 255:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] remark    a remark string
 256:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 257:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 258:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 259:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define osalDbgAssert(c, remark) chDbgAssert(c, remark)
 260:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 261:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 262:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Function parameters check.
 263:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details If the condition check fails then the OSAL panics and halts.
 264:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The condition is tested only if the @p OSAL_ENABLE_CHECKS switch
 265:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          is enabled.
 266:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 267:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] c         the condition to be verified to be true
 268:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 269:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 270:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 271:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define osalDbgCheck(c) chDbgCheck(c)
 272:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 273:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 274:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   I-Class state check.
 275:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    Not implemented in this simplified OSAL.
 276:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 277:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define osalDbgCheckClassI() chDbgCheckClassI()
 278:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 279:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 280:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   S-Class state check.
 281:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    Not implemented in this simplified OSAL.
 282:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 283:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define osalDbgCheckClassS() chDbgCheckClassS()
 284:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
 285:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 286:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 287:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    IRQ service routines wrappers
 288:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
 289:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 290:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 291:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Priority level verification macro.
 292:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 293:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_IRQ_IS_VALID_PRIORITY(n) CH_IRQ_IS_VALID_KERNEL_PRIORITY(n)
 294:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 295:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 296:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   IRQ prologue code.
 297:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details This macro must be inserted at the start of all IRQ handlers.
 298:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 299:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_IRQ_PROLOGUE() CH_IRQ_PROLOGUE()
 300:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 301:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 302:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   IRQ epilogue code.
 303:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details This macro must be inserted at the end of all IRQ handlers.
 304:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 305:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_IRQ_EPILOGUE() CH_IRQ_EPILOGUE()
 306:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 307:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 308:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   IRQ handler function declaration.
 309:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details This macro hides the details of an ISR function declaration.
 310:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 311:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] id        a vector name as defined in @p vectors.s
 312:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 313:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_IRQ_HANDLER(id) CH_IRQ_HANDLER(id)
 314:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
 315:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 316:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 317:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Time conversion utilities
 318:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
 319:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 320:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 321:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Seconds to system ticks.
 322:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details Converts from seconds to system ticks number.
 323:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The result is rounded upward to the next tick boundary.
 324:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 325:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] secs      number of seconds
 326:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The number of ticks.
 327:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 328:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 329:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 330:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_S2I(secs) TIME_S2I(secs)
 331:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 332:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 333:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Milliseconds to system ticks.
 334:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details Converts from milliseconds to system ticks number.
 335:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The result is rounded upward to the next tick boundary.
 336:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 337:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] msecs     number of milliseconds
 338:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The number of ticks.
 339:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 340:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 341:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 342:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_MS2I(msecs) TIME_MS2I(msecs)
 343:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 344:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 345:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Microseconds to system ticks.
 346:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details Converts from microseconds to system ticks number.
 347:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The result is rounded upward to the next tick boundary.
 348:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 349:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] usecs     number of microseconds
 350:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The number of ticks.
 351:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 352:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 353:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 354:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_US2I(usecs) TIME_US2I(usecs)
 355:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
 356:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 357:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 358:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Time conversion utilities for the realtime counter
 359:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
 360:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 361:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 362:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Seconds to realtime counter.
 363:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details Converts from seconds to realtime counter cycles.
 364:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The macro assumes that @p freq >= @p 1.
 365:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 366:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 367:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] sec       number of seconds
 368:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The number of cycles.
 369:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 370:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 371:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 372:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_S2RTC(freq, sec) S2RTC(freq, sec)
 373:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 374:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 375:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Milliseconds to realtime counter.
 376:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details Converts from milliseconds to realtime counter cycles.
 377:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The result is rounded upward to the next millisecond boundary.
 378:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The macro assumes that @p freq >= @p 1000.
 379:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 380:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 381:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] msec      number of milliseconds
 382:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The number of cycles.
 383:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 384:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 385:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 386:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_MS2RTC(freq, msec) MS2RTC(freq, msec)
 387:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 388:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 389:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Microseconds to realtime counter.
 390:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details Converts from microseconds to realtime counter cycles.
 391:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The result is rounded upward to the next microsecond boundary.
 392:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The macro assumes that @p freq >= @p 1000000.
 393:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 394:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 395:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] usec      number of microseconds
 396:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The number of cycles.
 397:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 398:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 399:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 400:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define OSAL_US2RTC(freq, usec) US2RTC(freq, usec)
 401:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
 402:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 403:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 404:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @name    Sleep macros using absolute time
 405:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @{
 406:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 407:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 408:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Delays the invoking thread for the specified number of seconds.
 409:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The specified time is rounded up to a value allowed by the real
 410:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          system tick clock.
 411:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The maximum specifiable value is implementation dependent.
 412:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 413:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] secs      time in seconds, must be different from zero
 414:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 415:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 416:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 417:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define osalThreadSleepSeconds(secs) osalThreadSleep(OSAL_S2I(secs))
 418:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 419:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 420:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Delays the invoking thread for the specified number of
 421:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          milliseconds.
 422:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The specified time is rounded up to a value allowed by the real
 423:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          system tick clock.
 424:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The maximum specifiable value is implementation dependent.
 425:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 426:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] msecs     time in milliseconds, must be different from zero
 427:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 428:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 429:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 430:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define osalThreadSleepMilliseconds(msecs) osalThreadSleep(OSAL_MS2I(msecs))
 431:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 432:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 433:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Delays the invoking thread for the specified number of
 434:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          microseconds.
 435:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The specified time is rounded up to a value allowed by the real
 436:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          system tick clock.
 437:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The maximum specifiable value is implementation dependent.
 438:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 439:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] usecs     time in microseconds, must be different from zero
 440:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 441:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 442:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 443:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #define osalThreadSleepMicroseconds(usecs) osalThreadSleep(OSAL_US2I(usecs))
 444:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /** @} */
 445:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 446:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 447:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /* External declarations.                                                    */
 448:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 449:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 450:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #ifdef __cplusplus
 451:./lib/chibios/os/hal/osal/rt-nil/osal.h **** extern "C" {
 452:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 453:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 454:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #ifdef __cplusplus
 455:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 456:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 457:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 458:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 459:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /* Module inline functions.                                                  */
 460:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /*===========================================================================*/
 461:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 462:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 463:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   OSAL module initialization.
 464:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 465:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 466:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 467:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalInit(void) {
 468:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 469:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 470:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 471:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 472:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   System halt with error message.
 473:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 474:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] reason    the halt message pointer
 475:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 476:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 477:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 478:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysHalt(const char *reason) {
  47              		.loc 2 478 20 view .LVU5
  48              	.LBB57:
 479:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 480:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysHalt(reason);
  49              		.loc 2 480 3 view .LVU6
  50 0004 0148     		ldr	r0, .L3
  51              	.LVL2:
  52              		.loc 2 480 3 is_stmt 0 view .LVU7
  53 0006 FFF7FEBF 		b	chSysHalt
  54              	.LVL3:
  55              	.L1:
  56              		.loc 2 480 3 view .LVU8
  57              	.LBE57:
  58              	.LBE56:
 177:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 178:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #else
 179:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   (void)spip;
 180:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   (void)flags;
 181:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 182:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
  59              		.loc 1 182 1 view .LVU9
  60 000a 7047     		bx	lr
  61              	.L4:
  62              		.align	2
  63              	.L3:
  64 000c 00000000 		.word	.LC0
  65              		.cfi_endproc
  66              	.LFE279:
  68              		.section	.text.spi_lld_serve_rx_interrupt,"ax",%progbits
  69              		.align	1
  70              		.syntax unified
  71              		.thumb
  72              		.thumb_func
  73              		.fpu fpv4-sp-d16
  75              	spi_lld_serve_rx_interrupt:
  76              	.LVL4:
  77              	.LFB278:
 132:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  78              		.loc 1 132 73 is_stmt 1 view -0
  79              		.cfi_startproc
  80              		@ args = 0, pretend = 0, frame = 0
  81              		@ frame_needed = 0, uses_anonymous_args = 0
 136:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     STM32_SPI_DMA_ERROR_HOOK(spip);
  82              		.loc 1 136 3 view .LVU11
 132:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  83              		.loc 1 132 73 is_stmt 0 view .LVU12
  84 0000 38B5     		push	{r3, r4, r5, lr}
  85              		.cfi_def_cfa_offset 16
  86              		.cfi_offset 3, -16
  87              		.cfi_offset 4, -12
  88              		.cfi_offset 5, -8
  89              		.cfi_offset 14, -4
 132:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  90              		.loc 1 132 73 view .LVU13
  91 0002 0446     		mov	r4, r0
 136:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     STM32_SPI_DMA_ERROR_HOOK(spip);
  92              		.loc 1 136 6 view .LVU14
  93 0004 0807     		lsls	r0, r1, #28
  94              	.LVL5:
 132:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
  95              		.loc 1 132 73 view .LVU15
  96 0006 0D46     		mov	r5, r1
 136:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     STM32_SPI_DMA_ERROR_HOOK(spip);
  97              		.loc 1 136 6 view .LVU16
  98 0008 02D5     		bpl	.L6
 137:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
  99              		.loc 1 137 5 is_stmt 1 view .LVU17
 100              	.LVL6:
 101              	.LBB58:
 102              	.LBI58:
 478:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 103              		.loc 2 478 20 view .LVU18
 104              	.LBB59:
 105              		.loc 2 480 3 view .LVU19
 106 000a 2448     		ldr	r0, .L29
 107 000c FFF7FEFF 		bl	chSysHalt
 108              	.LVL7:
 109              	.L6:
 110              		.loc 2 480 3 is_stmt 0 view .LVU20
 111              	.LBE59:
 112              	.LBE58:
 143:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 113              		.loc 1 143 3 is_stmt 1 view .LVU21
 143:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 114              		.loc 1 143 11 is_stmt 0 view .LVU22
 115 0010 6268     		ldr	r2, [r4, #4]
 143:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if ((flags & STM32_DMA_ISR_HTIF) != 0U) {
 116              		.loc 1 143 6 view .LVU23
 117 0012 1378     		ldrb	r3, [r2]	@ zero_extendqisi2
 118 0014 A3B1     		cbz	r3, .L7
 144:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       /* Half buffer interrupt.*/
 119              		.loc 1 144 5 is_stmt 1 view .LVU24
 144:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       /* Half buffer interrupt.*/
 120              		.loc 1 144 8 is_stmt 0 view .LVU25
 121 0016 6907     		lsls	r1, r5, #29
 122 0018 03D5     		bpl	.L8
 146:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 123              		.loc 1 146 7 is_stmt 1 view .LVU26
 124 001a 5368     		ldr	r3, [r2, #4]
 125 001c 0BB1     		cbz	r3, .L8
 146:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 126              		.loc 1 146 7 discriminator 1 view .LVU27
 127 001e 2046     		mov	r0, r4
 128 0020 9847     		blx	r3
 129              	.LVL8:
 130              	.L8:
 146:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 131              		.loc 1 146 31 discriminator 3 view .LVU28
 148:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       /* End buffer interrupt.*/
 132              		.loc 1 148 5 discriminator 3 view .LVU29
 148:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       /* End buffer interrupt.*/
 133              		.loc 1 148 8 is_stmt 0 discriminator 3 view .LVU30
 134 0022 AB07     		lsls	r3, r5, #30
 135 0024 0BD5     		bpl	.L5
 150:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 136              		.loc 1 150 7 is_stmt 1 view .LVU31
 137 0026 6368     		ldr	r3, [r4, #4]
 138 0028 5B68     		ldr	r3, [r3, #4]
 139 002a 43B1     		cbz	r3, .L5
 150:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 140              		.loc 1 150 7 discriminator 1 view .LVU32
 141 002c 0422     		movs	r2, #4
 142 002e 2270     		strb	r2, [r4]
 150:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 143              		.loc 1 150 7 discriminator 1 view .LVU33
 144 0030 2046     		mov	r0, r4
 145 0032 9847     		blx	r3
 146              	.LVL9:
 150:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 147              		.loc 1 150 7 discriminator 1 view .LVU34
 148 0034 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 149 0036 042B     		cmp	r3, #4
 150 0038 01D1     		bne	.L5
 150:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 151              		.loc 1 150 7 discriminator 3 view .LVU35
 152 003a 0323     		movs	r3, #3
 153 003c 2370     		strb	r3, [r4]
 154              	.LVL10:
 155              	.L5:
 162:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 156              		.loc 1 162 1 is_stmt 0 view .LVU36
 157 003e 38BD     		pop	{r3, r4, r5, pc}
 158              	.LVL11:
 159              	.L7:
 155:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamDisable(spip->dmarx);
 160              		.loc 1 155 5 is_stmt 1 view .LVU37
 161 0040 636A     		ldr	r3, [r4, #36]
 162 0042 5868     		ldr	r0, [r3, #4]
 163 0044 0168     		ldr	r1, [r0]
 164 0046 21F00F01 		bic	r1, r1, #15
 165 004a 0160     		str	r1, [r0]
 155:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamDisable(spip->dmarx);
 166              		.loc 1 155 5 view .LVU38
 167 004c 597B     		ldrb	r1, [r3, #13]	@ zero_extendqisi2
 168 004e 1868     		ldr	r0, [r3]
 169 0050 0E23     		movs	r3, #14
 170 0052 03FA01F1 		lsl	r1, r3, r1
 171 0056 4160     		str	r1, [r0, #4]
 155:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamDisable(spip->dmarx);
 172              		.loc 1 155 5 view .LVU39
 155:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamDisable(spip->dmarx);
 173              		.loc 1 155 34 view .LVU40
 156:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 174              		.loc 1 156 5 view .LVU41
 175 0058 216A     		ldr	r1, [r4, #32]
 176 005a 4D68     		ldr	r5, [r1, #4]
 177              	.LVL12:
 156:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 178              		.loc 1 156 5 is_stmt 0 view .LVU42
 179 005c 2868     		ldr	r0, [r5]
 180 005e 20F00F00 		bic	r0, r0, #15
 181 0062 2860     		str	r0, [r5]
 156:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 182              		.loc 1 156 5 is_stmt 1 view .LVU43
 183 0064 0868     		ldr	r0, [r1]
 184 0066 497B     		ldrb	r1, [r1, #13]	@ zero_extendqisi2
 185 0068 8B40     		lsls	r3, r3, r1
 186 006a 4360     		str	r3, [r0, #4]
 156:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 187              		.loc 1 156 5 view .LVU44
 156:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 188              		.loc 1 156 34 view .LVU45
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 189              		.loc 1 160 5 view .LVU46
 190 006c 5368     		ldr	r3, [r2, #4]
 191 006e 33B1     		cbz	r3, .L12
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 192              		.loc 1 160 5 discriminator 1 view .LVU47
 193 0070 0422     		movs	r2, #4
 194 0072 2270     		strb	r2, [r4]
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 195              		.loc 1 160 5 discriminator 1 view .LVU48
 196 0074 2046     		mov	r0, r4
 197 0076 9847     		blx	r3
 198              	.LVL13:
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 199              		.loc 1 160 5 discriminator 1 view .LVU49
 200 0078 2378     		ldrb	r3, [r4]	@ zero_extendqisi2
 201 007a 042B     		cmp	r3, #4
 202 007c 01D1     		bne	.L13
 203              	.L12:
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 204              		.loc 1 160 5 discriminator 3 view .LVU50
 205 007e 0223     		movs	r3, #2
 206 0080 2370     		strb	r3, [r4]
 207              	.L13:
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 208              		.loc 1 160 5 discriminator 4 view .LVU51
 209              	.LBB60:
 210              	.LBI60:
 481:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 482:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 483:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 484:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Disables interrupts globally.
 485:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 486:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @special
 487:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 488:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysDisable(void) {
 489:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 490:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysDisable();
 491:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 492:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 493:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 494:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Enables interrupts globally.
 495:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 496:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @special
 497:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 498:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysEnable(void) {
 499:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 500:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysEnable();
 501:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 502:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 503:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 504:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Enters a critical zone from thread context.
 505:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function cannot be used for reentrant critical zones.
 506:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 507:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @special
 508:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 509:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysLock(void) {
 510:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 511:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysLock();
 512:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 513:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 514:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 515:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Leaves a critical zone from thread context.
 516:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function cannot be used for reentrant critical zones.
 517:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 518:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @special
 519:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 520:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysUnlock(void) {
 521:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 522:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysUnlock();
 523:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 524:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 525:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 526:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Enters a critical zone from ISR context.
 527:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function cannot be used for reentrant critical zones.
 528:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 529:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @special
 530:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 531:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysLockFromISR(void) {
 211              		.loc 2 531 20 discriminator 4 view .LVU52
 212              	.LBE60:
 532:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 533:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysLockFromISR();
 213              		.loc 2 533 3 discriminator 4 view .LVU53
 214              	.LBB72:
 215              	.LBB61:
 216              	.LBI61:
 217              		.file 3 "./lib/chibios/os/rt/include/chsys.h"
   1:./lib/chibios/os/rt/include/chsys.h **** /*
   2:./lib/chibios/os/rt/include/chsys.h ****     ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio.
   3:./lib/chibios/os/rt/include/chsys.h **** 
   4:./lib/chibios/os/rt/include/chsys.h ****     This file is part of ChibiOS.
   5:./lib/chibios/os/rt/include/chsys.h **** 
   6:./lib/chibios/os/rt/include/chsys.h ****     ChibiOS is free software; you can redistribute it and/or modify
   7:./lib/chibios/os/rt/include/chsys.h ****     it under the terms of the GNU General Public License as published by
   8:./lib/chibios/os/rt/include/chsys.h ****     the Free Software Foundation; either version 3 of the License, or
   9:./lib/chibios/os/rt/include/chsys.h ****     (at your option) any later version.
  10:./lib/chibios/os/rt/include/chsys.h **** 
  11:./lib/chibios/os/rt/include/chsys.h ****     ChibiOS is distributed in the hope that it will be useful,
  12:./lib/chibios/os/rt/include/chsys.h ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:./lib/chibios/os/rt/include/chsys.h ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:./lib/chibios/os/rt/include/chsys.h ****     GNU General Public License for more details.
  15:./lib/chibios/os/rt/include/chsys.h **** 
  16:./lib/chibios/os/rt/include/chsys.h ****     You should have received a copy of the GNU General Public License
  17:./lib/chibios/os/rt/include/chsys.h ****     along with this program.  If not, see <http://www.gnu.org/licenses/>.
  18:./lib/chibios/os/rt/include/chsys.h **** */
  19:./lib/chibios/os/rt/include/chsys.h **** 
  20:./lib/chibios/os/rt/include/chsys.h **** /**
  21:./lib/chibios/os/rt/include/chsys.h ****  * @file    rt/include/chsys.h
  22:./lib/chibios/os/rt/include/chsys.h ****  * @brief   System related macros and structures.
  23:./lib/chibios/os/rt/include/chsys.h ****  *
  24:./lib/chibios/os/rt/include/chsys.h ****  * @addtogroup system
  25:./lib/chibios/os/rt/include/chsys.h ****  * @{
  26:./lib/chibios/os/rt/include/chsys.h ****  */
  27:./lib/chibios/os/rt/include/chsys.h **** 
  28:./lib/chibios/os/rt/include/chsys.h **** #ifndef CHSYS_H
  29:./lib/chibios/os/rt/include/chsys.h **** #define CHSYS_H
  30:./lib/chibios/os/rt/include/chsys.h **** 
  31:./lib/chibios/os/rt/include/chsys.h **** /*lint -sem(chSysHalt, r_no)*/
  32:./lib/chibios/os/rt/include/chsys.h **** 
  33:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  34:./lib/chibios/os/rt/include/chsys.h **** /* Module constants.                                                         */
  35:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  36:./lib/chibios/os/rt/include/chsys.h **** 
  37:./lib/chibios/os/rt/include/chsys.h **** /**
  38:./lib/chibios/os/rt/include/chsys.h ****  * @name    Masks of executable integrity checks.
  39:./lib/chibios/os/rt/include/chsys.h ****  * @{
  40:./lib/chibios/os/rt/include/chsys.h ****  */
  41:./lib/chibios/os/rt/include/chsys.h **** #define CH_INTEGRITY_RLIST                  1U
  42:./lib/chibios/os/rt/include/chsys.h **** #define CH_INTEGRITY_VTLIST                 2U
  43:./lib/chibios/os/rt/include/chsys.h **** #define CH_INTEGRITY_REGISTRY               4U
  44:./lib/chibios/os/rt/include/chsys.h **** #define CH_INTEGRITY_PORT                   8U
  45:./lib/chibios/os/rt/include/chsys.h **** /** @} */
  46:./lib/chibios/os/rt/include/chsys.h **** 
  47:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  48:./lib/chibios/os/rt/include/chsys.h **** /* Module pre-compile time settings.                                         */
  49:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  50:./lib/chibios/os/rt/include/chsys.h **** 
  51:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  52:./lib/chibios/os/rt/include/chsys.h **** /* Derived constants and error checks.                                       */
  53:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  54:./lib/chibios/os/rt/include/chsys.h **** 
  55:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  56:./lib/chibios/os/rt/include/chsys.h **** /* Module data structures and types.                                         */
  57:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  58:./lib/chibios/os/rt/include/chsys.h **** 
  59:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  60:./lib/chibios/os/rt/include/chsys.h **** /* Module macros.                                                            */
  61:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
  62:./lib/chibios/os/rt/include/chsys.h **** 
  63:./lib/chibios/os/rt/include/chsys.h **** /**
  64:./lib/chibios/os/rt/include/chsys.h ****  * @name    ISRs abstraction macros
  65:./lib/chibios/os/rt/include/chsys.h ****  */
  66:./lib/chibios/os/rt/include/chsys.h **** /**
  67:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Priority level validation macro.
  68:./lib/chibios/os/rt/include/chsys.h ****  * @details This macro determines if the passed value is a valid priority
  69:./lib/chibios/os/rt/include/chsys.h ****  *          level for the underlying architecture.
  70:./lib/chibios/os/rt/include/chsys.h ****  *
  71:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] prio      the priority level
  72:./lib/chibios/os/rt/include/chsys.h ****  * @return              Priority range result.
  73:./lib/chibios/os/rt/include/chsys.h ****  * @retval false        if the priority is invalid or if the architecture
  74:./lib/chibios/os/rt/include/chsys.h ****  *                      does not support priorities.
  75:./lib/chibios/os/rt/include/chsys.h ****  * @retval true         if the priority is valid.
  76:./lib/chibios/os/rt/include/chsys.h ****  */
  77:./lib/chibios/os/rt/include/chsys.h **** #if defined(PORT_IRQ_IS_VALID_PRIORITY) || defined(__DOXYGEN__)
  78:./lib/chibios/os/rt/include/chsys.h **** #define CH_IRQ_IS_VALID_PRIORITY(prio)                                      \
  79:./lib/chibios/os/rt/include/chsys.h ****   PORT_IRQ_IS_VALID_PRIORITY(prio)
  80:./lib/chibios/os/rt/include/chsys.h **** #else
  81:./lib/chibios/os/rt/include/chsys.h **** #define CH_IRQ_IS_VALID_PRIORITY(prio) false
  82:./lib/chibios/os/rt/include/chsys.h **** #endif
  83:./lib/chibios/os/rt/include/chsys.h **** 
  84:./lib/chibios/os/rt/include/chsys.h **** /**
  85:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Priority level validation macro.
  86:./lib/chibios/os/rt/include/chsys.h ****  * @details This macro determines if the passed value is a valid priority
  87:./lib/chibios/os/rt/include/chsys.h ****  *          level that cannot preempt the kernel critical zone.
  88:./lib/chibios/os/rt/include/chsys.h ****  *
  89:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] prio      the priority level
  90:./lib/chibios/os/rt/include/chsys.h ****  * @return              Priority range result.
  91:./lib/chibios/os/rt/include/chsys.h ****  * @retval false        if the priority is invalid or if the architecture
  92:./lib/chibios/os/rt/include/chsys.h ****  *                      does not support priorities.
  93:./lib/chibios/os/rt/include/chsys.h ****  * @retval true         if the priority is valid.
  94:./lib/chibios/os/rt/include/chsys.h ****  */
  95:./lib/chibios/os/rt/include/chsys.h **** #if defined(PORT_IRQ_IS_VALID_KERNEL_PRIORITY) || defined(__DOXYGEN__)
  96:./lib/chibios/os/rt/include/chsys.h **** #define CH_IRQ_IS_VALID_KERNEL_PRIORITY(prio)                               \
  97:./lib/chibios/os/rt/include/chsys.h ****   PORT_IRQ_IS_VALID_KERNEL_PRIORITY(prio)
  98:./lib/chibios/os/rt/include/chsys.h **** #else
  99:./lib/chibios/os/rt/include/chsys.h **** #define CH_IRQ_IS_VALID_KERNEL_PRIORITY(prio) false
 100:./lib/chibios/os/rt/include/chsys.h **** #endif
 101:./lib/chibios/os/rt/include/chsys.h **** 
 102:./lib/chibios/os/rt/include/chsys.h **** /**
 103:./lib/chibios/os/rt/include/chsys.h ****  * @brief   IRQ handler enter code.
 104:./lib/chibios/os/rt/include/chsys.h ****  * @note    Usually IRQ handlers functions are also declared naked.
 105:./lib/chibios/os/rt/include/chsys.h ****  * @note    On some architectures this macro can be empty.
 106:./lib/chibios/os/rt/include/chsys.h ****  *
 107:./lib/chibios/os/rt/include/chsys.h ****  * @special
 108:./lib/chibios/os/rt/include/chsys.h ****  */
 109:./lib/chibios/os/rt/include/chsys.h **** #define CH_IRQ_PROLOGUE()                                                   \
 110:./lib/chibios/os/rt/include/chsys.h ****   PORT_IRQ_PROLOGUE();                                                      \
 111:./lib/chibios/os/rt/include/chsys.h ****   CH_CFG_IRQ_PROLOGUE_HOOK();                                               \
 112:./lib/chibios/os/rt/include/chsys.h ****   _stats_increase_irq();                                                    \
 113:./lib/chibios/os/rt/include/chsys.h ****   _trace_isr_enter(__func__);                                               \
 114:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_enter_isr()
 115:./lib/chibios/os/rt/include/chsys.h **** 
 116:./lib/chibios/os/rt/include/chsys.h **** /**
 117:./lib/chibios/os/rt/include/chsys.h ****  * @brief   IRQ handler exit code.
 118:./lib/chibios/os/rt/include/chsys.h ****  * @note    Usually IRQ handlers function are also declared naked.
 119:./lib/chibios/os/rt/include/chsys.h ****  * @note    This macro usually performs the final reschedule by using
 120:./lib/chibios/os/rt/include/chsys.h ****  *          @p chSchIsPreemptionRequired() and @p chSchDoReschedule().
 121:./lib/chibios/os/rt/include/chsys.h ****  *
 122:./lib/chibios/os/rt/include/chsys.h ****  * @special
 123:./lib/chibios/os/rt/include/chsys.h ****  */
 124:./lib/chibios/os/rt/include/chsys.h **** #define CH_IRQ_EPILOGUE()                                                   \
 125:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_leave_isr();                                                   \
 126:./lib/chibios/os/rt/include/chsys.h ****   _trace_isr_leave(__func__);                                               \
 127:./lib/chibios/os/rt/include/chsys.h ****   CH_CFG_IRQ_EPILOGUE_HOOK();                                               \
 128:./lib/chibios/os/rt/include/chsys.h ****   PORT_IRQ_EPILOGUE()
 129:./lib/chibios/os/rt/include/chsys.h **** 
 130:./lib/chibios/os/rt/include/chsys.h **** /**
 131:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Standard normal IRQ handler declaration.
 132:./lib/chibios/os/rt/include/chsys.h ****  * @note    @p id can be a function name or a vector number depending on the
 133:./lib/chibios/os/rt/include/chsys.h ****  *          port implementation.
 134:./lib/chibios/os/rt/include/chsys.h ****  *
 135:./lib/chibios/os/rt/include/chsys.h ****  * @special
 136:./lib/chibios/os/rt/include/chsys.h ****  */
 137:./lib/chibios/os/rt/include/chsys.h **** #define CH_IRQ_HANDLER(id) PORT_IRQ_HANDLER(id)
 138:./lib/chibios/os/rt/include/chsys.h **** /** @} */
 139:./lib/chibios/os/rt/include/chsys.h **** 
 140:./lib/chibios/os/rt/include/chsys.h **** /**
 141:./lib/chibios/os/rt/include/chsys.h ****  * @name    Fast ISRs abstraction macros
 142:./lib/chibios/os/rt/include/chsys.h ****  */
 143:./lib/chibios/os/rt/include/chsys.h **** /**
 144:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Standard fast IRQ handler declaration.
 145:./lib/chibios/os/rt/include/chsys.h ****  * @note    @p id can be a function name or a vector number depending on the
 146:./lib/chibios/os/rt/include/chsys.h ****  *          port implementation.
 147:./lib/chibios/os/rt/include/chsys.h ****  * @note    Not all architectures support fast interrupts.
 148:./lib/chibios/os/rt/include/chsys.h ****  *
 149:./lib/chibios/os/rt/include/chsys.h ****  * @special
 150:./lib/chibios/os/rt/include/chsys.h ****  */
 151:./lib/chibios/os/rt/include/chsys.h **** #define CH_FAST_IRQ_HANDLER(id) PORT_FAST_IRQ_HANDLER(id)
 152:./lib/chibios/os/rt/include/chsys.h **** /** @} */
 153:./lib/chibios/os/rt/include/chsys.h **** 
 154:./lib/chibios/os/rt/include/chsys.h **** /**
 155:./lib/chibios/os/rt/include/chsys.h ****  * @name    Time conversion utilities for the realtime counter
 156:./lib/chibios/os/rt/include/chsys.h ****  * @{
 157:./lib/chibios/os/rt/include/chsys.h ****  */
 158:./lib/chibios/os/rt/include/chsys.h **** /**
 159:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Seconds to realtime counter.
 160:./lib/chibios/os/rt/include/chsys.h ****  * @details Converts from seconds to realtime counter cycles.
 161:./lib/chibios/os/rt/include/chsys.h ****  * @note    The macro assumes that @p freq >= @p 1.
 162:./lib/chibios/os/rt/include/chsys.h ****  *
 163:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 164:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] sec       number of seconds
 165:./lib/chibios/os/rt/include/chsys.h ****  * @return              The number of cycles.
 166:./lib/chibios/os/rt/include/chsys.h ****  *
 167:./lib/chibios/os/rt/include/chsys.h ****  * @api
 168:./lib/chibios/os/rt/include/chsys.h ****  */
 169:./lib/chibios/os/rt/include/chsys.h **** #define S2RTC(freq, sec) ((freq) * (sec))
 170:./lib/chibios/os/rt/include/chsys.h **** 
 171:./lib/chibios/os/rt/include/chsys.h **** /**
 172:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Milliseconds to realtime counter.
 173:./lib/chibios/os/rt/include/chsys.h ****  * @details Converts from milliseconds to realtime counter cycles.
 174:./lib/chibios/os/rt/include/chsys.h ****  * @note    The result is rounded upward to the next millisecond boundary.
 175:./lib/chibios/os/rt/include/chsys.h ****  * @note    The macro assumes that @p freq >= @p 1000.
 176:./lib/chibios/os/rt/include/chsys.h ****  *
 177:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 178:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] msec      number of milliseconds
 179:./lib/chibios/os/rt/include/chsys.h ****  * @return              The number of cycles.
 180:./lib/chibios/os/rt/include/chsys.h ****  *
 181:./lib/chibios/os/rt/include/chsys.h ****  * @api
 182:./lib/chibios/os/rt/include/chsys.h ****  */
 183:./lib/chibios/os/rt/include/chsys.h **** #define MS2RTC(freq, msec) (rtcnt_t)((((freq) + 999UL) / 1000UL) * (msec))
 184:./lib/chibios/os/rt/include/chsys.h **** 
 185:./lib/chibios/os/rt/include/chsys.h **** /**
 186:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Microseconds to realtime counter.
 187:./lib/chibios/os/rt/include/chsys.h ****  * @details Converts from microseconds to realtime counter cycles.
 188:./lib/chibios/os/rt/include/chsys.h ****  * @note    The result is rounded upward to the next microsecond boundary.
 189:./lib/chibios/os/rt/include/chsys.h ****  * @note    The macro assumes that @p freq >= @p 1000000.
 190:./lib/chibios/os/rt/include/chsys.h ****  *
 191:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 192:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] usec      number of microseconds
 193:./lib/chibios/os/rt/include/chsys.h ****  * @return              The number of cycles.
 194:./lib/chibios/os/rt/include/chsys.h ****  *
 195:./lib/chibios/os/rt/include/chsys.h ****  * @api
 196:./lib/chibios/os/rt/include/chsys.h ****  */
 197:./lib/chibios/os/rt/include/chsys.h **** #define US2RTC(freq, usec) (rtcnt_t)((((freq) + 999999UL) / 1000000UL) * (usec))
 198:./lib/chibios/os/rt/include/chsys.h **** 
 199:./lib/chibios/os/rt/include/chsys.h **** /**
 200:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Realtime counter cycles to seconds.
 201:./lib/chibios/os/rt/include/chsys.h ****  * @details Converts from realtime counter cycles number to seconds.
 202:./lib/chibios/os/rt/include/chsys.h ****  * @note    The result is rounded up to the next second boundary.
 203:./lib/chibios/os/rt/include/chsys.h ****  * @note    The macro assumes that @p freq >= @p 1.
 204:./lib/chibios/os/rt/include/chsys.h ****  *
 205:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 206:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] n         number of cycles
 207:./lib/chibios/os/rt/include/chsys.h ****  * @return              The number of seconds.
 208:./lib/chibios/os/rt/include/chsys.h ****  *
 209:./lib/chibios/os/rt/include/chsys.h ****  * @api
 210:./lib/chibios/os/rt/include/chsys.h ****  */
 211:./lib/chibios/os/rt/include/chsys.h **** #define RTC2S(freq, n) ((((n) - 1UL) / (freq)) + 1UL)
 212:./lib/chibios/os/rt/include/chsys.h **** 
 213:./lib/chibios/os/rt/include/chsys.h **** /**
 214:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Realtime counter cycles to milliseconds.
 215:./lib/chibios/os/rt/include/chsys.h ****  * @details Converts from realtime counter cycles number to milliseconds.
 216:./lib/chibios/os/rt/include/chsys.h ****  * @note    The result is rounded up to the next millisecond boundary.
 217:./lib/chibios/os/rt/include/chsys.h ****  * @note    The macro assumes that @p freq >= @p 1000.
 218:./lib/chibios/os/rt/include/chsys.h ****  *
 219:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 220:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] n         number of cycles
 221:./lib/chibios/os/rt/include/chsys.h ****  * @return              The number of milliseconds.
 222:./lib/chibios/os/rt/include/chsys.h ****  *
 223:./lib/chibios/os/rt/include/chsys.h ****  * @api
 224:./lib/chibios/os/rt/include/chsys.h ****  */
 225:./lib/chibios/os/rt/include/chsys.h **** #define RTC2MS(freq, n) ((((n) - 1UL) / ((freq) / 1000UL)) + 1UL)
 226:./lib/chibios/os/rt/include/chsys.h **** 
 227:./lib/chibios/os/rt/include/chsys.h **** /**
 228:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Realtime counter cycles to microseconds.
 229:./lib/chibios/os/rt/include/chsys.h ****  * @details Converts from realtime counter cycles number to microseconds.
 230:./lib/chibios/os/rt/include/chsys.h ****  * @note    The result is rounded up to the next microsecond boundary.
 231:./lib/chibios/os/rt/include/chsys.h ****  * @note    The macro assumes that @p freq >= @p 1000000.
 232:./lib/chibios/os/rt/include/chsys.h ****  *
 233:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] freq      clock frequency, in Hz, of the realtime counter
 234:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] n         number of cycles
 235:./lib/chibios/os/rt/include/chsys.h ****  * @return              The number of microseconds.
 236:./lib/chibios/os/rt/include/chsys.h ****  *
 237:./lib/chibios/os/rt/include/chsys.h ****  * @api
 238:./lib/chibios/os/rt/include/chsys.h ****  */
 239:./lib/chibios/os/rt/include/chsys.h **** #define RTC2US(freq, n) ((((n) - 1UL) / ((freq) / 1000000UL)) + 1UL)
 240:./lib/chibios/os/rt/include/chsys.h **** /** @} */
 241:./lib/chibios/os/rt/include/chsys.h **** 
 242:./lib/chibios/os/rt/include/chsys.h **** /**
 243:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Returns the current value of the system real time counter.
 244:./lib/chibios/os/rt/include/chsys.h ****  * @note    This function is only available if the port layer supports the
 245:./lib/chibios/os/rt/include/chsys.h ****  *          option @p PORT_SUPPORTS_RT.
 246:./lib/chibios/os/rt/include/chsys.h ****  *
 247:./lib/chibios/os/rt/include/chsys.h ****  * @return              The value of the system realtime counter of
 248:./lib/chibios/os/rt/include/chsys.h ****  *                      type rtcnt_t.
 249:./lib/chibios/os/rt/include/chsys.h ****  *
 250:./lib/chibios/os/rt/include/chsys.h ****  * @xclass
 251:./lib/chibios/os/rt/include/chsys.h ****  */
 252:./lib/chibios/os/rt/include/chsys.h **** #if (PORT_SUPPORTS_RT == TRUE) || defined(__DOXYGEN__)
 253:./lib/chibios/os/rt/include/chsys.h **** #define chSysGetRealtimeCounterX() (rtcnt_t)port_rt_get_counter_value()
 254:./lib/chibios/os/rt/include/chsys.h **** #endif
 255:./lib/chibios/os/rt/include/chsys.h **** 
 256:./lib/chibios/os/rt/include/chsys.h **** /**
 257:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Performs a context switch.
 258:./lib/chibios/os/rt/include/chsys.h ****  * @note    Not a user function, it is meant to be invoked by the scheduler
 259:./lib/chibios/os/rt/include/chsys.h ****  *          itself or from within the port layer.
 260:./lib/chibios/os/rt/include/chsys.h ****  *
 261:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] ntp       the thread to be switched in
 262:./lib/chibios/os/rt/include/chsys.h ****  * @param[in] otp       the thread to be switched out
 263:./lib/chibios/os/rt/include/chsys.h ****  *
 264:./lib/chibios/os/rt/include/chsys.h ****  * @special
 265:./lib/chibios/os/rt/include/chsys.h ****  */
 266:./lib/chibios/os/rt/include/chsys.h **** #define chSysSwitch(ntp, otp) {                                             \
 267:./lib/chibios/os/rt/include/chsys.h ****                                                                             \
 268:./lib/chibios/os/rt/include/chsys.h ****   _trace_switch(ntp, otp);                                                  \
 269:./lib/chibios/os/rt/include/chsys.h ****   _stats_ctxswc(ntp, otp);                                                  \
 270:./lib/chibios/os/rt/include/chsys.h ****   CH_CFG_CONTEXT_SWITCH_HOOK(ntp, otp);                                     \
 271:./lib/chibios/os/rt/include/chsys.h ****   port_switch(ntp, otp);                                                    \
 272:./lib/chibios/os/rt/include/chsys.h **** }
 273:./lib/chibios/os/rt/include/chsys.h **** 
 274:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
 275:./lib/chibios/os/rt/include/chsys.h **** /* External declarations.                                                    */
 276:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
 277:./lib/chibios/os/rt/include/chsys.h **** 
 278:./lib/chibios/os/rt/include/chsys.h **** #if !defined(__DOXYGEN__)
 279:./lib/chibios/os/rt/include/chsys.h **** extern stkalign_t ch_idle_thread_wa[];
 280:./lib/chibios/os/rt/include/chsys.h **** #endif
 281:./lib/chibios/os/rt/include/chsys.h **** 
 282:./lib/chibios/os/rt/include/chsys.h **** #ifdef __cplusplus
 283:./lib/chibios/os/rt/include/chsys.h **** extern "C" {
 284:./lib/chibios/os/rt/include/chsys.h **** #endif
 285:./lib/chibios/os/rt/include/chsys.h ****   void chSysInit(void);
 286:./lib/chibios/os/rt/include/chsys.h ****   bool chSysIntegrityCheckI(unsigned testmask);
 287:./lib/chibios/os/rt/include/chsys.h ****   void chSysTimerHandlerI(void);
 288:./lib/chibios/os/rt/include/chsys.h ****   syssts_t chSysGetStatusAndLockX(void);
 289:./lib/chibios/os/rt/include/chsys.h ****   void chSysRestoreStatusX(syssts_t sts);
 290:./lib/chibios/os/rt/include/chsys.h **** #if PORT_SUPPORTS_RT == TRUE
 291:./lib/chibios/os/rt/include/chsys.h ****   bool chSysIsCounterWithinX(rtcnt_t cnt, rtcnt_t start, rtcnt_t end);
 292:./lib/chibios/os/rt/include/chsys.h ****   void chSysPolledDelayX(rtcnt_t cycles);
 293:./lib/chibios/os/rt/include/chsys.h **** #endif
 294:./lib/chibios/os/rt/include/chsys.h **** #ifdef __cplusplus
 295:./lib/chibios/os/rt/include/chsys.h **** }
 296:./lib/chibios/os/rt/include/chsys.h **** #endif
 297:./lib/chibios/os/rt/include/chsys.h **** 
 298:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
 299:./lib/chibios/os/rt/include/chsys.h **** /* Module inline functions.                                                  */
 300:./lib/chibios/os/rt/include/chsys.h **** /*===========================================================================*/
 301:./lib/chibios/os/rt/include/chsys.h **** 
 302:./lib/chibios/os/rt/include/chsys.h **** /**
 303:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Raises the system interrupt priority mask to the maximum level.
 304:./lib/chibios/os/rt/include/chsys.h ****  * @details All the maskable interrupt sources are disabled regardless their
 305:./lib/chibios/os/rt/include/chsys.h ****  *          hardware priority.
 306:./lib/chibios/os/rt/include/chsys.h ****  * @note    Do not invoke this API from within a kernel lock.
 307:./lib/chibios/os/rt/include/chsys.h ****  *
 308:./lib/chibios/os/rt/include/chsys.h ****  * @special
 309:./lib/chibios/os/rt/include/chsys.h ****  */
 310:./lib/chibios/os/rt/include/chsys.h **** static inline void chSysDisable(void) {
 311:./lib/chibios/os/rt/include/chsys.h **** 
 312:./lib/chibios/os/rt/include/chsys.h ****   port_disable();
 313:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_disable();
 314:./lib/chibios/os/rt/include/chsys.h **** }
 315:./lib/chibios/os/rt/include/chsys.h **** 
 316:./lib/chibios/os/rt/include/chsys.h **** /**
 317:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Raises the system interrupt priority mask to system level.
 318:./lib/chibios/os/rt/include/chsys.h ****  * @details The interrupt sources that should not be able to preempt the kernel
 319:./lib/chibios/os/rt/include/chsys.h ****  *          are disabled, interrupt sources with higher priority are still
 320:./lib/chibios/os/rt/include/chsys.h ****  *          enabled.
 321:./lib/chibios/os/rt/include/chsys.h ****  * @note    Do not invoke this API from within a kernel lock.
 322:./lib/chibios/os/rt/include/chsys.h ****  * @note    This API is no replacement for @p chSysLock(), the @p chSysLock()
 323:./lib/chibios/os/rt/include/chsys.h ****  *          could do more than just disable the interrupts.
 324:./lib/chibios/os/rt/include/chsys.h ****  *
 325:./lib/chibios/os/rt/include/chsys.h ****  * @special
 326:./lib/chibios/os/rt/include/chsys.h ****  */
 327:./lib/chibios/os/rt/include/chsys.h **** static inline void chSysSuspend(void) {
 328:./lib/chibios/os/rt/include/chsys.h **** 
 329:./lib/chibios/os/rt/include/chsys.h ****   port_suspend();
 330:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_suspend();
 331:./lib/chibios/os/rt/include/chsys.h **** }
 332:./lib/chibios/os/rt/include/chsys.h **** 
 333:./lib/chibios/os/rt/include/chsys.h **** /**
 334:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Lowers the system interrupt priority mask to user level.
 335:./lib/chibios/os/rt/include/chsys.h ****  * @details All the interrupt sources are enabled.
 336:./lib/chibios/os/rt/include/chsys.h ****  * @note    Do not invoke this API from within a kernel lock.
 337:./lib/chibios/os/rt/include/chsys.h ****  * @note    This API is no replacement for @p chSysUnlock(), the
 338:./lib/chibios/os/rt/include/chsys.h ****  *          @p chSysUnlock() could do more than just enable the interrupts.
 339:./lib/chibios/os/rt/include/chsys.h ****  *
 340:./lib/chibios/os/rt/include/chsys.h ****  * @special
 341:./lib/chibios/os/rt/include/chsys.h ****  */
 342:./lib/chibios/os/rt/include/chsys.h **** static inline void chSysEnable(void) {
 343:./lib/chibios/os/rt/include/chsys.h **** 
 344:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_enable();
 345:./lib/chibios/os/rt/include/chsys.h ****   port_enable();
 346:./lib/chibios/os/rt/include/chsys.h **** }
 347:./lib/chibios/os/rt/include/chsys.h **** 
 348:./lib/chibios/os/rt/include/chsys.h **** /**
 349:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Enters the kernel lock state.
 350:./lib/chibios/os/rt/include/chsys.h ****  *
 351:./lib/chibios/os/rt/include/chsys.h ****  * @special
 352:./lib/chibios/os/rt/include/chsys.h ****  */
 353:./lib/chibios/os/rt/include/chsys.h **** static inline void chSysLock(void) {
 354:./lib/chibios/os/rt/include/chsys.h **** 
 355:./lib/chibios/os/rt/include/chsys.h ****   port_lock();
 356:./lib/chibios/os/rt/include/chsys.h ****   _stats_start_measure_crit_thd();
 357:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_lock();
 358:./lib/chibios/os/rt/include/chsys.h **** }
 359:./lib/chibios/os/rt/include/chsys.h **** 
 360:./lib/chibios/os/rt/include/chsys.h **** /**
 361:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Leaves the kernel lock state.
 362:./lib/chibios/os/rt/include/chsys.h ****  *
 363:./lib/chibios/os/rt/include/chsys.h ****  * @special
 364:./lib/chibios/os/rt/include/chsys.h ****  */
 365:./lib/chibios/os/rt/include/chsys.h **** static inline void chSysUnlock(void) {
 366:./lib/chibios/os/rt/include/chsys.h **** 
 367:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_unlock();
 368:./lib/chibios/os/rt/include/chsys.h ****   _stats_stop_measure_crit_thd();
 369:./lib/chibios/os/rt/include/chsys.h **** 
 370:./lib/chibios/os/rt/include/chsys.h ****   /* The following condition can be triggered by the use of i-class functions
 371:./lib/chibios/os/rt/include/chsys.h ****      in a critical section not followed by a chSchRescheduleS(), this means
 372:./lib/chibios/os/rt/include/chsys.h ****      that the current thread has a lower priority than the next thread in
 373:./lib/chibios/os/rt/include/chsys.h ****      the ready list.*/
 374:./lib/chibios/os/rt/include/chsys.h ****   chDbgAssert((ch.rlist.queue.next == (thread_t *)&ch.rlist.queue) ||
 375:./lib/chibios/os/rt/include/chsys.h ****               (ch.rlist.current->prio >= ch.rlist.queue.next->prio),
 376:./lib/chibios/os/rt/include/chsys.h ****               "priority order violation");
 377:./lib/chibios/os/rt/include/chsys.h **** 
 378:./lib/chibios/os/rt/include/chsys.h ****   port_unlock();
 379:./lib/chibios/os/rt/include/chsys.h **** }
 380:./lib/chibios/os/rt/include/chsys.h **** 
 381:./lib/chibios/os/rt/include/chsys.h **** /**
 382:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Enters the kernel lock state from within an interrupt handler.
 383:./lib/chibios/os/rt/include/chsys.h ****  * @note    This API may do nothing on some architectures, it is required
 384:./lib/chibios/os/rt/include/chsys.h ****  *          because on ports that support preemptable interrupt handlers
 385:./lib/chibios/os/rt/include/chsys.h ****  *          it is required to raise the interrupt mask to the same level of
 386:./lib/chibios/os/rt/include/chsys.h ****  *          the system mutual exclusion zone.<br>
 387:./lib/chibios/os/rt/include/chsys.h ****  *          It is good practice to invoke this API before invoking any I-class
 388:./lib/chibios/os/rt/include/chsys.h ****  *          syscall from an interrupt handler.
 389:./lib/chibios/os/rt/include/chsys.h ****  * @note    This API must be invoked exclusively from interrupt handlers.
 390:./lib/chibios/os/rt/include/chsys.h ****  *
 391:./lib/chibios/os/rt/include/chsys.h ****  * @special
 392:./lib/chibios/os/rt/include/chsys.h ****  */
 393:./lib/chibios/os/rt/include/chsys.h **** static inline void chSysLockFromISR(void) {
 218              		.loc 3 393 20 discriminator 4 view .LVU54
 219              	.LBE61:
 220              	.LBE72:
 394:./lib/chibios/os/rt/include/chsys.h **** 
 395:./lib/chibios/os/rt/include/chsys.h ****   port_lock_from_isr();
 221              		.loc 3 395 3 discriminator 4 view .LVU55
 222              	.LBB73:
 223              	.LBB69:
 224              	.LBB62:
 225              	.LBI62:
 226              		.file 4 "./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h"
   1:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*
   2:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     ChibiOS - Copyright (C) 2006..2018 Giovanni Di Sirio.
   3:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
   4:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     This file is part of ChibiOS.
   5:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
   6:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     ChibiOS is free software; you can redistribute it and/or modify
   7:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     it under the terms of the GNU General Public License as published by
   8:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     the Free Software Foundation; either version 3 of the License, or
   9:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     (at your option) any later version.
  10:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  11:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     ChibiOS is distributed in the hope that it will be useful,
  12:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     but WITHOUT ANY WARRANTY; without even the implied warranty of
  13:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.  See the
  14:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     GNU General Public License for more details.
  15:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  16:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     You should have received a copy of the GNU General Public License
  17:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     along with this program.  If not, see <http://www.gnu.org/licenses/>.
  18:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** */
  19:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  20:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  21:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @file    chcore_v7m.h
  22:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   ARMv7-M architecture port macros and structures.
  23:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *
  24:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @addtogroup ARMCMx_V7M_CORE
  25:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @{
  26:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  27:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  28:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #ifndef CHCORE_V7M_H
  29:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CHCORE_V7M_H
  30:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  31:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
  32:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* Module constants.                                                         */
  33:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
  34:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  35:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  36:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @name    Port Capabilities and Constants
  37:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @{
  38:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  39:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  40:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   This port supports a realtime counter.
  41:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  42:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_SUPPORTS_RT                TRUE
  43:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  44:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  45:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Natural alignment constant.
  46:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    It is the minimum alignment for pointer-size variables.
  47:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  48:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_NATURAL_ALIGN              sizeof (void *)
  49:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  50:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  51:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Stack alignment constant.
  52:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    It is the alignment required for the stack pointer.
  53:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  54:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_STACK_ALIGN                sizeof (stkalign_t)
  55:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  56:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  57:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Working Areas alignment constant.
  58:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    It is the alignment to be enforced for thread working areas.
  59:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  60:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_WORKING_AREA_ALIGN         ((PORT_ENABLE_GUARD_PAGES == TRUE) ?\
  61:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****                                          32U : PORT_STACK_ALIGN)
  62:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /** @} */
  63:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  64:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  65:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Disabled value for BASEPRI register.
  66:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  67:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_BASEPRI_DISABLED         0U
  68:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  69:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
  70:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* Module pre-compile time settings.                                         */
  71:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
  72:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  73:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  74:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Implements a syscall interface on SVC.
  75:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  76:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(PORT_USE_SYSCALL) || defined(__DOXYGEN__)
  77:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_USE_SYSCALL                FALSE
  78:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
  79:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  80:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  81:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Number of MPU regions to be saved/restored during context switch.
  82:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    The first region is always region zero.
  83:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    The use of this option has an overhead of 8 bytes for each
  84:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          region for each thread.
  85:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    Allowed values are 0..4, zero means none.
  86:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  87:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(PORT_SWITCHED_REGIONS_NUMBER) || defined(__DOXYGEN__)
  88:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_SWITCHED_REGIONS_NUMBER    0
  89:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
  90:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
  91:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
  92:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Enables stack overflow guard pages using MPU.
  93:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    This option can only be enabled if also option
  94:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          @p CH_DBG_ENABLE_STACK_CHECK is enabled.
  95:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    The use of this option has an overhead of 32 bytes for each
  96:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          thread.
  97:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
  98:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(PORT_ENABLE_GUARD_PAGES) || defined(__DOXYGEN__)
  99:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_ENABLE_GUARD_PAGES         FALSE
 100:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 101:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 102:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 103:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   MPU region to be used to stack guards.
 104:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    Make sure this region is not included in the
 105:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          @p PORT_SWITCHED_REGIONS_NUMBER regions range.
 106:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 107:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(PORT_USE_GUARD_MPU_REGION) || defined(__DOXYGEN__)
 108:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_USE_GUARD_MPU_REGION       MPU_REGION_7
 109:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 110:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 111:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 112:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Stack size for the system idle thread.
 113:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details This size depends on the idle thread implementation, usually
 114:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          the idle thread should take no more space than those reserved
 115:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          by @p PORT_INT_REQUIRED_STACK.
 116:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    In this port it is set to 16 because the idle thread does have
 117:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          a stack frame when compiling without optimizations. You may
 118:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          reduce this value to zero when compiling with optimizations.
 119:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 120:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(PORT_IDLE_THREAD_STACK_SIZE) || defined(__DOXYGEN__)
 121:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_IDLE_THREAD_STACK_SIZE     16
 122:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 123:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 124:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 125:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Per-thread stack overhead for interrupts servicing.
 126:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details This constant is used in the calculation of the correct working
 127:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          area size.
 128:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    In this port this value is conservatively set to 64 because the
 129:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          function @p chSchDoReschedule() can have a stack frame, especially
 130:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          with compiler optimizations disabled. The value can be reduced
 131:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          when compiler optimizations are enabled.
 132:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 133:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(PORT_INT_REQUIRED_STACK) || defined(__DOXYGEN__)
 134:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_INT_REQUIRED_STACK         64
 135:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 136:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 137:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 138:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Enables the use of the WFI instruction in the idle thread loop.
 139:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 140:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(CORTEX_ENABLE_WFI_IDLE)
 141:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_ENABLE_WFI_IDLE          FALSE
 142:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 143:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 144:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 145:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   FPU support in context switch.
 146:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details Activating this option activates the FPU support in the kernel.
 147:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 148:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(CORTEX_USE_FPU)
 149:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_USE_FPU                  CORTEX_HAS_FPU
 150:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #elif (CORTEX_USE_FPU == TRUE) && (CORTEX_HAS_FPU == FALSE)
 151:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* This setting requires an FPU presence check in case it is externally
 152:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****    redefined.*/
 153:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #error "the selected core does not have an FPU"
 154:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 155:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 156:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 157:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Simplified priority handling flag.
 158:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details Activating this option makes the Kernel work in compact mode.
 159:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          In compact mode interrupts are disabled globally instead of
 160:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          raising the priority mask to some intermediate level.
 161:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 162:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(CORTEX_SIMPLIFIED_PRIORITY)
 163:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_SIMPLIFIED_PRIORITY      FALSE
 164:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 165:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 166:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 167:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   SVCALL handler priority.
 168:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    The default SVCALL handler priority is defaulted to
 169:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          @p CORTEX_MAXIMUM_PRIORITY+1, this reserves the
 170:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          @p CORTEX_MAXIMUM_PRIORITY priority level as fast interrupts
 171:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          priority level.
 172:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 173:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(CORTEX_PRIORITY_SVCALL)
 174:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_PRIORITY_SVCALL          (CORTEX_MAXIMUM_PRIORITY + 1U)
 175:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #elif !PORT_IRQ_IS_VALID_PRIORITY(CORTEX_PRIORITY_SVCALL)
 176:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* If it is externally redefined then better perform a validity check on it.*/
 177:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #error "invalid priority level specified for CORTEX_PRIORITY_SVCALL"
 178:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 179:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 180:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 181:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   NVIC PRIGROUP initialization expression.
 182:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details The default assigns all available priority bits as preemption
 183:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          priority with no sub-priority.
 184:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 185:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(CORTEX_PRIGROUP_INIT) || defined(__DOXYGEN__)
 186:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_PRIGROUP_INIT            (7 - CORTEX_PRIORITY_BITS)
 187:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 188:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 189:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 190:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* Derived constants and error checks.                                       */
 191:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 192:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 193:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_SWITCHED_REGIONS_NUMBER < 0) || (PORT_SWITCHED_REGIONS_NUMBER > 4)
 194:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #error "invalid PORT_SWITCHED_REGIONS_NUMBER value"
 195:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 196:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 197:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(_FROM_ASM_)
 198:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 199:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   MPU guard page size.
 200:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 201:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_ENABLE_GUARD_PAGES == TRUE) || defined(__DOXYGEN__)
 202:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if CH_DBG_ENABLE_STACK_CHECK == FALSE
 203:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #error "PORT_ENABLE_GUARD_PAGES requires CH_DBG_ENABLE_STACK_CHECK"
 204:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 205:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if __MPU_PRESENT == 0
 206:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #error "MPU not present in current device"
 207:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 208:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #define PORT_GUARD_PAGE_SIZE          32U
 209:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 210:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #define PORT_GUARD_PAGE_SIZE          0U
 211:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 212:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif /* !defined(_FROM_ASM_) */
 213:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 214:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 215:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @name    Architecture and Compiler
 216:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @{
 217:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 218:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (CORTEX_MODEL == 3) || defined(__DOXYGEN__)
 219:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 220:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if !defined(CH_CUSTOMER_LIC_PORT_CM3)
 221:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #error "CH_CUSTOMER_LIC_PORT_CM3 not defined"
 222:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 223:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 224:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if CH_CUSTOMER_LIC_PORT_CM3 == FALSE
 225:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #error "ChibiOS Cortex-M3 port not licensed"
 226:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 227:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 228:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 229:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Macro defining the specific ARM architecture.
 230:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 231:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_ARCHITECTURE_ARM_v7M
 232:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 233:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 234:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Name of the implemented architecture.
 235:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 236:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_ARCHITECTURE_NAME          "ARMv7-M"
 237:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 238:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 239:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Name of the architecture variant.
 240:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 241:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_ENABLE_GUARD_PAGES == FALSE) || defined(__DOXYGEN__)
 242:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #define PORT_CORE_VARIANT_NAME        "Cortex-M3"
 243:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 244:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #define PORT_CORE_VARIANT_NAME        "Cortex-M3 (MPU)"
 245:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 246:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 247:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #elif (CORTEX_MODEL == 4)
 248:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 249:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if !defined(CH_CUSTOMER_LIC_PORT_CM4)
 250:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #error "CH_CUSTOMER_LIC_PORT_CM4 not defined"
 251:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 252:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 253:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if CH_CUSTOMER_LIC_PORT_CM4 == FALSE
 254:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #error "ChibiOS Cortex-M4 port not licensed"
 255:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 256:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 257:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #define PORT_ARCHITECTURE_ARM_v7ME
 258:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #define PORT_ARCHITECTURE_NAME        "ARMv7E-M"
 259:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if CORTEX_USE_FPU
 260:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #if PORT_ENABLE_GUARD_PAGES == FALSE
 261:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****       #define PORT_CORE_VARIANT_NAME    "Cortex-M4F"
 262:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #else
 263:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****       #define PORT_CORE_VARIANT_NAME    "Cortex-M4F (MPU)"
 264:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #endif
 265:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #else
 266:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #if PORT_ENABLE_GUARD_PAGES == FALSE
 267:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****       #define PORT_CORE_VARIANT_NAME    "Cortex-M4"
 268:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #else
 269:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****       #define PORT_CORE_VARIANT_NAME    "Cortex-M4 (MPU)"
 270:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #endif
 271:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 272:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 273:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #elif (CORTEX_MODEL == 7)
 274:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 275:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if !defined(CH_CUSTOMER_LIC_PORT_CM7)
 276:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #error "CH_CUSTOMER_LIC_PORT_CM7 not defined"
 277:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 278:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 279:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if CH_CUSTOMER_LIC_PORT_CM7 == FALSE
 280:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #error "ChibiOS Cortex-M7 port not licensed"
 281:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 282:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 283:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_ARCHITECTURE_ARM_v7ME
 284:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #define PORT_ARCHITECTURE_NAME        "ARMv7E-M"
 285:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #if CORTEX_USE_FPU
 286:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #if PORT_ENABLE_GUARD_PAGES == FALSE
 287:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****       #define PORT_CORE_VARIANT_NAME    "Cortex-M7F"
 288:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #else
 289:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****       #define PORT_CORE_VARIANT_NAME    "Cortex-M7F (MPU)"
 290:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #endif
 291:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #else
 292:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #if PORT_ENABLE_GUARD_PAGES == FALSE
 293:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****       #define PORT_CORE_VARIANT_NAME    "Cortex-M7"
 294:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #else
 295:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****       #define PORT_CORE_VARIANT_NAME    "Cortex-M7 (MPU)"
 296:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     #endif
 297:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   #endif
 298:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 299:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 300:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 301:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Port-specific information string.
 302:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 303:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) || defined(__DOXYGEN__)
 304:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_INFO                       "Advanced kernel mode"
 305:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 306:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_INFO                       "Compact kernel mode"
 307:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 308:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /** @} */
 309:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 310:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (CORTEX_SIMPLIFIED_PRIORITY == FALSE) || defined(__DOXYGEN__)
 311:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 312:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Maximum usable priority for normal ISRs.
 313:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 314:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_MAX_KERNEL_PRIORITY      (CORTEX_PRIORITY_SVCALL + 1U)
 315:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 316:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 317:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   BASEPRI level within kernel lock.
 318:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 319:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_BASEPRI_KERNEL                                               \
 320:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   CORTEX_PRIO_MASK(CORTEX_MAX_KERNEL_PRIORITY)
 321:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 322:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 323:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_MAX_KERNEL_PRIORITY      0U
 324:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 325:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 326:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 327:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   PendSV priority level.
 328:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    This priority is enforced to be equal to
 329:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          @p CORTEX_MAX_KERNEL_PRIORITY, this handler always have the
 330:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          highest priority that cannot preempt the kernel.
 331:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 332:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define CORTEX_PRIORITY_PENDSV          CORTEX_MAX_KERNEL_PRIORITY
 333:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 334:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 335:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* Module data structures and types.                                         */
 336:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 337:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 338:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* The following code is not processed when the file is included from an
 339:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****    asm module.*/
 340:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(_FROM_ASM_)
 341:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 342:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* The documentation of the following declarations is in chconf.h in order
 343:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****    to not have duplicated structure names into the documentation.*/
 344:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if !defined(__DOXYGEN__)
 345:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** struct port_extctx {
 346:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r0;
 347:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r1;
 348:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r2;
 349:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r3;
 350:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r12;
 351:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      lr_thd;
 352:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      pc;
 353:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      xpsr;
 354:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if CORTEX_USE_FPU
 355:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s0;
 356:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s1;
 357:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s2;
 358:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s3;
 359:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s4;
 360:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s5;
 361:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s6;
 362:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s7;
 363:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s8;
 364:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s9;
 365:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s10;
 366:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s11;
 367:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s12;
 368:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s13;
 369:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s14;
 370:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s15;
 371:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      fpscr;
 372:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      reserved;
 373:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif /* CORTEX_USE_FPU */
 374:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** };
 375:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 376:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_USE_SYSCALL == TRUE) || defined(__DOXYGEN__)
 377:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 378:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Link context structure.
 379:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details This structure is used when there is the need to save extra
 380:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          context information that is not part of the registers stacked
 381:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          in HW.
 382:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 383:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** struct port_linkctx {
 384:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t              control;
 385:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   struct port_extctx    *ectxp;
 386:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** };
 387:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 388:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 389:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** struct port_intctx {
 390:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_SWITCHED_REGIONS_NUMBER > 0) || defined(__DOXYGEN__)
 391:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   struct {
 392:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     uint32_t    rbar;
 393:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     uint32_t    rasr;
 394:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   } regions[PORT_SWITCHED_REGIONS_NUMBER];
 395:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 396:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if CORTEX_USE_FPU
 397:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s16;
 398:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s17;
 399:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s18;
 400:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s19;
 401:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s20;
 402:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s21;
 403:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s22;
 404:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s23;
 405:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s24;
 406:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s25;
 407:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s26;
 408:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s27;
 409:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s28;
 410:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s29;
 411:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s30;
 412:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      s31;
 413:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif /* CORTEX_USE_FPU */
 414:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r4;
 415:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r5;
 416:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r6;
 417:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r7;
 418:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r8;
 419:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r9;
 420:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r10;
 421:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      r11;
 422:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   uint32_t      lr;
 423:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** };
 424:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 425:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** struct port_context {
 426:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   struct port_intctx    *sp;
 427:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_USE_SYSCALL == TRUE) || defined(__DOXYGEN__)
 428:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   struct {
 429:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     uint32_t            psp;
 430:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     const void          *p;
 431:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   } syscall;
 432:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 433:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** };
 434:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif /* !defined(__DOXYGEN__) */
 435:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 436:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 437:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* Module macros.                                                            */
 438:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 439:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 440:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* By default threads have no syscall context information.*/
 441:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_USE_SYSCALL == TRUE) || defined(__DOXYGEN__)
 442:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define __PORT_SETUP_CONTEXT_SYSCALL(tp, wtop)                              \
 443:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.syscall.psp = (uint32_t)(wtop);                                 \
 444:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.syscall.p   = NULL;
 445:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 446:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define __PORT_SETUP_CONTEXT_SYSCALL(tp, wtop)
 447:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 448:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 449:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* By default threads have all regions disabled.*/
 450:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_SWITCHED_REGIONS_NUMBER == 0) || defined(__DOXYGEN__)
 451:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define __PORT_SETUP_CONTEXT_MPU(tp)
 452:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #elif (PORT_SWITCHED_REGIONS_NUMBER == 1) || defined(__DOXYGEN__)
 453:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define __PORT_SETUP_CONTEXT_MPU(tp)                                        \
 454:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[0].rbar  = 0U;                                      \
 455:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[0].rasr  = 0U
 456:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #elif (PORT_SWITCHED_REGIONS_NUMBER == 2) || defined(__DOXYGEN__)
 457:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define __PORT_SETUP_CONTEXT_MPU(tp)                                        \
 458:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[0].rbar  = 0U;                                      \
 459:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[0].rasr  = 0U;                                      \
 460:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[1].rbar  = 0U;                                      \
 461:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[1].rasr  = 0U
 462:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #elif (PORT_SWITCHED_REGIONS_NUMBER == 3) || defined(__DOXYGEN__)
 463:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define __PORT_SETUP_CONTEXT_MPU(tp)                                        \
 464:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[0].rbar  = 0U;                                      \
 465:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[0].rasr  = 0U;                                      \
 466:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[1].rbar  = 0U;                                      \
 467:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[1].rasr  = 0U;                                      \
 468:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[2].rbar  = 0U;                                      \
 469:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[2].rasr  = 0U
 470:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #elif (PORT_SWITCHED_REGIONS_NUMBER == 4) || defined(__DOXYGEN__)
 471:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define __PORT_SETUP_CONTEXT_MPU(tp)                                        \
 472:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[0].rbar  = 0U;                                      \
 473:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[0].rasr  = 0U;                                      \
 474:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[1].rbar  = 0U;                                      \
 475:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[1].rasr  = 0U;                                      \
 476:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[2].rbar  = 0U;                                      \
 477:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[2].rasr  = 0U;                                      \
 478:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[3].rbar  = 0U;                                      \
 479:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->regions[3].rasr  = 0U
 480:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 481:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 482:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 483:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 484:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Platform dependent part of the @p chThdCreateI() API.
 485:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details This code usually setup the context switching frame represented
 486:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          by an @p port_intctx structure.
 487:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 488:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_SETUP_CONTEXT(tp, wbase, wtop, pf, arg) {                      \
 489:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp = (struct port_intctx *)((uint8_t *)(wtop) -                 \
 490:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****                                         sizeof (struct port_intctx));       \
 491:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->r4 = (uint32_t)(pf);                                        \
 492:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->r5 = (uint32_t)(arg);                                       \
 493:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   (tp)->ctx.sp->lr = (uint32_t)_port_thread_start;                          \
 494:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   __PORT_SETUP_CONTEXT_MPU(tp);                                             \
 495:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   __PORT_SETUP_CONTEXT_SYSCALL(tp, wtop);                                   \
 496:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 497:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 498:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** //  __PORT_SETUP_CONTEXT_MPU(tp)
 499:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 500:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 501:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Computes the thread working area global size.
 502:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    There is no need to perform alignments in this macro.
 503:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 504:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_WA_SIZE(n) ((size_t)PORT_GUARD_PAGE_SIZE +                     \
 505:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****                          sizeof (struct port_intctx) +                      \
 506:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****                          sizeof (struct port_extctx) +                      \
 507:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****                          (size_t)(n) +                                      \
 508:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****                          (size_t)PORT_INT_REQUIRED_STACK)
 509:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 510:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 511:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Static working area allocation.
 512:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details This macro is used to allocate a static thread working area
 513:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          aligned as both position and size.
 514:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *
 515:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @param[in] s         the name to be assigned to the stack array
 516:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @param[in] n         the stack size to be assigned to the thread
 517:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 518:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (PORT_ENABLE_GUARD_PAGES == FALSE) || defined(__DOXYGEN__)
 519:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_WORKING_AREA(s, n)                                             \
 520:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   stkalign_t s[THD_WORKING_AREA_SIZE(n) / sizeof (stkalign_t)]
 521:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 522:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_WORKING_AREA(s, n)                                             \
 523:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   ALIGNED_VAR(32) stkalign_t s[THD_WORKING_AREA_SIZE(n) / sizeof (stkalign_t)]
 524:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 525:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 526:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 527:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   IRQ prologue code.
 528:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details This macro must be inserted at the start of all IRQ handlers
 529:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          enabled to invoke system APIs.
 530:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 531:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_IRQ_PROLOGUE()
 532:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 533:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 534:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   IRQ epilogue code.
 535:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details This macro must be inserted at the end of all IRQ handlers
 536:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          enabled to invoke system APIs.
 537:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 538:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_IRQ_EPILOGUE() _port_irq_epilogue()
 539:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 540:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 541:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   IRQ handler function declaration.
 542:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    @p id can be a function name or a vector number depending on the
 543:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          port implementation.
 544:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 545:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #ifdef __cplusplus
 546:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_IRQ_HANDLER(id) extern "C" void id(void)
 547:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 548:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_IRQ_HANDLER(id) void id(void)
 549:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 550:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 551:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 552:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Fast IRQ handler function declaration.
 553:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    @p id can be a function name or a vector number depending on the
 554:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          port implementation.
 555:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 556:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #ifdef __cplusplus
 557:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_FAST_IRQ_HANDLER(id) extern "C" void id(void)
 558:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 559:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define PORT_FAST_IRQ_HANDLER(id) void id(void)
 560:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 561:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 562:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 563:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Performs a context switch between two threads.
 564:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details This is the most critical code in any port, this function
 565:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          is responsible for the context switch between 2 threads.
 566:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    The implementation of this code affects <b>directly</b> the context
 567:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          switch performance so optimize here as much as you can.
 568:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *
 569:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @param[in] ntp       the thread to be switched in
 570:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @param[in] otp       the thread to be switched out
 571:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 572:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if (CH_DBG_ENABLE_STACK_CHECK == FALSE) || defined(__DOXYGEN__)
 573:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define port_switch(ntp, otp) _port_switch(ntp, otp)
 574:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 575:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if PORT_ENABLE_GUARD_PAGES == FALSE
 576:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define port_switch(ntp, otp) {                                             \
 577:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   struct port_intctx *r13 = (struct port_intctx *)__get_PSP();              \
 578:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   if ((stkalign_t *)(r13 - 1) < (otp)->wabase) {                            \
 579:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****     chSysHalt("stack overflow");                                            \
 580:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   }                                                                         \
 581:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   _port_switch(ntp, otp);                                                   \
 582:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 583:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else
 584:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #define port_switch(ntp, otp) {                                             \
 585:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   _port_switch(ntp, otp);                                                   \
 586:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****                                                                             \
 587:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   /* Setting up the guard page for the switched-in thread.*/                \
 588:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   mpuSetRegionAddress(PORT_USE_GUARD_MPU_REGION,                            \
 589:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****                       chThdGetSelfX()->wabase);                             \
 590:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 591:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 592:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 593:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 594:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 595:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* External declarations.                                                    */
 596:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 597:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 598:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #ifdef __cplusplus
 599:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** extern "C" {
 600:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 601:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   void port_init(void);
 602:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   void _port_irq_epilogue(void);
 603:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   void _port_switch(thread_t *ntp, thread_t *otp);
 604:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   void _port_thread_start(void);
 605:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   void _port_switch_from_isr(void);
 606:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   void _port_exit_from_isr(void);
 607:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if PORT_USE_SYSCALL == TRUE
 608:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   void port_unprivileged_jump(uint32_t pc, uint32_t psp);
 609:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 610:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #ifdef __cplusplus
 611:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 612:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 613:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 614:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 615:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /* Module inline functions.                                                  */
 616:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /*===========================================================================*/
 617:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 618:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 619:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Returns a word encoding the current interrupts status.
 620:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *
 621:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @return              The interrupts status.
 622:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 623:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** __STATIC_FORCEINLINE syssts_t port_get_irq_status(void) {
 624:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   syssts_t sts;
 625:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 626:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if CORTEX_SIMPLIFIED_PRIORITY == FALSE
 627:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   sts = (syssts_t)__get_BASEPRI();
 628:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else /* CORTEX_SIMPLIFIED_PRIORITY */
 629:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   sts = (syssts_t)__get_PRIMASK();
 630:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif /* CORTEX_SIMPLIFIED_PRIORITY */
 631:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   return sts;
 632:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 633:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 634:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 635:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Checks the interrupt status.
 636:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *
 637:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @param[in] sts       the interrupt status word
 638:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *
 639:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @return              The interrupt status.
 640:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @retval false        the word specified a disabled interrupts status.
 641:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @retval true         the word specified an enabled interrupts status.
 642:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 643:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** __STATIC_FORCEINLINE bool port_irq_enabled(syssts_t sts) {
 644:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 645:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if CORTEX_SIMPLIFIED_PRIORITY == FALSE
 646:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   return sts == (syssts_t)CORTEX_BASEPRI_DISABLED;
 647:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else /* CORTEX_SIMPLIFIED_PRIORITY */
 648:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   return (sts & (syssts_t)1) == (syssts_t)0;
 649:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif /* CORTEX_SIMPLIFIED_PRIORITY */
 650:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 651:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 652:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 653:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Determines the current execution context.
 654:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *
 655:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @return              The execution context.
 656:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @retval false        not running in ISR mode.
 657:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @retval true         running in ISR mode.
 658:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 659:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** __STATIC_FORCEINLINE bool port_is_isr_context(void) {
 660:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 661:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   return (bool)((__get_IPSR() & 0x1FFU) != 0U);
 662:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 663:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 664:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 665:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Kernel-lock action.
 666:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details In this port this function raises the base priority to kernel
 667:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          level.
 668:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 669:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** __STATIC_FORCEINLINE void port_lock(void) {
 670:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 671:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if CORTEX_SIMPLIFIED_PRIORITY == FALSE
 672:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if defined(__CM7_REV)
 673:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if __CM7_REV <= 1
 674:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   __disable_irq();
 675:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 676:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 677:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   __set_BASEPRI(CORTEX_BASEPRI_KERNEL);
 678:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if defined(__CM7_REV)
 679:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if __CM7_REV <= 1
 680:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   __enable_irq();
 681:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 682:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif
 683:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else /* CORTEX_SIMPLIFIED_PRIORITY */
 684:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   __disable_irq();
 685:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif /* CORTEX_SIMPLIFIED_PRIORITY */
 686:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 687:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 688:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 689:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Kernel-unlock action.
 690:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details In this port this function lowers the base priority to user
 691:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          level.
 692:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 693:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** __STATIC_FORCEINLINE void port_unlock(void) {
 694:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 695:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if CORTEX_SIMPLIFIED_PRIORITY == FALSE
 696:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   __set_BASEPRI(CORTEX_BASEPRI_DISABLED);
 697:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else /* CORTEX_SIMPLIFIED_PRIORITY */
 698:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   __enable_irq();
 699:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #endif /* CORTEX_SIMPLIFIED_PRIORITY */
 700:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 701:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 702:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 703:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Kernel-lock action from an interrupt handler.
 704:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details In this port this function raises the base priority to kernel
 705:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          level.
 706:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    Same as @p port_lock() in this port.
 707:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 708:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** __STATIC_FORCEINLINE void port_lock_from_isr(void) {
 227              		.loc 4 708 27 discriminator 4 view .LVU56
 228              	.LBE62:
 229              	.LBE69:
 230              	.LBE73:
 709:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 710:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   port_lock();
 231              		.loc 4 710 3 discriminator 4 view .LVU57
 232              	.LBB74:
 233              	.LBB70:
 234              	.LBB67:
 235              	.LBB63:
 236              	.LBI63:
 669:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 237              		.loc 4 669 27 discriminator 4 view .LVU58
 238              	.LBE63:
 239              	.LBE67:
 240              	.LBE70:
 241              	.LBE74:
 677:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #if defined(__CM7_REV)
 242              		.loc 4 677 3 discriminator 4 view .LVU59
 243              	.LVL14:
 244              	.LBB75:
 245              	.LBB71:
 246              	.LBB68:
 247              	.LBB66:
 248              	.LBB64:
 249              	.LBI64:
 250              		.file 5 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h"
   1:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**************************************************************************//**
   2:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * @file     cmsis_gcc.h
   3:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * @brief    CMSIS compiler GCC header file
   4:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * @version  V5.0.4
   5:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * @date     09. April 2018
   6:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  ******************************************************************************/
   7:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /*
   8:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * Copyright (c) 2009-2018 Arm Limited. All rights reserved.
   9:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  *
  10:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * SPDX-License-Identifier: Apache-2.0
  11:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  *
  12:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * Licensed under the Apache License, Version 2.0 (the License); you may
  13:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * not use this file except in compliance with the License.
  14:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * You may obtain a copy of the License at
  15:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  *
  16:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * www.apache.org/licenses/LICENSE-2.0
  17:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  *
  18:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * Unless required by applicable law or agreed to in writing, software
  19:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * distributed under the License is distributed on an AS IS BASIS, WITHOUT
  20:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * WARRANTIES OR CONDITIONS OF ANY KIND, either express or implied.
  21:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * See the License for the specific language governing permissions and
  22:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  * limitations under the License.
  23:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
  24:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
  25:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __CMSIS_GCC_H
  26:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #define __CMSIS_GCC_H
  27:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
  28:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* ignore some GCC warnings */
  29:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic push
  30:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wsign-conversion"
  31:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wconversion"
  32:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #pragma GCC diagnostic ignored "-Wunused-parameter"
  33:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
  34:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* Fallback for __has_builtin */
  35:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef __has_builtin
  36:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __has_builtin(x) (0)
  37:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  38:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
  39:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* CMSIS compiler specific defines */
  40:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ASM
  41:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ASM                                  __asm
  42:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  43:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __INLINE
  44:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __INLINE                               inline
  45:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  46:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_INLINE
  47:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_INLINE                        static inline
  48:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  49:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __STATIC_FORCEINLINE                 
  50:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __STATIC_FORCEINLINE                   __attribute__((always_inline)) static inline
  51:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif                                           
  52:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __NO_RETURN
  53:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __NO_RETURN                            __attribute__((__noreturn__))
  54:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  55:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __USED
  56:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __USED                                 __attribute__((used))
  57:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  58:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __WEAK
  59:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __WEAK                                 __attribute__((weak))
  60:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  61:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED
  62:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED                               __attribute__((packed, aligned(1)))
  63:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  64:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_STRUCT
  65:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_STRUCT                        struct __attribute__((packed, aligned(1)))
  66:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  67:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __PACKED_UNION
  68:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __PACKED_UNION                         union __attribute__((packed, aligned(1)))
  69:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  70:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32        /* deprecated */
  71:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  72:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  73:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  74:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   struct __attribute__((packed)) T_UINT32 { uint32_t v; };
  75:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  76:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32(x)                  (((struct T_UINT32 *)(x))->v)
  77:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  78:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_WRITE
  79:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  80:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  81:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  82:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_WRITE { uint16_t v; };
  83:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  84:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_WRITE(addr, val)    (void)((((struct T_UINT16_WRITE *)(void *)(addr))-
  85:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  86:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT16_READ
  87:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  88:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  89:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  90:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT16_READ { uint16_t v; };
  91:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
  92:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT16_READ(addr)          (((const struct T_UINT16_READ *)(const void *)(add
  93:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
  94:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_WRITE
  95:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
  96:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
  97:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
  98:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_WRITE { uint32_t v; };
  99:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 100:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_WRITE(addr, val)    (void)((((struct T_UINT32_WRITE *)(void *)(addr))-
 101:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 102:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __UNALIGNED_UINT32_READ
 103:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic push
 104:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wpacked"
 105:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic ignored "-Wattributes"
 106:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __PACKED_STRUCT T_UINT32_READ { uint32_t v; };
 107:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #pragma GCC diagnostic pop
 108:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __UNALIGNED_UINT32_READ(addr)          (((const struct T_UINT32_READ *)(const void *)(add
 109:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 110:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __ALIGNED
 111:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __ALIGNED(x)                           __attribute__((aligned(x)))
 112:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 113:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #ifndef   __RESTRICT
 114:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   #define __RESTRICT                             __restrict
 115:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 116:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 117:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 118:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /* ###########################  Core Function Access  ########################### */
 119:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /** \ingroup  CMSIS_Core_FunctionInterface
 120:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****     \defgroup CMSIS_Core_RegAccFunctions CMSIS Core Register Access Functions
 121:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   @{
 122:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 123:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 124:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 125:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable IRQ Interrupts
 126:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables IRQ interrupts by clearing the I-bit in the CPSR.
 127:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 128:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 129:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_irq(void)
 130:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 131:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie i" : : : "memory");
 132:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 133:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 134:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 135:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 136:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable IRQ Interrupts
 137:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables IRQ interrupts by setting the I-bit in the CPSR.
 138:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 139:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 140:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_irq(void)
 141:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 142:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid i" : : : "memory");
 143:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 144:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 145:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 146:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 147:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register
 148:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the Control Register.
 149:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Control Register value
 150:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 151:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_CONTROL(void)
 152:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 153:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 154:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 155:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control" : "=r" (result) );
 156:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 157:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 158:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 159:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 160:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 161:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 162:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Control Register (non-secure)
 163:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the non-secure Control Register when in secure mode.
 164:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               non-secure Control Register value
 165:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 166:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_CONTROL_NS(void)
 167:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 168:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 169:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 170:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, control_ns" : "=r" (result) );
 171:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 172:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 173:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 174:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 175:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 176:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 177:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register
 178:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the Control Register.
 179:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 180:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 181:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_CONTROL(uint32_t control)
 182:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 183:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control, %0" : : "r" (control) : "memory");
 184:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 185:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 186:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 187:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 188:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 189:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Control Register (non-secure)
 190:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Writes the given value to the non-secure Control Register when in secure state.
 191:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    control  Control Register value to set
 192:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 193:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_CONTROL_NS(uint32_t control)
 194:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 195:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR control_ns, %0" : : "r" (control) : "memory");
 196:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 197:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 198:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 199:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 200:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 201:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get IPSR Register
 202:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the IPSR Register.
 203:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               IPSR Register value
 204:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 205:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_IPSR(void)
 206:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 207:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 208:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 209:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, ipsr" : "=r" (result) );
 210:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 211:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 212:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 213:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 214:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 215:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get APSR Register
 216:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the APSR Register.
 217:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               APSR Register value
 218:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 219:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_APSR(void)
 220:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 221:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 222:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 223:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, apsr" : "=r" (result) );
 224:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 225:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 226:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 227:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 228:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 229:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get xPSR Register
 230:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the content of the xPSR Register.
 231:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               xPSR Register value
 232:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 233:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_xPSR(void)
 234:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 235:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 236:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 237:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, xpsr" : "=r" (result) );
 238:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 239:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 240:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 241:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 242:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 243:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer
 244:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Process Stack Pointer (PSP).
 245:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 246:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 247:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PSP(void)
 248:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 249:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 250:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 251:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp"  : "=r" (result) );
 252:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 253:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 254:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 255:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 256:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 257:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 258:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Process Stack Pointer (non-secure)
 259:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Process Stack Pointer (PSP) when in secure s
 260:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               PSP Register value
 261:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 262:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PSP_NS(void)
 263:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 264:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 265:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 266:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, psp_ns"  : "=r" (result) );
 267:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 268:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 269:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 270:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 271:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 272:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 273:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer
 274:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Process Stack Pointer (PSP).
 275:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 276:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 277:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PSP(uint32_t topOfProcStack)
 278:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 279:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp, %0" : : "r" (topOfProcStack) : );
 280:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 281:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 282:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 283:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 284:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 285:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Process Stack Pointer (non-secure)
 286:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Process Stack Pointer (PSP) when in secure sta
 287:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfProcStack  Process Stack Pointer value to set
 288:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 289:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PSP_NS(uint32_t topOfProcStack)
 290:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 291:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR psp_ns, %0" : : "r" (topOfProcStack) : );
 292:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 293:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 294:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 295:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 296:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 297:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer
 298:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Main Stack Pointer (MSP).
 299:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 300:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 301:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_MSP(void)
 302:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 303:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 304:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 305:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp" : "=r" (result) );
 306:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 307:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 308:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 309:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 310:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 311:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 312:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Main Stack Pointer (non-secure)
 313:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Main Stack Pointer (MSP) when in secure stat
 314:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               MSP Register value
 315:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 316:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_MSP_NS(void)
 317:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 318:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 319:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 320:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, msp_ns" : "=r" (result) );
 321:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 322:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 323:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 324:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 325:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 326:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 327:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer
 328:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Main Stack Pointer (MSP).
 329:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 330:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 331:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_MSP(uint32_t topOfMainStack)
 332:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 333:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp, %0" : : "r" (topOfMainStack) : );
 334:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 335:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 336:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 337:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 338:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 339:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Main Stack Pointer (non-secure)
 340:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Main Stack Pointer (MSP) when in secure state.
 341:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfMainStack  Main Stack Pointer value to set
 342:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 343:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_MSP_NS(uint32_t topOfMainStack)
 344:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 345:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR msp_ns, %0" : : "r" (topOfMainStack) : );
 346:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 347:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 348:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 349:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 350:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 351:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 352:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Stack Pointer (non-secure)
 353:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Stack Pointer (SP) when in secure state.
 354:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               SP Register value
 355:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 356:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_SP_NS(void)
 357:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 358:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 359:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 360:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, sp_ns" : "=r" (result) );
 361:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 362:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 363:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 364:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 365:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 366:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Stack Pointer (non-secure)
 367:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Stack Pointer (SP) when in secure state.
 368:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    topOfStack  Stack Pointer value to set
 369:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 370:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_SP_NS(uint32_t topOfStack)
 371:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 372:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR sp_ns, %0" : : "r" (topOfStack) : );
 373:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 374:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 375:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 376:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 377:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 378:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask
 379:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the priority mask bit from the Priority Mask Register.
 380:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 381:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 382:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_PRIMASK(void)
 383:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 384:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 385:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 386:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask" : "=r" (result) :: "memory");
 387:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 388:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 389:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 390:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 391:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 392:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 393:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Priority Mask (non-secure)
 394:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current state of the non-secure priority mask bit from the Priority Mask Reg
 395:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Priority Mask value
 396:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 397:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_PRIMASK_NS(void)
 398:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 399:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 400:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 401:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, primask_ns" : "=r" (result) :: "memory");
 402:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 403:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 404:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 405:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 406:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 407:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 408:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask
 409:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Priority Mask Register.
 410:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 411:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 412:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_PRIMASK(uint32_t priMask)
 413:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 414:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask, %0" : : "r" (priMask) : "memory");
 415:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 416:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 417:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 418:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 419:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 420:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Priority Mask (non-secure)
 421:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the non-secure Priority Mask Register when in secure state.
 422:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    priMask  Priority Mask
 423:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 424:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __TZ_set_PRIMASK_NS(uint32_t priMask)
 425:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 426:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR primask_ns, %0" : : "r" (priMask) : "memory");
 427:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 428:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 429:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 430:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 431:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
 432:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
 433:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****      (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
 434:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 435:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Enable FIQ
 436:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Enables FIQ interrupts by clearing the F-bit in the CPSR.
 437:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 438:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 439:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __enable_fault_irq(void)
 440:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 441:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsie f" : : : "memory");
 442:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 443:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 444:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 445:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 446:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Disable FIQ
 447:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Disables FIQ interrupts by setting the F-bit in the CPSR.
 448:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****            Can only be executed in Privileged modes.
 449:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 450:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __disable_fault_irq(void)
 451:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 452:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("cpsid f" : : : "memory");
 453:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 454:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 455:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 456:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 457:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority
 458:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the Base Priority register.
 459:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 460:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 461:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __get_BASEPRI(void)
 462:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 463:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 464:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 465:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri" : "=r" (result) );
 466:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 467:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 468:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 469:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 470:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #if (defined (__ARM_FEATURE_CMSE ) && (__ARM_FEATURE_CMSE == 3))
 471:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 472:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Get Base Priority (non-secure)
 473:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Returns the current value of the non-secure Base Priority register when in secure state.
 474:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \return               Base Priority register value
 475:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 476:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE uint32_t __TZ_get_BASEPRI_NS(void)
 477:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 478:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   uint32_t result;
 479:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 480:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MRS %0, basepri_ns" : "=r" (result) );
 481:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   return(result);
 482:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** }
 483:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** #endif
 484:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 485:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** 
 486:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** /**
 487:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \brief   Set Base Priority
 488:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \details Assigns the given value to the Base Priority register.
 489:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   \param [in]    basePri  Base Priority value to set
 490:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****  */
 491:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** __STATIC_FORCEINLINE void __set_BASEPRI(uint32_t basePri)
 251              		.loc 5 491 27 discriminator 4 view .LVU60
 252              	.LBB65:
 492:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 493:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h ****   __ASM volatile ("MSR basepri, %0" : : "r" (basePri) : "memory");
 253              		.loc 5 493 3 discriminator 4 view .LVU61
 254 0082 2023     		movs	r3, #32
 255              		.syntax unified
 256              	@ 493 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 257 0084 83F31188 		MSR basepri, r3
 258              	@ 0 "" 2
 259              	.LVL15:
 260              		.loc 5 493 3 is_stmt 0 discriminator 4 view .LVU62
 261              		.thumb
 262              		.syntax unified
 263              	.LBE65:
 264              	.LBE64:
 265              	.LBE66:
 266              	.LBE68:
 267              	.LBE71:
 268              	.LBE75:
 396:./lib/chibios/os/rt/include/chsys.h ****   _stats_start_measure_crit_isr();
 269              		.loc 3 396 34 is_stmt 1 discriminator 4 view .LVU63
 397:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_lock_from_isr();
 270              		.loc 3 397 29 discriminator 4 view .LVU64
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 271              		.loc 1 160 5 discriminator 4 view .LVU65
 272              	.LBB76:
 273              	.LBI76:
 534:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 535:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 536:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 537:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Leaves a critical zone from ISR context.
 538:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function cannot be used for reentrant critical zones.
 539:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 540:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @special
 541:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 542:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysUnlockFromISR(void) {
 543:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 544:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysUnlockFromISR();
 545:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 546:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 547:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 548:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Returns the execution status and enters a critical zone.
 549:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details This functions enters into a critical zone and can be called
 550:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          from any context. Because its flexibility it is less efficient
 551:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          than @p chSysLock() which is preferable when the calling context
 552:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          is known.
 553:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @post    The system is in a critical zone.
 554:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 555:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The previous system status, the encoding of this
 556:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      status word is architecture-dependent and opaque.
 557:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 558:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @xclass
 559:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 560:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline syssts_t osalSysGetStatusAndLockX(void) {
 561:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 562:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   return chSysGetStatusAndLockX();
 563:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 564:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 565:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 566:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Restores the specified execution status and leaves a critical zone.
 567:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    A call to @p chSchRescheduleS() is automatically performed
 568:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          if exiting the critical zone and if not in ISR context.
 569:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 570:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] sts       the system status to be restored.
 571:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 572:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @xclass
 573:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 574:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysRestoreStatusX(syssts_t sts) {
 575:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 576:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysRestoreStatusX(sts);
 577:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 578:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 579:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 580:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Polled delay.
 581:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The real delay is always few cycles in excess of the specified
 582:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          value.
 583:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 584:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] cycles    number of cycles
 585:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 586:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @xclass
 587:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 588:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if (PORT_SUPPORTS_RT == TRUE) || defined(__DOXYGEN__)
 589:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalSysPolledDelayX(rtcnt_t cycles) {
 590:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 591:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysPolledDelayX(cycles);
 592:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 593:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 594:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 595:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 596:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Systick callback for the underlying OS.
 597:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This callback is only defined if the OSAL requires such a
 598:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          service from the HAL.
 599:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 600:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #if (OSAL_ST_MODE != OSAL_ST_MODE_NONE) || defined(__DOXYGEN__)
 601:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalOsTimerHandlerI(void) {
 602:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 603:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSysTimerHandlerI();
 604:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 605:./lib/chibios/os/hal/osal/rt-nil/osal.h **** #endif
 606:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 607:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 608:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Checks if a reschedule is required and performs it.
 609:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    I-Class functions invoked from thread context must not reschedule
 610:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          by themselves, an explicit reschedule using this function is
 611:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          required in this scenario.
 612:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    Not implemented in this simplified OSAL.
 613:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 614:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @sclass
 615:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 616:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalOsRescheduleS(void) {
 617:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 618:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chSchRescheduleS();
 619:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 620:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 621:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 622:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Current system time.
 623:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @details Returns the number of system ticks since the @p osalInit()
 624:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          invocation.
 625:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    The counter can reach its maximum and then restart from zero.
 626:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function can be called from any context but its atomicity
 627:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          is not guaranteed on architectures whose word size is less than
 628:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          @p systime_t size.
 629:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 630:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The system time in ticks.
 631:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 632:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @xclass
 633:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 634:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline systime_t osalOsGetSystemTimeX(void) {
 635:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 636:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   return chVTGetSystemTimeX();
 637:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 638:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 639:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 640:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Adds an interval to a system time returning a system time.
 641:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 642:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] systime   base system time
 643:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] interval  interval to be added
 644:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The new system time.
 645:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 646:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @xclass
 647:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 648:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline systime_t osalTimeAddX(systime_t systime,
 649:./lib/chibios/os/hal/osal/rt-nil/osal.h ****                                      sysinterval_t interval) {
 650:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 651:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   return chTimeAddX(systime, interval);
 652:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 653:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 654:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 655:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Subtracts two system times returning an interval.
 656:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 657:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] start     first system time
 658:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] end       second system time
 659:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The interval representing the time difference.
 660:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 661:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @xclass
 662:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 663:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline sysinterval_t osalTimeDiffX(systime_t start, systime_t end) {
 664:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 665:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   return chTimeDiffX(start, end);
 666:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 667:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 668:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 669:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Checks if the specified time is within the specified time window.
 670:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    When start==end then the function returns always true because the
 671:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          whole time range is specified.
 672:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function can be called from any context.
 673:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 674:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] time      the time to be verified
 675:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] start     the start of the time window (inclusive)
 676:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] end       the end of the time window (non inclusive)
 677:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @retval true         current time within the specified time window.
 678:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @retval false        current time not within the specified time window.
 679:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 680:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @xclass
 681:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 682:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline bool osalTimeIsInRangeX(systime_t time,
 683:./lib/chibios/os/hal/osal/rt-nil/osal.h ****                                       systime_t start,
 684:./lib/chibios/os/hal/osal/rt-nil/osal.h ****                                       systime_t end) {
 685:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 686:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   return chTimeIsInRangeX(time, start, end);
 687:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 688:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 689:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 690:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Suspends the invoking thread for the specified time.
 691:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 692:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] delay     the delay in system ticks, the special values are
 693:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      handled as follow:
 694:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      - @a TIME_INFINITE is allowed but interpreted as a
 695:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                        normal time specification.
 696:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      - @a TIME_IMMEDIATE this value is not allowed.
 697:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      .
 698:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 699:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @sclass
 700:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 701:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalThreadSleepS(sysinterval_t delay) {
 702:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 703:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chThdSleepS(delay);
 704:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 705:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 706:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 707:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Suspends the invoking thread for the specified time.
 708:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 709:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] delay     the delay in system ticks, the special values are
 710:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      handled as follow:
 711:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      - @a TIME_INFINITE is allowed but interpreted as a
 712:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                        normal time specification.
 713:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      - @a TIME_IMMEDIATE this value is not allowed.
 714:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      .
 715:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 716:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @api
 717:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 718:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalThreadSleep(sysinterval_t delay) {
 719:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 720:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chThdSleep(delay);
 721:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 722:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 723:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 724:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Sends the current thread sleeping and sets a reference variable.
 725:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function must reschedule, it can only be called from thread
 726:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          context.
 727:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 728:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] trp       a pointer to a thread reference object
 729:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The wake up message.
 730:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 731:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @sclass
 732:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 733:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline msg_t osalThreadSuspendS(thread_reference_t *trp) {
 734:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 735:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   return chThdSuspendTimeoutS(trp, TIME_INFINITE);
 736:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 737:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 738:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 739:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Sends the current thread sleeping and sets a reference variable.
 740:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function must reschedule, it can only be called from thread
 741:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          context.
 742:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 743:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] trp       a pointer to a thread reference object
 744:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] timeout   the timeout in system ticks, the special values are
 745:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      handled as follow:
 746:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      - @a TIME_INFINITE the thread enters an infinite sleep
 747:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                        state.
 748:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      - @a TIME_IMMEDIATE the thread is not enqueued and
 749:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                        the function returns @p MSG_TIMEOUT as if a timeout
 750:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                        occurred.
 751:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *                      .
 752:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @return              The wake up message.
 753:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @retval MSG_TIMEOUT  if the operation timed out.
 754:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 755:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @sclass
 756:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 757:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline msg_t osalThreadSuspendTimeoutS(thread_reference_t *trp,
 758:./lib/chibios/os/hal/osal/rt-nil/osal.h ****                                               sysinterval_t timeout) {
 759:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 760:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   return chThdSuspendTimeoutS(trp, timeout);
 761:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 762:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 763:./lib/chibios/os/hal/osal/rt-nil/osal.h **** /**
 764:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @brief   Wakes up a thread waiting on a thread reference object.
 765:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @note    This function must not reschedule because it can be called from
 766:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *          ISR context.
 767:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 768:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] trp       a pointer to a thread reference object
 769:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @param[in] msg       the message code
 770:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  *
 771:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  * @iclass
 772:./lib/chibios/os/hal/osal/rt-nil/osal.h ****  */
 773:./lib/chibios/os/hal/osal/rt-nil/osal.h **** static inline void osalThreadResumeI(thread_reference_t *trp, msg_t msg) {
 274              		.loc 2 773 20 discriminator 4 view .LVU66
 275              	.LBB77:
 774:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 775:./lib/chibios/os/hal/osal/rt-nil/osal.h ****   chThdResumeI(trp, msg);
 276              		.loc 2 775 3 discriminator 4 view .LVU67
 277 0088 0021     		movs	r1, #0
 278 008a 04F10800 		add	r0, r4, #8
 279              	.LVL16:
 280              		.loc 2 775 3 is_stmt 0 discriminator 4 view .LVU68
 281 008e FFF7FEFF 		bl	chThdResumeI
 282              	.LVL17:
 283              		.loc 2 775 3 discriminator 4 view .LVU69
 284              	.LBE77:
 285              	.LBE76:
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 286              		.loc 1 160 5 is_stmt 1 discriminator 4 view .LVU70
 287              	.LBB78:
 288              	.LBI78:
 542:./lib/chibios/os/hal/osal/rt-nil/osal.h **** 
 289              		.loc 2 542 20 discriminator 4 view .LVU71
 290              	.LBB79:
 544:./lib/chibios/os/hal/osal/rt-nil/osal.h **** }
 291              		.loc 2 544 3 discriminator 4 view .LVU72
 292              	.LBB80:
 293              	.LBI80:
 398:./lib/chibios/os/rt/include/chsys.h **** }
 399:./lib/chibios/os/rt/include/chsys.h **** 
 400:./lib/chibios/os/rt/include/chsys.h **** /**
 401:./lib/chibios/os/rt/include/chsys.h ****  * @brief   Leaves the kernel lock state from within an interrupt handler.
 402:./lib/chibios/os/rt/include/chsys.h ****  *
 403:./lib/chibios/os/rt/include/chsys.h ****  * @note    This API may do nothing on some architectures, it is required
 404:./lib/chibios/os/rt/include/chsys.h ****  *          because on ports that support preemptable interrupt handlers
 405:./lib/chibios/os/rt/include/chsys.h ****  *          it is required to raise the interrupt mask to the same level of
 406:./lib/chibios/os/rt/include/chsys.h ****  *          the system mutual exclusion zone.<br>
 407:./lib/chibios/os/rt/include/chsys.h ****  *          It is good practice to invoke this API after invoking any I-class
 408:./lib/chibios/os/rt/include/chsys.h ****  *          syscall from an interrupt handler.
 409:./lib/chibios/os/rt/include/chsys.h ****  * @note    This API must be invoked exclusively from interrupt handlers.
 410:./lib/chibios/os/rt/include/chsys.h ****  *
 411:./lib/chibios/os/rt/include/chsys.h ****  * @special
 412:./lib/chibios/os/rt/include/chsys.h ****  */
 413:./lib/chibios/os/rt/include/chsys.h **** static inline void chSysUnlockFromISR(void) {
 294              		.loc 3 413 20 discriminator 4 view .LVU73
 295              	.LBE80:
 296              	.LBE79:
 297              	.LBE78:
 414:./lib/chibios/os/rt/include/chsys.h **** 
 415:./lib/chibios/os/rt/include/chsys.h ****   _dbg_check_unlock_from_isr();
 298              		.loc 3 415 31 discriminator 4 view .LVU74
 416:./lib/chibios/os/rt/include/chsys.h ****   _stats_stop_measure_crit_isr();
 299              		.loc 3 416 33 discriminator 4 view .LVU75
 417:./lib/chibios/os/rt/include/chsys.h ****   port_unlock_from_isr();
 300              		.loc 3 417 3 discriminator 4 view .LVU76
 301              	.LBB94:
 302              	.LBB91:
 303              	.LBB88:
 304              	.LBB81:
 305              	.LBI81:
 711:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** }
 712:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 713:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** /**
 714:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @brief   Kernel-unlock action from an interrupt handler.
 715:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @details In this port this function lowers the base priority to user
 716:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  *          level.
 717:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  * @note    Same as @p port_unlock() in this port.
 718:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****  */
 719:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** __STATIC_FORCEINLINE void port_unlock_from_isr(void) {
 306              		.loc 4 719 27 discriminator 4 view .LVU77
 307              	.LBE81:
 308              	.LBE88:
 309              	.LBE91:
 310              	.LBE94:
 720:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 721:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h ****   port_unlock();
 311              		.loc 4 721 3 discriminator 4 view .LVU78
 312              	.LBB95:
 313              	.LBB92:
 314              	.LBB89:
 315              	.LBB86:
 316              	.LBB82:
 317              	.LBI82:
 693:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** 
 318              		.loc 4 693 27 discriminator 4 view .LVU79
 319              	.LBE82:
 320              	.LBE86:
 321              	.LBE89:
 322              	.LBE92:
 323              	.LBE95:
 696:./lib/chibios/os/common/ports/ARMCMx/chcore_v7m.h **** #else /* CORTEX_SIMPLIFIED_PRIORITY */
 324              		.loc 4 696 3 discriminator 4 view .LVU80
 325              	.LBB96:
 326              	.LBB93:
 327              	.LBB90:
 328              	.LBB87:
 329              	.LBB85:
 330              	.LBB83:
 331              	.LBI83:
 491:./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h **** {
 332              		.loc 5 491 27 discriminator 4 view .LVU81
 333              	.LBB84:
 334              		.loc 5 493 3 discriminator 4 view .LVU82
 335 0092 0023     		movs	r3, #0
 336              		.syntax unified
 337              	@ 493 "./lib/chibios/os/common/ext/ARM/CMSIS/Core/Include/cmsis_gcc.h" 1
 338 0094 83F31188 		MSR basepri, r3
 339              	@ 0 "" 2
 340              	.LVL18:
 341              		.loc 5 493 3 is_stmt 0 discriminator 4 view .LVU83
 342              		.thumb
 343              		.syntax unified
 344              	.LBE84:
 345              	.LBE83:
 346              	.LBE85:
 347              	.LBE87:
 348              	.LBE90:
 349              	.LBE93:
 350              	.LBE96:
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 351              		.loc 1 160 5 is_stmt 1 discriminator 4 view .LVU84
 160:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 352              		.loc 1 160 24 discriminator 4 view .LVU85
 162:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 353              		.loc 1 162 1 is_stmt 0 discriminator 4 view .LVU86
 354 0098 D1E7     		b	.L5
 355              	.L30:
 356 009a 00BF     		.align	2
 357              	.L29:
 358 009c 00000000 		.word	.LC0
 359              		.cfi_endproc
 360              	.LFE278:
 362              		.section	.text.spi_lld_init,"ax",%progbits
 363              		.align	1
 364              		.global	spi_lld_init
 365              		.syntax unified
 366              		.thumb
 367              		.thumb_func
 368              		.fpu fpv4-sp-d16
 370              	spi_lld_init:
 371              	.LFB280:
 183:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 184:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
 185:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /* Driver interrupt handlers.                                                */
 186:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
 187:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 188:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
 189:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /* Driver exported functions.                                                */
 190:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /*===========================================================================*/
 191:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 192:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 193:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Low level SPI driver initialization.
 194:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 195:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 196:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 197:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_init(void) {
 372              		.loc 1 197 25 is_stmt 1 view -0
 373              		.cfi_startproc
 374              		@ args = 0, pretend = 0, frame = 0
 375              		@ frame_needed = 0, uses_anonymous_args = 0
 198:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 199:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI1
 200:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spiObjectInit(&SPID1);
 376              		.loc 1 200 3 view .LVU88
 197:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 377              		.loc 1 197 25 is_stmt 0 view .LVU89
 378 0000 10B5     		push	{r4, lr}
 379              		.cfi_def_cfa_offset 8
 380              		.cfi_offset 4, -8
 381              		.cfi_offset 14, -4
 382              		.loc 1 200 3 view .LVU90
 383 0002 084C     		ldr	r4, .L32
 384 0004 2046     		mov	r0, r4
 385 0006 FFF7FEFF 		bl	spiObjectInit
 386              	.LVL19:
 201:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID1.spi       = SPI1;
 387              		.loc 1 201 3 is_stmt 1 view .LVU91
 202:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID1.dmarx     = NULL;
 388              		.loc 1 202 19 is_stmt 0 view .LVU92
 389 000a 074A     		ldr	r2, .L32+4
 390 000c 0023     		movs	r3, #0
 391 000e C4E90723 		strd	r2, r3, [r4, #28]
 203:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID1.dmatx     = NULL;
 392              		.loc 1 203 3 is_stmt 1 view .LVU93
 393              		.loc 1 203 19 is_stmt 0 view .LVU94
 394 0012 6362     		str	r3, [r4, #36]
 204:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID1.rxdmamode = STM32_DMA_CR_CHSEL(SPI1_RX_DMA_STREAM) |
 395              		.loc 1 204 3 is_stmt 1 view .LVU95
 205:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 206:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_P2M |
 207:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TCIE |
 208:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 209:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 210:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID1.txdmamode = STM32_DMA_CR_CHSEL(SPI1_TX_DMA_STREAM) |
 396              		.loc 1 210 19 is_stmt 0 view .LVU96
 397 0014 41F20A01 		movw	r1, #4106
 398 0018 41F21803 		movw	r3, #4120
 399 001c C4E90A13 		strd	r1, r3, [r4, #40]
 211:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI1_DMA_PRIORITY) |
 212:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_M2P |
 213:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 214:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 215:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 216:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 217:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI2
 218:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spiObjectInit(&SPID2);
 219:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID2.spi       = SPI2;
 220:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID2.dmarx     = NULL;
 221:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID2.dmatx     = NULL;
 222:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID2.rxdmamode = STM32_DMA_CR_CHSEL(SPI2_RX_DMA_STREAM) |
 223:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 224:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_P2M |
 225:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TCIE |
 226:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 227:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 228:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID2.txdmamode = STM32_DMA_CR_CHSEL(SPI2_TX_DMA_STREAM) |
 229:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI2_DMA_PRIORITY) |
 230:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_M2P |
 231:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 232:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 233:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 234:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 235:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI3
 236:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spiObjectInit(&SPID3);
 237:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID3.spi       = SPI3;
 238:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID3.dmarx     = NULL;
 239:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID3.dmatx     = NULL;
 240:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID3.rxdmamode = STM32_DMA_CR_CHSEL(SPI3_RX_DMA_STREAM) |
 241:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 242:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_P2M |
 243:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TCIE |
 244:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 245:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 246:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID3.txdmamode = STM32_DMA_CR_CHSEL(SPI3_TX_DMA_STREAM) |
 247:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI3_DMA_PRIORITY) |
 248:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_M2P |
 249:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 250:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 251:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 252:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 253:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI4
 254:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spiObjectInit(&SPID4);
 255:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID4.spi       = SPI4;
 256:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID4.dmarx     = NULL;
 257:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID4.dmatx     = NULL;
 258:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID4.rxdmamode = STM32_DMA_CR_CHSEL(SPI4_RX_DMA_STREAM) |
 259:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI4_DMA_PRIORITY) |
 260:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_P2M |
 261:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TCIE |
 262:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 263:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 264:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID4.txdmamode = STM32_DMA_CR_CHSEL(SPI4_TX_DMA_STREAM) |
 265:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI4_DMA_PRIORITY) |
 266:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_M2P |
 267:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 268:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 269:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 270:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 271:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI5
 272:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spiObjectInit(&SPID5);
 273:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID5.spi       = SPI5;
 274:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID5.dmarx     = NULL;
 275:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID5.dmatx     = NULL;
 276:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID5.rxdmamode = STM32_DMA_CR_CHSEL(SPI5_RX_DMA_STREAM) |
 277:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 278:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_P2M |
 279:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TCIE |
 280:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 281:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 282:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID5.txdmamode = STM32_DMA_CR_CHSEL(SPI5_TX_DMA_STREAM) |
 283:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI5_DMA_PRIORITY) |
 284:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_M2P |
 285:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 286:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 287:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 288:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 289:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI6
 290:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spiObjectInit(&SPID6);
 291:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID6.spi       = SPI6;
 292:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID6.dmarx     = NULL;
 293:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID6.dmatx     = NULL;
 294:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID6.rxdmamode = STM32_DMA_CR_CHSEL(SPI6_RX_DMA_STREAM) |
 295:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 296:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_P2M |
 297:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TCIE |
 298:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 299:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 300:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   SPID6.txdmamode = STM32_DMA_CR_CHSEL(SPI6_TX_DMA_STREAM) |
 301:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_PL(STM32_SPI_SPI6_DMA_PRIORITY) |
 302:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DIR_M2P |
 303:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_DMEIE |
 304:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     STM32_DMA_CR_TEIE;
 305:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 306:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 400              		.loc 1 306 1 view .LVU97
 401 0020 10BD     		pop	{r4, pc}
 402              	.L33:
 403 0022 00BF     		.align	2
 404              	.L32:
 405 0024 00000000 		.word	SPID1
 406 0028 00300140 		.word	1073819648
 407              		.cfi_endproc
 408              	.LFE280:
 410              		.section	.text.spi_lld_start,"ax",%progbits
 411              		.align	1
 412              		.global	spi_lld_start
 413              		.syntax unified
 414              		.thumb
 415              		.thumb_func
 416              		.fpu fpv4-sp-d16
 418              	spi_lld_start:
 419              	.LVL20:
 420              	.LFB281:
 307:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 308:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 309:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Configures and activates the SPI peripheral.
 310:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 311:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 312:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 313:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 314:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 315:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_start(SPIDriver *spip) {
 421              		.loc 1 315 37 is_stmt 1 view -0
 422              		.cfi_startproc
 423              		@ args = 0, pretend = 0, frame = 0
 424              		@ frame_needed = 0, uses_anonymous_args = 0
 316:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   uint32_t ds;
 425              		.loc 1 316 3 view .LVU99
 317:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 318:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* If in stopped state then enables the SPI and DMA clocks.*/
 319:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if (spip->state == SPI_STOP) {
 426              		.loc 1 319 3 view .LVU100
 315:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   uint32_t ds;
 427              		.loc 1 315 37 is_stmt 0 view .LVU101
 428 0000 38B5     		push	{r3, r4, r5, lr}
 429              		.cfi_def_cfa_offset 16
 430              		.cfi_offset 3, -16
 431              		.cfi_offset 4, -12
 432              		.cfi_offset 5, -8
 433              		.cfi_offset 14, -4
 315:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   uint32_t ds;
 434              		.loc 1 315 37 view .LVU102
 435 0002 0446     		mov	r4, r0
 436              		.loc 1 319 6 view .LVU103
 437 0004 0078     		ldrb	r0, [r0]	@ zero_extendqisi2
 438              	.LVL21:
 439              		.loc 1 319 6 view .LVU104
 440 0006 0128     		cmp	r0, #1
 441 0008 1DD1     		bne	.L35
 320:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI1
 321:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID1 == spip) {
 442              		.loc 1 321 5 is_stmt 1 view .LVU105
 443              		.loc 1 321 8 is_stmt 0 view .LVU106
 444 000a 2B4B     		ldr	r3, .L43
 445 000c 9C42     		cmp	r4, r3
 446 000e 12D1     		bne	.L36
 322:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI1_RX_DMA_STREAM,
 447              		.loc 1 322 7 is_stmt 1 view .LVU107
 448              		.loc 1 322 21 is_stmt 0 view .LVU108
 449 0010 2A4A     		ldr	r2, .L43+4
 450 0012 2346     		mov	r3, r4
 451 0014 0A21     		movs	r1, #10
 452 0016 FFF7FEFF 		bl	dmaStreamAllocI
 453              	.LVL22:
 323:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI1_IRQ_PRIORITY,
 324:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
 325:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 326:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmarx != NULL, "unable to allocate stream");
 327:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI1_TX_DMA_STREAM,
 454              		.loc 1 327 21 view .LVU109
 455 001a 294A     		ldr	r2, .L43+8
 322:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI1_RX_DMA_STREAM,
 456              		.loc 1 322 19 view .LVU110
 457 001c 2062     		str	r0, [r4, #32]
 326:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI1_TX_DMA_STREAM,
 458              		.loc 1 326 7 is_stmt 1 view .LVU111
 326:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI1_TX_DMA_STREAM,
 459              		.loc 1 326 7 view .LVU112
 326:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI1_TX_DMA_STREAM,
 460              		.loc 1 326 7 view .LVU113
 461              		.loc 1 327 7 view .LVU114
 462              		.loc 1 327 21 is_stmt 0 view .LVU115
 463 001e 2346     		mov	r3, r4
 464 0020 0A21     		movs	r1, #10
 465 0022 0220     		movs	r0, #2
 466 0024 FFF7FEFF 		bl	dmaStreamAllocI
 467              	.LVL23:
 328:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI1_IRQ_PRIORITY,
 329:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
 330:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 331:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmatx != NULL, "unable to allocate stream");
 332:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI1(true);
 468              		.loc 1 332 7 view .LVU116
 469 0028 264B     		ldr	r3, .L43+12
 327:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI1_IRQ_PRIORITY,
 470              		.loc 1 327 19 view .LVU117
 471 002a 6062     		str	r0, [r4, #36]
 331:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI1(true);
 472              		.loc 1 331 7 is_stmt 1 view .LVU118
 331:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI1(true);
 473              		.loc 1 331 7 view .LVU119
 331:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI1(true);
 474              		.loc 1 331 7 view .LVU120
 475              		.loc 1 332 7 view .LVU121
 476 002c 9A69     		ldr	r2, [r3, #24]
 477 002e 42F48052 		orr	r2, r2, #4096
 478 0032 9A61     		str	r2, [r3, #24]
 479              		.loc 1 332 7 view .LVU122
 480 0034 9B69     		ldr	r3, [r3, #24]
 481              	.L36:
 482              		.loc 1 332 26 discriminator 1 view .LVU123
 333:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_DMA_SUPPORTS_DMAMUX
 334:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmarx, STM32_DMAMUX1_SPI1_RX);
 335:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmatx, STM32_DMAMUX1_SPI1_TX);
 336:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 337:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 338:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 339:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI2
 340:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID2 == spip) {
 341:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI2_RX_DMA_STREAM,
 342:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI2_IRQ_PRIORITY,
 343:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
 344:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 345:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmarx != NULL, "unable to allocate stream");
 346:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI2_TX_DMA_STREAM,
 347:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI2_IRQ_PRIORITY,
 348:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
 349:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 350:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmatx != NULL, "unable to allocate stream");
 351:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI2(true);
 352:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_DMA_SUPPORTS_DMAMUX
 353:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmarx, STM32_DMAMUX1_SPI2_RX);
 354:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmatx, STM32_DMAMUX1_SPI2_TX);
 355:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 356:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 357:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 358:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI3
 359:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID3 == spip) {
 360:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI3_RX_DMA_STREAM,
 361:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI3_IRQ_PRIORITY,
 362:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
 363:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 364:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmarx != NULL, "unable to allocate stream");
 365:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI3_TX_DMA_STREAM,
 366:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI3_IRQ_PRIORITY,
 367:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
 368:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 369:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmatx != NULL, "unable to allocate stream");
 370:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI3(true);
 371:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_DMA_SUPPORTS_DMAMUX
 372:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmarx, STM32_DMAMUX1_SPI3_RX);
 373:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmatx, STM32_DMAMUX1_SPI3_TX);
 374:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 375:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 376:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 377:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI4
 378:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID4 == spip) {
 379:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI4_RX_DMA_STREAM,
 380:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI4_IRQ_PRIORITY,
 381:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
 382:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 383:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmarx != NULL, "unable to allocate stream");
 384:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI4_TX_DMA_STREAM,
 385:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI4_IRQ_PRIORITY,
 386:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
 387:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 388:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmatx != NULL, "unable to allocate stream");
 389:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI4(true);
 390:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_DMA_SUPPORTS_DMAMUX
 391:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmarx, STM32_DMAMUX1_SPI4_RX);
 392:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmatx, STM32_DMAMUX1_SPI4_TX);
 393:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 394:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 395:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 396:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI5
 397:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID5 == spip) {
 398:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI5_RX_DMA_STREAM,
 399:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI5_IRQ_PRIORITY,
 400:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
 401:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 402:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmarx != NULL, "unable to allocate stream");
 403:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI5_TX_DMA_STREAM,
 404:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI5_IRQ_PRIORITY,
 405:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
 406:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 407:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmatx != NULL, "unable to allocate stream");
 408:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI5(true);
 409:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_DMA_SUPPORTS_DMAMUX
 410:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmarx, STM32_DMAMUX1_SPI5_RX);
 411:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmatx, STM32_DMAMUX1_SPI5_TX);
 412:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 413:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 414:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 415:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI6
 416:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID6 == spip) {
 417:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmarx = dmaStreamAllocI(STM32_SPI_SPI6_RX_DMA_STREAM,
 418:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI6_IRQ_PRIORITY,
 419:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_rx_interrupt,
 420:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 421:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmarx != NULL, "unable to allocate stream");
 422:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       spip->dmatx = dmaStreamAllocI(STM32_SPI_SPI6_TX_DMA_STREAM,
 423:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     STM32_SPI_SPI6_IRQ_PRIORITY,
 424:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (stm32_dmaisr_t)spi_lld_serve_tx_interrupt,
 425:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                     (void *)spip);
 426:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       osalDbgAssert(spip->dmatx != NULL, "unable to allocate stream");
 427:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccEnableSPI6(true);
 428:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_DMA_SUPPORTS_DMAMUX
 429:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmarx, STM32_DMAMUX1_SPI6_RX);
 430:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       dmaSetRequestSource(spip->dmatx, STM32_DMAMUX1_SPI6_TX);
 431:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 432:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     }
 433:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 434:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 435:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     /* DMA setup.*/
 436:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamSetPeripheral(spip->dmarx, &spip->spi->DR);
 483              		.loc 1 436 5 discriminator 1 view .LVU124
 484 0036 236A     		ldr	r3, [r4, #32]
 485 0038 5A68     		ldr	r2, [r3, #4]
 486 003a E369     		ldr	r3, [r4, #28]
 487 003c 0C33     		adds	r3, r3, #12
 488 003e 9360     		str	r3, [r2, #8]
 489              		.loc 1 436 56 discriminator 1 view .LVU125
 437:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamSetPeripheral(spip->dmatx, &spip->spi->DR);
 490              		.loc 1 437 5 discriminator 1 view .LVU126
 491 0040 626A     		ldr	r2, [r4, #36]
 492 0042 5268     		ldr	r2, [r2, #4]
 493 0044 9360     		str	r3, [r2, #8]
 494              	.L35:
 495              		.loc 1 437 56 discriminator 1 view .LVU127
 438:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 439:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 440:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* Configuration-specific DMA setup.*/
 441:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   ds = spip->config->cr2 & SPI_CR2_DS;
 496              		.loc 1 441 3 discriminator 1 view .LVU128
 497              		.loc 1 441 12 is_stmt 0 discriminator 1 view .LVU129
 498 0046 6068     		ldr	r0, [r4, #4]
 442:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if (!ds || (ds <= (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0))) {
 443:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     /* Frame width is 8 bits or smaller.*/
 444:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 445:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 499              		.loc 1 445 47 discriminator 1 view .LVU130
 500 0048 A16A     		ldr	r1, [r4, #40]
 441:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if (!ds || (ds <= (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0))) {
 501              		.loc 1 441 20 discriminator 1 view .LVU131
 502 004a 428A     		ldrh	r2, [r0, #18]
 503              	.LVL24:
 442:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if (!ds || (ds <= (SPI_CR2_DS_2 | SPI_CR2_DS_1 | SPI_CR2_DS_0))) {
 504              		.loc 1 442 3 is_stmt 1 discriminator 1 view .LVU132
 446:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 447:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 505              		.loc 1 447 47 is_stmt 0 discriminator 1 view .LVU133
 506 004c E36A     		ldr	r3, [r4, #44]
 442:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     /* Frame width is 8 bits or smaller.*/
 507              		.loc 1 442 6 discriminator 1 view .LVU134
 508 004e 02F47065 		and	r5, r2, #3840
 509 0052 B5F5E06F 		cmp	r5, #1792
 444:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 510              		.loc 1 444 5 is_stmt 1 discriminator 1 view .LVU135
 445:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 511              		.loc 1 445 47 is_stmt 0 discriminator 1 view .LVU136
 512 0056 21F47061 		bic	r1, r1, #3840
 513              		.loc 1 447 47 discriminator 1 view .LVU137
 514 005a 23F47063 		bic	r3, r3, #3840
 448:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 449:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   else {
 450:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     /* Frame width is larger than 8 bits.*/
 451:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->rxdmamode = (spip->rxdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 452:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 515              		.loc 1 452 48 discriminator 1 view .LVU138
 516 005e 84BF     		itt	hi
 517 0060 41F4A061 		orrhi	r1, r1, #1280
 453:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->txdmamode = (spip->txdmamode & ~STM32_DMA_CR_SIZE_MASK) |
 454:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 518              		.loc 1 454 48 discriminator 1 view .LVU139
 519 0064 43F4A063 		orrhi	r3, r3, #1280
 455:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 456:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 457:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if (spip->config->circular) {
 520              		.loc 1 457 6 discriminator 1 view .LVU140
 521 0068 0578     		ldrb	r5, [r0]	@ zero_extendqisi2
 444:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 522              		.loc 1 444 21 discriminator 1 view .LVU141
 523 006a 94BF     		ite	ls
 524 006c A162     		strls	r1, [r4, #40]
 446:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_BYTE | STM32_DMA_CR_MSIZE_BYTE;
 525              		.loc 1 446 5 is_stmt 1 discriminator 1 view .LVU142
 451:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 526              		.loc 1 451 5 discriminator 1 view .LVU143
 451:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 527              		.loc 1 451 21 is_stmt 0 discriminator 1 view .LVU144
 528 006e A162     		strhi	r1, [r4, #40]
 453:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 529              		.loc 1 453 5 is_stmt 1 discriminator 1 view .LVU145
 453:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       STM32_DMA_CR_PSIZE_HWORD | STM32_DMA_CR_MSIZE_HWORD;
 530              		.loc 1 453 21 is_stmt 0 discriminator 1 view .LVU146
 531 0070 E362     		str	r3, [r4, #44]
 532              		.loc 1 457 3 is_stmt 1 discriminator 1 view .LVU147
 458:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 459:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->txdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 533              		.loc 1 459 21 is_stmt 0 discriminator 1 view .LVU148
 534 0072 D4E90A13 		ldrd	r1, r3, [r4, #40]
 457:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 535              		.loc 1 457 6 discriminator 1 view .LVU149
 536 0076 C5B1     		cbz	r5, .L39
 458:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 537              		.loc 1 458 5 is_stmt 1 view .LVU150
 458:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->rxdmamode |= (STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 538              		.loc 1 458 21 is_stmt 0 view .LVU151
 539 0078 41F02401 		orr	r1, r1, #36
 540 007c A162     		str	r1, [r4, #40]
 541              		.loc 1 459 5 is_stmt 1 view .LVU152
 542              		.loc 1 459 21 is_stmt 0 view .LVU153
 543 007e 43F02403 		orr	r3, r3, #36
 544              	.L42:
 460:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 461:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   else {
 462:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->rxdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 463:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 545              		.loc 1 463 21 view .LVU154
 546 0082 E362     		str	r3, [r4, #44]
 464:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 465:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 466:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* SPI setup and enable.*/
 467:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spip->spi->CR1 &= ~SPI_CR1_SPE;
 547              		.loc 1 467 3 is_stmt 1 view .LVU155
 548              		.loc 1 467 7 is_stmt 0 view .LVU156
 549 0084 E369     		ldr	r3, [r4, #28]
 550              		.loc 1 467 18 view .LVU157
 551 0086 1968     		ldr	r1, [r3]
 552 0088 21F04001 		bic	r1, r1, #64
 553 008c 1960     		str	r1, [r3]
 468:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR;
 554              		.loc 1 468 3 is_stmt 1 view .LVU158
 555              		.loc 1 468 39 is_stmt 0 view .LVU159
 556 008e 018A     		ldrh	r1, [r0, #16]
 469:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spip->spi->CR2  = spip->config->cr2 | SPI_CR2_FRXTH | SPI_CR2_SSOE |
 470:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                     SPI_CR2_RXDMAEN | SPI_CR2_TXDMAEN;
 557              		.loc 1 470 37 view .LVU160
 558 0090 42F48052 		orr	r2, r2, #4096
 559              	.LVL25:
 560              		.loc 1 470 37 view .LVU161
 561 0094 42F00702 		orr	r2, r2, #7
 468:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR;
 562              		.loc 1 468 39 view .LVU162
 563 0098 41F00401 		orr	r1, r1, #4
 468:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spip->spi->CR1  = spip->config->cr1 | SPI_CR1_MSTR;
 564              		.loc 1 468 19 view .LVU163
 565 009c 1960     		str	r1, [r3]
 469:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spip->spi->CR2  = spip->config->cr2 | SPI_CR2_FRXTH | SPI_CR2_SSOE |
 566              		.loc 1 469 3 is_stmt 1 view .LVU164
 469:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spip->spi->CR2  = spip->config->cr2 | SPI_CR2_FRXTH | SPI_CR2_SSOE |
 567              		.loc 1 469 19 is_stmt 0 view .LVU165
 568 009e 5A60     		str	r2, [r3, #4]
 471:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   spip->spi->CR1 |= SPI_CR1_SPE;
 569              		.loc 1 471 3 is_stmt 1 view .LVU166
 570              		.loc 1 471 18 is_stmt 0 view .LVU167
 571 00a0 1A68     		ldr	r2, [r3]
 572 00a2 42F04002 		orr	r2, r2, #64
 573 00a6 1A60     		str	r2, [r3]
 472:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 574              		.loc 1 472 1 view .LVU168
 575 00a8 38BD     		pop	{r3, r4, r5, pc}
 576              	.LVL26:
 577              	.L39:
 462:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 578              		.loc 1 462 5 is_stmt 1 view .LVU169
 462:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->txdmamode &= ~(STM32_DMA_CR_CIRC | STM32_DMA_CR_HTIE);
 579              		.loc 1 462 21 is_stmt 0 view .LVU170
 580 00aa 21F02401 		bic	r1, r1, #36
 581 00ae A162     		str	r1, [r4, #40]
 463:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 582              		.loc 1 463 5 is_stmt 1 view .LVU171
 463:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 583              		.loc 1 463 21 is_stmt 0 view .LVU172
 584 00b0 23F02403 		bic	r3, r3, #36
 585 00b4 E5E7     		b	.L42
 586              	.L44:
 587 00b6 00BF     		.align	2
 588              	.L43:
 589 00b8 00000000 		.word	SPID1
 590 00bc 00000000 		.word	spi_lld_serve_rx_interrupt
 591 00c0 00000000 		.word	spi_lld_serve_tx_interrupt
 592 00c4 00100240 		.word	1073876992
 593              		.cfi_endproc
 594              	.LFE281:
 596              		.section	.text.spi_lld_stop,"ax",%progbits
 597              		.align	1
 598              		.global	spi_lld_stop
 599              		.syntax unified
 600              		.thumb
 601              		.thumb_func
 602              		.fpu fpv4-sp-d16
 604              	spi_lld_stop:
 605              	.LVL27:
 606              	.LFB282:
 473:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 474:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 475:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Deactivates the SPI peripheral.
 476:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 477:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 478:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 479:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 480:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 481:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_stop(SPIDriver *spip) {
 607              		.loc 1 481 36 is_stmt 1 view -0
 608              		.cfi_startproc
 609              		@ args = 0, pretend = 0, frame = 0
 610              		@ frame_needed = 0, uses_anonymous_args = 0
 482:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 483:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* If in ready state then disables the SPI clock.*/
 484:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if (spip->state == SPI_READY) {
 611              		.loc 1 484 3 view .LVU174
 481:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 612              		.loc 1 481 36 is_stmt 0 view .LVU175
 613 0000 38B5     		push	{r3, r4, r5, lr}
 614              		.cfi_def_cfa_offset 16
 615              		.cfi_offset 3, -16
 616              		.cfi_offset 4, -12
 617              		.cfi_offset 5, -8
 618              		.cfi_offset 14, -4
 619              		.loc 1 484 6 view .LVU176
 620 0002 0378     		ldrb	r3, [r0]	@ zero_extendqisi2
 621 0004 022B     		cmp	r3, #2
 481:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 622              		.loc 1 481 36 view .LVU177
 623 0006 0446     		mov	r4, r0
 624              		.loc 1 484 6 view .LVU178
 625 0008 18D1     		bne	.L45
 485:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 486:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     /* SPI disable.*/
 487:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->CR1 &= ~SPI_CR1_SPE;
 626              		.loc 1 487 5 is_stmt 1 view .LVU179
 627              		.loc 1 487 9 is_stmt 0 view .LVU180
 628 000a C369     		ldr	r3, [r0, #28]
 488:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->CR1  = 0;
 489:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->CR2  = 0;
 490:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamFreeI(spip->dmarx);
 629              		.loc 1 490 5 view .LVU181
 630 000c 006A     		ldr	r0, [r0, #32]
 631              	.LVL28:
 487:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->CR1  = 0;
 632              		.loc 1 487 20 view .LVU182
 633 000e 1A68     		ldr	r2, [r3]
 488:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->CR1  = 0;
 634              		.loc 1 488 21 view .LVU183
 635 0010 0025     		movs	r5, #0
 487:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->CR1  = 0;
 636              		.loc 1 487 20 view .LVU184
 637 0012 22F04002 		bic	r2, r2, #64
 638 0016 1A60     		str	r2, [r3]
 488:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->CR1  = 0;
 639              		.loc 1 488 5 is_stmt 1 view .LVU185
 488:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->CR1  = 0;
 640              		.loc 1 488 21 is_stmt 0 view .LVU186
 641 0018 1D60     		str	r5, [r3]
 489:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamFreeI(spip->dmarx);
 642              		.loc 1 489 5 is_stmt 1 view .LVU187
 489:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamFreeI(spip->dmarx);
 643              		.loc 1 489 21 is_stmt 0 view .LVU188
 644 001a 5D60     		str	r5, [r3, #4]
 645              		.loc 1 490 5 is_stmt 1 view .LVU189
 646 001c FFF7FEFF 		bl	dmaStreamFreeI
 647              	.LVL29:
 491:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     dmaStreamFreeI(spip->dmatx);
 648              		.loc 1 491 5 view .LVU190
 649 0020 606A     		ldr	r0, [r4, #36]
 650 0022 FFF7FEFF 		bl	dmaStreamFreeI
 651              	.LVL30:
 492:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->dmarx = NULL;
 652              		.loc 1 492 5 view .LVU191
 493:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->dmatx = NULL;
 494:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 495:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI1
 496:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID1 == spip)
 653              		.loc 1 496 8 is_stmt 0 view .LVU192
 654 0026 064B     		ldr	r3, .L49
 655 0028 9C42     		cmp	r4, r3
 493:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->dmatx = NULL;
 656              		.loc 1 493 17 view .LVU193
 657 002a C4E90855 		strd	r5, r5, [r4, #32]
 658              		.loc 1 496 5 is_stmt 1 view .LVU194
 659              		.loc 1 496 8 is_stmt 0 view .LVU195
 660 002e 05D1     		bne	.L45
 497:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccDisableSPI1();
 661              		.loc 1 497 7 is_stmt 1 view .LVU196
 662 0030 044B     		ldr	r3, .L49+4
 663 0032 9A69     		ldr	r2, [r3, #24]
 664 0034 22F48052 		bic	r2, r2, #4096
 665 0038 9A61     		str	r2, [r3, #24]
 666              		.loc 1 497 7 view .LVU197
 667 003a 9B69     		ldr	r3, [r3, #24]
 668              		.loc 1 497 23 view .LVU198
 669              	.L45:
 498:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 499:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI2
 500:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID2 == spip)
 501:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccDisableSPI2();
 502:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 503:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI3
 504:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID3 == spip)
 505:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccDisableSPI3();
 506:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 507:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI4
 508:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID4 == spip)
 509:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccDisableSPI4();
 510:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 511:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI5
 512:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID5 == spip)
 513:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccDisableSPI5();
 514:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 515:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if STM32_SPI_USE_SPI6
 516:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     if (&SPID6 == spip)
 517:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       rccDisableSPI6();
 518:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 519:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 520:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 670              		.loc 1 520 1 is_stmt 0 view .LVU199
 671 003c 38BD     		pop	{r3, r4, r5, pc}
 672              	.LVL31:
 673              	.L50:
 674              		.loc 1 520 1 view .LVU200
 675 003e 00BF     		.align	2
 676              	.L49:
 677 0040 00000000 		.word	SPID1
 678 0044 00100240 		.word	1073876992
 679              		.cfi_endproc
 680              	.LFE282:
 682              		.section	.text.spi_lld_ignore,"ax",%progbits
 683              		.align	1
 684              		.global	spi_lld_ignore
 685              		.syntax unified
 686              		.thumb
 687              		.thumb_func
 688              		.fpu fpv4-sp-d16
 690              	spi_lld_ignore:
 691              	.LVL32:
 692              	.LFB283:
 521:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 522:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if (SPI_SELECT_MODE == SPI_SELECT_MODE_LLD) || defined(__DOXYGEN__)
 523:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 524:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Asserts the slave select signal and prepares for transfers.
 525:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 526:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 527:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 528:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 529:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 530:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_select(SPIDriver *spip) {
 531:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 532:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* No implementation on STM32.*/
 533:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 534:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 535:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 536:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Deasserts the slave select signal.
 537:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @details The previously selected peripheral is unselected.
 538:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 539:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 540:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 541:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 542:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 543:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_unselect(SPIDriver *spip) {
 544:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 545:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* No implementation on STM32.*/
 546:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 547:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif
 548:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 549:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 550:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Ignores data on the SPI bus.
 551:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @details This asynchronous function starts the transmission of a series of
 552:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          idle words on the SPI bus and ignores the received data.
 553:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @post    At the end of the operation the configured callback is invoked.
 554:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 555:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 556:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] n         number of words to be ignored
 557:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 558:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 559:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 560:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_ignore(SPIDriver *spip, size_t n) {
 693              		.loc 1 560 48 is_stmt 1 view -0
 694              		.cfi_startproc
 695              		@ args = 0, pretend = 0, frame = 0
 696              		@ frame_needed = 0, uses_anonymous_args = 0
 561:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 562:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   osalDbgAssert(n < 65536, "unsupported DMA transfer size");
 697              		.loc 1 562 3 view .LVU202
 698              		.loc 1 562 3 view .LVU203
 699              		.loc 1 562 3 view .LVU204
 563:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 564:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 700              		.loc 1 564 3 view .LVU205
 701 0000 036A     		ldr	r3, [r0, #32]
 702 0002 5A68     		ldr	r2, [r3, #4]
 703 0004 0A4B     		ldr	r3, .L52
 560:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 704              		.loc 1 560 48 is_stmt 0 view .LVU206
 705 0006 10B5     		push	{r4, lr}
 706              		.cfi_def_cfa_offset 8
 707              		.cfi_offset 4, -8
 708              		.cfi_offset 14, -4
 709              		.loc 1 564 3 view .LVU207
 710 0008 D360     		str	r3, [r2, #12]
 711              		.loc 1 564 45 is_stmt 1 view .LVU208
 565:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 712              		.loc 1 565 3 view .LVU209
 566:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 713              		.loc 1 566 3 is_stmt 0 view .LVU210
 714 000a 836A     		ldr	r3, [r0, #40]
 565:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 715              		.loc 1 565 3 view .LVU211
 716 000c 5160     		str	r1, [r2, #4]
 565:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 717              		.loc 1 565 46 is_stmt 1 view .LVU212
 718              		.loc 1 566 3 view .LVU213
 719 000e 1360     		str	r3, [r2]
 720              		.loc 1 566 49 view .LVU214
 567:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 568:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMemory0(spip->dmatx, &dummytx);
 721              		.loc 1 568 3 view .LVU215
 722 0010 436A     		ldr	r3, [r0, #36]
 723 0012 084C     		ldr	r4, .L52+4
 724 0014 5B68     		ldr	r3, [r3, #4]
 725 0016 DC60     		str	r4, [r3, #12]
 726              		.loc 1 568 45 view .LVU216
 569:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 727              		.loc 1 569 3 view .LVU217
 728 0018 5960     		str	r1, [r3, #4]
 729              		.loc 1 569 46 view .LVU218
 570:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMode(spip->dmatx, spip->txdmamode);
 730              		.loc 1 570 3 view .LVU219
 731 001a C16A     		ldr	r1, [r0, #44]
 732              	.LVL33:
 733              		.loc 1 570 3 is_stmt 0 view .LVU220
 734 001c 1960     		str	r1, [r3]
 735              	.LVL34:
 736              		.loc 1 570 49 is_stmt 1 view .LVU221
 571:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 572:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamEnable(spip->dmarx);
 737              		.loc 1 572 3 view .LVU222
 738 001e 1168     		ldr	r1, [r2]
 739 0020 41F00101 		orr	r1, r1, #1
 740 0024 1160     		str	r1, [r2]
 741              		.loc 1 572 31 view .LVU223
 573:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamEnable(spip->dmatx);
 742              		.loc 1 573 3 view .LVU224
 743 0026 1A68     		ldr	r2, [r3]
 744 0028 42F00102 		orr	r2, r2, #1
 745 002c 1A60     		str	r2, [r3]
 746              		.loc 1 573 31 view .LVU225
 574:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 747              		.loc 1 574 1 is_stmt 0 view .LVU226
 748 002e 10BD     		pop	{r4, pc}
 749              	.L53:
 750              		.align	2
 751              	.L52:
 752 0030 00000000 		.word	.LANCHOR0
 753 0034 00000000 		.word	.LANCHOR1
 754              		.cfi_endproc
 755              	.LFE283:
 757              		.section	.text.spi_lld_exchange,"ax",%progbits
 758              		.align	1
 759              		.global	spi_lld_exchange
 760              		.syntax unified
 761              		.thumb
 762              		.thumb_func
 763              		.fpu fpv4-sp-d16
 765              	spi_lld_exchange:
 766              	.LVL35:
 767              	.LFB284:
 575:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 576:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 577:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Exchanges data on the SPI bus.
 578:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @details This asynchronous function starts a simultaneous transmit/receive
 579:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          operation.
 580:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @post    At the end of the operation the configured callback is invoked.
 581:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @note    The buffers are organized as uint8_t arrays for data sizes below or
 582:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          equal to 8 bits else it is organized as uint16_t arrays.
 583:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 584:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 585:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] n         number of words to be exchanged
 586:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] txbuf     the pointer to the transmit buffer
 587:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[out] rxbuf    the pointer to the receive buffer
 588:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 589:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 590:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 591:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_exchange(SPIDriver *spip, size_t n,
 592:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                       const void *txbuf, void *rxbuf) {
 768              		.loc 1 592 55 is_stmt 1 view -0
 769              		.cfi_startproc
 770              		@ args = 0, pretend = 0, frame = 0
 771              		@ frame_needed = 0, uses_anonymous_args = 0
 593:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 594:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   osalDbgAssert(n < 65536, "unsupported DMA transfer size");
 772              		.loc 1 594 3 view .LVU228
 773              		.loc 1 594 3 view .LVU229
 774              		.loc 1 594 3 view .LVU230
 595:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 596:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMemory0(spip->dmarx, rxbuf);
 775              		.loc 1 596 3 view .LVU231
 592:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 776              		.loc 1 592 55 is_stmt 0 view .LVU232
 777 0000 10B5     		push	{r4, lr}
 778              		.cfi_def_cfa_offset 8
 779              		.cfi_offset 4, -8
 780              		.cfi_offset 14, -4
 781              		.loc 1 596 3 view .LVU233
 782 0002 046A     		ldr	r4, [r0, #32]
 783 0004 6468     		ldr	r4, [r4, #4]
 784 0006 E360     		str	r3, [r4, #12]
 785              		.loc 1 596 42 is_stmt 1 view .LVU234
 597:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 786              		.loc 1 597 3 view .LVU235
 598:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMode(spip->dmarx, spip->rxdmamode | STM32_DMA_CR_MINC);
 787              		.loc 1 598 3 is_stmt 0 view .LVU236
 788 0008 836A     		ldr	r3, [r0, #40]
 789              	.LVL36:
 597:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 790              		.loc 1 597 3 view .LVU237
 791 000a 6160     		str	r1, [r4, #4]
 792              	.LVL37:
 597:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 793              		.loc 1 597 46 is_stmt 1 view .LVU238
 794              		.loc 1 598 3 view .LVU239
 795 000c 43F08003 		orr	r3, r3, #128
 796 0010 2360     		str	r3, [r4]
 797              		.loc 1 598 69 view .LVU240
 599:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 600:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMemory0(spip->dmatx, txbuf);
 798              		.loc 1 600 3 view .LVU241
 799 0012 436A     		ldr	r3, [r0, #36]
 800 0014 5B68     		ldr	r3, [r3, #4]
 801 0016 DA60     		str	r2, [r3, #12]
 802              		.loc 1 600 42 view .LVU242
 601:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 803              		.loc 1 601 3 view .LVU243
 602:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 804              		.loc 1 602 3 is_stmt 0 view .LVU244
 805 0018 C26A     		ldr	r2, [r0, #44]
 806              	.LVL38:
 601:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 807              		.loc 1 601 3 view .LVU245
 808 001a 5960     		str	r1, [r3, #4]
 809              	.LVL39:
 601:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 810              		.loc 1 601 46 is_stmt 1 view .LVU246
 811              		.loc 1 602 3 view .LVU247
 812 001c 42F08002 		orr	r2, r2, #128
 813 0020 1A60     		str	r2, [r3]
 814              		.loc 1 602 69 view .LVU248
 603:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 604:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamEnable(spip->dmarx);
 815              		.loc 1 604 3 view .LVU249
 816 0022 2268     		ldr	r2, [r4]
 817 0024 42F00102 		orr	r2, r2, #1
 818 0028 2260     		str	r2, [r4]
 819              		.loc 1 604 31 view .LVU250
 605:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamEnable(spip->dmatx);
 820              		.loc 1 605 3 view .LVU251
 821 002a 1A68     		ldr	r2, [r3]
 822 002c 42F00102 		orr	r2, r2, #1
 823 0030 1A60     		str	r2, [r3]
 824              		.loc 1 605 31 view .LVU252
 606:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 825              		.loc 1 606 1 is_stmt 0 view .LVU253
 826 0032 10BD     		pop	{r4, pc}
 827              		.cfi_endproc
 828              	.LFE284:
 830              		.section	.text.spi_lld_send,"ax",%progbits
 831              		.align	1
 832              		.global	spi_lld_send
 833              		.syntax unified
 834              		.thumb
 835              		.thumb_func
 836              		.fpu fpv4-sp-d16
 838              	spi_lld_send:
 839              	.LVL40:
 840              	.LFB285:
 607:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 608:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 609:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Sends data over the SPI bus.
 610:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @details This asynchronous function starts a transmit operation.
 611:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @post    At the end of the operation the configured callback is invoked.
 612:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @note    The buffers are organized as uint8_t arrays for data sizes below or
 613:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          equal to 8 bits else it is organized as uint16_t arrays.
 614:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 615:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 616:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] n         number of words to send
 617:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] txbuf     the pointer to the transmit buffer
 618:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 619:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 620:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 621:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_send(SPIDriver *spip, size_t n, const void *txbuf) {
 841              		.loc 1 621 65 is_stmt 1 view -0
 842              		.cfi_startproc
 843              		@ args = 0, pretend = 0, frame = 0
 844              		@ frame_needed = 0, uses_anonymous_args = 0
 622:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 623:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   osalDbgAssert(n < 65536, "unsupported DMA transfer size");
 845              		.loc 1 623 3 view .LVU255
 846              		.loc 1 623 3 view .LVU256
 847              		.loc 1 623 3 view .LVU257
 624:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 625:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMemory0(spip->dmarx, &dummyrx);
 848              		.loc 1 625 3 view .LVU258
 849 0000 036A     		ldr	r3, [r0, #32]
 621:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 850              		.loc 1 621 65 is_stmt 0 view .LVU259
 851 0002 10B5     		push	{r4, lr}
 852              		.cfi_def_cfa_offset 8
 853              		.cfi_offset 4, -8
 854              		.cfi_offset 14, -4
 855              		.loc 1 625 3 view .LVU260
 856 0004 5C68     		ldr	r4, [r3, #4]
 857 0006 0B4B     		ldr	r3, .L56
 858 0008 E360     		str	r3, [r4, #12]
 859              		.loc 1 625 45 is_stmt 1 view .LVU261
 626:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 860              		.loc 1 626 3 view .LVU262
 627:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMode(spip->dmarx, spip->rxdmamode);
 861              		.loc 1 627 3 is_stmt 0 view .LVU263
 862 000a 836A     		ldr	r3, [r0, #40]
 626:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 863              		.loc 1 626 3 view .LVU264
 864 000c 6160     		str	r1, [r4, #4]
 626:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 865              		.loc 1 626 46 is_stmt 1 view .LVU265
 866              		.loc 1 627 3 view .LVU266
 867 000e 2360     		str	r3, [r4]
 868              		.loc 1 627 49 view .LVU267
 628:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 629:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMemory0(spip->dmatx, txbuf);
 869              		.loc 1 629 3 view .LVU268
 870 0010 436A     		ldr	r3, [r0, #36]
 871 0012 5B68     		ldr	r3, [r3, #4]
 872 0014 DA60     		str	r2, [r3, #12]
 873              		.loc 1 629 42 view .LVU269
 630:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 874              		.loc 1 630 3 view .LVU270
 631:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMode(spip->dmatx, spip->txdmamode | STM32_DMA_CR_MINC);
 875              		.loc 1 631 3 is_stmt 0 view .LVU271
 876 0016 C26A     		ldr	r2, [r0, #44]
 877              	.LVL41:
 630:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 878              		.loc 1 630 3 view .LVU272
 879 0018 5960     		str	r1, [r3, #4]
 880              	.LVL42:
 630:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 881              		.loc 1 630 46 is_stmt 1 view .LVU273
 882              		.loc 1 631 3 view .LVU274
 883 001a 42F08002 		orr	r2, r2, #128
 884 001e 1A60     		str	r2, [r3]
 885              		.loc 1 631 69 view .LVU275
 632:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 633:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamEnable(spip->dmarx);
 886              		.loc 1 633 3 view .LVU276
 887 0020 2268     		ldr	r2, [r4]
 888 0022 42F00102 		orr	r2, r2, #1
 889 0026 2260     		str	r2, [r4]
 890              		.loc 1 633 31 view .LVU277
 634:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamEnable(spip->dmatx);
 891              		.loc 1 634 3 view .LVU278
 892 0028 1A68     		ldr	r2, [r3]
 893 002a 42F00102 		orr	r2, r2, #1
 894 002e 1A60     		str	r2, [r3]
 895              		.loc 1 634 31 view .LVU279
 635:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 896              		.loc 1 635 1 is_stmt 0 view .LVU280
 897 0030 10BD     		pop	{r4, pc}
 898              	.L57:
 899 0032 00BF     		.align	2
 900              	.L56:
 901 0034 00000000 		.word	.LANCHOR0
 902              		.cfi_endproc
 903              	.LFE285:
 905              		.section	.text.spi_lld_receive,"ax",%progbits
 906              		.align	1
 907              		.global	spi_lld_receive
 908              		.syntax unified
 909              		.thumb
 910              		.thumb_func
 911              		.fpu fpv4-sp-d16
 913              	spi_lld_receive:
 914              	.LVL43:
 915              	.LFB286:
 636:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 637:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 638:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Receives data from the SPI bus.
 639:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @details This asynchronous function starts a receive operation.
 640:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @post    At the end of the operation the configured callback is invoked.
 641:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @note    The buffers are organized as uint8_t arrays for data sizes below or
 642:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          equal to 8 bits else it is organized as uint16_t arrays.
 643:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 644:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 645:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] n         number of words to receive
 646:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[out] rxbuf    the pointer to the receive buffer
 647:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 648:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 649:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 650:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_receive(SPIDriver *spip, size_t n, void *rxbuf) {
 916              		.loc 1 650 62 is_stmt 1 view -0
 917              		.cfi_startproc
 918              		@ args = 0, pretend = 0, frame = 0
 919              		@ frame_needed = 0, uses_anonymous_args = 0
 651:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 652:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   osalDbgAssert(n < 65536, "unsupported DMA transfer size");
 920              		.loc 1 652 3 view .LVU282
 921              		.loc 1 652 3 view .LVU283
 922              		.loc 1 652 3 view .LVU284
 653:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 654:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMemory0(spip->dmarx, rxbuf);
 923              		.loc 1 654 3 view .LVU285
 924 0000 036A     		ldr	r3, [r0, #32]
 650:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 925              		.loc 1 650 62 is_stmt 0 view .LVU286
 926 0002 10B5     		push	{r4, lr}
 927              		.cfi_def_cfa_offset 8
 928              		.cfi_offset 4, -8
 929              		.cfi_offset 14, -4
 930              		.loc 1 654 3 view .LVU287
 931 0004 5C68     		ldr	r4, [r3, #4]
 655:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 656:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMode(spip->dmarx, spip->rxdmamode | STM32_DMA_CR_MINC);
 932              		.loc 1 656 3 view .LVU288
 933 0006 836A     		ldr	r3, [r0, #40]
 654:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 934              		.loc 1 654 3 view .LVU289
 935 0008 E260     		str	r2, [r4, #12]
 654:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 936              		.loc 1 654 42 is_stmt 1 view .LVU290
 655:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 937              		.loc 1 655 3 view .LVU291
 938              		.loc 1 656 3 is_stmt 0 view .LVU292
 939 000a 43F08003 		orr	r3, r3, #128
 655:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 940              		.loc 1 655 3 view .LVU293
 941 000e 6160     		str	r1, [r4, #4]
 655:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmarx, n);
 942              		.loc 1 655 46 is_stmt 1 view .LVU294
 943              		.loc 1 656 3 view .LVU295
 944 0010 2360     		str	r3, [r4]
 945              		.loc 1 656 69 view .LVU296
 657:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 658:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMemory0(spip->dmatx, &dummytx);
 946              		.loc 1 658 3 view .LVU297
 947 0012 436A     		ldr	r3, [r0, #36]
 948 0014 074A     		ldr	r2, .L59
 949              	.LVL44:
 950              		.loc 1 658 3 is_stmt 0 view .LVU298
 951 0016 5B68     		ldr	r3, [r3, #4]
 952 0018 DA60     		str	r2, [r3, #12]
 953              		.loc 1 658 45 is_stmt 1 view .LVU299
 659:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 954              		.loc 1 659 3 view .LVU300
 660:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetMode(spip->dmatx, spip->txdmamode);
 955              		.loc 1 660 3 is_stmt 0 view .LVU301
 956 001a C26A     		ldr	r2, [r0, #44]
 659:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 957              		.loc 1 659 3 view .LVU302
 958 001c 5960     		str	r1, [r3, #4]
 659:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamSetTransactionSize(spip->dmatx, n);
 959              		.loc 1 659 46 is_stmt 1 view .LVU303
 960              		.loc 1 660 3 view .LVU304
 961 001e 1A60     		str	r2, [r3]
 962              		.loc 1 660 49 view .LVU305
 661:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 662:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamEnable(spip->dmarx);
 963              		.loc 1 662 3 view .LVU306
 964 0020 2268     		ldr	r2, [r4]
 965 0022 42F00102 		orr	r2, r2, #1
 966 0026 2260     		str	r2, [r4]
 967              		.loc 1 662 31 view .LVU307
 663:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamEnable(spip->dmatx);
 968              		.loc 1 663 3 view .LVU308
 969 0028 1A68     		ldr	r2, [r3]
 970 002a 42F00102 		orr	r2, r2, #1
 971 002e 1A60     		str	r2, [r3]
 972              		.loc 1 663 31 view .LVU309
 664:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 973              		.loc 1 664 1 is_stmt 0 view .LVU310
 974 0030 10BD     		pop	{r4, pc}
 975              	.L60:
 976 0032 00BF     		.align	2
 977              	.L59:
 978 0034 00000000 		.word	.LANCHOR1
 979              		.cfi_endproc
 980              	.LFE286:
 982              		.section	.text.spi_lld_abort,"ax",%progbits
 983              		.align	1
 984              		.global	spi_lld_abort
 985              		.syntax unified
 986              		.thumb
 987              		.thumb_func
 988              		.fpu fpv4-sp-d16
 990              	spi_lld_abort:
 991              	.LVL45:
 992              	.LFB287:
 665:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 666:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #if (SPI_SUPPORTS_CIRCULAR == TRUE) || defined(__DOXYGEN__)
 667:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 668:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Aborts the ongoing SPI operation, if any.
 669:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 670:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 671:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 672:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @notapi
 673:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 674:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** void spi_lld_abort(SPIDriver *spip) {
 993              		.loc 1 674 37 is_stmt 1 view -0
 994              		.cfi_startproc
 995              		@ args = 0, pretend = 0, frame = 0
 996              		@ frame_needed = 0, uses_anonymous_args = 0
 997              		@ link register save eliminated.
 675:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 676:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /* Stopping DMAs.*/
 677:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamDisable(spip->dmatx);
 998              		.loc 1 677 3 view .LVU312
 999 0000 436A     		ldr	r3, [r0, #36]
 1000 0002 5968     		ldr	r1, [r3, #4]
 1001 0004 0A68     		ldr	r2, [r1]
 1002 0006 22F00F02 		bic	r2, r2, #15
 1003 000a 0A60     		str	r2, [r1]
 1004              		.loc 1 677 3 view .LVU313
 1005 000c 5A7B     		ldrb	r2, [r3, #13]	@ zero_extendqisi2
 1006 000e 1968     		ldr	r1, [r3]
 1007 0010 0E23     		movs	r3, #14
 1008 0012 03FA02F2 		lsl	r2, r3, r2
 1009 0016 4A60     		str	r2, [r1, #4]
 1010              		.loc 1 677 3 view .LVU314
 1011              		.loc 1 677 32 view .LVU315
 678:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   dmaStreamDisable(spip->dmarx);
 1012              		.loc 1 678 3 view .LVU316
 1013 0018 026A     		ldr	r2, [r0, #32]
 1014 001a 5068     		ldr	r0, [r2, #4]
 1015              	.LVL46:
 1016              		.loc 1 678 3 is_stmt 0 view .LVU317
 1017 001c 0168     		ldr	r1, [r0]
 1018 001e 21F00F01 		bic	r1, r1, #15
 1019 0022 0160     		str	r1, [r0]
 1020              		.loc 1 678 3 is_stmt 1 view .LVU318
 1021 0024 1168     		ldr	r1, [r2]
 1022 0026 527B     		ldrb	r2, [r2, #13]	@ zero_extendqisi2
 1023 0028 9340     		lsls	r3, r3, r2
 1024 002a 4B60     		str	r3, [r1, #4]
 1025              		.loc 1 678 3 view .LVU319
 1026              		.loc 1 678 32 view .LVU320
 679:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 1027              		.loc 1 679 1 is_stmt 0 view .LVU321
 1028 002c 7047     		bx	lr
 1029              		.cfi_endproc
 1030              	.LFE287:
 1032              		.section	.text.spi_lld_polled_exchange,"ax",%progbits
 1033              		.align	1
 1034              		.global	spi_lld_polled_exchange
 1035              		.syntax unified
 1036              		.thumb
 1037              		.thumb_func
 1038              		.fpu fpv4-sp-d16
 1040              	spi_lld_polled_exchange:
 1041              	.LVL47:
 1042              	.LFB288:
 680:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** #endif /* SPI_SUPPORTS_CIRCULAR == TRUE */
 681:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 682:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** /**
 683:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @brief   Exchanges one frame using a polled wait.
 684:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @details This synchronous function exchanges one frame using a polled
 685:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          synchronization method. This function is useful when exchanging
 686:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          small amount of data on high speed channels, usually in this
 687:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          situation is much more efficient just wait for completion using
 688:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *          polling than suspending the thread waiting for an interrupt.
 689:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  *
 690:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] spip      pointer to the @p SPIDriver object
 691:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @param[in] frame     the data frame to send over the SPI bus
 692:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  * @return              The received data frame from the SPI bus.
 693:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****  */
 694:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** uint16_t spi_lld_polled_exchange(SPIDriver *spip, uint16_t frame) {
 1043              		.loc 1 694 67 is_stmt 1 view -0
 1044              		.cfi_startproc
 1045              		@ args = 0, pretend = 0, frame = 0
 1046              		@ frame_needed = 0, uses_anonymous_args = 0
 1047              		@ link register save eliminated.
 695:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** 
 696:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   /*
 697:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****    * Data register must be accessed with the appropriate data size.
 698:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****    * Byte size access (uint8_t *) for transactions that are <= 8-bit.
 699:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****    * Halfword size access (uint16_t) for transactions that are <= 8-bit.
 700:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****    */
 701:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   if ((spip->config->cr2 & SPI_CR2_DS) <= (SPI_CR2_DS_2 |
 1048              		.loc 1 701 3 view .LVU323
 1049              		.loc 1 701 20 is_stmt 0 view .LVU324
 1050 0000 4268     		ldr	r2, [r0, #4]
 1051              	.LBB97:
 702:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                            SPI_CR2_DS_1 |
 703:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                            SPI_CR2_DS_0)) {
 704:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     volatile uint8_t *spidr = (volatile uint8_t *)&spip->spi->DR;
 1052              		.loc 1 704 56 view .LVU325
 1053 0002 C369     		ldr	r3, [r0, #28]
 1054              	.LBE97:
 701:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****                                            SPI_CR2_DS_1 |
 1055              		.loc 1 701 6 view .LVU326
 1056 0004 528A     		ldrh	r2, [r2, #18]
 1057 0006 02F47062 		and	r2, r2, #3840
 1058 000a B2F5E06F 		cmp	r2, #1792
 1059 000e 07D8     		bhi	.L63
 1060              	.LBB98:
 1061              		.loc 1 704 5 is_stmt 1 view .LVU327
 1062              	.LVL48:
 705:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     *spidr = (uint8_t)frame;
 1063              		.loc 1 705 5 view .LVU328
 1064              		.loc 1 705 14 is_stmt 0 view .LVU329
 1065 0010 C9B2     		uxtb	r1, r1
 1066              	.LVL49:
 1067              		.loc 1 705 12 view .LVU330
 1068 0012 1973     		strb	r1, [r3, #12]
 706:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     while ((spip->spi->SR & SPI_SR_RXNE) == 0)
 1069              		.loc 1 706 5 is_stmt 1 view .LVU331
 1070              		.loc 1 706 17 is_stmt 0 view .LVU332
 1071 0014 C169     		ldr	r1, [r0, #28]
 1072              	.LVL50:
 1073              	.L64:
 707:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       ;
 1074              		.loc 1 707 7 is_stmt 1 discriminator 1 view .LVU333
 706:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     while ((spip->spi->SR & SPI_SR_RXNE) == 0)
 1075              		.loc 1 706 11 discriminator 1 view .LVU334
 706:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     while ((spip->spi->SR & SPI_SR_RXNE) == 0)
 1076              		.loc 1 706 22 is_stmt 0 discriminator 1 view .LVU335
 1077 0016 8A68     		ldr	r2, [r1, #8]
 706:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     while ((spip->spi->SR & SPI_SR_RXNE) == 0)
 1078              		.loc 1 706 11 discriminator 1 view .LVU336
 1079 0018 D007     		lsls	r0, r2, #31
 1080 001a FCD5     		bpl	.L64
 708:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     return (uint16_t)*spidr;
 1081              		.loc 1 708 5 is_stmt 1 view .LVU337
 1082              		.loc 1 708 22 is_stmt 0 view .LVU338
 1083 001c 187B     		ldrb	r0, [r3, #12]	@ zero_extendqisi2
 1084              		.loc 1 708 12 view .LVU339
 1085 001e 7047     		bx	lr
 1086              	.LVL51:
 1087              	.L63:
 1088              		.loc 1 708 12 view .LVU340
 1089              	.LBE98:
 709:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 710:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   else {
 711:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     spip->spi->DR = frame;
 1090              		.loc 1 711 5 is_stmt 1 view .LVU341
 1091              		.loc 1 711 19 is_stmt 0 view .LVU342
 1092 0020 D960     		str	r1, [r3, #12]
 712:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     while ((spip->spi->SR & SPI_SR_RXNE) == 0)
 1093              		.loc 1 712 5 is_stmt 1 view .LVU343
 1094              	.L66:
 713:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****       ;
 1095              		.loc 1 713 7 discriminator 1 view .LVU344
 712:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     while ((spip->spi->SR & SPI_SR_RXNE) == 0)
 1096              		.loc 1 712 11 discriminator 1 view .LVU345
 712:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     while ((spip->spi->SR & SPI_SR_RXNE) == 0)
 1097              		.loc 1 712 22 is_stmt 0 discriminator 1 view .LVU346
 1098 0022 9A68     		ldr	r2, [r3, #8]
 712:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     while ((spip->spi->SR & SPI_SR_RXNE) == 0)
 1099              		.loc 1 712 11 discriminator 1 view .LVU347
 1100 0024 D207     		lsls	r2, r2, #31
 1101 0026 FCD5     		bpl	.L66
 714:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****     return spip->spi->DR;
 1102              		.loc 1 714 5 is_stmt 1 view .LVU348
 1103              		.loc 1 714 21 is_stmt 0 view .LVU349
 1104 0028 D868     		ldr	r0, [r3, #12]
 1105              	.LVL52:
 1106              		.loc 1 714 21 view .LVU350
 1107 002a 80B2     		uxth	r0, r0
 715:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c ****   }
 716:lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.c **** }
 1108              		.loc 1 716 1 view .LVU351
 1109 002c 7047     		bx	lr
 1110              		.cfi_endproc
 1111              	.LFE288:
 1113              		.comm	SPID1,48,4
 1114              		.section	.bss.dummyrx,"aw",%nobits
 1115              		.align	1
 1116              		.set	.LANCHOR0,. + 0
 1119              	dummyrx:
 1120 0000 0000     		.space	2
 1121              		.section	.rodata.dummytx,"a"
 1122              		.align	1
 1123              		.set	.LANCHOR1,. + 0
 1126              	dummytx:
 1127 0000 FFFF     		.short	-1
 1128              		.text
 1129              	.Letext0:
 1130              		.file 6 "c:\\qmk_msys\\mingw64\\lib\\gcc\\arm-none-eabi\\10.1.0\\include\\stddef.h"
 1131              		.file 7 "c:\\qmk_msys\\mingw64\\arm-none-eabi\\include\\machine\\_default_types.h"
 1132              		.file 8 "c:\\qmk_msys\\mingw64\\arm-none-eabi\\include\\sys\\_stdint.h"
 1133              		.file 9 "c:\\qmk_msys\\mingw64\\arm-none-eabi\\include\\stdint.h"
 1134              		.file 10 "./lib/chibios/os/common/ports/ARMCMx/compilers/GCC/chtypes.h"
 1135              		.file 11 "./lib/chibios/os/rt/include/chsystypes.h"
 1136              		.file 12 "./lib/chibios/os/rt/include/chschd.h"
 1137              		.file 13 "./lib/chibios/os/common/ext/ST/STM32F3xx/stm32f303xc.h"
 1138              		.file 14 "./lib/chibios/os/rt/include/chsem.h"
 1139              		.file 15 "./lib/chibios/os/rt/include/chmtx.h"
 1140              		.file 16 "./lib/chibios/os/hal/ports/STM32/LLD/DMAv1/stm32_dma.h"
 1141              		.file 17 "./lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/stm32_gpio.h"
 1142              		.file 18 "./lib/chibios/os/hal/ports/STM32/LLD/GPIOv2/hal_pal_lld.h"
 1143              		.file 19 "./lib/chibios/os/hal/include/hal_spi.h"
 1144              		.file 20 "./lib/chibios/os/hal/ports/STM32/LLD/SPIv2/hal_spi_lld.h"
 1145              		.file 21 "./lib/chibios/os/rt/include/ch.h"
 1146              		.file 22 "./lib/chibios/os/rt/include/chthreads.h"
DEFINED SYMBOLS
                            *ABS*:0000000000000000 hal_spi_lld.c
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:21     .text.spi_lld_serve_tx_interrupt:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:28     .text.spi_lld_serve_tx_interrupt:0000000000000000 spi_lld_serve_tx_interrupt
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:64     .text.spi_lld_serve_tx_interrupt:000000000000000c $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:69     .text.spi_lld_serve_rx_interrupt:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:75     .text.spi_lld_serve_rx_interrupt:0000000000000000 spi_lld_serve_rx_interrupt
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:358    .text.spi_lld_serve_rx_interrupt:000000000000009c $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:363    .text.spi_lld_init:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:370    .text.spi_lld_init:0000000000000000 spi_lld_init
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:405    .text.spi_lld_init:0000000000000024 $d
                            *COM*:0000000000000030 SPID1
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:411    .text.spi_lld_start:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:418    .text.spi_lld_start:0000000000000000 spi_lld_start
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:589    .text.spi_lld_start:00000000000000b8 $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:597    .text.spi_lld_stop:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:604    .text.spi_lld_stop:0000000000000000 spi_lld_stop
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:677    .text.spi_lld_stop:0000000000000040 $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:683    .text.spi_lld_ignore:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:690    .text.spi_lld_ignore:0000000000000000 spi_lld_ignore
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:752    .text.spi_lld_ignore:0000000000000030 $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:758    .text.spi_lld_exchange:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:765    .text.spi_lld_exchange:0000000000000000 spi_lld_exchange
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:831    .text.spi_lld_send:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:838    .text.spi_lld_send:0000000000000000 spi_lld_send
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:901    .text.spi_lld_send:0000000000000034 $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:906    .text.spi_lld_receive:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:913    .text.spi_lld_receive:0000000000000000 spi_lld_receive
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:978    .text.spi_lld_receive:0000000000000034 $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:983    .text.spi_lld_abort:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:990    .text.spi_lld_abort:0000000000000000 spi_lld_abort
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:1033   .text.spi_lld_polled_exchange:0000000000000000 $t
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:1040   .text.spi_lld_polled_exchange:0000000000000000 spi_lld_polled_exchange
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:1115   .bss.dummyrx:0000000000000000 $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:1119   .bss.dummyrx:0000000000000000 dummyrx
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:1122   .rodata.dummytx:0000000000000000 $d
C:\Users\lhanj\AppData\Local\Temp\cclhywju.s:1126   .rodata.dummytx:0000000000000000 dummytx

UNDEFINED SYMBOLS
chSysHalt
chThdResumeI
spiObjectInit
dmaStreamAllocI
dmaStreamFreeI
