 ** Message System Log
 ** Database: 
 ** Date:   Tue May 13 13:55:16 2014


****************
Macro Parameters
****************

Name                            : RAM
Family                          : ProASIC3
Output Format                   : VERILOG
Type                            : RAM
Write Enable                    : Active High
Read Enable                     : Active High
Reset                           : Active Low
LP                              : None
FF                              : None
Read Clock                      : Rising
Write Clock                     : Rising
Write Depth                     : 4096
Write Width                     : 12
Read Depth                      : 4096
Read Width                      : 12
RAM Type                        : Two Port
Clocks                          : Independent Read and Write Clocks
Write Mode A                    : Hold Data
Write Mode B                    : Hold Data
Read Pipeline A                 : No
Read Pipeline B                 : No
Optimized for                   : Power
Portname DataIn                 : WD
Portname DataOut                : RD
Portname Write En               : WEN
Portname Read En                : REN
Portname WClock                 : WCLK
Portname RClock                 : RCLK
Portname WAddress               : WADDR
Portname RAddress               : RADDR
Portname Reset                  : RESET
Portname Clock                  :
Portname DataAIn                :
Portname DataBIn                :
Portname DataAOut               :
Portname DataBOut               :
Portname AddressA               :
Portname AddressB               :
Portname CLKA                   :
Portname CLKB                   :
Portname RWA                    :
Portname RWB                    :
Portname BLKA                   :
Portname BLKB                   :
Portname LP                     :
Portname FF                     :
Initialize RAM                  : True

Cascade Configuration:
     Write Port configuration   : 256x18
     Read Port configuration    : 256x18
     Number of blocks depth wise: 16
     Number of blocks width wise: 1

**************
Compile Report
**************


Netlist Resource Report
=======================

    CORE                       Used:    257  Total:  24576   (1.05%)
    IO (W/ clocks)             Used:      0  Total:    154   (0.00%)
    Differential IO            Used:      0  Total:     35   (0.00%)
    GLOBAL (Chip+Quadrant)     Used:      0  Total:     18   (0.00%)
    PLL                        Used:      0  Total:      1   (0.00%)
    RAM/FIFO                   Used:     16  Total:     32   (50.00%)
    Low Static ICC             Used:      0  Total:      1   (0.00%)
    FlashROM                   Used:      0  Total:      1   (0.00%)
    User JTAG                  Used:      0  Total:      1   (0.00%)

Wrote Verilog netlist to
E:/E/Documents/2D_FPGA_DSP_prjs/2D_NMR_EC_FPGA/2D_FPGA_0509/2D_NMR_EC_FPGA_05\
09/smartgen\RAM\RAM.v.

 ** Log Ended:   Tue May 13 13:55:17 2014

