arch                     	circuit  	script_params                                                                                   	vtr_flow_elapsed_time	error	odin_synth_time	max_odin_mem	abc_depth	abc_synth_time	abc_cec_time	abc_sec_time	max_abc_mem	ace_time	max_ace_mem	num_clb	num_io	num_memories	num_mult	vpr_status	vpr_revision          	vpr_build_info                              	vpr_compiler                                	vpr_compiled       	hostname	rundir                                                                                                                                                                                                                                                    	max_vpr_mem	num_primary_inputs	num_primary_outputs	num_pre_packed_nets	num_pre_packed_blocks	num_netlist_clocks	num_post_packed_nets	num_post_packed_blocks	device_width	device_height	device_grid_tiles	device_limiting_resources	device_name	pack_time	placed_wirelength_est	place_time	place_quench_time	placed_CPD_est	placed_setup_TNS_est	placed_setup_WNS_est	placed_geomean_nonvirtual_intradomain_critical_path_delay_est	place_quench_timing_analysis_time	place_quench_sta_time	place_total_timing_analysis_time	place_total_sta_time	min_chan_width	routed_wirelength	min_chan_width_route_success_iteration	logic_block_area_total	logic_block_area_used	min_chan_width_routing_area_total	min_chan_width_routing_area_per_tile	min_chan_width_route_time	min_chan_width_total_timing_analysis_time	min_chan_width_total_sta_time	crit_path_routed_wirelength	crit_path_route_success_iteration	crit_path_total_nets_routed	crit_path_total_connections_routed	crit_path_total_heap_pushes	crit_path_total_heap_pops	critical_path_delay	geomean_nonvirtual_intradomain_critical_path_delay	setup_TNS	setup_WNS	hold_TNS	hold_WNS	crit_path_routing_area_total	crit_path_routing_area_per_tile	crit_path_route_time	crit_path_total_timing_analysis_time	crit_path_total_sta_time
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar            	22.37                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-5056-gcae5ba428	release IPO VTR_ASSERT_LEVEL=2 debug_logging	GNU 9.2.1 on Linux-4.15.0-101-generic x86_64	2020-09-15T15:25:58	acomodi 	/data/tmp/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_calc_method/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_astar            	787548     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.49     	352                  	1.95      	0.00             	6.47733       	-70.9109            	-6.47733            	6.47733                                                      	0.000298524                      	0.000253259          	0.0318768                       	0.0271335           	28            	771              	16                                    	0                     	0                    	134307.                          	1526.22                             	0.88                     	0.125008                                 	0.0997999                    	672                        	12                               	316                        	1177                              	95045                      	37040                    	6.92287            	6.92287                                           	-77.3909 	-6.92287 	0       	0       	173484.                     	1971.41                        	0.04                	0.0112502                           	0.00969454
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar   	21.95                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-5056-gcae5ba428	release IPO VTR_ASSERT_LEVEL=2 debug_logging	GNU 9.2.1 on Linux-4.15.0-101-generic x86_64	2020-09-15T15:25:58	acomodi 	/data/tmp/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_calc_method/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_astar   	789684     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.49     	351                  	1.97      	0.00             	6.67188       	-70.9928            	-6.67188            	6.67188                                                      	0.000306334                      	0.000265231          	0.0238727                       	0.0199257           	18            	882              	22                                    	0                     	0                    	88905.3                          	1010.29                             	0.73                     	0.0923398                                	0.0762541                    	743                        	14                               	386                        	1364                              	109522                     	48751                    	6.9557             	6.9557                                            	-78.8297 	-6.9557  	0       	0       	114811.                     	1304.67                        	0.05                	0.012093                            	0.00979568
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra         	22.68                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-5056-gcae5ba428	release IPO VTR_ASSERT_LEVEL=2 debug_logging	GNU 9.2.1 on Linux-4.15.0-101-generic x86_64	2020-09-15T15:25:58	acomodi 	/data/tmp/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_calc_method/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_--place_delta_delay_matrix_calculation_method_dijkstra         	790404     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.41     	347                  	2.50      	0.00             	6.26392       	-68.7055            	-6.26392            	6.26392                                                      	0.000291952                      	0.000243628          	0.0272332                       	0.0227317           	16            	993              	29                                    	0                     	0                    	80336.7                          	912.917                             	0.58                     	0.0706267                                	0.0573772                    	837                        	17                               	451                        	1760                              	145090                     	63815                    	7.38138            	7.38138                                           	-81.8816 	-7.38138 	0       	0       	100211.                     	1138.76                        	0.07                	0.0241448                           	0.0220284
stratixiv_arch.timing.xml	styr.blif	common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	24.02                	     	-1             	-1          	-1       	-1            	-1          	-1          	-1         	-1      	-1         	-1     	10    	-1          	-1      	success   	v8.0.0-5056-gcae5ba428	release IPO VTR_ASSERT_LEVEL=2 debug_logging	GNU 9.2.1 on Linux-4.15.0-101-generic x86_64	2020-09-15T15:25:58	acomodi 	/data/tmp/vtr-verilog-to-routing/vtr_flow/tasks/regression_tests/vtr_reg_strong/strong_place_delay_calc_method/run010/stratixiv_arch.timing.xml/styr.blif/common_--place_delay_model_delta_override_--place_delta_delay_matrix_calculation_method_dijkstra	788268     	10                	10                 	168                	178                  	1                 	62                  	30                    	11          	8            	88               	io                       	auto       	0.41     	349                  	3.06      	0.00             	6.58215       	-68.9146            	-6.58215            	6.58215                                                      	0.000299759                      	0.00026472           	0.0315608                       	0.027097            	28            	718              	14                                    	0                     	0                    	134307.                          	1526.22                             	0.35                     	0.080025                                 	0.0679884                    	621                        	10                               	272                        	1054                              	89866                      	35746                    	7.19483            	7.19483                                           	-75.1916 	-7.19483 	0       	0       	173484.                     	1971.41                        	0.04                	0.0130663                           	0.0113253
