Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2018.2 (win64) Build 2258646 Thu Jun 14 20:03:12 MDT 2018
| Date         : Mon Mar 11 17:43:07 2024
| Host         : CS152A-07 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file basys3_control_sets_placed.rpt
| Design       : basys3
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |    12 |
| Unused register locations in slices containing registers |    28 |
+----------------------------------------------------------+-------+


2. Histogram
------------

+--------+--------------+
| Fanout | Control Sets |
+--------+--------------+
|      2 |            2 |
|      4 |            1 |
|      8 |            1 |
|    16+ |            8 |
+--------+--------------+


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             502 |           80 |
| No           | No                    | Yes                    |               4 |            1 |
| No           | Yes                   | No                     |             152 |           26 |
| Yes          | No                    | No                     |              48 |           12 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |              98 |           24 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------+-----------------------------------+---------------------------------+------------------+----------------+
|  Clock Signal  |           Enable Signal           |         Set/Reset Signal        | Slice Load Count | Bel Load Count |
+----------------+-----------------------------------+---------------------------------+------------------+----------------+
|  clk_IBUF_BUFG | uart_top_/uart_/tx_out_i_1_n_0    |                                 |                1 |              2 |
|  clk_IBUF_BUFG | clk_en                            | rst                             |                1 |              2 |
|  clk_IBUF_BUFG |                                   | btnR_IBUF                       |                1 |              4 |
|  clk_IBUF_BUFG | uart_top_/tfifo_/tx_data          | uart_top_/tfifo_/tx_data_reg[0] |                2 |              8 |
|  clk_IBUF_BUFG | uart_top_/uart_/tx_bits_remaining |                                 |                3 |             22 |
|  clk_IBUF_BUFG | uart_top_/tfifo_/tx_data          |                                 |                8 |             24 |
|  clk_IBUF_BUFG | uart_top_/uart_/E[0]              | rst                             |                5 |             24 |
|  clk_IBUF_BUFG |                                   |                                 |                9 |             40 |
|  clk_IBUF_BUFG | uart_top_/tfifo_/state_reg[0][0]  | rst                             |               16 |             64 |
|  clk_IBUF_BUFG |                                   | nolabel_line141/counter1[31]    |                9 |             66 |
|  clk_IBUF_BUFG |                                   | rst                             |               17 |             86 |
|  inst_vld_BUFG |                                   |                                 |               71 |            462 |
+----------------+-----------------------------------+---------------------------------+------------------+----------------+


