EESchema-LIBRARY Version 2.3
#encoding utf-8
#SamacSys ECAD Model XC7Z010-1CLG400C
#/562768/62178/2.49/400/4/Integrated Circuit
DEF XC7Z010-1CLG400C IC 0 30 Y Y 1 F N
F0 "IC" 2850 300 50 H V L CNN
F1 "XC7Z010-1CLG400C" 2850 200 50 H V L CNN
F2 "BGA400C80P20X20_1700X1700X160" 2850 100 50 H I L CNN
F3 "https://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf" 2850 0 50 H I L CNN
F4 "Zynq-7000 All Programmable SoC, BGA-400" 2850 -100 50 H I L CNN "Description"
F5 "1.6" 2850 -200 50 H I L CNN "Height"
F6 "XILINX" 2850 -300 50 H I L CNN "Manufacturer_Name"
F7 "XC7Z010-1CLG400C" 2850 -400 50 H I L CNN "Manufacturer_Part_Number"
F8 "217-XC7Z010-1CLG400C" 2850 -500 50 H I L CNN "Mouser Part Number"
F9 "https://www.mouser.co.uk/ProductDetail/Xilinx/XC7Z010-1CLG400C?qs=rrS6PyfT74fH%252BORuML3uDw%3D%3D" 2850 -600 50 H I L CNN "Mouser Price/Stock"
F10 "" 2850 -700 50 H I L CNN "Arrow Part Number"
F11 "" 2850 -800 50 H I L CNN "Arrow Price/Stock"
DRAW
X PS_DDR_DM0_502 A1 0 0 200 R 50 50 0 0 P
X PS_DDR_DQ2_502 A2 0 -100 200 R 50 50 0 0 P
X VCCO_DDR_502_1 A3 0 -200 200 R 50 50 0 0 P
X PS_DDR_DQ3_502 A4 0 -300 200 R 50 50 0 0 P
X PS_MIO6_500 A5 0 -400 200 R 50 50 0 0 P
X PS_MIO5_500 A6 0 -500 200 R 50 50 0 0 P
X PS_MIO1_500 A7 0 -600 200 R 50 50 0 0 P
X GND_1 A8 0 -700 200 R 50 50 0 0 P
X PS_MIO43_501 A9 0 -800 200 R 50 50 0 0 P
X PS_MIO37_501 A10 0 -900 200 R 50 50 0 0 P
X PS_MIO36_501 A11 0 -1000 200 R 50 50 0 0 P
X PS_MIO34_501 A12 0 -1100 200 R 50 50 0 0 P
X VCCO_MIO1_501_1 A13 0 -1200 200 R 50 50 0 0 P
X PS_MIO32_501 A14 0 -1300 200 R 50 50 0 0 P
X PS_MIO26_501 A15 0 -1400 200 R 50 50 0 0 P
X PS_MIO24_501 A16 0 -1500 200 R 50 50 0 0 P
X PS_MIO20_501 A17 0 -1600 200 R 50 50 0 0 P
X GND_2 A18 0 -1700 200 R 50 50 0 0 P
X PS_MIO16_501 A19 0 -1800 200 R 50 50 0 0 P
X IO_L2N_T0_AD8N_35 A20 0 -1900 200 R 50 50 0 0 P
X GND_3 B1 0 -2000 200 R 50 50 0 0 P
X PS_DDR_DQS_N0_502 B2 0 -2100 200 R 50 50 0 0 P
X PS_DDR_DQ1_502 B3 0 -2200 200 R 50 50 0 0 P
X PS_DDR_DRST_B_502 B4 0 -2300 200 R 50 50 0 0 P
X PS_MIO9_500 B5 0 -2400 200 R 50 50 0 0 P
X VCCO_MIO0_500_1 B6 0 -2500 200 R 50 50 0 0 P
X PS_MIO4_500 B7 0 -2600 200 R 50 50 0 0 P
X PS_MIO2_500 B8 0 -2700 200 R 50 50 0 0 P
X PS_MIO51_501 B9 0 -2800 200 R 50 50 0 0 P
X PS_SRST_B_501 B10 0 -2900 200 R 50 50 0 0 P
X GND_4 B11 0 -3000 200 R 50 50 0 0 P
X PS_MIO48_501 B12 0 -3100 200 R 50 50 0 0 P
X PS_MIO50_501 B13 0 -3200 200 R 50 50 0 0 P
X PS_MIO47_501 B14 0 -3300 200 R 50 50 0 0 P
X PS_MIO45_501 B15 0 -3400 200 R 50 50 0 0 P
X VCCO_MIO1_501_2 B16 0 -3500 200 R 50 50 0 0 P
X PS_MIO22_501 B17 0 -3600 200 R 50 50 0 0 P
X PS_MIO18_501 B18 0 -3700 200 R 50 50 0 0 P
X IO_L2P_T0_AD8P_35 B19 0 -3800 200 R 50 50 0 0 P
X IO_L1N_T0_AD0N_35 B20 0 -3900 200 R 50 50 0 0 P
X PS_DDR_DQ6_502 C1 0 -4000 200 R 50 50 0 0 P
X PS_DDR_DQS_P0_502 C2 0 -4100 200 R 50 50 0 0 P
X PS_DDR_DQ0_502 C3 0 -4200 200 R 50 50 0 0 P
X GND_5 C4 0 -4300 200 R 50 50 0 0 P
X PS_MIO14_500 C5 0 -4400 200 R 50 50 0 0 P
X PS_MIO11_500 C6 0 -4500 200 R 50 50 0 0 P
X PS_POR_B_500 C7 0 -4600 200 R 50 50 0 0 P
X PS_MIO15_500 C8 0 -4700 200 R 50 50 0 0 P
X GND_6 C9 0 -4800 200 R 50 50 0 0 P
X PS_MIO52_501 C10 0 -4900 200 R 50 50 0 0 P
X PS_MIO53_501 C11 0 -5000 200 R 50 50 0 0 P
X PS_MIO49_501 C12 0 -5100 200 R 50 50 0 0 P
X PS_MIO29_501 C13 0 -5200 200 R 50 50 0 0 P
X GND_7 C14 0 -5300 200 R 50 50 0 0 P
X PS_MIO30_501 C15 0 -5400 200 R 50 50 0 0 P
X PS_MIO28_501 C16 0 -5500 200 R 50 50 0 0 P
X PS_MIO41_501 C17 0 -5600 200 R 50 50 0 0 P
X PS_MIO39_501 C18 0 -5700 200 R 50 50 0 0 P
X VCCO_35_1 C19 0 -5800 200 R 50 50 0 0 P
X IO_L1P_T0_AD0P_35 C20 0 -5900 200 R 50 50 0 0 P
X PS_DDR_DQ5_502 D1 0 -6000 200 R 50 50 0 0 P
X VCCO_DDR_502_2 D2 0 -6100 200 R 50 50 0 0 P
X PS_DDR_DQ4_502 D3 0 -6200 200 R 50 50 0 0 P
X PS_DDR_A13_502 D4 0 -6300 200 R 50 50 0 0 P
X PS_MIO8_500 D5 0 -6400 200 R 50 50 0 0 P
X PS_MIO3_500 D6 0 -6500 200 R 50 50 0 0 P
X VCCO_MIO0_500_2 D7 0 -6600 200 R 50 50 0 0 P
X PS_MIO7_500 D8 0 -6700 200 R 50 50 0 0 P
X PS_MIO12_500 D9 0 -6800 200 R 50 50 0 0 P
X PS_MIO19_501 D10 0 -6900 200 R 50 50 0 0 P
X PS_MIO23_501 D11 0 -7000 200 R 50 50 0 0 P
X VCCO_MIO1_501_3 D12 0 -7100 200 R 50 50 0 0 P
X PS_MIO27_501 D13 0 -7200 200 R 50 50 0 0 P
X PS_MIO40_501 D14 0 -7300 200 R 50 50 0 0 P
X PS_MIO33_501 D15 0 -7400 200 R 50 50 0 0 P
X PS_MIO46_501 D16 0 -7500 200 R 50 50 0 0 P
X GND_8 D17 0 -7600 200 R 50 50 0 0 P
X IO_L3N_T0_DQS_AD1N_35 D18 0 -7700 200 R 50 50 0 0 P
X IO_L4P_T0_35 D19 0 -7800 200 R 50 50 0 0 P
X IO_L4N_T0_35 D20 0 -7900 200 R 50 50 0 0 P
X PS_DDR_DQ7_502 E1 0 -8000 200 R 50 50 0 0 P
X PS_DDR_DQ8_502 E2 0 -8100 200 R 50 50 0 0 P
X PS_DDR_DQ9_502 E3 0 -8200 200 R 50 50 0 0 P
X PS_DDR_A12_502 E4 0 -8300 200 R 50 50 0 0 P
X VCCO_DDR_502_3 E5 0 -8400 200 R 50 50 0 0 P
X PS_MIO0_500 E6 0 -8500 200 R 50 50 0 0 P
X PS_CLK_500 E7 0 -8600 200 R 50 50 0 0 P
X PS_MIO13_500 E8 0 -8700 200 R 50 50 0 0 P
X PS_MIO10_500 E9 0 -8800 200 R 50 50 0 0 P
X GND_9 E10 0 -8900 200 R 50 50 0 0 P
X PS_MIO_VREF_501 E11 0 -9000 200 R 50 50 0 0 P
X PS_MIO42_501 E12 0 -9100 200 R 50 50 0 0 P
X PS_MIO38_501 E13 0 -9200 200 R 50 50 0 0 P
X PS_MIO17_501 E14 0 -9300 200 R 50 50 0 0 P
X VCCO_MIO1_501_4 E15 0 -9400 200 R 50 50 0 0 P
X PS_MIO31_501 E16 0 -9500 200 R 50 50 0 0 P
X IO_L3P_T0_DQS_AD1P_35 E17 0 -9600 200 R 50 50 0 0 P
X IO_L5P_T0_AD9P_35 E18 0 -9700 200 R 50 50 0 0 P
X IO_L5N_T0_AD9N_35 E19 0 -9800 200 R 50 50 0 0 P
X GND_10 E20 0 -9900 200 R 50 50 0 0 P
X PS_DDR_DM1_502 F1 0 -10000 200 R 50 50 0 0 P
X PS_DDR_DQS_N1_502 F2 0 -10100 200 R 50 50 0 0 P
X GND_11 F3 0 -10200 200 R 50 50 0 0 P
X PS_DDR_A14_502 F4 0 -10300 200 R 50 50 0 0 P
X PS_DDR_A10_502 F5 0 -10400 200 R 50 50 0 0 P
X TDO_0 F6 0 -10500 200 R 50 50 0 0 P
X GND_12 F7 0 -10600 200 R 50 50 0 0 P
X VCCPAUX_1 F8 0 -10700 200 R 50 50 0 0 P
X TCK_0 F9 0 -10800 200 R 50 50 0 0 P
X RSVDGND F10 0 -10900 200 R 50 50 0 0 P
X VCCBATT_0 F11 0 -11000 200 R 50 50 0 0 P
X PS_MIO35_501 F12 0 -11100 200 R 50 50 0 0 P
X PS_MIO44_501 F13 0 -11200 200 R 50 50 0 0 P
X PS_MIO21_501 F14 0 -11300 200 R 50 50 0 0 P
X PS_MIO25_501 F15 0 -11400 200 R 50 50 0 0 P
X IO_L6P_T0_35 F16 0 -11500 200 R 50 50 0 0 P
X IO_L6N_T0_VREF_35 F17 0 -11600 200 R 50 50 0 0 P
X VCCO_35_2 F18 0 -11700 200 R 50 50 0 0 P
X IO_L15P_T2_DQS_AD12P_35 F19 0 -11800 200 R 50 50 0 0 P
X IO_L15N_T2_DQS_AD12N_35 F20 0 -11900 200 R 50 50 0 0 P
X VCCO_DDR_502_4 G1 0 -12000 200 R 50 50 0 0 P
X PS_DDR_DQS_P1_502 G2 0 -12100 200 R 50 50 0 0 P
X PS_DDR_DQ10_502 G3 0 -12200 200 R 50 50 0 0 P
X PS_DDR_A11_502 G4 0 -12300 200 R 50 50 0 0 P
X PS_DDR_VRN_502 G5 0 -12400 200 R 50 50 0 0 P
X TDI_0 G6 0 -12500 200 R 50 50 0 0 P
X VCCPINT_1 G7 0 -12600 200 R 50 50 0 0 P
X VCCPLL G8 0 -12700 200 R 50 50 0 0 P
X VCCPAUX_2 G9 0 -12800 200 R 50 50 0 0 P
X GND_13 G10 0 -12900 200 R 50 50 0 0 P
X VCCBRAM_1 G11 0 -13000 200 R 50 50 0 0 P
X GND_14 G12 0 -13100 200 R 50 50 0 0 P
X VCCINT_1 G13 0 -13200 200 R 50 50 0 0 P
X IO_0_35 G14 0 -13300 200 R 50 50 0 0 P
X IO_L19N_T3_VREF_35 G15 0 -13400 200 R 50 50 0 0 P
X GND_15 G16 0 -13500 200 R 50 50 0 0 P
X IO_L16P_T2_35 G17 0 -13600 200 R 50 50 0 0 P
X IO_L16N_T2_35 G18 0 -13700 200 R 50 50 0 0 P
X IO_L18P_T2_AD13P_35 G19 0 -13800 200 R 50 50 0 0 P
X IO_L18N_T2_AD13N_35 G20 0 -13900 200 R 50 50 0 0 P
X PS_DDR_DQ14_502 H1 0 -14000 200 R 50 50 0 0 P
X PS_DDR_DQ13_502 H2 0 -14100 200 R 50 50 0 0 P
X PS_DDR_DQ11_502 H3 0 -14200 200 R 50 50 0 0 P
X VCCO_DDR_502_5 H4 0 -14300 200 R 50 50 0 0 P
X PS_DDR_VRP_502 H5 0 -14400 200 R 50 50 0 0 P
X PS_DDR_VREF0_502 H6 0 -14500 200 R 50 50 0 0 P
X GND_16 H7 0 -14600 200 R 50 50 0 0 P
X VCCPAUX_3 H8 0 -14700 200 R 50 50 0 0 P
X GND_17 H9 0 -14800 200 R 50 50 0 0 P
X VCCBRAM_2 H10 0 -14900 200 R 50 50 0 0 P
X GND_18 H11 0 -15000 200 R 50 50 0 0 P
X VCCINT_2 H12 0 -15100 200 R 50 50 0 0 P
X GND_19 H13 0 -15200 200 R 50 50 0 0 P
X VCCO_35_3 H14 0 -15300 200 R 50 50 0 0 P
X IO_L19P_T3_35 H15 0 -15400 200 R 50 50 0 0 P
X IO_L13P_T2_MRCC_35 H16 0 -15500 200 R 50 50 0 0 P
X IO_L13N_T2_MRCC_35 H17 0 -15600 200 R 50 50 0 0 P
X IO_L14N_T2_AD4N_SRCC_35 H18 0 -15700 200 R 50 50 0 0 P
X GND_20 H19 0 -15800 200 R 50 50 0 0 P
X IO_L17N_T2_AD5N_35 H20 0 -15900 200 R 50 50 0 0 P
X PS_DDR_DQ15_502 J1 0 -16000 200 R 50 50 0 0 P
X GND_21 J2 0 -16100 200 R 50 50 0 0 P
X PS_DDR_DQ12_502 J3 0 -16200 200 R 50 50 0 0 P
X PS_DDR_A9_502 J4 0 -16300 200 R 50 50 0 0 P
X PS_DDR_BA2_502 J5 0 -16400 200 R 50 50 0 0 P
X TMS_0 J6 0 -16500 200 R 50 50 0 0 P
X VCCPINT_2 J7 0 -16600 200 R 50 50 0 0 P
X GND_22 J8 0 -16700 200 R 50 50 0 0 P
X VCCADC_0 J9 0 -16800 200 R 50 50 0 0 P
X GNDADC_0 J10 0 -16900 200 R 50 50 0 0 P
X VCCAUX_1 J11 0 -17000 200 R 50 50 0 0 P
X GND_23 J12 0 -17100 200 R 50 50 0 0 P
X VCCINT_3 J13 0 -17200 200 R 50 50 0 0 P
X IO_L20N_T3_AD6N_35 J14 0 -17300 200 R 50 50 0 0 P
X IO_25_35 J15 0 -17400 200 R 50 50 0 0 P
X IO_L24N_T3_AD15N_35 J16 0 -17500 200 R 50 50 0 0 P
X VCCO_35_4 J17 0 -17600 200 R 50 50 0 0 P
X IO_L14P_T2_AD4P_SRCC_35 J18 0 -17700 200 R 50 50 0 0 P
X IO_L10N_T1_AD11N_35 J19 0 -17800 200 R 50 50 0 0 P
X IO_L17P_T2_AD5P_35 J20 0 -17900 200 R 50 50 0 0 P
X PS_DDR_A8_502 K1 0 -18000 200 R 50 50 0 0 P
X PS_DDR_A1_502 K2 0 -18100 200 R 50 50 0 0 P
X PS_DDR_A3_502 K3 0 -18200 200 R 50 50 0 0 P
X PS_DDR_A7_502 K4 0 -18300 200 R 50 50 0 0 P
X GND_24 K5 0 -18400 200 R 50 50 0 0 P
X VCCO_0 K6 0 -18500 200 R 50 50 0 0 P
X GND_25 K7 0 -18600 200 R 50 50 0 0 P
X VCCPAUX_4 K8 0 -18700 200 R 50 50 0 0 P
X VP_0 K9 0 -18800 200 R 50 50 0 0 P
X VREFN_0 K10 0 -18900 200 R 50 50 0 0 P
X GND_26 K11 0 -19000 200 R 50 50 0 0 P
X VCCINT_4 K12 0 -19100 200 R 50 50 0 0 P
X GND_27 K13 0 -19200 200 R 50 50 0 0 P
X IO_L20P_T3_AD6P_35 K14 0 -19300 200 R 50 50 0 0 P
X GND_28 K15 0 -19400 200 R 50 50 0 0 P
X IO_L24P_T3_AD15P_35 K16 0 -19500 200 R 50 50 0 0 P
X IO_L12P_T1_MRCC_35 K17 0 -19600 200 R 50 50 0 0 P
X IO_L12N_T1_MRCC_35 K18 0 -19700 200 R 50 50 0 0 P
X IO_L10P_T1_AD11P_35 K19 0 -19800 200 R 50 50 0 0 P
X VCCO_35_5 K20 0 -19900 200 R 50 50 0 0 P
X PS_DDR_A5_502 L1 3000 0 200 L 50 50 0 0 P
X PS_DDR_CKP_502 L2 3000 -100 200 L 50 50 0 0 P
X VCCO_DDR_502_6 L3 3000 -200 200 L 50 50 0 0 P
X PS_DDR_A6_502 L4 3000 -300 200 L 50 50 0 0 P
X PS_DDR_BA0_502 L5 3000 -400 200 L 50 50 0 0 P
X PROGRAM_B_0 L6 3000 -500 200 L 50 50 0 0 P
X VCCPINT_3 L7 3000 -600 200 L 50 50 0 0 P
X GND_29 L8 3000 -700 200 L 50 50 0 0 P
X VREFP_0 L9 3000 -800 200 L 50 50 0 0 P
X VN_0 L10 3000 -900 200 L 50 50 0 0 P
X VCCAUX_2 L11 3000 -1000 200 L 50 50 0 0 P
X GND_30 L12 3000 -1100 200 L 50 50 0 0 P
X VCCINT_5 L13 3000 -1200 200 L 50 50 0 0 P
X IO_L22P_T3_AD7P_35 L14 3000 -1300 200 L 50 50 0 0 P
X IO_L22N_T3_AD7N_35 L15 3000 -1400 200 L 50 50 0 0 P
X IO_L11P_T1_SRCC_35 L16 3000 -1500 200 L 50 50 0 0 P
X IO_L11N_T1_SRCC_35 L17 3000 -1600 200 L 50 50 0 0 P
X GND_31 L18 3000 -1700 200 L 50 50 0 0 P
X IO_L9P_T1_DQS_AD3P_35 L19 3000 -1800 200 L 50 50 0 0 P
X IO_L9N_T1_DQS_AD3N_35 L20 3000 -1900 200 L 50 50 0 0 P
X GND_32 M1 3000 -2000 200 L 50 50 0 0 P
X PS_DDR_CKN_502 M2 3000 -2100 200 L 50 50 0 0 P
X PS_DDR_A2_502 M3 3000 -2200 200 L 50 50 0 0 P
X PS_DDR_A4_502 M4 3000 -2300 200 L 50 50 0 0 P
X PS_DDR_WE_B_502 M5 3000 -2400 200 L 50 50 0 0 P
X CFGBVS_0 M6 3000 -2500 200 L 50 50 0 0 P
X GND_33 M7 3000 -2600 200 L 50 50 0 0 P
X VCCPAUX_5 M8 3000 -2700 200 L 50 50 0 0 P
X DXP_0 M9 3000 -2800 200 L 50 50 0 0 P
X DXN_0 M10 3000 -2900 200 L 50 50 0 0 P
X GND_34 M11 3000 -3000 200 L 50 50 0 0 P
X VCCINT_6 M12 3000 -3100 200 L 50 50 0 0 P
X GND_35 M13 3000 -3200 200 L 50 50 0 0 P
X IO_L23P_T3_35 M14 3000 -3300 200 L 50 50 0 0 P
X IO_L23N_T3_35 M15 3000 -3400 200 L 50 50 0 0 P
X VCCO_35_6 M16 3000 -3500 200 L 50 50 0 0 P
X IO_L8P_T1_AD10P_35 M17 3000 -3600 200 L 50 50 0 0 P
X IO_L8N_T1_AD10N_35 M18 3000 -3700 200 L 50 50 0 0 P
X IO_L7P_T1_AD2P_35 M19 3000 -3800 200 L 50 50 0 0 P
X IO_L7N_T1_AD2N_35 M20 3000 -3900 200 L 50 50 0 0 P
X PS_DDR_CS_B_502 N1 3000 -4000 200 L 50 50 0 0 P
X PS_DDR_A0_502 N2 3000 -4100 200 L 50 50 0 0 P
X PS_DDR_CKE_502 N3 3000 -4200 200 L 50 50 0 0 P
X GND_36 N4 3000 -4300 200 L 50 50 0 0 P
X PS_DDR_ODT_502 N5 3000 -4400 200 L 50 50 0 0 P
X RSVDVCC3 N6 3000 -4500 200 L 50 50 0 0 P
X VCCPINT_4 N7 3000 -4600 200 L 50 50 0 0 P
X GND_37 N8 3000 -4700 200 L 50 50 0 0 P
X VCCAUX_3 N9 3000 -4800 200 L 50 50 0 0 P
X GND_38 N10 3000 -4900 200 L 50 50 0 0 P
X VCCAUX_4 N11 3000 -5000 200 L 50 50 0 0 P
X GND_39 N12 3000 -5100 200 L 50 50 0 0 P
X VCCINT_7 N13 3000 -5200 200 L 50 50 0 0 P
X GND_40 N14 3000 -5300 200 L 50 50 0 0 P
X IO_L21P_T3_DQS_AD14P_35 N15 3000 -5400 200 L 50 50 0 0 P
X IO_L21N_T3_DQS_AD14N_35 N16 3000 -5500 200 L 50 50 0 0 P
X IO_L23P_T3_34 N17 3000 -5600 200 L 50 50 0 0 P
X IO_L13P_T2_MRCC_34 N18 3000 -5700 200 L 50 50 0 0 P
X VCCO_34_1 N19 3000 -5800 200 L 50 50 0 0 P
X IO_L14P_T2_SRCC_34 N20 3000 -5900 200 L 50 50 0 0 P
X PS_DDR_DQ16_502 P1 3000 -6000 200 L 50 50 0 0 P
X VCCO_DDR_502_7 P2 3000 -6100 200 L 50 50 0 0 P
X PS_DDR_DQ17_502 P3 3000 -6200 200 L 50 50 0 0 P
X PS_DDR_RAS_B_502 P4 3000 -6300 200 L 50 50 0 0 P
X PS_DDR_CAS_B_502 P5 3000 -6400 200 L 50 50 0 0 P
X PS_DDR_VREF1_502 P6 3000 -6500 200 L 50 50 0 0 P
X GND_41 P7 3000 -6600 200 L 50 50 0 0 P
X VCCPINT_5 P8 3000 -6700 200 L 50 50 0 0 P
X GND_42 P9 3000 -6800 200 L 50 50 0 0 P
X VCCAUX_5 P10 3000 -6900 200 L 50 50 0 0 P
X GND_43 P11 3000 -7000 200 L 50 50 0 0 P
X VCCINT_8 P12 3000 -7100 200 L 50 50 0 0 P
X GND_44 P13 3000 -7200 200 L 50 50 0 0 P
X IO_L6P_T0_34 P14 3000 -7300 200 L 50 50 0 0 P
X IO_L24P_T3_34 P15 3000 -7400 200 L 50 50 0 0 P
X IO_L24N_T3_34 P16 3000 -7500 200 L 50 50 0 0 P
X GND_45 P17 3000 -7600 200 L 50 50 0 0 P
X IO_L23N_T3_34 P18 3000 -7700 200 L 50 50 0 0 P
X IO_L13N_T2_MRCC_34 P19 3000 -7800 200 L 50 50 0 0 P
X IO_L14N_T2_SRCC_34 P20 3000 -7900 200 L 50 50 0 0 P
X PS_DDR_DQ19_502 R1 3000 -8000 200 L 50 50 0 0 P
X PS_DDR_DQS_P2_502 R2 3000 -8100 200 L 50 50 0 0 P
X PS_DDR_DQ18_502 R3 3000 -8200 200 L 50 50 0 0 P
X PS_DDR_BA1_502 R4 3000 -8300 200 L 50 50 0 0 P
X VCCO_DDR_502_8 R5 3000 -8400 200 L 50 50 0 0 P
X RSVDVCC2 R6 3000 -8500 200 L 50 50 0 0 P
X VCCPINT_6 R7 3000 -8600 200 L 50 50 0 0 P
X GND_46 R8 3000 -8700 200 L 50 50 0 0 P
X VCCAUX_6 R9 3000 -8800 200 L 50 50 0 0 P
X INIT_B_0 R10 3000 -8900 200 L 50 50 0 0 P
X DONE_0 R11 3000 -9000 200 L 50 50 0 0 P
X GND_47 R12 3000 -9100 200 L 50 50 0 0 P
X VCCINT_9 R13 3000 -9200 200 L 50 50 0 0 P
X IO_L6N_T0_VREF_34 R14 3000 -9300 200 L 50 50 0 0 P
X VCCO_34_2 R15 3000 -9400 200 L 50 50 0 0 P
X IO_L19P_T3_34 R16 3000 -9500 200 L 50 50 0 0 P
X IO_L19N_T3_VREF_34 R17 3000 -9600 200 L 50 50 0 0 P
X IO_L20N_T3_34 R18 3000 -9700 200 L 50 50 0 0 P
X IO_0_34 R19 3000 -9800 200 L 50 50 0 0 P
X GND_48 R20 3000 -9900 200 L 50 50 0 0 P
X PS_DDR_DM2_502 T1 3000 -10000 200 L 50 50 0 0 P
X PS_DDR_DQS_N2_502 T2 3000 -10100 200 L 50 50 0 0 P
X GND_49 T3 3000 -10200 200 L 50 50 0 0 P
X PS_DDR_DQ20_502 T4 3000 -10300 200 L 50 50 0 0 P
X NC_1 T5 3000 -10400 200 L 50 50 0 0 P
X RSVDVCC1 T6 3000 -10500 200 L 50 50 0 0 P
X GND_50 T7 3000 -10600 200 L 50 50 0 0 P
X VCCO_13_1 T8 3000 -10700 200 L 50 50 0 0 P
X NC_2 T9 3000 -10800 200 L 50 50 0 0 P
X IO_L1N_T0_34 T10 3000 -10900 200 L 50 50 0 0 P
X IO_L1P_T0_34 T11 3000 -11000 200 L 50 50 0 0 P
X IO_L2P_T0_34 T12 3000 -11100 200 L 50 50 0 0 P
X GND_51 T13 3000 -11200 200 L 50 50 0 0 P
X IO_L5P_T0_34 T14 3000 -11300 200 L 50 50 0 0 P
X IO_L5N_T0_34 T15 3000 -11400 200 L 50 50 0 0 P
X IO_L9P_T1_DQS_34 T16 3000 -11500 200 L 50 50 0 0 P
X IO_L20P_T3_34 T17 3000 -11600 200 L 50 50 0 0 P
X VCCO_34_3 T18 3000 -11700 200 L 50 50 0 0 P
X IO_25_34 T19 3000 -11800 200 L 50 50 0 0 P
X IO_L15P_T2_DQS_34 T20 3000 -11900 200 L 50 50 0 0 P
X VCCO_DDR_502_9 U1 3000 -12000 200 L 50 50 0 0 P
X PS_DDR_DQ22_502 U2 3000 -12100 200 L 50 50 0 0 P
X PS_DDR_DQ23_502 U3 3000 -12200 200 L 50 50 0 0 P
X PS_DDR_DQ21_502 U4 3000 -12300 200 L 50 50 0 0 P
X NC_3 U5 3000 -12400 200 L 50 50 0 0 P
X GND_52 U6 3000 -12500 200 L 50 50 0 0 P
X NC_4 U7 3000 -12600 200 L 50 50 0 0 P
X NC_5 U8 3000 -12700 200 L 50 50 0 0 P
X NC_6 U9 3000 -12800 200 L 50 50 0 0 P
X NC_7 U10 3000 -12900 200 L 50 50 0 0 P
X VCCO_13_2 U11 3000 -13000 200 L 50 50 0 0 P
X IO_L2N_T0_34 U12 3000 -13100 200 L 50 50 0 0 P
X IO_L3P_T0_DQS_PUDC_B_34 U13 3000 -13200 200 L 50 50 0 0 P
X IO_L11P_T1_SRCC_34 U14 3000 -13300 200 L 50 50 0 0 P
X IO_L11N_T1_SRCC_34 U15 3000 -13400 200 L 50 50 0 0 P
X GND_53 U16 3000 -13500 200 L 50 50 0 0 P
X IO_L9N_T1_DQS_34 U17 3000 -13600 200 L 50 50 0 0 P
X IO_L12P_T1_MRCC_34 U18 3000 -13700 200 L 50 50 0 0 P
X IO_L12N_T1_MRCC_34 U19 3000 -13800 200 L 50 50 0 0 P
X IO_L15N_T2_DQS_34 U20 3000 -13900 200 L 50 50 0 0 P
X PS_DDR_DQ24_502 V1 3000 -14000 200 L 50 50 0 0 P
X PS_DDR_DQ30_502 V2 3000 -14100 200 L 50 50 0 0 P
X PS_DDR_DQ31_502 V3 3000 -14200 200 L 50 50 0 0 P
X VCCO_DDR_502_10 V4 3000 -14300 200 L 50 50 0 0 P
X NC_8 V5 3000 -14400 200 L 50 50 0 0 P
X NC_9 V6 3000 -14500 200 L 50 50 0 0 P
X NC_10 V7 3000 -14600 200 L 50 50 0 0 P
X NC_11 V8 3000 -14700 200 L 50 50 0 0 P
X GND_54 V9 3000 -14800 200 L 50 50 0 0 P
X NC_12 V10 3000 -14900 200 L 50 50 0 0 P
X NC_13 V11 3000 -15000 200 L 50 50 0 0 P
X IO_L4P_T0_34 V12 3000 -15100 200 L 50 50 0 0 P
X IO_L3N_T0_DQS_34 V13 3000 -15200 200 L 50 50 0 0 P
X VCCO_34_4 V14 3000 -15300 200 L 50 50 0 0 P
X IO_L10P_T1_34 V15 3000 -15400 200 L 50 50 0 0 P
X IO_L18P_T2_34 V16 3000 -15500 200 L 50 50 0 0 P
X IO_L21P_T3_DQS_34 V17 3000 -15600 200 L 50 50 0 0 P
X IO_L21N_T3_DQS_34 V18 3000 -15700 200 L 50 50 0 0 P
X GND_55 V19 3000 -15800 200 L 50 50 0 0 P
X IO_L16P_T2_34 V20 3000 -15900 200 L 50 50 0 0 P
X PS_DDR_DQ26_502 W1 3000 -16000 200 L 50 50 0 0 P
X GND_56 W2 3000 -16100 200 L 50 50 0 0 P
X PS_DDR_DQ29_502 W3 3000 -16200 200 L 50 50 0 0 P
X PS_DDR_DQS_N3_502 W4 3000 -16300 200 L 50 50 0 0 P
X PS_DDR_DQS_P3_502 W5 3000 -16400 200 L 50 50 0 0 P
X NC_14 W6 3000 -16500 200 L 50 50 0 0 P
X VCCO_13_3 W7 3000 -16600 200 L 50 50 0 0 P
X NC_15 W8 3000 -16700 200 L 50 50 0 0 P
X NC_16 W9 3000 -16800 200 L 50 50 0 0 P
X NC_17 W10 3000 -16900 200 L 50 50 0 0 P
X NC_18 W11 3000 -17000 200 L 50 50 0 0 P
X GND_57 W12 3000 -17100 200 L 50 50 0 0 P
X IO_L4N_T0_34 W13 3000 -17200 200 L 50 50 0 0 P
X IO_L8P_T1_34 W14 3000 -17300 200 L 50 50 0 0 P
X IO_L10N_T1_34 W15 3000 -17400 200 L 50 50 0 0 P
X IO_L18N_T2_34 W16 3000 -17500 200 L 50 50 0 0 P
X VCCO_34_5 W17 3000 -17600 200 L 50 50 0 0 P
X IO_L22P_T3_34 W18 3000 -17700 200 L 50 50 0 0 P
X IO_L22N_T3_34 W19 3000 -17800 200 L 50 50 0 0 P
X IO_L16N_T2_34 W20 3000 -17900 200 L 50 50 0 0 P
X PS_DDR_DM3_502 Y1 3000 -18000 200 L 50 50 0 0 P
X PS_DDR_DQ28_502 Y2 3000 -18100 200 L 50 50 0 0 P
X PS_DDR_DQ25_502 Y3 3000 -18200 200 L 50 50 0 0 P
X PS_DDR_DQ27_502 Y4 3000 -18300 200 L 50 50 0 0 P
X GND_58 Y5 3000 -18400 200 L 50 50 0 0 P
X NC_19 Y6 3000 -18500 200 L 50 50 0 0 P
X NC_20 Y7 3000 -18600 200 L 50 50 0 0 P
X NC_21 Y8 3000 -18700 200 L 50 50 0 0 P
X NC_22 Y9 3000 -18800 200 L 50 50 0 0 P
X VCCO_13_4 Y10 3000 -18900 200 L 50 50 0 0 P
X NC_23 Y11 3000 -19000 200 L 50 50 0 0 P
X NC_24 Y12 3000 -19100 200 L 50 50 0 0 P
X NC_25 Y13 3000 -19200 200 L 50 50 0 0 P
X IO_L8N_T1_34 Y14 3000 -19300 200 L 50 50 0 0 P
X GND_59 Y15 3000 -19400 200 L 50 50 0 0 P
X IO_L7P_T1_34 Y16 3000 -19500 200 L 50 50 0 0 P
X IO_L7N_T1_34 Y17 3000 -19600 200 L 50 50 0 0 P
X IO_L17P_T2_34 Y18 3000 -19700 200 L 50 50 0 0 P
X IO_L17N_T2_34 Y19 3000 -19800 200 L 50 50 0 0 P
X VCCO_34_6 Y20 3000 -19900 200 L 50 50 0 0 P
P 5 0 1 6 200 100 2800 100 2800 -20000 200 -20000 200 100 N
ENDDRAW
ENDDEF
#
#End Library
