#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Tue Apr 11 21:40:55 2023
# Process ID: 28612
# Current directory: D:/Computer_Org_Lab/lab_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent27264 D:\Computer_Org_Lab\lab_1\lab_1.xpr
# Log file: D:/Computer_Org_Lab/lab_1/vivado.log
# Journal file: D:/Computer_Org_Lab/lab_1\vivado.jou
# Running On: LAPTOP-TDMESBCT, OS: Windows, CPU Frequency: 2592 MHz, CPU Physical cores: 6, Host memory: 17041 MB
#-----------------------------------------------------------
start_gui
open_project D:/Computer_Org_Lab/lab_1/lab_1.xpr
update_compile_order -fileset sources_1
launch_simulation
launch_simulation
source testBench.tcl
close_sim
launch_simulation
source testBench.tcl
save_wave_config {D:/Computer_Org_Lab/lab_1/simresult/testBench_behav_1testAll.wcfg}
add_files -fileset sim_1 -norecurse D:/Computer_Org_Lab/lab_1/simresult/testBench_behav_1testAll.wcfg
set_property xsim.view D:/Computer_Org_Lab/lab_1/simresult/testBench_behav_1testAll.wcfg [get_filesets sim_1]
add_bp {D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/RV32Core.v} 48
remove_bps -file {D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/RV32Core.v} -line 48
add_bp {D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/RV32Core.v} 48
remove_bps -file {D:/Computer_Org_Lab/lab1_src/1_CPUCore_src/RV32Core.v} -line 48
current_wave_config {testBench_behav_1testAll.wcfg}
add_wave {{/testBench/RV32Core1/RegisterFile1}} 
run all
run all
close_sim
launch_simulation
open_wave_config D:/Computer_Org_Lab/lab_1/simresult/testBench_behav_1testAll.wcfg
source testBench.tcl
current_wave_config {testBench_behav_1testAll.wcfg}
add_wave {{/testBench/RV32Core1/RegisterFile1}} 
restart
run all
relaunch_sim
run 10 us
run 10 us
current_wave_config {testBench_behav_1testAll.wcfg}
add_wave {{/testBench/RV32Core1}} 
restart
run all
add_bp {D:/Computer_Org_Lab/lab1_src/2_Simulation/testBench.v} 120
remove_bps -file {D:/Computer_Org_Lab/lab1_src/2_Simulation/testBench.v} -line 120
add_bp {D:/Computer_Org_Lab/lab1_src/2_Simulation/testBench.v} 121
remove_bps -file {D:/Computer_Org_Lab/lab1_src/2_Simulation/testBench.v} -line 121
close_sim
launch_simulation
open_wave_config D:/Computer_Org_Lab/lab_1/simresult/testBench_behav_1testAll.wcfg
source testBench.tcl
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {testBench_behav_1testAll.wcfg}
add_wave {{/testBench/RV32Core1}} 
restart
relaunch_sim
run 10 us
run 10 us
run 10 us
run 10 us
run 10 us
current_wave_config {testBench_behav_1testAll.wcfg}
add_wave {{/testBench/RV32Core1/RegisterFile1}} 
restart
run all
save_wave_config {D:/Computer_Org_Lab/lab_1/simresult/testBench_behav_1testAll.wcfg}
close_sim
close_project
