{"vcs1":{"timestamp_begin":1683257746.355282970, "rt":0.43, "ut":0.19, "st":0.10}}
{"vcselab":{"timestamp_begin":1683257746.847343650, "rt":0.43, "ut":0.23, "st":0.11}}
{"link":{"timestamp_begin":1683257747.333333401, "rt":0.24, "ut":0.09, "st":0.10}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1683257746.027242612}
{"VCS_COMP_START_TIME": 1683257746.027242612}
{"VCS_COMP_END_TIME": 1683257747.646379859}
{"VCS_USER_OPTIONS": "-sverilog -debug TuringMachine_test.sv TuringMachine.sv library.sv"}
{"vcs1": {"peak_mem": 339284}}
{"stitch_vcselab": {"peak_mem": 238984}}
