<!DOCTYPE html>
<html lang="en">
<head>
<meta http-equiv="X-UA-Compatible" content="IE=Edge" />
<meta charset="utf-8" />
</head>

<body style="margin: 0;">

<div id="p166" style="overflow: hidden; position: relative; background-color: white; width: 935px; height: 1210px;">

<!-- Begin shared CSS values -->
<style class="shared-css" type="text/css" >
.t {
	transform-origin: bottom left;
	z-index: 2;
	position: absolute;
	white-space: pre;
	overflow: visible;
	line-height: 1.5;
}
.text-container {
	white-space: pre;
}
@supports (-webkit-touch-callout: none) {
	.text-container {
		white-space: normal;
	}
}
</style>
<!-- End shared CSS values -->


<!-- Begin inline CSS -->
<style type="text/css" >

#t1_166{left:69px;bottom:68px;letter-spacing:0.11px;}
#t2_166{left:103px;bottom:68px;letter-spacing:0.09px;}
#t3_166{left:69px;bottom:1141px;letter-spacing:-0.14px;}
#t4_166{left:69px;bottom:558px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#t5_166{left:69px;bottom:541px;letter-spacing:-0.14px;word-spacing:-1.35px;}
#t6_166{left:69px;bottom:524px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#t7_166{left:69px;bottom:499px;letter-spacing:-0.14px;word-spacing:-0.48px;}
#t8_166{left:69px;bottom:483px;letter-spacing:-0.14px;word-spacing:0.02px;}
#t9_166{left:69px;bottom:458px;letter-spacing:-0.15px;}
#ta_166{left:95px;bottom:458px;letter-spacing:-0.14px;word-spacing:-0.46px;}
#tb_166{left:95px;bottom:435px;letter-spacing:-0.14px;word-spacing:-0.47px;}
#tc_166{left:95px;bottom:411px;letter-spacing:-0.14px;}
#td_166{left:121px;bottom:411px;letter-spacing:-0.2px;word-spacing:-0.37px;}
#te_166{left:95px;bottom:386px;letter-spacing:-0.26px;}
#tf_166{left:121px;bottom:386px;letter-spacing:-0.14px;word-spacing:-0.49px;}
#tg_166{left:95px;bottom:362px;letter-spacing:-0.12px;}
#th_166{left:121px;bottom:362px;letter-spacing:-0.15px;word-spacing:-0.47px;}
#ti_166{left:95px;bottom:338px;letter-spacing:-0.13px;}
#tj_166{left:121px;bottom:338px;letter-spacing:-0.16px;word-spacing:-0.48px;}
#tk_166{left:69px;bottom:313px;letter-spacing:-0.13px;}
#tl_166{left:95px;bottom:313px;letter-spacing:-0.13px;word-spacing:-0.48px;}
#tm_166{left:69px;bottom:289px;letter-spacing:-0.14px;}
#tn_166{left:95px;bottom:289px;letter-spacing:-0.14px;word-spacing:-0.88px;}
#to_166{left:95px;bottom:272px;letter-spacing:-0.17px;word-spacing:-0.4px;}
#tp_166{left:69px;bottom:247px;letter-spacing:-0.13px;}
#tq_166{left:95px;bottom:247px;letter-spacing:-0.16px;word-spacing:-0.45px;}
#tr_166{left:69px;bottom:223px;letter-spacing:-0.14px;}
#ts_166{left:95px;bottom:223px;letter-spacing:-0.15px;word-spacing:-0.45px;}
#tt_166{left:99px;bottom:1043px;letter-spacing:-0.13px;}
#tu_166{left:149px;bottom:1043px;letter-spacing:-0.13px;}
#tv_166{left:227px;bottom:1043px;letter-spacing:-0.12px;}
#tw_166{left:506px;bottom:1043px;letter-spacing:-0.12px;word-spacing:0.01px;}
#tx_166{left:99px;bottom:1020px;letter-spacing:-0.12px;}
#ty_166{left:149px;bottom:1020px;letter-spacing:-0.18px;}
#tz_166{left:227px;bottom:1020px;letter-spacing:-0.12px;}
#t10_166{left:506px;bottom:1020px;letter-spacing:-0.12px;}
#t11_166{left:99px;bottom:998px;letter-spacing:-0.12px;}
#t12_166{left:149px;bottom:998px;letter-spacing:-0.18px;}
#t13_166{left:227px;bottom:998px;letter-spacing:-0.12px;word-spacing:0.01px;}
#t14_166{left:506px;bottom:998px;letter-spacing:-0.12px;}
#t15_166{left:99px;bottom:975px;letter-spacing:-0.14px;}
#t16_166{left:227px;bottom:975px;letter-spacing:-0.13px;}
#t17_166{left:99px;bottom:952px;letter-spacing:-0.14px;}
#t18_166{left:149px;bottom:952px;letter-spacing:-0.16px;}
#t19_166{left:227px;bottom:952px;letter-spacing:-0.11px;}
#t1a_166{left:506px;bottom:952px;letter-spacing:-0.11px;}
#t1b_166{left:99px;bottom:929px;letter-spacing:-0.17px;}
#t1c_166{left:149px;bottom:929px;letter-spacing:-0.14px;}
#t1d_166{left:227px;bottom:929px;letter-spacing:-0.12px;}
#t1e_166{left:506px;bottom:929px;letter-spacing:-0.12px;}
#t1f_166{left:686px;bottom:936px;}
#t1g_166{left:99px;bottom:906px;letter-spacing:-0.13px;}
#t1h_166{left:149px;bottom:906px;letter-spacing:-0.14px;}
#t1i_166{left:227px;bottom:906px;letter-spacing:-0.13px;}
#t1j_166{left:506px;bottom:906px;letter-spacing:-0.12px;}
#t1k_166{left:813px;bottom:913px;}
#t1l_166{left:99px;bottom:883px;letter-spacing:-0.14px;}
#t1m_166{left:149px;bottom:883px;letter-spacing:-0.16px;}
#t1n_166{left:227px;bottom:883px;letter-spacing:-0.12px;}
#t1o_166{left:506px;bottom:883px;letter-spacing:-0.11px;}
#t1p_166{left:686px;bottom:890px;}
#t1q_166{left:99px;bottom:860px;letter-spacing:-0.12px;}
#t1r_166{left:149px;bottom:860px;letter-spacing:-0.12px;}
#t1s_166{left:227px;bottom:860px;letter-spacing:-0.11px;}
#t1t_166{left:506px;bottom:860px;letter-spacing:-0.11px;}
#t1u_166{left:588px;bottom:867px;}
#t1v_166{left:99px;bottom:837px;letter-spacing:-0.13px;}
#t1w_166{left:149px;bottom:837px;letter-spacing:-0.13px;}
#t1x_166{left:227px;bottom:837px;letter-spacing:-0.11px;}
#t1y_166{left:506px;bottom:837px;letter-spacing:-0.12px;}
#t1z_166{left:506px;bottom:820px;letter-spacing:-0.11px;word-spacing:-0.64px;}
#t20_166{left:506px;bottom:804px;letter-spacing:-0.11px;}
#t21_166{left:506px;bottom:787px;letter-spacing:-0.11px;word-spacing:-0.81px;}
#t22_166{left:506px;bottom:770px;letter-spacing:-0.1px;}
#t23_166{left:89px;bottom:747px;letter-spacing:-0.14px;}
#t24_166{left:227px;bottom:747px;letter-spacing:-0.14px;}
#t25_166{left:85px;bottom:724px;letter-spacing:-0.14px;}
#t26_166{left:227px;bottom:724px;letter-spacing:-0.12px;}
#t27_166{left:506px;bottom:724px;letter-spacing:-0.11px;}
#t28_166{left:737px;bottom:724px;}
#t29_166{left:747px;bottom:724px;letter-spacing:-0.1px;}
#t2a_166{left:74px;bottom:701px;letter-spacing:-0.16px;}
#t2b_166{left:74px;bottom:681px;letter-spacing:-0.11px;word-spacing:0.07px;}
#t2c_166{left:74px;bottom:661px;letter-spacing:-0.11px;word-spacing:0.09px;}
#t2d_166{left:74px;bottom:642px;letter-spacing:-0.12px;word-spacing:0.05px;}
#t2e_166{left:74px;bottom:622px;letter-spacing:-0.11px;word-spacing:0.08px;}
#t2f_166{left:74px;bottom:602px;letter-spacing:-0.11px;word-spacing:0.04px;}
#t2g_166{left:305px;bottom:1086px;letter-spacing:0.12px;word-spacing:-0.08px;}
#t2h_166{left:381px;bottom:1086px;letter-spacing:0.13px;word-spacing:-0.04px;}
#t2i_166{left:86px;bottom:1066px;letter-spacing:-0.14px;}
#t2j_166{left:152px;bottom:1066px;letter-spacing:-0.16px;}
#t2k_166{left:327px;bottom:1066px;letter-spacing:-0.13px;}
#t2l_166{left:656px;bottom:1066px;letter-spacing:-0.15px;}

.s1_166{font-size:12px;font-family:NeoSansIntel_pgv;color:#000;}
.s2_166{font-size:14px;font-family:NeoSansIntel_pgv;color:#0860A8;}
.s3_166{font-size:14px;font-family:Verdana_13-;color:#000;}
.s4_166{font-size:14px;font-family:NeoSansIntel_pgv;color:#000;}
.s5_166{font-size:11px;font-family:NeoSansIntel_pgv;color:#000;}
.s6_166{font-size:14px;font-family:NeoSansIntel-Italic_pgz;color:#000;}
.s7_166{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s8_166{font-size:15px;font-family:NeoSansIntelMedium_pgu;color:#0860A8;}
.s9_166{font-size:14px;font-family:NeoSansIntelMedium_pgu;color:#000;}
</style>
<!-- End inline CSS -->

<!-- Begin embedded font definitions -->
<style id="fonts166" type="text/css" >

@font-face {
	font-family: NeoSansIntel-Italic_pgz;
	src: url("fonts/NeoSansIntel-Italic_pgz.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntelMedium_pgu;
	src: url("fonts/NeoSansIntelMedium_pgu.woff") format("woff");
}

@font-face {
	font-family: NeoSansIntel_pgv;
	src: url("fonts/NeoSansIntel_pgv.woff") format("woff");
}

@font-face {
	font-family: Verdana_13-;
	src: url("fonts/Verdana_13-.woff") format("woff");
}

</style>
<!-- End embedded font definitions -->

<!-- Begin page background -->
<div id="pg166Overlay" style="width:100%; height:100%; position:absolute; z-index:1; background-color:rgba(0,0,0,0); -webkit-user-select: none;"></div>
<div id="pg166" style="-webkit-user-select: none;"><object width="935" height="1210" data="166/166.svg" type="image/svg+xml" id="pdf166" style="width:935px; height:1210px; -moz-transform:scale(1); z-index: 0;"></object></div>
<!-- End page background -->


<!-- Begin text definitions (Positioned/styled in CSS) -->
<div class="text-container"><span id="t1_166" class="t s1_166">6-14 </span><span id="t2_166" class="t s1_166">Vol. 1 </span>
<span id="t3_166" class="t s2_166">PROCEDURE CALLS, INTERRUPTS, AND EXCEPTIONS </span>
<span id="t4_166" class="t s3_166">If the code segment for the handler procedure has the same privilege level as the currently executing program or </span>
<span id="t5_166" class="t s3_166">task, the handler procedure uses the current stack; if the handler executes at a more privileged level, the processor </span>
<span id="t6_166" class="t s3_166">switches to the stack for the handler’s privilege level. </span>
<span id="t7_166" class="t s3_166">If no stack switch occurs, the processor does the following when calling an interrupt or exception handler (see </span>
<span id="t8_166" class="t s3_166">Figure 6-7): </span>
<span id="t9_166" class="t s3_166">1. </span><span id="ta_166" class="t s3_166">Pushes the current contents of the EFLAGS, CS, and EIP registers (in that order) on the stack. </span>
<span id="tb_166" class="t s3_166">If shadow stack is enabled: </span>
<span id="tc_166" class="t s3_166">a. </span><span id="td_166" class="t s3_166">Temporarily saves the current value of the SSP register internally. </span>
<span id="te_166" class="t s3_166">b. </span><span id="tf_166" class="t s3_166">Pushes the current value of the CS register on the shadow stack. </span>
<span id="tg_166" class="t s3_166">c. </span><span id="th_166" class="t s3_166">Pushes the current value of LIP (CS.base + EIP) on the shadow stack. </span>
<span id="ti_166" class="t s3_166">d. </span><span id="tj_166" class="t s3_166">Pushes the temporarily saved SSP value on the shadow stack. </span>
<span id="tk_166" class="t s3_166">2. </span><span id="tl_166" class="t s3_166">Pushes an error code (if appropriate) on the stack. </span>
<span id="tm_166" class="t s3_166">3. </span><span id="tn_166" class="t s3_166">Loads the segment selector for the new code segment and the new instruction pointer (from the interrupt gate </span>
<span id="to_166" class="t s3_166">or trap gate) into the CS and EIP registers, respectively. </span>
<span id="tp_166" class="t s3_166">4. </span><span id="tq_166" class="t s3_166">If the call is through an interrupt gate, clears the IF flag in the EFLAGS register. </span>
<span id="tr_166" class="t s3_166">5. </span><span id="ts_166" class="t s3_166">Begins execution of the handler procedure. </span>
<span id="tt_166" class="t s4_166">12 </span><span id="tu_166" class="t s4_166">#SS </span><span id="tv_166" class="t s4_166">Stack Segment Fault </span><span id="tw_166" class="t s4_166">Stack operations and SS register loads. </span>
<span id="tx_166" class="t s4_166">13 </span><span id="ty_166" class="t s4_166">#GP </span><span id="tz_166" class="t s4_166">General Protection </span><span id="t10_166" class="t s4_166">Any memory reference and other protection checks. </span>
<span id="t11_166" class="t s4_166">14 </span><span id="t12_166" class="t s4_166">#PF </span><span id="t13_166" class="t s4_166">Page Fault </span><span id="t14_166" class="t s4_166">Any memory reference. </span>
<span id="t15_166" class="t s4_166">15 </span><span id="t16_166" class="t s4_166">Reserved </span>
<span id="t17_166" class="t s4_166">16 </span><span id="t18_166" class="t s4_166">#MF </span><span id="t19_166" class="t s4_166">Floating-Point Error (Math Fault) </span><span id="t1a_166" class="t s4_166">Floating-point or WAIT/FWAIT instruction. </span>
<span id="t1b_166" class="t s4_166">17 </span><span id="t1c_166" class="t s4_166">#AC </span><span id="t1d_166" class="t s4_166">Alignment Check </span><span id="t1e_166" class="t s4_166">Any data reference in memory. </span>
<span id="t1f_166" class="t s5_166">2 </span>
<span id="t1g_166" class="t s4_166">18 </span><span id="t1h_166" class="t s4_166">#MC </span><span id="t1i_166" class="t s4_166">Machine Check </span><span id="t1j_166" class="t s4_166">Error codes (if any) and source are model dependent. </span>
<span id="t1k_166" class="t s5_166">3 </span>
<span id="t1l_166" class="t s4_166">19 </span><span id="t1m_166" class="t s4_166">#XM </span><span id="t1n_166" class="t s4_166">SIMD Floating-Point Exception </span><span id="t1o_166" class="t s4_166">SIMD Floating-Point Instruction </span>
<span id="t1p_166" class="t s5_166">4 </span>
<span id="t1q_166" class="t s4_166">20 </span><span id="t1r_166" class="t s4_166">#VE </span><span id="t1s_166" class="t s4_166">Virtualization Exception </span><span id="t1t_166" class="t s4_166">EPT violations </span>
<span id="t1u_166" class="t s5_166">5 </span>
<span id="t1v_166" class="t s4_166">21 </span><span id="t1w_166" class="t s4_166">#CP </span><span id="t1x_166" class="t s4_166">Control Protection Exception </span><span id="t1y_166" class="t s4_166">The RET, IRET, RSTORSSP, and SETSSBSY instructions can </span>
<span id="t1z_166" class="t s4_166">generate this exception. When CET indirect branch tracking </span>
<span id="t20_166" class="t s4_166">is enabled, this exception can be generated due to a </span>
<span id="t21_166" class="t s4_166">missing ENDBRANCH instruction at the target of an indirect </span>
<span id="t22_166" class="t s4_166">call or jump. </span>
<span id="t23_166" class="t s4_166">22-31 </span><span id="t24_166" class="t s4_166">Reserved </span>
<span id="t25_166" class="t s4_166">32-255 </span><span id="t26_166" class="t s4_166">Maskable Interrupts </span><span id="t27_166" class="t s4_166">External interrupt from INTR pin or INT </span><span id="t28_166" class="t s6_166">n </span><span id="t29_166" class="t s4_166">instruction. </span>
<span id="t2a_166" class="t s7_166">NOTES: </span>
<span id="t2b_166" class="t s4_166">1. IA-32 processors after the Intel386 processor do not generate this exception. </span>
<span id="t2c_166" class="t s4_166">2. This exception was introduced in the Intel486 processor. </span>
<span id="t2d_166" class="t s4_166">3. This exception was introduced in the Pentium processor and enhanced in the P6 family processors. </span>
<span id="t2e_166" class="t s4_166">4. This exception was introduced in the Pentium III processor. </span>
<span id="t2f_166" class="t s4_166">5. This exception can occur only on processors that support the 1-setting of the “EPT-violation #VE” VM-execution control. </span>
<span id="t2g_166" class="t s8_166">Table 6-1. </span><span id="t2h_166" class="t s8_166">Exceptions and Interrupts (Contd.) </span>
<span id="t2i_166" class="t s9_166">Vector </span><span id="t2j_166" class="t s9_166">Mnemonic </span><span id="t2k_166" class="t s9_166">Description </span><span id="t2l_166" class="t s9_166">Source </span></div>
<!-- End text definitions -->


</div>
</body>
</html>
