
GRUZIK3.0.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   000001d8  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00015990  080001e0  080001e0  000011e0  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000b14  08015b70  08015b70  00016b70  2**3
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08016684  08016684  000181f0  2**0
                  CONTENTS
  4 .ARM          00000008  08016684  08016684  00017684  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  0801668c  0801668c  000181f0  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0801668c  0801668c  0001768c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08016690  08016690  00017690  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         000001f0  20000000  08016694  00018000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          00006b58  200001f0  08016884  000181f0  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  20006d48  08016884  00018d48  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  000181f0  2**0
                  CONTENTS, READONLY
 12 .debug_info   000287f6  00000000  00000000  00018220  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00005729  00000000  00000000  00040a16  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00002160  00000000  00000000  00046140  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 000019c6  00000000  00000000  000482a0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00008447  00000000  00000000  00049c66  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0002e921  00000000  00000000  000520ad  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    0011d728  00000000  00000000  000809ce  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  0019e0f6  2**0
                  CONTENTS, READONLY
 20 .debug_frame  0000a3e8  00000000  00000000  0019e13c  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000074  00000000  00000000  001a8524  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

080001e0 <__do_global_dtors_aux>:
 80001e0:	b510      	push	{r4, lr}
 80001e2:	4c05      	ldr	r4, [pc, #20]	@ (80001f8 <__do_global_dtors_aux+0x18>)
 80001e4:	7823      	ldrb	r3, [r4, #0]
 80001e6:	b933      	cbnz	r3, 80001f6 <__do_global_dtors_aux+0x16>
 80001e8:	4b04      	ldr	r3, [pc, #16]	@ (80001fc <__do_global_dtors_aux+0x1c>)
 80001ea:	b113      	cbz	r3, 80001f2 <__do_global_dtors_aux+0x12>
 80001ec:	4804      	ldr	r0, [pc, #16]	@ (8000200 <__do_global_dtors_aux+0x20>)
 80001ee:	f3af 8000 	nop.w
 80001f2:	2301      	movs	r3, #1
 80001f4:	7023      	strb	r3, [r4, #0]
 80001f6:	bd10      	pop	{r4, pc}
 80001f8:	200001f0 	.word	0x200001f0
 80001fc:	00000000 	.word	0x00000000
 8000200:	08015b58 	.word	0x08015b58

08000204 <frame_dummy>:
 8000204:	b508      	push	{r3, lr}
 8000206:	4b03      	ldr	r3, [pc, #12]	@ (8000214 <frame_dummy+0x10>)
 8000208:	b11b      	cbz	r3, 8000212 <frame_dummy+0xe>
 800020a:	4903      	ldr	r1, [pc, #12]	@ (8000218 <frame_dummy+0x14>)
 800020c:	4803      	ldr	r0, [pc, #12]	@ (800021c <frame_dummy+0x18>)
 800020e:	f3af 8000 	nop.w
 8000212:	bd08      	pop	{r3, pc}
 8000214:	00000000 	.word	0x00000000
 8000218:	200001f4 	.word	0x200001f4
 800021c:	08015b58 	.word	0x08015b58

08000220 <strcmp>:
 8000220:	f810 2b01 	ldrb.w	r2, [r0], #1
 8000224:	f811 3b01 	ldrb.w	r3, [r1], #1
 8000228:	2a01      	cmp	r2, #1
 800022a:	bf28      	it	cs
 800022c:	429a      	cmpcs	r2, r3
 800022e:	d0f7      	beq.n	8000220 <strcmp>
 8000230:	1ad0      	subs	r0, r2, r3
 8000232:	4770      	bx	lr
	...

08000240 <memchr>:
 8000240:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 8000244:	2a10      	cmp	r2, #16
 8000246:	db2b      	blt.n	80002a0 <memchr+0x60>
 8000248:	f010 0f07 	tst.w	r0, #7
 800024c:	d008      	beq.n	8000260 <memchr+0x20>
 800024e:	f810 3b01 	ldrb.w	r3, [r0], #1
 8000252:	3a01      	subs	r2, #1
 8000254:	428b      	cmp	r3, r1
 8000256:	d02d      	beq.n	80002b4 <memchr+0x74>
 8000258:	f010 0f07 	tst.w	r0, #7
 800025c:	b342      	cbz	r2, 80002b0 <memchr+0x70>
 800025e:	d1f6      	bne.n	800024e <memchr+0xe>
 8000260:	b4f0      	push	{r4, r5, r6, r7}
 8000262:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
 8000266:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
 800026a:	f022 0407 	bic.w	r4, r2, #7
 800026e:	f07f 0700 	mvns.w	r7, #0
 8000272:	2300      	movs	r3, #0
 8000274:	e8f0 5602 	ldrd	r5, r6, [r0], #8
 8000278:	3c08      	subs	r4, #8
 800027a:	ea85 0501 	eor.w	r5, r5, r1
 800027e:	ea86 0601 	eor.w	r6, r6, r1
 8000282:	fa85 f547 	uadd8	r5, r5, r7
 8000286:	faa3 f587 	sel	r5, r3, r7
 800028a:	fa86 f647 	uadd8	r6, r6, r7
 800028e:	faa5 f687 	sel	r6, r5, r7
 8000292:	b98e      	cbnz	r6, 80002b8 <memchr+0x78>
 8000294:	d1ee      	bne.n	8000274 <memchr+0x34>
 8000296:	bcf0      	pop	{r4, r5, r6, r7}
 8000298:	f001 01ff 	and.w	r1, r1, #255	@ 0xff
 800029c:	f002 0207 	and.w	r2, r2, #7
 80002a0:	b132      	cbz	r2, 80002b0 <memchr+0x70>
 80002a2:	f810 3b01 	ldrb.w	r3, [r0], #1
 80002a6:	3a01      	subs	r2, #1
 80002a8:	ea83 0301 	eor.w	r3, r3, r1
 80002ac:	b113      	cbz	r3, 80002b4 <memchr+0x74>
 80002ae:	d1f8      	bne.n	80002a2 <memchr+0x62>
 80002b0:	2000      	movs	r0, #0
 80002b2:	4770      	bx	lr
 80002b4:	3801      	subs	r0, #1
 80002b6:	4770      	bx	lr
 80002b8:	2d00      	cmp	r5, #0
 80002ba:	bf06      	itte	eq
 80002bc:	4635      	moveq	r5, r6
 80002be:	3803      	subeq	r0, #3
 80002c0:	3807      	subne	r0, #7
 80002c2:	f015 0f01 	tst.w	r5, #1
 80002c6:	d107      	bne.n	80002d8 <memchr+0x98>
 80002c8:	3001      	adds	r0, #1
 80002ca:	f415 7f80 	tst.w	r5, #256	@ 0x100
 80002ce:	bf02      	ittt	eq
 80002d0:	3001      	addeq	r0, #1
 80002d2:	f415 3fc0 	tsteq.w	r5, #98304	@ 0x18000
 80002d6:	3001      	addeq	r0, #1
 80002d8:	bcf0      	pop	{r4, r5, r6, r7}
 80002da:	3801      	subs	r0, #1
 80002dc:	4770      	bx	lr
 80002de:	bf00      	nop

080002e0 <strlen>:
 80002e0:	4603      	mov	r3, r0
 80002e2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80002e6:	2a00      	cmp	r2, #0
 80002e8:	d1fb      	bne.n	80002e2 <strlen+0x2>
 80002ea:	1a18      	subs	r0, r3, r0
 80002ec:	3801      	subs	r0, #1
 80002ee:	4770      	bx	lr

080002f0 <__aeabi_drsub>:
 80002f0:	f081 4100 	eor.w	r1, r1, #2147483648	@ 0x80000000
 80002f4:	e002      	b.n	80002fc <__adddf3>
 80002f6:	bf00      	nop

080002f8 <__aeabi_dsub>:
 80002f8:	f083 4300 	eor.w	r3, r3, #2147483648	@ 0x80000000

080002fc <__adddf3>:
 80002fc:	b530      	push	{r4, r5, lr}
 80002fe:	ea4f 0441 	mov.w	r4, r1, lsl #1
 8000302:	ea4f 0543 	mov.w	r5, r3, lsl #1
 8000306:	ea94 0f05 	teq	r4, r5
 800030a:	bf08      	it	eq
 800030c:	ea90 0f02 	teqeq	r0, r2
 8000310:	bf1f      	itttt	ne
 8000312:	ea54 0c00 	orrsne.w	ip, r4, r0
 8000316:	ea55 0c02 	orrsne.w	ip, r5, r2
 800031a:	ea7f 5c64 	mvnsne.w	ip, r4, asr #21
 800031e:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 8000322:	f000 80e2 	beq.w	80004ea <__adddf3+0x1ee>
 8000326:	ea4f 5454 	mov.w	r4, r4, lsr #21
 800032a:	ebd4 5555 	rsbs	r5, r4, r5, lsr #21
 800032e:	bfb8      	it	lt
 8000330:	426d      	neglt	r5, r5
 8000332:	dd0c      	ble.n	800034e <__adddf3+0x52>
 8000334:	442c      	add	r4, r5
 8000336:	ea80 0202 	eor.w	r2, r0, r2
 800033a:	ea81 0303 	eor.w	r3, r1, r3
 800033e:	ea82 0000 	eor.w	r0, r2, r0
 8000342:	ea83 0101 	eor.w	r1, r3, r1
 8000346:	ea80 0202 	eor.w	r2, r0, r2
 800034a:	ea81 0303 	eor.w	r3, r1, r3
 800034e:	2d36      	cmp	r5, #54	@ 0x36
 8000350:	bf88      	it	hi
 8000352:	bd30      	pophi	{r4, r5, pc}
 8000354:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000358:	ea4f 3101 	mov.w	r1, r1, lsl #12
 800035c:	f44f 1c80 	mov.w	ip, #1048576	@ 0x100000
 8000360:	ea4c 3111 	orr.w	r1, ip, r1, lsr #12
 8000364:	d002      	beq.n	800036c <__adddf3+0x70>
 8000366:	4240      	negs	r0, r0
 8000368:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 800036c:	f013 4f00 	tst.w	r3, #2147483648	@ 0x80000000
 8000370:	ea4f 3303 	mov.w	r3, r3, lsl #12
 8000374:	ea4c 3313 	orr.w	r3, ip, r3, lsr #12
 8000378:	d002      	beq.n	8000380 <__adddf3+0x84>
 800037a:	4252      	negs	r2, r2
 800037c:	eb63 0343 	sbc.w	r3, r3, r3, lsl #1
 8000380:	ea94 0f05 	teq	r4, r5
 8000384:	f000 80a7 	beq.w	80004d6 <__adddf3+0x1da>
 8000388:	f1a4 0401 	sub.w	r4, r4, #1
 800038c:	f1d5 0e20 	rsbs	lr, r5, #32
 8000390:	db0d      	blt.n	80003ae <__adddf3+0xb2>
 8000392:	fa02 fc0e 	lsl.w	ip, r2, lr
 8000396:	fa22 f205 	lsr.w	r2, r2, r5
 800039a:	1880      	adds	r0, r0, r2
 800039c:	f141 0100 	adc.w	r1, r1, #0
 80003a0:	fa03 f20e 	lsl.w	r2, r3, lr
 80003a4:	1880      	adds	r0, r0, r2
 80003a6:	fa43 f305 	asr.w	r3, r3, r5
 80003aa:	4159      	adcs	r1, r3
 80003ac:	e00e      	b.n	80003cc <__adddf3+0xd0>
 80003ae:	f1a5 0520 	sub.w	r5, r5, #32
 80003b2:	f10e 0e20 	add.w	lr, lr, #32
 80003b6:	2a01      	cmp	r2, #1
 80003b8:	fa03 fc0e 	lsl.w	ip, r3, lr
 80003bc:	bf28      	it	cs
 80003be:	f04c 0c02 	orrcs.w	ip, ip, #2
 80003c2:	fa43 f305 	asr.w	r3, r3, r5
 80003c6:	18c0      	adds	r0, r0, r3
 80003c8:	eb51 71e3 	adcs.w	r1, r1, r3, asr #31
 80003cc:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80003d0:	d507      	bpl.n	80003e2 <__adddf3+0xe6>
 80003d2:	f04f 0e00 	mov.w	lr, #0
 80003d6:	f1dc 0c00 	rsbs	ip, ip, #0
 80003da:	eb7e 0000 	sbcs.w	r0, lr, r0
 80003de:	eb6e 0101 	sbc.w	r1, lr, r1
 80003e2:	f5b1 1f80 	cmp.w	r1, #1048576	@ 0x100000
 80003e6:	d31b      	bcc.n	8000420 <__adddf3+0x124>
 80003e8:	f5b1 1f00 	cmp.w	r1, #2097152	@ 0x200000
 80003ec:	d30c      	bcc.n	8000408 <__adddf3+0x10c>
 80003ee:	0849      	lsrs	r1, r1, #1
 80003f0:	ea5f 0030 	movs.w	r0, r0, rrx
 80003f4:	ea4f 0c3c 	mov.w	ip, ip, rrx
 80003f8:	f104 0401 	add.w	r4, r4, #1
 80003fc:	ea4f 5244 	mov.w	r2, r4, lsl #21
 8000400:	f512 0f80 	cmn.w	r2, #4194304	@ 0x400000
 8000404:	f080 809a 	bcs.w	800053c <__adddf3+0x240>
 8000408:	f1bc 4f00 	cmp.w	ip, #2147483648	@ 0x80000000
 800040c:	bf08      	it	eq
 800040e:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 8000412:	f150 0000 	adcs.w	r0, r0, #0
 8000416:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800041a:	ea41 0105 	orr.w	r1, r1, r5
 800041e:	bd30      	pop	{r4, r5, pc}
 8000420:	ea5f 0c4c 	movs.w	ip, ip, lsl #1
 8000424:	4140      	adcs	r0, r0
 8000426:	eb41 0101 	adc.w	r1, r1, r1
 800042a:	3c01      	subs	r4, #1
 800042c:	bf28      	it	cs
 800042e:	f5b1 1f80 	cmpcs.w	r1, #1048576	@ 0x100000
 8000432:	d2e9      	bcs.n	8000408 <__adddf3+0x10c>
 8000434:	f091 0f00 	teq	r1, #0
 8000438:	bf04      	itt	eq
 800043a:	4601      	moveq	r1, r0
 800043c:	2000      	moveq	r0, #0
 800043e:	fab1 f381 	clz	r3, r1
 8000442:	bf08      	it	eq
 8000444:	3320      	addeq	r3, #32
 8000446:	f1a3 030b 	sub.w	r3, r3, #11
 800044a:	f1b3 0220 	subs.w	r2, r3, #32
 800044e:	da0c      	bge.n	800046a <__adddf3+0x16e>
 8000450:	320c      	adds	r2, #12
 8000452:	dd08      	ble.n	8000466 <__adddf3+0x16a>
 8000454:	f102 0c14 	add.w	ip, r2, #20
 8000458:	f1c2 020c 	rsb	r2, r2, #12
 800045c:	fa01 f00c 	lsl.w	r0, r1, ip
 8000460:	fa21 f102 	lsr.w	r1, r1, r2
 8000464:	e00c      	b.n	8000480 <__adddf3+0x184>
 8000466:	f102 0214 	add.w	r2, r2, #20
 800046a:	bfd8      	it	le
 800046c:	f1c2 0c20 	rsble	ip, r2, #32
 8000470:	fa01 f102 	lsl.w	r1, r1, r2
 8000474:	fa20 fc0c 	lsr.w	ip, r0, ip
 8000478:	bfdc      	itt	le
 800047a:	ea41 010c 	orrle.w	r1, r1, ip
 800047e:	4090      	lslle	r0, r2
 8000480:	1ae4      	subs	r4, r4, r3
 8000482:	bfa2      	ittt	ge
 8000484:	eb01 5104 	addge.w	r1, r1, r4, lsl #20
 8000488:	4329      	orrge	r1, r5
 800048a:	bd30      	popge	{r4, r5, pc}
 800048c:	ea6f 0404 	mvn.w	r4, r4
 8000490:	3c1f      	subs	r4, #31
 8000492:	da1c      	bge.n	80004ce <__adddf3+0x1d2>
 8000494:	340c      	adds	r4, #12
 8000496:	dc0e      	bgt.n	80004b6 <__adddf3+0x1ba>
 8000498:	f104 0414 	add.w	r4, r4, #20
 800049c:	f1c4 0220 	rsb	r2, r4, #32
 80004a0:	fa20 f004 	lsr.w	r0, r0, r4
 80004a4:	fa01 f302 	lsl.w	r3, r1, r2
 80004a8:	ea40 0003 	orr.w	r0, r0, r3
 80004ac:	fa21 f304 	lsr.w	r3, r1, r4
 80004b0:	ea45 0103 	orr.w	r1, r5, r3
 80004b4:	bd30      	pop	{r4, r5, pc}
 80004b6:	f1c4 040c 	rsb	r4, r4, #12
 80004ba:	f1c4 0220 	rsb	r2, r4, #32
 80004be:	fa20 f002 	lsr.w	r0, r0, r2
 80004c2:	fa01 f304 	lsl.w	r3, r1, r4
 80004c6:	ea40 0003 	orr.w	r0, r0, r3
 80004ca:	4629      	mov	r1, r5
 80004cc:	bd30      	pop	{r4, r5, pc}
 80004ce:	fa21 f004 	lsr.w	r0, r1, r4
 80004d2:	4629      	mov	r1, r5
 80004d4:	bd30      	pop	{r4, r5, pc}
 80004d6:	f094 0f00 	teq	r4, #0
 80004da:	f483 1380 	eor.w	r3, r3, #1048576	@ 0x100000
 80004de:	bf06      	itte	eq
 80004e0:	f481 1180 	eoreq.w	r1, r1, #1048576	@ 0x100000
 80004e4:	3401      	addeq	r4, #1
 80004e6:	3d01      	subne	r5, #1
 80004e8:	e74e      	b.n	8000388 <__adddf3+0x8c>
 80004ea:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 80004ee:	bf18      	it	ne
 80004f0:	ea7f 5c65 	mvnsne.w	ip, r5, asr #21
 80004f4:	d029      	beq.n	800054a <__adddf3+0x24e>
 80004f6:	ea94 0f05 	teq	r4, r5
 80004fa:	bf08      	it	eq
 80004fc:	ea90 0f02 	teqeq	r0, r2
 8000500:	d005      	beq.n	800050e <__adddf3+0x212>
 8000502:	ea54 0c00 	orrs.w	ip, r4, r0
 8000506:	bf04      	itt	eq
 8000508:	4619      	moveq	r1, r3
 800050a:	4610      	moveq	r0, r2
 800050c:	bd30      	pop	{r4, r5, pc}
 800050e:	ea91 0f03 	teq	r1, r3
 8000512:	bf1e      	ittt	ne
 8000514:	2100      	movne	r1, #0
 8000516:	2000      	movne	r0, #0
 8000518:	bd30      	popne	{r4, r5, pc}
 800051a:	ea5f 5c54 	movs.w	ip, r4, lsr #21
 800051e:	d105      	bne.n	800052c <__adddf3+0x230>
 8000520:	0040      	lsls	r0, r0, #1
 8000522:	4149      	adcs	r1, r1
 8000524:	bf28      	it	cs
 8000526:	f041 4100 	orrcs.w	r1, r1, #2147483648	@ 0x80000000
 800052a:	bd30      	pop	{r4, r5, pc}
 800052c:	f514 0480 	adds.w	r4, r4, #4194304	@ 0x400000
 8000530:	bf3c      	itt	cc
 8000532:	f501 1180 	addcc.w	r1, r1, #1048576	@ 0x100000
 8000536:	bd30      	popcc	{r4, r5, pc}
 8000538:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 800053c:	f045 41fe 	orr.w	r1, r5, #2130706432	@ 0x7f000000
 8000540:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 8000544:	f04f 0000 	mov.w	r0, #0
 8000548:	bd30      	pop	{r4, r5, pc}
 800054a:	ea7f 5c64 	mvns.w	ip, r4, asr #21
 800054e:	bf1a      	itte	ne
 8000550:	4619      	movne	r1, r3
 8000552:	4610      	movne	r0, r2
 8000554:	ea7f 5c65 	mvnseq.w	ip, r5, asr #21
 8000558:	bf1c      	itt	ne
 800055a:	460b      	movne	r3, r1
 800055c:	4602      	movne	r2, r0
 800055e:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000562:	bf06      	itte	eq
 8000564:	ea52 3503 	orrseq.w	r5, r2, r3, lsl #12
 8000568:	ea91 0f03 	teqeq	r1, r3
 800056c:	f441 2100 	orrne.w	r1, r1, #524288	@ 0x80000
 8000570:	bd30      	pop	{r4, r5, pc}
 8000572:	bf00      	nop

08000574 <__aeabi_ui2d>:
 8000574:	f090 0f00 	teq	r0, #0
 8000578:	bf04      	itt	eq
 800057a:	2100      	moveq	r1, #0
 800057c:	4770      	bxeq	lr
 800057e:	b530      	push	{r4, r5, lr}
 8000580:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000584:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 8000588:	f04f 0500 	mov.w	r5, #0
 800058c:	f04f 0100 	mov.w	r1, #0
 8000590:	e750      	b.n	8000434 <__adddf3+0x138>
 8000592:	bf00      	nop

08000594 <__aeabi_i2d>:
 8000594:	f090 0f00 	teq	r0, #0
 8000598:	bf04      	itt	eq
 800059a:	2100      	moveq	r1, #0
 800059c:	4770      	bxeq	lr
 800059e:	b530      	push	{r4, r5, lr}
 80005a0:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 80005a4:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 80005a8:	f010 4500 	ands.w	r5, r0, #2147483648	@ 0x80000000
 80005ac:	bf48      	it	mi
 80005ae:	4240      	negmi	r0, r0
 80005b0:	f04f 0100 	mov.w	r1, #0
 80005b4:	e73e      	b.n	8000434 <__adddf3+0x138>
 80005b6:	bf00      	nop

080005b8 <__aeabi_f2d>:
 80005b8:	0042      	lsls	r2, r0, #1
 80005ba:	ea4f 01e2 	mov.w	r1, r2, asr #3
 80005be:	ea4f 0131 	mov.w	r1, r1, rrx
 80005c2:	ea4f 7002 	mov.w	r0, r2, lsl #28
 80005c6:	bf1f      	itttt	ne
 80005c8:	f012 437f 	andsne.w	r3, r2, #4278190080	@ 0xff000000
 80005cc:	f093 4f7f 	teqne	r3, #4278190080	@ 0xff000000
 80005d0:	f081 5160 	eorne.w	r1, r1, #939524096	@ 0x38000000
 80005d4:	4770      	bxne	lr
 80005d6:	f032 427f 	bics.w	r2, r2, #4278190080	@ 0xff000000
 80005da:	bf08      	it	eq
 80005dc:	4770      	bxeq	lr
 80005de:	f093 4f7f 	teq	r3, #4278190080	@ 0xff000000
 80005e2:	bf04      	itt	eq
 80005e4:	f441 2100 	orreq.w	r1, r1, #524288	@ 0x80000
 80005e8:	4770      	bxeq	lr
 80005ea:	b530      	push	{r4, r5, lr}
 80005ec:	f44f 7460 	mov.w	r4, #896	@ 0x380
 80005f0:	f001 4500 	and.w	r5, r1, #2147483648	@ 0x80000000
 80005f4:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 80005f8:	e71c      	b.n	8000434 <__adddf3+0x138>
 80005fa:	bf00      	nop

080005fc <__aeabi_ul2d>:
 80005fc:	ea50 0201 	orrs.w	r2, r0, r1
 8000600:	bf08      	it	eq
 8000602:	4770      	bxeq	lr
 8000604:	b530      	push	{r4, r5, lr}
 8000606:	f04f 0500 	mov.w	r5, #0
 800060a:	e00a      	b.n	8000622 <__aeabi_l2d+0x16>

0800060c <__aeabi_l2d>:
 800060c:	ea50 0201 	orrs.w	r2, r0, r1
 8000610:	bf08      	it	eq
 8000612:	4770      	bxeq	lr
 8000614:	b530      	push	{r4, r5, lr}
 8000616:	f011 4500 	ands.w	r5, r1, #2147483648	@ 0x80000000
 800061a:	d502      	bpl.n	8000622 <__aeabi_l2d+0x16>
 800061c:	4240      	negs	r0, r0
 800061e:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000622:	f44f 6480 	mov.w	r4, #1024	@ 0x400
 8000626:	f104 0432 	add.w	r4, r4, #50	@ 0x32
 800062a:	ea5f 5c91 	movs.w	ip, r1, lsr #22
 800062e:	f43f aed8 	beq.w	80003e2 <__adddf3+0xe6>
 8000632:	f04f 0203 	mov.w	r2, #3
 8000636:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 800063a:	bf18      	it	ne
 800063c:	3203      	addne	r2, #3
 800063e:	ea5f 0cdc 	movs.w	ip, ip, lsr #3
 8000642:	bf18      	it	ne
 8000644:	3203      	addne	r2, #3
 8000646:	eb02 02dc 	add.w	r2, r2, ip, lsr #3
 800064a:	f1c2 0320 	rsb	r3, r2, #32
 800064e:	fa00 fc03 	lsl.w	ip, r0, r3
 8000652:	fa20 f002 	lsr.w	r0, r0, r2
 8000656:	fa01 fe03 	lsl.w	lr, r1, r3
 800065a:	ea40 000e 	orr.w	r0, r0, lr
 800065e:	fa21 f102 	lsr.w	r1, r1, r2
 8000662:	4414      	add	r4, r2
 8000664:	e6bd      	b.n	80003e2 <__adddf3+0xe6>
 8000666:	bf00      	nop

08000668 <__aeabi_dmul>:
 8000668:	b570      	push	{r4, r5, r6, lr}
 800066a:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 800066e:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 8000672:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 8000676:	bf1d      	ittte	ne
 8000678:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 800067c:	ea94 0f0c 	teqne	r4, ip
 8000680:	ea95 0f0c 	teqne	r5, ip
 8000684:	f000 f8de 	bleq	8000844 <__aeabi_dmul+0x1dc>
 8000688:	442c      	add	r4, r5
 800068a:	ea81 0603 	eor.w	r6, r1, r3
 800068e:	ea21 514c 	bic.w	r1, r1, ip, lsl #21
 8000692:	ea23 534c 	bic.w	r3, r3, ip, lsl #21
 8000696:	ea50 3501 	orrs.w	r5, r0, r1, lsl #12
 800069a:	bf18      	it	ne
 800069c:	ea52 3503 	orrsne.w	r5, r2, r3, lsl #12
 80006a0:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 80006a4:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80006a8:	d038      	beq.n	800071c <__aeabi_dmul+0xb4>
 80006aa:	fba0 ce02 	umull	ip, lr, r0, r2
 80006ae:	f04f 0500 	mov.w	r5, #0
 80006b2:	fbe1 e502 	umlal	lr, r5, r1, r2
 80006b6:	f006 4200 	and.w	r2, r6, #2147483648	@ 0x80000000
 80006ba:	fbe0 e503 	umlal	lr, r5, r0, r3
 80006be:	f04f 0600 	mov.w	r6, #0
 80006c2:	fbe1 5603 	umlal	r5, r6, r1, r3
 80006c6:	f09c 0f00 	teq	ip, #0
 80006ca:	bf18      	it	ne
 80006cc:	f04e 0e01 	orrne.w	lr, lr, #1
 80006d0:	f1a4 04ff 	sub.w	r4, r4, #255	@ 0xff
 80006d4:	f5b6 7f00 	cmp.w	r6, #512	@ 0x200
 80006d8:	f564 7440 	sbc.w	r4, r4, #768	@ 0x300
 80006dc:	d204      	bcs.n	80006e8 <__aeabi_dmul+0x80>
 80006de:	ea5f 0e4e 	movs.w	lr, lr, lsl #1
 80006e2:	416d      	adcs	r5, r5
 80006e4:	eb46 0606 	adc.w	r6, r6, r6
 80006e8:	ea42 21c6 	orr.w	r1, r2, r6, lsl #11
 80006ec:	ea41 5155 	orr.w	r1, r1, r5, lsr #21
 80006f0:	ea4f 20c5 	mov.w	r0, r5, lsl #11
 80006f4:	ea40 505e 	orr.w	r0, r0, lr, lsr #21
 80006f8:	ea4f 2ece 	mov.w	lr, lr, lsl #11
 80006fc:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 8000700:	bf88      	it	hi
 8000702:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 8000706:	d81e      	bhi.n	8000746 <__aeabi_dmul+0xde>
 8000708:	f1be 4f00 	cmp.w	lr, #2147483648	@ 0x80000000
 800070c:	bf08      	it	eq
 800070e:	ea5f 0e50 	movseq.w	lr, r0, lsr #1
 8000712:	f150 0000 	adcs.w	r0, r0, #0
 8000716:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 800071a:	bd70      	pop	{r4, r5, r6, pc}
 800071c:	f006 4600 	and.w	r6, r6, #2147483648	@ 0x80000000
 8000720:	ea46 0101 	orr.w	r1, r6, r1
 8000724:	ea40 0002 	orr.w	r0, r0, r2
 8000728:	ea81 0103 	eor.w	r1, r1, r3
 800072c:	ebb4 045c 	subs.w	r4, r4, ip, lsr #1
 8000730:	bfc2      	ittt	gt
 8000732:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000736:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 800073a:	bd70      	popgt	{r4, r5, r6, pc}
 800073c:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000740:	f04f 0e00 	mov.w	lr, #0
 8000744:	3c01      	subs	r4, #1
 8000746:	f300 80ab 	bgt.w	80008a0 <__aeabi_dmul+0x238>
 800074a:	f114 0f36 	cmn.w	r4, #54	@ 0x36
 800074e:	bfde      	ittt	le
 8000750:	2000      	movle	r0, #0
 8000752:	f001 4100 	andle.w	r1, r1, #2147483648	@ 0x80000000
 8000756:	bd70      	pople	{r4, r5, r6, pc}
 8000758:	f1c4 0400 	rsb	r4, r4, #0
 800075c:	3c20      	subs	r4, #32
 800075e:	da35      	bge.n	80007cc <__aeabi_dmul+0x164>
 8000760:	340c      	adds	r4, #12
 8000762:	dc1b      	bgt.n	800079c <__aeabi_dmul+0x134>
 8000764:	f104 0414 	add.w	r4, r4, #20
 8000768:	f1c4 0520 	rsb	r5, r4, #32
 800076c:	fa00 f305 	lsl.w	r3, r0, r5
 8000770:	fa20 f004 	lsr.w	r0, r0, r4
 8000774:	fa01 f205 	lsl.w	r2, r1, r5
 8000778:	ea40 0002 	orr.w	r0, r0, r2
 800077c:	f001 4200 	and.w	r2, r1, #2147483648	@ 0x80000000
 8000780:	f021 4100 	bic.w	r1, r1, #2147483648	@ 0x80000000
 8000784:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 8000788:	fa21 f604 	lsr.w	r6, r1, r4
 800078c:	eb42 0106 	adc.w	r1, r2, r6
 8000790:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 8000794:	bf08      	it	eq
 8000796:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 800079a:	bd70      	pop	{r4, r5, r6, pc}
 800079c:	f1c4 040c 	rsb	r4, r4, #12
 80007a0:	f1c4 0520 	rsb	r5, r4, #32
 80007a4:	fa00 f304 	lsl.w	r3, r0, r4
 80007a8:	fa20 f005 	lsr.w	r0, r0, r5
 80007ac:	fa01 f204 	lsl.w	r2, r1, r4
 80007b0:	ea40 0002 	orr.w	r0, r0, r2
 80007b4:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007b8:	eb10 70d3 	adds.w	r0, r0, r3, lsr #31
 80007bc:	f141 0100 	adc.w	r1, r1, #0
 80007c0:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007c4:	bf08      	it	eq
 80007c6:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 80007ca:	bd70      	pop	{r4, r5, r6, pc}
 80007cc:	f1c4 0520 	rsb	r5, r4, #32
 80007d0:	fa00 f205 	lsl.w	r2, r0, r5
 80007d4:	ea4e 0e02 	orr.w	lr, lr, r2
 80007d8:	fa20 f304 	lsr.w	r3, r0, r4
 80007dc:	fa01 f205 	lsl.w	r2, r1, r5
 80007e0:	ea43 0302 	orr.w	r3, r3, r2
 80007e4:	fa21 f004 	lsr.w	r0, r1, r4
 80007e8:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80007ec:	fa21 f204 	lsr.w	r2, r1, r4
 80007f0:	ea20 0002 	bic.w	r0, r0, r2
 80007f4:	eb00 70d3 	add.w	r0, r0, r3, lsr #31
 80007f8:	ea5e 0e43 	orrs.w	lr, lr, r3, lsl #1
 80007fc:	bf08      	it	eq
 80007fe:	ea20 70d3 	biceq.w	r0, r0, r3, lsr #31
 8000802:	bd70      	pop	{r4, r5, r6, pc}
 8000804:	f094 0f00 	teq	r4, #0
 8000808:	d10f      	bne.n	800082a <__aeabi_dmul+0x1c2>
 800080a:	f001 4600 	and.w	r6, r1, #2147483648	@ 0x80000000
 800080e:	0040      	lsls	r0, r0, #1
 8000810:	eb41 0101 	adc.w	r1, r1, r1
 8000814:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 8000818:	bf08      	it	eq
 800081a:	3c01      	subeq	r4, #1
 800081c:	d0f7      	beq.n	800080e <__aeabi_dmul+0x1a6>
 800081e:	ea41 0106 	orr.w	r1, r1, r6
 8000822:	f095 0f00 	teq	r5, #0
 8000826:	bf18      	it	ne
 8000828:	4770      	bxne	lr
 800082a:	f003 4600 	and.w	r6, r3, #2147483648	@ 0x80000000
 800082e:	0052      	lsls	r2, r2, #1
 8000830:	eb43 0303 	adc.w	r3, r3, r3
 8000834:	f413 1f80 	tst.w	r3, #1048576	@ 0x100000
 8000838:	bf08      	it	eq
 800083a:	3d01      	subeq	r5, #1
 800083c:	d0f7      	beq.n	800082e <__aeabi_dmul+0x1c6>
 800083e:	ea43 0306 	orr.w	r3, r3, r6
 8000842:	4770      	bx	lr
 8000844:	ea94 0f0c 	teq	r4, ip
 8000848:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 800084c:	bf18      	it	ne
 800084e:	ea95 0f0c 	teqne	r5, ip
 8000852:	d00c      	beq.n	800086e <__aeabi_dmul+0x206>
 8000854:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000858:	bf18      	it	ne
 800085a:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800085e:	d1d1      	bne.n	8000804 <__aeabi_dmul+0x19c>
 8000860:	ea81 0103 	eor.w	r1, r1, r3
 8000864:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 8000868:	f04f 0000 	mov.w	r0, #0
 800086c:	bd70      	pop	{r4, r5, r6, pc}
 800086e:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000872:	bf06      	itte	eq
 8000874:	4610      	moveq	r0, r2
 8000876:	4619      	moveq	r1, r3
 8000878:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 800087c:	d019      	beq.n	80008b2 <__aeabi_dmul+0x24a>
 800087e:	ea94 0f0c 	teq	r4, ip
 8000882:	d102      	bne.n	800088a <__aeabi_dmul+0x222>
 8000884:	ea50 3601 	orrs.w	r6, r0, r1, lsl #12
 8000888:	d113      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800088a:	ea95 0f0c 	teq	r5, ip
 800088e:	d105      	bne.n	800089c <__aeabi_dmul+0x234>
 8000890:	ea52 3603 	orrs.w	r6, r2, r3, lsl #12
 8000894:	bf1c      	itt	ne
 8000896:	4610      	movne	r0, r2
 8000898:	4619      	movne	r1, r3
 800089a:	d10a      	bne.n	80008b2 <__aeabi_dmul+0x24a>
 800089c:	ea81 0103 	eor.w	r1, r1, r3
 80008a0:	f001 4100 	and.w	r1, r1, #2147483648	@ 0x80000000
 80008a4:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008a8:	f441 0170 	orr.w	r1, r1, #15728640	@ 0xf00000
 80008ac:	f04f 0000 	mov.w	r0, #0
 80008b0:	bd70      	pop	{r4, r5, r6, pc}
 80008b2:	f041 41fe 	orr.w	r1, r1, #2130706432	@ 0x7f000000
 80008b6:	f441 0178 	orr.w	r1, r1, #16252928	@ 0xf80000
 80008ba:	bd70      	pop	{r4, r5, r6, pc}

080008bc <__aeabi_ddiv>:
 80008bc:	b570      	push	{r4, r5, r6, lr}
 80008be:	f04f 0cff 	mov.w	ip, #255	@ 0xff
 80008c2:	f44c 6ce0 	orr.w	ip, ip, #1792	@ 0x700
 80008c6:	ea1c 5411 	ands.w	r4, ip, r1, lsr #20
 80008ca:	bf1d      	ittte	ne
 80008cc:	ea1c 5513 	andsne.w	r5, ip, r3, lsr #20
 80008d0:	ea94 0f0c 	teqne	r4, ip
 80008d4:	ea95 0f0c 	teqne	r5, ip
 80008d8:	f000 f8a7 	bleq	8000a2a <__aeabi_ddiv+0x16e>
 80008dc:	eba4 0405 	sub.w	r4, r4, r5
 80008e0:	ea81 0e03 	eor.w	lr, r1, r3
 80008e4:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 80008e8:	ea4f 3101 	mov.w	r1, r1, lsl #12
 80008ec:	f000 8088 	beq.w	8000a00 <__aeabi_ddiv+0x144>
 80008f0:	ea4f 3303 	mov.w	r3, r3, lsl #12
 80008f4:	f04f 5580 	mov.w	r5, #268435456	@ 0x10000000
 80008f8:	ea45 1313 	orr.w	r3, r5, r3, lsr #4
 80008fc:	ea43 6312 	orr.w	r3, r3, r2, lsr #24
 8000900:	ea4f 2202 	mov.w	r2, r2, lsl #8
 8000904:	ea45 1511 	orr.w	r5, r5, r1, lsr #4
 8000908:	ea45 6510 	orr.w	r5, r5, r0, lsr #24
 800090c:	ea4f 2600 	mov.w	r6, r0, lsl #8
 8000910:	f00e 4100 	and.w	r1, lr, #2147483648	@ 0x80000000
 8000914:	429d      	cmp	r5, r3
 8000916:	bf08      	it	eq
 8000918:	4296      	cmpeq	r6, r2
 800091a:	f144 04fd 	adc.w	r4, r4, #253	@ 0xfd
 800091e:	f504 7440 	add.w	r4, r4, #768	@ 0x300
 8000922:	d202      	bcs.n	800092a <__aeabi_ddiv+0x6e>
 8000924:	085b      	lsrs	r3, r3, #1
 8000926:	ea4f 0232 	mov.w	r2, r2, rrx
 800092a:	1ab6      	subs	r6, r6, r2
 800092c:	eb65 0503 	sbc.w	r5, r5, r3
 8000930:	085b      	lsrs	r3, r3, #1
 8000932:	ea4f 0232 	mov.w	r2, r2, rrx
 8000936:	f44f 1080 	mov.w	r0, #1048576	@ 0x100000
 800093a:	f44f 2c00 	mov.w	ip, #524288	@ 0x80000
 800093e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000942:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000946:	bf22      	ittt	cs
 8000948:	1ab6      	subcs	r6, r6, r2
 800094a:	4675      	movcs	r5, lr
 800094c:	ea40 000c 	orrcs.w	r0, r0, ip
 8000950:	085b      	lsrs	r3, r3, #1
 8000952:	ea4f 0232 	mov.w	r2, r2, rrx
 8000956:	ebb6 0e02 	subs.w	lr, r6, r2
 800095a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800095e:	bf22      	ittt	cs
 8000960:	1ab6      	subcs	r6, r6, r2
 8000962:	4675      	movcs	r5, lr
 8000964:	ea40 005c 	orrcs.w	r0, r0, ip, lsr #1
 8000968:	085b      	lsrs	r3, r3, #1
 800096a:	ea4f 0232 	mov.w	r2, r2, rrx
 800096e:	ebb6 0e02 	subs.w	lr, r6, r2
 8000972:	eb75 0e03 	sbcs.w	lr, r5, r3
 8000976:	bf22      	ittt	cs
 8000978:	1ab6      	subcs	r6, r6, r2
 800097a:	4675      	movcs	r5, lr
 800097c:	ea40 009c 	orrcs.w	r0, r0, ip, lsr #2
 8000980:	085b      	lsrs	r3, r3, #1
 8000982:	ea4f 0232 	mov.w	r2, r2, rrx
 8000986:	ebb6 0e02 	subs.w	lr, r6, r2
 800098a:	eb75 0e03 	sbcs.w	lr, r5, r3
 800098e:	bf22      	ittt	cs
 8000990:	1ab6      	subcs	r6, r6, r2
 8000992:	4675      	movcs	r5, lr
 8000994:	ea40 00dc 	orrcs.w	r0, r0, ip, lsr #3
 8000998:	ea55 0e06 	orrs.w	lr, r5, r6
 800099c:	d018      	beq.n	80009d0 <__aeabi_ddiv+0x114>
 800099e:	ea4f 1505 	mov.w	r5, r5, lsl #4
 80009a2:	ea45 7516 	orr.w	r5, r5, r6, lsr #28
 80009a6:	ea4f 1606 	mov.w	r6, r6, lsl #4
 80009aa:	ea4f 03c3 	mov.w	r3, r3, lsl #3
 80009ae:	ea43 7352 	orr.w	r3, r3, r2, lsr #29
 80009b2:	ea4f 02c2 	mov.w	r2, r2, lsl #3
 80009b6:	ea5f 1c1c 	movs.w	ip, ip, lsr #4
 80009ba:	d1c0      	bne.n	800093e <__aeabi_ddiv+0x82>
 80009bc:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009c0:	d10b      	bne.n	80009da <__aeabi_ddiv+0x11e>
 80009c2:	ea41 0100 	orr.w	r1, r1, r0
 80009c6:	f04f 0000 	mov.w	r0, #0
 80009ca:	f04f 4c00 	mov.w	ip, #2147483648	@ 0x80000000
 80009ce:	e7b6      	b.n	800093e <__aeabi_ddiv+0x82>
 80009d0:	f411 1f80 	tst.w	r1, #1048576	@ 0x100000
 80009d4:	bf04      	itt	eq
 80009d6:	4301      	orreq	r1, r0
 80009d8:	2000      	moveq	r0, #0
 80009da:	f1b4 0cfd 	subs.w	ip, r4, #253	@ 0xfd
 80009de:	bf88      	it	hi
 80009e0:	f5bc 6fe0 	cmphi.w	ip, #1792	@ 0x700
 80009e4:	f63f aeaf 	bhi.w	8000746 <__aeabi_dmul+0xde>
 80009e8:	ebb5 0c03 	subs.w	ip, r5, r3
 80009ec:	bf04      	itt	eq
 80009ee:	ebb6 0c02 	subseq.w	ip, r6, r2
 80009f2:	ea5f 0c50 	movseq.w	ip, r0, lsr #1
 80009f6:	f150 0000 	adcs.w	r0, r0, #0
 80009fa:	eb41 5104 	adc.w	r1, r1, r4, lsl #20
 80009fe:	bd70      	pop	{r4, r5, r6, pc}
 8000a00:	f00e 4e00 	and.w	lr, lr, #2147483648	@ 0x80000000
 8000a04:	ea4e 3111 	orr.w	r1, lr, r1, lsr #12
 8000a08:	eb14 045c 	adds.w	r4, r4, ip, lsr #1
 8000a0c:	bfc2      	ittt	gt
 8000a0e:	ebd4 050c 	rsbsgt	r5, r4, ip
 8000a12:	ea41 5104 	orrgt.w	r1, r1, r4, lsl #20
 8000a16:	bd70      	popgt	{r4, r5, r6, pc}
 8000a18:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000a1c:	f04f 0e00 	mov.w	lr, #0
 8000a20:	3c01      	subs	r4, #1
 8000a22:	e690      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a24:	ea45 0e06 	orr.w	lr, r5, r6
 8000a28:	e68d      	b.n	8000746 <__aeabi_dmul+0xde>
 8000a2a:	ea0c 5513 	and.w	r5, ip, r3, lsr #20
 8000a2e:	ea94 0f0c 	teq	r4, ip
 8000a32:	bf08      	it	eq
 8000a34:	ea95 0f0c 	teqeq	r5, ip
 8000a38:	f43f af3b 	beq.w	80008b2 <__aeabi_dmul+0x24a>
 8000a3c:	ea94 0f0c 	teq	r4, ip
 8000a40:	d10a      	bne.n	8000a58 <__aeabi_ddiv+0x19c>
 8000a42:	ea50 3401 	orrs.w	r4, r0, r1, lsl #12
 8000a46:	f47f af34 	bne.w	80008b2 <__aeabi_dmul+0x24a>
 8000a4a:	ea95 0f0c 	teq	r5, ip
 8000a4e:	f47f af25 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a52:	4610      	mov	r0, r2
 8000a54:	4619      	mov	r1, r3
 8000a56:	e72c      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a58:	ea95 0f0c 	teq	r5, ip
 8000a5c:	d106      	bne.n	8000a6c <__aeabi_ddiv+0x1b0>
 8000a5e:	ea52 3503 	orrs.w	r5, r2, r3, lsl #12
 8000a62:	f43f aefd 	beq.w	8000860 <__aeabi_dmul+0x1f8>
 8000a66:	4610      	mov	r0, r2
 8000a68:	4619      	mov	r1, r3
 8000a6a:	e722      	b.n	80008b2 <__aeabi_dmul+0x24a>
 8000a6c:	ea50 0641 	orrs.w	r6, r0, r1, lsl #1
 8000a70:	bf18      	it	ne
 8000a72:	ea52 0643 	orrsne.w	r6, r2, r3, lsl #1
 8000a76:	f47f aec5 	bne.w	8000804 <__aeabi_dmul+0x19c>
 8000a7a:	ea50 0441 	orrs.w	r4, r0, r1, lsl #1
 8000a7e:	f47f af0d 	bne.w	800089c <__aeabi_dmul+0x234>
 8000a82:	ea52 0543 	orrs.w	r5, r2, r3, lsl #1
 8000a86:	f47f aeeb 	bne.w	8000860 <__aeabi_dmul+0x1f8>
 8000a8a:	e712      	b.n	80008b2 <__aeabi_dmul+0x24a>

08000a8c <__gedf2>:
 8000a8c:	f04f 3cff 	mov.w	ip, #4294967295
 8000a90:	e006      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a92:	bf00      	nop

08000a94 <__ledf2>:
 8000a94:	f04f 0c01 	mov.w	ip, #1
 8000a98:	e002      	b.n	8000aa0 <__cmpdf2+0x4>
 8000a9a:	bf00      	nop

08000a9c <__cmpdf2>:
 8000a9c:	f04f 0c01 	mov.w	ip, #1
 8000aa0:	f84d cd04 	str.w	ip, [sp, #-4]!
 8000aa4:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000aa8:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000aac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000ab0:	bf18      	it	ne
 8000ab2:	ea7f 5c6c 	mvnsne.w	ip, ip, asr #21
 8000ab6:	d01b      	beq.n	8000af0 <__cmpdf2+0x54>
 8000ab8:	b001      	add	sp, #4
 8000aba:	ea50 0c41 	orrs.w	ip, r0, r1, lsl #1
 8000abe:	bf0c      	ite	eq
 8000ac0:	ea52 0c43 	orrseq.w	ip, r2, r3, lsl #1
 8000ac4:	ea91 0f03 	teqne	r1, r3
 8000ac8:	bf02      	ittt	eq
 8000aca:	ea90 0f02 	teqeq	r0, r2
 8000ace:	2000      	moveq	r0, #0
 8000ad0:	4770      	bxeq	lr
 8000ad2:	f110 0f00 	cmn.w	r0, #0
 8000ad6:	ea91 0f03 	teq	r1, r3
 8000ada:	bf58      	it	pl
 8000adc:	4299      	cmppl	r1, r3
 8000ade:	bf08      	it	eq
 8000ae0:	4290      	cmpeq	r0, r2
 8000ae2:	bf2c      	ite	cs
 8000ae4:	17d8      	asrcs	r0, r3, #31
 8000ae6:	ea6f 70e3 	mvncc.w	r0, r3, asr #31
 8000aea:	f040 0001 	orr.w	r0, r0, #1
 8000aee:	4770      	bx	lr
 8000af0:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000af4:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000af8:	d102      	bne.n	8000b00 <__cmpdf2+0x64>
 8000afa:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000afe:	d107      	bne.n	8000b10 <__cmpdf2+0x74>
 8000b00:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000b04:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000b08:	d1d6      	bne.n	8000ab8 <__cmpdf2+0x1c>
 8000b0a:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000b0e:	d0d3      	beq.n	8000ab8 <__cmpdf2+0x1c>
 8000b10:	f85d 0b04 	ldr.w	r0, [sp], #4
 8000b14:	4770      	bx	lr
 8000b16:	bf00      	nop

08000b18 <__aeabi_cdrcmple>:
 8000b18:	4684      	mov	ip, r0
 8000b1a:	4610      	mov	r0, r2
 8000b1c:	4662      	mov	r2, ip
 8000b1e:	468c      	mov	ip, r1
 8000b20:	4619      	mov	r1, r3
 8000b22:	4663      	mov	r3, ip
 8000b24:	e000      	b.n	8000b28 <__aeabi_cdcmpeq>
 8000b26:	bf00      	nop

08000b28 <__aeabi_cdcmpeq>:
 8000b28:	b501      	push	{r0, lr}
 8000b2a:	f7ff ffb7 	bl	8000a9c <__cmpdf2>
 8000b2e:	2800      	cmp	r0, #0
 8000b30:	bf48      	it	mi
 8000b32:	f110 0f00 	cmnmi.w	r0, #0
 8000b36:	bd01      	pop	{r0, pc}

08000b38 <__aeabi_dcmpeq>:
 8000b38:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b3c:	f7ff fff4 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b40:	bf0c      	ite	eq
 8000b42:	2001      	moveq	r0, #1
 8000b44:	2000      	movne	r0, #0
 8000b46:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b4a:	bf00      	nop

08000b4c <__aeabi_dcmplt>:
 8000b4c:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b50:	f7ff ffea 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b54:	bf34      	ite	cc
 8000b56:	2001      	movcc	r0, #1
 8000b58:	2000      	movcs	r0, #0
 8000b5a:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b5e:	bf00      	nop

08000b60 <__aeabi_dcmple>:
 8000b60:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b64:	f7ff ffe0 	bl	8000b28 <__aeabi_cdcmpeq>
 8000b68:	bf94      	ite	ls
 8000b6a:	2001      	movls	r0, #1
 8000b6c:	2000      	movhi	r0, #0
 8000b6e:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b72:	bf00      	nop

08000b74 <__aeabi_dcmpge>:
 8000b74:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b78:	f7ff ffce 	bl	8000b18 <__aeabi_cdrcmple>
 8000b7c:	bf94      	ite	ls
 8000b7e:	2001      	movls	r0, #1
 8000b80:	2000      	movhi	r0, #0
 8000b82:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b86:	bf00      	nop

08000b88 <__aeabi_dcmpgt>:
 8000b88:	f84d ed08 	str.w	lr, [sp, #-8]!
 8000b8c:	f7ff ffc4 	bl	8000b18 <__aeabi_cdrcmple>
 8000b90:	bf34      	ite	cc
 8000b92:	2001      	movcc	r0, #1
 8000b94:	2000      	movcs	r0, #0
 8000b96:	f85d fb08 	ldr.w	pc, [sp], #8
 8000b9a:	bf00      	nop

08000b9c <__aeabi_dcmpun>:
 8000b9c:	ea4f 0c41 	mov.w	ip, r1, lsl #1
 8000ba0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000ba4:	d102      	bne.n	8000bac <__aeabi_dcmpun+0x10>
 8000ba6:	ea50 3c01 	orrs.w	ip, r0, r1, lsl #12
 8000baa:	d10a      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bac:	ea4f 0c43 	mov.w	ip, r3, lsl #1
 8000bb0:	ea7f 5c6c 	mvns.w	ip, ip, asr #21
 8000bb4:	d102      	bne.n	8000bbc <__aeabi_dcmpun+0x20>
 8000bb6:	ea52 3c03 	orrs.w	ip, r2, r3, lsl #12
 8000bba:	d102      	bne.n	8000bc2 <__aeabi_dcmpun+0x26>
 8000bbc:	f04f 0000 	mov.w	r0, #0
 8000bc0:	4770      	bx	lr
 8000bc2:	f04f 0001 	mov.w	r0, #1
 8000bc6:	4770      	bx	lr

08000bc8 <__aeabi_d2iz>:
 8000bc8:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000bcc:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000bd0:	d215      	bcs.n	8000bfe <__aeabi_d2iz+0x36>
 8000bd2:	d511      	bpl.n	8000bf8 <__aeabi_d2iz+0x30>
 8000bd4:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000bd8:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000bdc:	d912      	bls.n	8000c04 <__aeabi_d2iz+0x3c>
 8000bde:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000be2:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000be6:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000bea:	f011 4f00 	tst.w	r1, #2147483648	@ 0x80000000
 8000bee:	fa23 f002 	lsr.w	r0, r3, r2
 8000bf2:	bf18      	it	ne
 8000bf4:	4240      	negne	r0, r0
 8000bf6:	4770      	bx	lr
 8000bf8:	f04f 0000 	mov.w	r0, #0
 8000bfc:	4770      	bx	lr
 8000bfe:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c02:	d105      	bne.n	8000c10 <__aeabi_d2iz+0x48>
 8000c04:	f011 4000 	ands.w	r0, r1, #2147483648	@ 0x80000000
 8000c08:	bf08      	it	eq
 8000c0a:	f06f 4000 	mvneq.w	r0, #2147483648	@ 0x80000000
 8000c0e:	4770      	bx	lr
 8000c10:	f04f 0000 	mov.w	r0, #0
 8000c14:	4770      	bx	lr
 8000c16:	bf00      	nop

08000c18 <__aeabi_d2uiz>:
 8000c18:	004a      	lsls	r2, r1, #1
 8000c1a:	d211      	bcs.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c1c:	f512 1200 	adds.w	r2, r2, #2097152	@ 0x200000
 8000c20:	d211      	bcs.n	8000c46 <__aeabi_d2uiz+0x2e>
 8000c22:	d50d      	bpl.n	8000c40 <__aeabi_d2uiz+0x28>
 8000c24:	f46f 7378 	mvn.w	r3, #992	@ 0x3e0
 8000c28:	ebb3 5262 	subs.w	r2, r3, r2, asr #21
 8000c2c:	d40e      	bmi.n	8000c4c <__aeabi_d2uiz+0x34>
 8000c2e:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000c32:	f043 4300 	orr.w	r3, r3, #2147483648	@ 0x80000000
 8000c36:	ea43 5350 	orr.w	r3, r3, r0, lsr #21
 8000c3a:	fa23 f002 	lsr.w	r0, r3, r2
 8000c3e:	4770      	bx	lr
 8000c40:	f04f 0000 	mov.w	r0, #0
 8000c44:	4770      	bx	lr
 8000c46:	ea50 3001 	orrs.w	r0, r0, r1, lsl #12
 8000c4a:	d102      	bne.n	8000c52 <__aeabi_d2uiz+0x3a>
 8000c4c:	f04f 30ff 	mov.w	r0, #4294967295
 8000c50:	4770      	bx	lr
 8000c52:	f04f 0000 	mov.w	r0, #0
 8000c56:	4770      	bx	lr

08000c58 <__aeabi_d2f>:
 8000c58:	ea4f 0241 	mov.w	r2, r1, lsl #1
 8000c5c:	f1b2 43e0 	subs.w	r3, r2, #1879048192	@ 0x70000000
 8000c60:	bf24      	itt	cs
 8000c62:	f5b3 1c00 	subscs.w	ip, r3, #2097152	@ 0x200000
 8000c66:	f1dc 5cfe 	rsbscs	ip, ip, #532676608	@ 0x1fc00000
 8000c6a:	d90d      	bls.n	8000c88 <__aeabi_d2f+0x30>
 8000c6c:	f001 4c00 	and.w	ip, r1, #2147483648	@ 0x80000000
 8000c70:	ea4f 02c0 	mov.w	r2, r0, lsl #3
 8000c74:	ea4c 7050 	orr.w	r0, ip, r0, lsr #29
 8000c78:	f1b2 4f00 	cmp.w	r2, #2147483648	@ 0x80000000
 8000c7c:	eb40 0083 	adc.w	r0, r0, r3, lsl #2
 8000c80:	bf08      	it	eq
 8000c82:	f020 0001 	biceq.w	r0, r0, #1
 8000c86:	4770      	bx	lr
 8000c88:	f011 4f80 	tst.w	r1, #1073741824	@ 0x40000000
 8000c8c:	d121      	bne.n	8000cd2 <__aeabi_d2f+0x7a>
 8000c8e:	f113 7238 	adds.w	r2, r3, #48234496	@ 0x2e00000
 8000c92:	bfbc      	itt	lt
 8000c94:	f001 4000 	andlt.w	r0, r1, #2147483648	@ 0x80000000
 8000c98:	4770      	bxlt	lr
 8000c9a:	f441 1180 	orr.w	r1, r1, #1048576	@ 0x100000
 8000c9e:	ea4f 5252 	mov.w	r2, r2, lsr #21
 8000ca2:	f1c2 0218 	rsb	r2, r2, #24
 8000ca6:	f1c2 0c20 	rsb	ip, r2, #32
 8000caa:	fa10 f30c 	lsls.w	r3, r0, ip
 8000cae:	fa20 f002 	lsr.w	r0, r0, r2
 8000cb2:	bf18      	it	ne
 8000cb4:	f040 0001 	orrne.w	r0, r0, #1
 8000cb8:	ea4f 23c1 	mov.w	r3, r1, lsl #11
 8000cbc:	ea4f 23d3 	mov.w	r3, r3, lsr #11
 8000cc0:	fa03 fc0c 	lsl.w	ip, r3, ip
 8000cc4:	ea40 000c 	orr.w	r0, r0, ip
 8000cc8:	fa23 f302 	lsr.w	r3, r3, r2
 8000ccc:	ea4f 0343 	mov.w	r3, r3, lsl #1
 8000cd0:	e7cc      	b.n	8000c6c <__aeabi_d2f+0x14>
 8000cd2:	ea7f 5362 	mvns.w	r3, r2, asr #21
 8000cd6:	d107      	bne.n	8000ce8 <__aeabi_d2f+0x90>
 8000cd8:	ea50 3301 	orrs.w	r3, r0, r1, lsl #12
 8000cdc:	bf1e      	ittt	ne
 8000cde:	f04f 40fe 	movne.w	r0, #2130706432	@ 0x7f000000
 8000ce2:	f440 0040 	orrne.w	r0, r0, #12582912	@ 0xc00000
 8000ce6:	4770      	bxne	lr
 8000ce8:	f001 4000 	and.w	r0, r1, #2147483648	@ 0x80000000
 8000cec:	f040 40fe 	orr.w	r0, r0, #2130706432	@ 0x7f000000
 8000cf0:	f440 0000 	orr.w	r0, r0, #8388608	@ 0x800000
 8000cf4:	4770      	bx	lr
 8000cf6:	bf00      	nop

08000cf8 <__aeabi_uldivmod>:
 8000cf8:	b953      	cbnz	r3, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfa:	b94a      	cbnz	r2, 8000d10 <__aeabi_uldivmod+0x18>
 8000cfc:	2900      	cmp	r1, #0
 8000cfe:	bf08      	it	eq
 8000d00:	2800      	cmpeq	r0, #0
 8000d02:	bf1c      	itt	ne
 8000d04:	f04f 31ff 	movne.w	r1, #4294967295
 8000d08:	f04f 30ff 	movne.w	r0, #4294967295
 8000d0c:	f000 b9be 	b.w	800108c <__aeabi_idiv0>
 8000d10:	f1ad 0c08 	sub.w	ip, sp, #8
 8000d14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000d18:	f000 f83c 	bl	8000d94 <__udivmoddi4>
 8000d1c:	f8dd e004 	ldr.w	lr, [sp, #4]
 8000d20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000d24:	b004      	add	sp, #16
 8000d26:	4770      	bx	lr

08000d28 <__aeabi_d2lz>:
 8000d28:	b538      	push	{r3, r4, r5, lr}
 8000d2a:	2200      	movs	r2, #0
 8000d2c:	2300      	movs	r3, #0
 8000d2e:	4604      	mov	r4, r0
 8000d30:	460d      	mov	r5, r1
 8000d32:	f7ff ff0b 	bl	8000b4c <__aeabi_dcmplt>
 8000d36:	b928      	cbnz	r0, 8000d44 <__aeabi_d2lz+0x1c>
 8000d38:	4620      	mov	r0, r4
 8000d3a:	4629      	mov	r1, r5
 8000d3c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8000d40:	f000 b80a 	b.w	8000d58 <__aeabi_d2ulz>
 8000d44:	4620      	mov	r0, r4
 8000d46:	f105 4100 	add.w	r1, r5, #2147483648	@ 0x80000000
 8000d4a:	f000 f805 	bl	8000d58 <__aeabi_d2ulz>
 8000d4e:	4240      	negs	r0, r0
 8000d50:	eb61 0141 	sbc.w	r1, r1, r1, lsl #1
 8000d54:	bd38      	pop	{r3, r4, r5, pc}
 8000d56:	bf00      	nop

08000d58 <__aeabi_d2ulz>:
 8000d58:	b5d0      	push	{r4, r6, r7, lr}
 8000d5a:	4b0c      	ldr	r3, [pc, #48]	@ (8000d8c <__aeabi_d2ulz+0x34>)
 8000d5c:	2200      	movs	r2, #0
 8000d5e:	4606      	mov	r6, r0
 8000d60:	460f      	mov	r7, r1
 8000d62:	f7ff fc81 	bl	8000668 <__aeabi_dmul>
 8000d66:	f7ff ff57 	bl	8000c18 <__aeabi_d2uiz>
 8000d6a:	4604      	mov	r4, r0
 8000d6c:	f7ff fc02 	bl	8000574 <__aeabi_ui2d>
 8000d70:	4b07      	ldr	r3, [pc, #28]	@ (8000d90 <__aeabi_d2ulz+0x38>)
 8000d72:	2200      	movs	r2, #0
 8000d74:	f7ff fc78 	bl	8000668 <__aeabi_dmul>
 8000d78:	4602      	mov	r2, r0
 8000d7a:	460b      	mov	r3, r1
 8000d7c:	4630      	mov	r0, r6
 8000d7e:	4639      	mov	r1, r7
 8000d80:	f7ff faba 	bl	80002f8 <__aeabi_dsub>
 8000d84:	f7ff ff48 	bl	8000c18 <__aeabi_d2uiz>
 8000d88:	4621      	mov	r1, r4
 8000d8a:	bdd0      	pop	{r4, r6, r7, pc}
 8000d8c:	3df00000 	.word	0x3df00000
 8000d90:	41f00000 	.word	0x41f00000

08000d94 <__udivmoddi4>:
 8000d94:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000d98:	9d08      	ldr	r5, [sp, #32]
 8000d9a:	468e      	mov	lr, r1
 8000d9c:	4604      	mov	r4, r0
 8000d9e:	4688      	mov	r8, r1
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	d14a      	bne.n	8000e3a <__udivmoddi4+0xa6>
 8000da4:	428a      	cmp	r2, r1
 8000da6:	4617      	mov	r7, r2
 8000da8:	d962      	bls.n	8000e70 <__udivmoddi4+0xdc>
 8000daa:	fab2 f682 	clz	r6, r2
 8000dae:	b14e      	cbz	r6, 8000dc4 <__udivmoddi4+0x30>
 8000db0:	f1c6 0320 	rsb	r3, r6, #32
 8000db4:	fa01 f806 	lsl.w	r8, r1, r6
 8000db8:	fa20 f303 	lsr.w	r3, r0, r3
 8000dbc:	40b7      	lsls	r7, r6
 8000dbe:	ea43 0808 	orr.w	r8, r3, r8
 8000dc2:	40b4      	lsls	r4, r6
 8000dc4:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000dc8:	fa1f fc87 	uxth.w	ip, r7
 8000dcc:	fbb8 f1fe 	udiv	r1, r8, lr
 8000dd0:	0c23      	lsrs	r3, r4, #16
 8000dd2:	fb0e 8811 	mls	r8, lr, r1, r8
 8000dd6:	ea43 4308 	orr.w	r3, r3, r8, lsl #16
 8000dda:	fb01 f20c 	mul.w	r2, r1, ip
 8000dde:	429a      	cmp	r2, r3
 8000de0:	d909      	bls.n	8000df6 <__udivmoddi4+0x62>
 8000de2:	18fb      	adds	r3, r7, r3
 8000de4:	f101 30ff 	add.w	r0, r1, #4294967295
 8000de8:	f080 80ea 	bcs.w	8000fc0 <__udivmoddi4+0x22c>
 8000dec:	429a      	cmp	r2, r3
 8000dee:	f240 80e7 	bls.w	8000fc0 <__udivmoddi4+0x22c>
 8000df2:	3902      	subs	r1, #2
 8000df4:	443b      	add	r3, r7
 8000df6:	1a9a      	subs	r2, r3, r2
 8000df8:	b2a3      	uxth	r3, r4
 8000dfa:	fbb2 f0fe 	udiv	r0, r2, lr
 8000dfe:	fb0e 2210 	mls	r2, lr, r0, r2
 8000e02:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e06:	fb00 fc0c 	mul.w	ip, r0, ip
 8000e0a:	459c      	cmp	ip, r3
 8000e0c:	d909      	bls.n	8000e22 <__udivmoddi4+0x8e>
 8000e0e:	18fb      	adds	r3, r7, r3
 8000e10:	f100 32ff 	add.w	r2, r0, #4294967295
 8000e14:	f080 80d6 	bcs.w	8000fc4 <__udivmoddi4+0x230>
 8000e18:	459c      	cmp	ip, r3
 8000e1a:	f240 80d3 	bls.w	8000fc4 <__udivmoddi4+0x230>
 8000e1e:	443b      	add	r3, r7
 8000e20:	3802      	subs	r0, #2
 8000e22:	ea40 4001 	orr.w	r0, r0, r1, lsl #16
 8000e26:	eba3 030c 	sub.w	r3, r3, ip
 8000e2a:	2100      	movs	r1, #0
 8000e2c:	b11d      	cbz	r5, 8000e36 <__udivmoddi4+0xa2>
 8000e2e:	40f3      	lsrs	r3, r6
 8000e30:	2200      	movs	r2, #0
 8000e32:	e9c5 3200 	strd	r3, r2, [r5]
 8000e36:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000e3a:	428b      	cmp	r3, r1
 8000e3c:	d905      	bls.n	8000e4a <__udivmoddi4+0xb6>
 8000e3e:	b10d      	cbz	r5, 8000e44 <__udivmoddi4+0xb0>
 8000e40:	e9c5 0100 	strd	r0, r1, [r5]
 8000e44:	2100      	movs	r1, #0
 8000e46:	4608      	mov	r0, r1
 8000e48:	e7f5      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000e4a:	fab3 f183 	clz	r1, r3
 8000e4e:	2900      	cmp	r1, #0
 8000e50:	d146      	bne.n	8000ee0 <__udivmoddi4+0x14c>
 8000e52:	4573      	cmp	r3, lr
 8000e54:	d302      	bcc.n	8000e5c <__udivmoddi4+0xc8>
 8000e56:	4282      	cmp	r2, r0
 8000e58:	f200 8105 	bhi.w	8001066 <__udivmoddi4+0x2d2>
 8000e5c:	1a84      	subs	r4, r0, r2
 8000e5e:	eb6e 0203 	sbc.w	r2, lr, r3
 8000e62:	2001      	movs	r0, #1
 8000e64:	4690      	mov	r8, r2
 8000e66:	2d00      	cmp	r5, #0
 8000e68:	d0e5      	beq.n	8000e36 <__udivmoddi4+0xa2>
 8000e6a:	e9c5 4800 	strd	r4, r8, [r5]
 8000e6e:	e7e2      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000e70:	2a00      	cmp	r2, #0
 8000e72:	f000 8090 	beq.w	8000f96 <__udivmoddi4+0x202>
 8000e76:	fab2 f682 	clz	r6, r2
 8000e7a:	2e00      	cmp	r6, #0
 8000e7c:	f040 80a4 	bne.w	8000fc8 <__udivmoddi4+0x234>
 8000e80:	1a8a      	subs	r2, r1, r2
 8000e82:	0c03      	lsrs	r3, r0, #16
 8000e84:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000e88:	b280      	uxth	r0, r0
 8000e8a:	b2bc      	uxth	r4, r7
 8000e8c:	2101      	movs	r1, #1
 8000e8e:	fbb2 fcfe 	udiv	ip, r2, lr
 8000e92:	fb0e 221c 	mls	r2, lr, ip, r2
 8000e96:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8000e9a:	fb04 f20c 	mul.w	r2, r4, ip
 8000e9e:	429a      	cmp	r2, r3
 8000ea0:	d907      	bls.n	8000eb2 <__udivmoddi4+0x11e>
 8000ea2:	18fb      	adds	r3, r7, r3
 8000ea4:	f10c 38ff 	add.w	r8, ip, #4294967295
 8000ea8:	d202      	bcs.n	8000eb0 <__udivmoddi4+0x11c>
 8000eaa:	429a      	cmp	r2, r3
 8000eac:	f200 80e0 	bhi.w	8001070 <__udivmoddi4+0x2dc>
 8000eb0:	46c4      	mov	ip, r8
 8000eb2:	1a9b      	subs	r3, r3, r2
 8000eb4:	fbb3 f2fe 	udiv	r2, r3, lr
 8000eb8:	fb0e 3312 	mls	r3, lr, r2, r3
 8000ebc:	ea40 4303 	orr.w	r3, r0, r3, lsl #16
 8000ec0:	fb02 f404 	mul.w	r4, r2, r4
 8000ec4:	429c      	cmp	r4, r3
 8000ec6:	d907      	bls.n	8000ed8 <__udivmoddi4+0x144>
 8000ec8:	18fb      	adds	r3, r7, r3
 8000eca:	f102 30ff 	add.w	r0, r2, #4294967295
 8000ece:	d202      	bcs.n	8000ed6 <__udivmoddi4+0x142>
 8000ed0:	429c      	cmp	r4, r3
 8000ed2:	f200 80ca 	bhi.w	800106a <__udivmoddi4+0x2d6>
 8000ed6:	4602      	mov	r2, r0
 8000ed8:	1b1b      	subs	r3, r3, r4
 8000eda:	ea42 400c 	orr.w	r0, r2, ip, lsl #16
 8000ede:	e7a5      	b.n	8000e2c <__udivmoddi4+0x98>
 8000ee0:	f1c1 0620 	rsb	r6, r1, #32
 8000ee4:	408b      	lsls	r3, r1
 8000ee6:	fa22 f706 	lsr.w	r7, r2, r6
 8000eea:	431f      	orrs	r7, r3
 8000eec:	fa0e f401 	lsl.w	r4, lr, r1
 8000ef0:	fa20 f306 	lsr.w	r3, r0, r6
 8000ef4:	fa2e fe06 	lsr.w	lr, lr, r6
 8000ef8:	ea4f 4917 	mov.w	r9, r7, lsr #16
 8000efc:	4323      	orrs	r3, r4
 8000efe:	fa00 f801 	lsl.w	r8, r0, r1
 8000f02:	fa1f fc87 	uxth.w	ip, r7
 8000f06:	fbbe f0f9 	udiv	r0, lr, r9
 8000f0a:	0c1c      	lsrs	r4, r3, #16
 8000f0c:	fb09 ee10 	mls	lr, r9, r0, lr
 8000f10:	ea44 440e 	orr.w	r4, r4, lr, lsl #16
 8000f14:	fb00 fe0c 	mul.w	lr, r0, ip
 8000f18:	45a6      	cmp	lr, r4
 8000f1a:	fa02 f201 	lsl.w	r2, r2, r1
 8000f1e:	d909      	bls.n	8000f34 <__udivmoddi4+0x1a0>
 8000f20:	193c      	adds	r4, r7, r4
 8000f22:	f100 3aff 	add.w	sl, r0, #4294967295
 8000f26:	f080 809c 	bcs.w	8001062 <__udivmoddi4+0x2ce>
 8000f2a:	45a6      	cmp	lr, r4
 8000f2c:	f240 8099 	bls.w	8001062 <__udivmoddi4+0x2ce>
 8000f30:	3802      	subs	r0, #2
 8000f32:	443c      	add	r4, r7
 8000f34:	eba4 040e 	sub.w	r4, r4, lr
 8000f38:	fa1f fe83 	uxth.w	lr, r3
 8000f3c:	fbb4 f3f9 	udiv	r3, r4, r9
 8000f40:	fb09 4413 	mls	r4, r9, r3, r4
 8000f44:	ea4e 4404 	orr.w	r4, lr, r4, lsl #16
 8000f48:	fb03 fc0c 	mul.w	ip, r3, ip
 8000f4c:	45a4      	cmp	ip, r4
 8000f4e:	d908      	bls.n	8000f62 <__udivmoddi4+0x1ce>
 8000f50:	193c      	adds	r4, r7, r4
 8000f52:	f103 3eff 	add.w	lr, r3, #4294967295
 8000f56:	f080 8082 	bcs.w	800105e <__udivmoddi4+0x2ca>
 8000f5a:	45a4      	cmp	ip, r4
 8000f5c:	d97f      	bls.n	800105e <__udivmoddi4+0x2ca>
 8000f5e:	3b02      	subs	r3, #2
 8000f60:	443c      	add	r4, r7
 8000f62:	ea43 4000 	orr.w	r0, r3, r0, lsl #16
 8000f66:	eba4 040c 	sub.w	r4, r4, ip
 8000f6a:	fba0 ec02 	umull	lr, ip, r0, r2
 8000f6e:	4564      	cmp	r4, ip
 8000f70:	4673      	mov	r3, lr
 8000f72:	46e1      	mov	r9, ip
 8000f74:	d362      	bcc.n	800103c <__udivmoddi4+0x2a8>
 8000f76:	d05f      	beq.n	8001038 <__udivmoddi4+0x2a4>
 8000f78:	b15d      	cbz	r5, 8000f92 <__udivmoddi4+0x1fe>
 8000f7a:	ebb8 0203 	subs.w	r2, r8, r3
 8000f7e:	eb64 0409 	sbc.w	r4, r4, r9
 8000f82:	fa04 f606 	lsl.w	r6, r4, r6
 8000f86:	fa22 f301 	lsr.w	r3, r2, r1
 8000f8a:	431e      	orrs	r6, r3
 8000f8c:	40cc      	lsrs	r4, r1
 8000f8e:	e9c5 6400 	strd	r6, r4, [r5]
 8000f92:	2100      	movs	r1, #0
 8000f94:	e74f      	b.n	8000e36 <__udivmoddi4+0xa2>
 8000f96:	fbb1 fcf2 	udiv	ip, r1, r2
 8000f9a:	0c01      	lsrs	r1, r0, #16
 8000f9c:	ea41 410e 	orr.w	r1, r1, lr, lsl #16
 8000fa0:	b280      	uxth	r0, r0
 8000fa2:	ea40 4201 	orr.w	r2, r0, r1, lsl #16
 8000fa6:	463b      	mov	r3, r7
 8000fa8:	4638      	mov	r0, r7
 8000faa:	463c      	mov	r4, r7
 8000fac:	46b8      	mov	r8, r7
 8000fae:	46be      	mov	lr, r7
 8000fb0:	2620      	movs	r6, #32
 8000fb2:	fbb1 f1f7 	udiv	r1, r1, r7
 8000fb6:	eba2 0208 	sub.w	r2, r2, r8
 8000fba:	ea41 410c 	orr.w	r1, r1, ip, lsl #16
 8000fbe:	e766      	b.n	8000e8e <__udivmoddi4+0xfa>
 8000fc0:	4601      	mov	r1, r0
 8000fc2:	e718      	b.n	8000df6 <__udivmoddi4+0x62>
 8000fc4:	4610      	mov	r0, r2
 8000fc6:	e72c      	b.n	8000e22 <__udivmoddi4+0x8e>
 8000fc8:	f1c6 0220 	rsb	r2, r6, #32
 8000fcc:	fa2e f302 	lsr.w	r3, lr, r2
 8000fd0:	40b7      	lsls	r7, r6
 8000fd2:	40b1      	lsls	r1, r6
 8000fd4:	fa20 f202 	lsr.w	r2, r0, r2
 8000fd8:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 8000fdc:	430a      	orrs	r2, r1
 8000fde:	fbb3 f8fe 	udiv	r8, r3, lr
 8000fe2:	b2bc      	uxth	r4, r7
 8000fe4:	fb0e 3318 	mls	r3, lr, r8, r3
 8000fe8:	0c11      	lsrs	r1, r2, #16
 8000fea:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000fee:	fb08 f904 	mul.w	r9, r8, r4
 8000ff2:	40b0      	lsls	r0, r6
 8000ff4:	4589      	cmp	r9, r1
 8000ff6:	ea4f 4310 	mov.w	r3, r0, lsr #16
 8000ffa:	b280      	uxth	r0, r0
 8000ffc:	d93e      	bls.n	800107c <__udivmoddi4+0x2e8>
 8000ffe:	1879      	adds	r1, r7, r1
 8001000:	f108 3cff 	add.w	ip, r8, #4294967295
 8001004:	d201      	bcs.n	800100a <__udivmoddi4+0x276>
 8001006:	4589      	cmp	r9, r1
 8001008:	d81f      	bhi.n	800104a <__udivmoddi4+0x2b6>
 800100a:	eba1 0109 	sub.w	r1, r1, r9
 800100e:	fbb1 f9fe 	udiv	r9, r1, lr
 8001012:	fb09 f804 	mul.w	r8, r9, r4
 8001016:	fb0e 1119 	mls	r1, lr, r9, r1
 800101a:	b292      	uxth	r2, r2
 800101c:	ea42 4201 	orr.w	r2, r2, r1, lsl #16
 8001020:	4542      	cmp	r2, r8
 8001022:	d229      	bcs.n	8001078 <__udivmoddi4+0x2e4>
 8001024:	18ba      	adds	r2, r7, r2
 8001026:	f109 31ff 	add.w	r1, r9, #4294967295
 800102a:	d2c4      	bcs.n	8000fb6 <__udivmoddi4+0x222>
 800102c:	4542      	cmp	r2, r8
 800102e:	d2c2      	bcs.n	8000fb6 <__udivmoddi4+0x222>
 8001030:	f1a9 0102 	sub.w	r1, r9, #2
 8001034:	443a      	add	r2, r7
 8001036:	e7be      	b.n	8000fb6 <__udivmoddi4+0x222>
 8001038:	45f0      	cmp	r8, lr
 800103a:	d29d      	bcs.n	8000f78 <__udivmoddi4+0x1e4>
 800103c:	ebbe 0302 	subs.w	r3, lr, r2
 8001040:	eb6c 0c07 	sbc.w	ip, ip, r7
 8001044:	3801      	subs	r0, #1
 8001046:	46e1      	mov	r9, ip
 8001048:	e796      	b.n	8000f78 <__udivmoddi4+0x1e4>
 800104a:	eba7 0909 	sub.w	r9, r7, r9
 800104e:	4449      	add	r1, r9
 8001050:	f1a8 0c02 	sub.w	ip, r8, #2
 8001054:	fbb1 f9fe 	udiv	r9, r1, lr
 8001058:	fb09 f804 	mul.w	r8, r9, r4
 800105c:	e7db      	b.n	8001016 <__udivmoddi4+0x282>
 800105e:	4673      	mov	r3, lr
 8001060:	e77f      	b.n	8000f62 <__udivmoddi4+0x1ce>
 8001062:	4650      	mov	r0, sl
 8001064:	e766      	b.n	8000f34 <__udivmoddi4+0x1a0>
 8001066:	4608      	mov	r0, r1
 8001068:	e6fd      	b.n	8000e66 <__udivmoddi4+0xd2>
 800106a:	443b      	add	r3, r7
 800106c:	3a02      	subs	r2, #2
 800106e:	e733      	b.n	8000ed8 <__udivmoddi4+0x144>
 8001070:	f1ac 0c02 	sub.w	ip, ip, #2
 8001074:	443b      	add	r3, r7
 8001076:	e71c      	b.n	8000eb2 <__udivmoddi4+0x11e>
 8001078:	4649      	mov	r1, r9
 800107a:	e79c      	b.n	8000fb6 <__udivmoddi4+0x222>
 800107c:	eba1 0109 	sub.w	r1, r1, r9
 8001080:	46c4      	mov	ip, r8
 8001082:	fbb1 f9fe 	udiv	r9, r1, lr
 8001086:	fb09 f804 	mul.w	r8, r9, r4
 800108a:	e7c4      	b.n	8001016 <__udivmoddi4+0x282>

0800108c <__aeabi_idiv0>:
 800108c:	4770      	bx	lr
 800108e:	bf00      	nop

08001090 <LowPassFilter_Init>:
 */
#include "main.h"
#include"LowPassFilter.h"

void LowPassFilter_Init(LowPassFilter_t *LPF, float alpha)
{
 8001090:	b480      	push	{r7}
 8001092:	b083      	sub	sp, #12
 8001094:	af00      	add	r7, sp, #0
 8001096:	6078      	str	r0, [r7, #4]
 8001098:	ed87 0a00 	vstr	s0, [r7]
	LPF->alpha = alpha;
 800109c:	687b      	ldr	r3, [r7, #4]
 800109e:	683a      	ldr	r2, [r7, #0]
 80010a0:	601a      	str	r2, [r3, #0]
}
 80010a2:	bf00      	nop
 80010a4:	370c      	adds	r7, #12
 80010a6:	46bd      	mov	sp, r7
 80010a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010ac:	4770      	bx	lr

080010ae <LowPassFilter_Update>:
float LowPassFilter_Update(LowPassFilter_t *LPF, float input)
{
 80010ae:	b480      	push	{r7}
 80010b0:	b083      	sub	sp, #12
 80010b2:	af00      	add	r7, sp, #0
 80010b4:	6078      	str	r0, [r7, #4]
 80010b6:	ed87 0a00 	vstr	s0, [r7]
	/*Standard low pass filter*/
	LPF->output = LPF->alpha * input + (1.0f - LPF->alpha) * LPF->output;
 80010ba:	687b      	ldr	r3, [r7, #4]
 80010bc:	ed93 7a00 	vldr	s14, [r3]
 80010c0:	edd7 7a00 	vldr	s15, [r7]
 80010c4:	ee27 7a27 	vmul.f32	s14, s14, s15
 80010c8:	687b      	ldr	r3, [r7, #4]
 80010ca:	edd3 7a00 	vldr	s15, [r3]
 80010ce:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80010d2:	ee76 6ae7 	vsub.f32	s13, s13, s15
 80010d6:	687b      	ldr	r3, [r7, #4]
 80010d8:	edd3 7a01 	vldr	s15, [r3, #4]
 80010dc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80010e0:	ee77 7a27 	vadd.f32	s15, s14, s15
 80010e4:	687b      	ldr	r3, [r7, #4]
 80010e6:	edc3 7a01 	vstr	s15, [r3, #4]

	/*IIR filter*/
	//LPF->output = (1.0f - LPF->alpha) * input + LPF->alpha * LPF->output;

	return LPF->output;
 80010ea:	687b      	ldr	r3, [r7, #4]
 80010ec:	685b      	ldr	r3, [r3, #4]
 80010ee:	ee07 3a90 	vmov	s15, r3
}
 80010f2:	eeb0 0a67 	vmov.f32	s0, s15
 80010f6:	370c      	adds	r7, #12
 80010f8:	46bd      	mov	sp, r7
 80010fa:	f85d 7b04 	ldr.w	r7, [sp], #4
 80010fe:	4770      	bx	lr

08001100 <RB_Write>:
 */
#include "main.h"
#include "RingBuffer.h"

RB_Status RB_Write(RingBuffer_t *Buf, uint8_t value)
{
 8001100:	b480      	push	{r7}
 8001102:	b085      	sub	sp, #20
 8001104:	af00      	add	r7, sp, #0
 8001106:	6078      	str	r0, [r7, #4]
 8001108:	460b      	mov	r3, r1
 800110a:	70fb      	strb	r3, [r7, #3]
	uint8_t HeadTmp = (Buf->Head + 1) % RING_BUFFER_SIZE;
 800110c:	687b      	ldr	r3, [r7, #4]
 800110e:	881b      	ldrh	r3, [r3, #0]
 8001110:	3301      	adds	r3, #1
 8001112:	425a      	negs	r2, r3
 8001114:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 8001118:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 800111c:	bf58      	it	pl
 800111e:	4253      	negpl	r3, r2
 8001120:	73fb      	strb	r3, [r7, #15]

	if(HeadTmp == Buf->Tail)
 8001122:	7bfb      	ldrb	r3, [r7, #15]
 8001124:	b29a      	uxth	r2, r3
 8001126:	687b      	ldr	r3, [r7, #4]
 8001128:	885b      	ldrh	r3, [r3, #2]
 800112a:	429a      	cmp	r2, r3
 800112c:	d101      	bne.n	8001132 <RB_Write+0x32>
	{
		return RB_ERROR;
 800112e:	2301      	movs	r3, #1
 8001130:	e00b      	b.n	800114a <RB_Write+0x4a>
	}

	Buf->Buffer[Buf->Head] = value;
 8001132:	687b      	ldr	r3, [r7, #4]
 8001134:	881b      	ldrh	r3, [r3, #0]
 8001136:	461a      	mov	r2, r3
 8001138:	687b      	ldr	r3, [r7, #4]
 800113a:	4413      	add	r3, r2
 800113c:	78fa      	ldrb	r2, [r7, #3]
 800113e:	711a      	strb	r2, [r3, #4]

	Buf->Head = HeadTmp;
 8001140:	7bfb      	ldrb	r3, [r7, #15]
 8001142:	b29a      	uxth	r2, r3
 8001144:	687b      	ldr	r3, [r7, #4]
 8001146:	801a      	strh	r2, [r3, #0]

	return RB_OK;
 8001148:	2300      	movs	r3, #0
}
 800114a:	4618      	mov	r0, r3
 800114c:	3714      	adds	r7, #20
 800114e:	46bd      	mov	sp, r7
 8001150:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001154:	4770      	bx	lr

08001156 <RB_Read>:

RB_Status RB_Read(RingBuffer_t *Buf, uint8_t *value)
{
 8001156:	b480      	push	{r7}
 8001158:	b083      	sub	sp, #12
 800115a:	af00      	add	r7, sp, #0
 800115c:	6078      	str	r0, [r7, #4]
 800115e:	6039      	str	r1, [r7, #0]
	if(Buf->Head == Buf->Tail)
 8001160:	687b      	ldr	r3, [r7, #4]
 8001162:	881a      	ldrh	r2, [r3, #0]
 8001164:	687b      	ldr	r3, [r7, #4]
 8001166:	885b      	ldrh	r3, [r3, #2]
 8001168:	429a      	cmp	r2, r3
 800116a:	d101      	bne.n	8001170 <RB_Read+0x1a>
	{
		return RB_ERROR;
 800116c:	2301      	movs	r3, #1
 800116e:	e015      	b.n	800119c <RB_Read+0x46>
	}

	*value = Buf->Buffer[Buf->Tail];
 8001170:	687b      	ldr	r3, [r7, #4]
 8001172:	885b      	ldrh	r3, [r3, #2]
 8001174:	461a      	mov	r2, r3
 8001176:	687b      	ldr	r3, [r7, #4]
 8001178:	4413      	add	r3, r2
 800117a:	791a      	ldrb	r2, [r3, #4]
 800117c:	683b      	ldr	r3, [r7, #0]
 800117e:	701a      	strb	r2, [r3, #0]

	Buf->Tail = (Buf->Tail + 1) % RING_BUFFER_SIZE;
 8001180:	687b      	ldr	r3, [r7, #4]
 8001182:	885b      	ldrh	r3, [r3, #2]
 8001184:	3301      	adds	r3, #1
 8001186:	425a      	negs	r2, r3
 8001188:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800118c:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 8001190:	bf58      	it	pl
 8001192:	4253      	negpl	r3, r2
 8001194:	b29a      	uxth	r2, r3
 8001196:	687b      	ldr	r3, [r7, #4]
 8001198:	805a      	strh	r2, [r3, #2]

	return RB_OK;
 800119a:	2300      	movs	r3, #0
}
 800119c:	4618      	mov	r0, r3
 800119e:	370c      	adds	r7, #12
 80011a0:	46bd      	mov	sp, r7
 80011a2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011a6:	4770      	bx	lr

080011a8 <Parser_TakeLine>:
//
//	}
//
//}
void Parser_TakeLine(RingBuffer_t *Buf, uint8_t *ReceivedData)
{
 80011a8:	b580      	push	{r7, lr}
 80011aa:	b084      	sub	sp, #16
 80011ac:	af00      	add	r7, sp, #0
 80011ae:	6078      	str	r0, [r7, #4]
 80011b0:	6039      	str	r1, [r7, #0]
	uint8_t Tmp;
	uint8_t i = 0;
 80011b2:	2300      	movs	r3, #0
 80011b4:	73fb      	strb	r3, [r7, #15]
	do
	{
		RB_Read(Buf, &Tmp);
 80011b6:	f107 030e 	add.w	r3, r7, #14
 80011ba:	4619      	mov	r1, r3
 80011bc:	6878      	ldr	r0, [r7, #4]
 80011be:	f7ff ffca 	bl	8001156 <RB_Read>

		if(Tmp == ENDLINE)
 80011c2:	7bbb      	ldrb	r3, [r7, #14]
 80011c4:	2b0a      	cmp	r3, #10
 80011c6:	d105      	bne.n	80011d4 <Parser_TakeLine+0x2c>
		{
			ReceivedData[i] = 0;
 80011c8:	7bfb      	ldrb	r3, [r7, #15]
 80011ca:	683a      	ldr	r2, [r7, #0]
 80011cc:	4413      	add	r3, r2
 80011ce:	2200      	movs	r2, #0
 80011d0:	701a      	strb	r2, [r3, #0]
 80011d2:	e004      	b.n	80011de <Parser_TakeLine+0x36>

		}

		else
		{
			ReceivedData[i] = Tmp;
 80011d4:	7bfb      	ldrb	r3, [r7, #15]
 80011d6:	683a      	ldr	r2, [r7, #0]
 80011d8:	4413      	add	r3, r2
 80011da:	7bba      	ldrb	r2, [r7, #14]
 80011dc:	701a      	strb	r2, [r3, #0]
		}
		i++;
 80011de:	7bfb      	ldrb	r3, [r7, #15]
 80011e0:	3301      	adds	r3, #1
 80011e2:	73fb      	strb	r3, [r7, #15]

	} while(Tmp != ENDLINE);
 80011e4:	7bbb      	ldrb	r3, [r7, #14]
 80011e6:	2b0a      	cmp	r3, #10
 80011e8:	d1e5      	bne.n	80011b6 <Parser_TakeLine+0xe>

}
 80011ea:	bf00      	nop
 80011ec:	bf00      	nop
 80011ee:	3710      	adds	r7, #16
 80011f0:	46bd      	mov	sp, r7
 80011f2:	bd80      	pop	{r7, pc}

080011f4 <kp_change>:

static void kp_change(LineFollower_t *LF)
{
 80011f4:	b580      	push	{r7, lr}
 80011f6:	b084      	sub	sp, #16
 80011f8:	af00      	add	r7, sp, #0
 80011fa:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80011fc:	490f      	ldr	r1, [pc, #60]	@ (800123c <kp_change+0x48>)
 80011fe:	2000      	movs	r0, #0
 8001200:	f011 f80a 	bl	8012218 <strtok>
 8001204:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001206:	68fb      	ldr	r3, [r7, #12]
 8001208:	781b      	ldrb	r3, [r3, #0]
 800120a:	2b00      	cmp	r3, #0
 800120c:	d011      	beq.n	8001232 <kp_change+0x3e>
 800120e:	68f8      	ldr	r0, [r7, #12]
 8001210:	f7ff f866 	bl	80002e0 <strlen>
 8001214:	4603      	mov	r3, r0
 8001216:	2b1f      	cmp	r3, #31
 8001218:	d80b      	bhi.n	8001232 <kp_change+0x3e>
	{
		LF->Kp = atof(ParsePointer);
 800121a:	68f8      	ldr	r0, [r7, #12]
 800121c:	f00f fc53 	bl	8010ac6 <atof>
 8001220:	ec53 2b10 	vmov	r2, r3, d0
 8001224:	4610      	mov	r0, r2
 8001226:	4619      	mov	r1, r3
 8001228:	f7ff fd16 	bl	8000c58 <__aeabi_d2f>
 800122c:	4602      	mov	r2, r0
 800122e:	687b      	ldr	r3, [r7, #4]
 8001230:	601a      	str	r2, [r3, #0]
	}

}
 8001232:	bf00      	nop
 8001234:	3710      	adds	r7, #16
 8001236:	46bd      	mov	sp, r7
 8001238:	bd80      	pop	{r7, pc}
 800123a:	bf00      	nop
 800123c:	08015b70 	.word	0x08015b70

08001240 <kd_change>:
static void kd_change(LineFollower_t *LF)
{
 8001240:	b580      	push	{r7, lr}
 8001242:	b084      	sub	sp, #16
 8001244:	af00      	add	r7, sp, #0
 8001246:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001248:	490f      	ldr	r1, [pc, #60]	@ (8001288 <kd_change+0x48>)
 800124a:	2000      	movs	r0, #0
 800124c:	f010 ffe4 	bl	8012218 <strtok>
 8001250:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001252:	68fb      	ldr	r3, [r7, #12]
 8001254:	781b      	ldrb	r3, [r3, #0]
 8001256:	2b00      	cmp	r3, #0
 8001258:	d011      	beq.n	800127e <kd_change+0x3e>
 800125a:	68f8      	ldr	r0, [r7, #12]
 800125c:	f7ff f840 	bl	80002e0 <strlen>
 8001260:	4603      	mov	r3, r0
 8001262:	2b1f      	cmp	r3, #31
 8001264:	d80b      	bhi.n	800127e <kd_change+0x3e>
	{
		LF->Kd = atof(ParsePointer);
 8001266:	68f8      	ldr	r0, [r7, #12]
 8001268:	f00f fc2d 	bl	8010ac6 <atof>
 800126c:	ec53 2b10 	vmov	r2, r3, d0
 8001270:	4610      	mov	r0, r2
 8001272:	4619      	mov	r1, r3
 8001274:	f7ff fcf0 	bl	8000c58 <__aeabi_d2f>
 8001278:	4602      	mov	r2, r0
 800127a:	687b      	ldr	r3, [r7, #4]
 800127c:	605a      	str	r2, [r3, #4]
	}
}
 800127e:	bf00      	nop
 8001280:	3710      	adds	r7, #16
 8001282:	46bd      	mov	sp, r7
 8001284:	bd80      	pop	{r7, pc}
 8001286:	bf00      	nop
 8001288:	08015b70 	.word	0x08015b70

0800128c <Base_speed_change>:
static void Base_speed_change(LineFollower_t *LF)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b084      	sub	sp, #16
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001294:	4915      	ldr	r1, [pc, #84]	@ (80012ec <Base_speed_change+0x60>)
 8001296:	2000      	movs	r0, #0
 8001298:	f010 ffbe 	bl	8012218 <strtok>
 800129c:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800129e:	68fb      	ldr	r3, [r7, #12]
 80012a0:	781b      	ldrb	r3, [r3, #0]
 80012a2:	2b00      	cmp	r3, #0
 80012a4:	d01d      	beq.n	80012e2 <Base_speed_change+0x56>
 80012a6:	68f8      	ldr	r0, [r7, #12]
 80012a8:	f7ff f81a 	bl	80002e0 <strlen>
 80012ac:	4603      	mov	r3, r0
 80012ae:	2b1f      	cmp	r3, #31
 80012b0:	d817      	bhi.n	80012e2 <Base_speed_change+0x56>
	{
		LF->Base_speed_R = atof(ParsePointer);
 80012b2:	68f8      	ldr	r0, [r7, #12]
 80012b4:	f00f fc07 	bl	8010ac6 <atof>
 80012b8:	ec53 2b10 	vmov	r2, r3, d0
 80012bc:	4610      	mov	r0, r2
 80012be:	4619      	mov	r1, r3
 80012c0:	f7ff fc82 	bl	8000bc8 <__aeabi_d2iz>
 80012c4:	4602      	mov	r2, r0
 80012c6:	687b      	ldr	r3, [r7, #4]
 80012c8:	611a      	str	r2, [r3, #16]
		LF->Base_speed_L = atof(ParsePointer);
 80012ca:	68f8      	ldr	r0, [r7, #12]
 80012cc:	f00f fbfb 	bl	8010ac6 <atof>
 80012d0:	ec53 2b10 	vmov	r2, r3, d0
 80012d4:	4610      	mov	r0, r2
 80012d6:	4619      	mov	r1, r3
 80012d8:	f7ff fc76 	bl	8000bc8 <__aeabi_d2iz>
 80012dc:	4602      	mov	r2, r0
 80012de:	687b      	ldr	r3, [r7, #4]
 80012e0:	615a      	str	r2, [r3, #20]
	}
}
 80012e2:	bf00      	nop
 80012e4:	3710      	adds	r7, #16
 80012e6:	46bd      	mov	sp, r7
 80012e8:	bd80      	pop	{r7, pc}
 80012ea:	bf00      	nop
 80012ec:	08015b70 	.word	0x08015b70

080012f0 <Max_speed_change>:

static void Max_speed_change(LineFollower_t *LF)
{
 80012f0:	b580      	push	{r7, lr}
 80012f2:	b084      	sub	sp, #16
 80012f4:	af00      	add	r7, sp, #0
 80012f6:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80012f8:	4915      	ldr	r1, [pc, #84]	@ (8001350 <Max_speed_change+0x60>)
 80012fa:	2000      	movs	r0, #0
 80012fc:	f010 ff8c 	bl	8012218 <strtok>
 8001300:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001302:	68fb      	ldr	r3, [r7, #12]
 8001304:	781b      	ldrb	r3, [r3, #0]
 8001306:	2b00      	cmp	r3, #0
 8001308:	d01d      	beq.n	8001346 <Max_speed_change+0x56>
 800130a:	68f8      	ldr	r0, [r7, #12]
 800130c:	f7fe ffe8 	bl	80002e0 <strlen>
 8001310:	4603      	mov	r3, r0
 8001312:	2b1f      	cmp	r3, #31
 8001314:	d817      	bhi.n	8001346 <Max_speed_change+0x56>
	{
		LF->Max_speed_R = atof(ParsePointer);
 8001316:	68f8      	ldr	r0, [r7, #12]
 8001318:	f00f fbd5 	bl	8010ac6 <atof>
 800131c:	ec53 2b10 	vmov	r2, r3, d0
 8001320:	4610      	mov	r0, r2
 8001322:	4619      	mov	r1, r3
 8001324:	f7ff fc50 	bl	8000bc8 <__aeabi_d2iz>
 8001328:	4602      	mov	r2, r0
 800132a:	687b      	ldr	r3, [r7, #4]
 800132c:	619a      	str	r2, [r3, #24]
		LF->Max_speed_L = atof(ParsePointer);
 800132e:	68f8      	ldr	r0, [r7, #12]
 8001330:	f00f fbc9 	bl	8010ac6 <atof>
 8001334:	ec53 2b10 	vmov	r2, r3, d0
 8001338:	4610      	mov	r0, r2
 800133a:	4619      	mov	r1, r3
 800133c:	f7ff fc44 	bl	8000bc8 <__aeabi_d2iz>
 8001340:	4602      	mov	r2, r0
 8001342:	687b      	ldr	r3, [r7, #4]
 8001344:	61da      	str	r2, [r3, #28]
	}
}
 8001346:	bf00      	nop
 8001348:	3710      	adds	r7, #16
 800134a:	46bd      	mov	sp, r7
 800134c:	bd80      	pop	{r7, pc}
 800134e:	bf00      	nop
 8001350:	08015b70 	.word	0x08015b70

08001354 <Sharp_bend_speed_right_change>:
static void Sharp_bend_speed_right_change(LineFollower_t *LF)
{
 8001354:	b580      	push	{r7, lr}
 8001356:	b084      	sub	sp, #16
 8001358:	af00      	add	r7, sp, #0
 800135a:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 800135c:	490f      	ldr	r1, [pc, #60]	@ (800139c <Sharp_bend_speed_right_change+0x48>)
 800135e:	2000      	movs	r0, #0
 8001360:	f010 ff5a 	bl	8012218 <strtok>
 8001364:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8001366:	68fb      	ldr	r3, [r7, #12]
 8001368:	781b      	ldrb	r3, [r3, #0]
 800136a:	2b00      	cmp	r3, #0
 800136c:	d011      	beq.n	8001392 <Sharp_bend_speed_right_change+0x3e>
 800136e:	68f8      	ldr	r0, [r7, #12]
 8001370:	f7fe ffb6 	bl	80002e0 <strlen>
 8001374:	4603      	mov	r3, r0
 8001376:	2b1f      	cmp	r3, #31
 8001378:	d80b      	bhi.n	8001392 <Sharp_bend_speed_right_change+0x3e>
	{
	LF->Sharp_bend_speed_right = atof(ParsePointer);
 800137a:	68f8      	ldr	r0, [r7, #12]
 800137c:	f00f fba3 	bl	8010ac6 <atof>
 8001380:	ec53 2b10 	vmov	r2, r3, d0
 8001384:	4610      	mov	r0, r2
 8001386:	4619      	mov	r1, r3
 8001388:	f7ff fc1e 	bl	8000bc8 <__aeabi_d2iz>
 800138c:	4602      	mov	r2, r0
 800138e:	687b      	ldr	r3, [r7, #4]
 8001390:	621a      	str	r2, [r3, #32]
	}
}
 8001392:	bf00      	nop
 8001394:	3710      	adds	r7, #16
 8001396:	46bd      	mov	sp, r7
 8001398:	bd80      	pop	{r7, pc}
 800139a:	bf00      	nop
 800139c:	08015b70 	.word	0x08015b70

080013a0 <Sharp_bend_speed_left_change>:
static void Sharp_bend_speed_left_change(LineFollower_t *LF)
{
 80013a0:	b580      	push	{r7, lr}
 80013a2:	b084      	sub	sp, #16
 80013a4:	af00      	add	r7, sp, #0
 80013a6:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80013a8:	490f      	ldr	r1, [pc, #60]	@ (80013e8 <Sharp_bend_speed_left_change+0x48>)
 80013aa:	2000      	movs	r0, #0
 80013ac:	f010 ff34 	bl	8012218 <strtok>
 80013b0:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80013b2:	68fb      	ldr	r3, [r7, #12]
 80013b4:	781b      	ldrb	r3, [r3, #0]
 80013b6:	2b00      	cmp	r3, #0
 80013b8:	d011      	beq.n	80013de <Sharp_bend_speed_left_change+0x3e>
 80013ba:	68f8      	ldr	r0, [r7, #12]
 80013bc:	f7fe ff90 	bl	80002e0 <strlen>
 80013c0:	4603      	mov	r3, r0
 80013c2:	2b1f      	cmp	r3, #31
 80013c4:	d80b      	bhi.n	80013de <Sharp_bend_speed_left_change+0x3e>
	{
	LF->Sharp_bend_speed_left = atof(ParsePointer);
 80013c6:	68f8      	ldr	r0, [r7, #12]
 80013c8:	f00f fb7d 	bl	8010ac6 <atof>
 80013cc:	ec53 2b10 	vmov	r2, r3, d0
 80013d0:	4610      	mov	r0, r2
 80013d2:	4619      	mov	r1, r3
 80013d4:	f7ff fbf8 	bl	8000bc8 <__aeabi_d2iz>
 80013d8:	4602      	mov	r2, r0
 80013da:	687b      	ldr	r3, [r7, #4]
 80013dc:	625a      	str	r2, [r3, #36]	@ 0x24
	}
}
 80013de:	bf00      	nop
 80013e0:	3710      	adds	r7, #16
 80013e2:	46bd      	mov	sp, r7
 80013e4:	bd80      	pop	{r7, pc}
 80013e6:	bf00      	nop
 80013e8:	08015b70 	.word	0x08015b70

080013ec <Bend_speed_right_change>:
static void Bend_speed_right_change(LineFollower_t *LF)
{
 80013ec:	b580      	push	{r7, lr}
 80013ee:	b084      	sub	sp, #16
 80013f0:	af00      	add	r7, sp, #0
 80013f2:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 80013f4:	490f      	ldr	r1, [pc, #60]	@ (8001434 <Bend_speed_right_change+0x48>)
 80013f6:	2000      	movs	r0, #0
 80013f8:	f010 ff0e 	bl	8012218 <strtok>
 80013fc:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 80013fe:	68fb      	ldr	r3, [r7, #12]
 8001400:	781b      	ldrb	r3, [r3, #0]
 8001402:	2b00      	cmp	r3, #0
 8001404:	d011      	beq.n	800142a <Bend_speed_right_change+0x3e>
 8001406:	68f8      	ldr	r0, [r7, #12]
 8001408:	f7fe ff6a 	bl	80002e0 <strlen>
 800140c:	4603      	mov	r3, r0
 800140e:	2b1f      	cmp	r3, #31
 8001410:	d80b      	bhi.n	800142a <Bend_speed_right_change+0x3e>
	{
	LF->Bend_speed_right = atof(ParsePointer);
 8001412:	68f8      	ldr	r0, [r7, #12]
 8001414:	f00f fb57 	bl	8010ac6 <atof>
 8001418:	ec53 2b10 	vmov	r2, r3, d0
 800141c:	4610      	mov	r0, r2
 800141e:	4619      	mov	r1, r3
 8001420:	f7ff fbd2 	bl	8000bc8 <__aeabi_d2iz>
 8001424:	4602      	mov	r2, r0
 8001426:	687b      	ldr	r3, [r7, #4]
 8001428:	629a      	str	r2, [r3, #40]	@ 0x28
	}
}
 800142a:	bf00      	nop
 800142c:	3710      	adds	r7, #16
 800142e:	46bd      	mov	sp, r7
 8001430:	bd80      	pop	{r7, pc}
 8001432:	bf00      	nop
 8001434:	08015b70 	.word	0x08015b70

08001438 <Bend_speed_left_change>:
static void Bend_speed_left_change(LineFollower_t *LF)
{
 8001438:	b580      	push	{r7, lr}
 800143a:	b084      	sub	sp, #16
 800143c:	af00      	add	r7, sp, #0
 800143e:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001440:	490f      	ldr	r1, [pc, #60]	@ (8001480 <Bend_speed_left_change+0x48>)
 8001442:	2000      	movs	r0, #0
 8001444:	f010 fee8 	bl	8012218 <strtok>
 8001448:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800144a:	68fb      	ldr	r3, [r7, #12]
 800144c:	781b      	ldrb	r3, [r3, #0]
 800144e:	2b00      	cmp	r3, #0
 8001450:	d011      	beq.n	8001476 <Bend_speed_left_change+0x3e>
 8001452:	68f8      	ldr	r0, [r7, #12]
 8001454:	f7fe ff44 	bl	80002e0 <strlen>
 8001458:	4603      	mov	r3, r0
 800145a:	2b1f      	cmp	r3, #31
 800145c:	d80b      	bhi.n	8001476 <Bend_speed_left_change+0x3e>
	{
	LF->Bend_speed_left = atof(ParsePointer);
 800145e:	68f8      	ldr	r0, [r7, #12]
 8001460:	f00f fb31 	bl	8010ac6 <atof>
 8001464:	ec53 2b10 	vmov	r2, r3, d0
 8001468:	4610      	mov	r0, r2
 800146a:	4619      	mov	r1, r3
 800146c:	f7ff fbac 	bl	8000bc8 <__aeabi_d2iz>
 8001470:	4602      	mov	r2, r0
 8001472:	687b      	ldr	r3, [r7, #4]
 8001474:	62da      	str	r2, [r3, #44]	@ 0x2c
	}
}
 8001476:	bf00      	nop
 8001478:	3710      	adds	r7, #16
 800147a:	46bd      	mov	sp, r7
 800147c:	bd80      	pop	{r7, pc}
 800147e:	bf00      	nop
 8001480:	08015b70 	.word	0x08015b70
 8001484:	00000000 	.word	0x00000000

08001488 <App_Controll>:
void App_Controll(char RxData, LineFollower_t *LineFollower)
{
 8001488:	b5b0      	push	{r4, r5, r7, lr}
 800148a:	b0a6      	sub	sp, #152	@ 0x98
 800148c:	af02      	add	r7, sp, #8
 800148e:	4603      	mov	r3, r0
 8001490:	6039      	str	r1, [r7, #0]
 8001492:	71fb      	strb	r3, [r7, #7]
	/*Stop robot*/
	if(RxData == 'N')
 8001494:	79fb      	ldrb	r3, [r7, #7]
 8001496:	2b4e      	cmp	r3, #78	@ 0x4e
 8001498:	d154      	bne.n	8001544 <App_Controll+0xbc>
	{
		uint8_t buffer[128];
		/*Stop GRUZIK2.0 and turn off the LED*/
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 800149a:	2200      	movs	r2, #0
 800149c:	2140      	movs	r1, #64	@ 0x40
 800149e:	4860      	ldr	r0, [pc, #384]	@ (8001620 <App_Controll+0x198>)
 80014a0:	f005 ffe2 	bl	8007468 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 80014a4:	2200      	movs	r2, #0
 80014a6:	2120      	movs	r1, #32
 80014a8:	485d      	ldr	r0, [pc, #372]	@ (8001620 <App_Controll+0x198>)
 80014aa:	f005 ffdd 	bl	8007468 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 80014ae:	2200      	movs	r2, #0
 80014b0:	2140      	movs	r1, #64	@ 0x40
 80014b2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80014b6:	f005 ffd7 	bl	8007468 <HAL_GPIO_WritePin>

		/*Send battery voltage*/
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 80014ba:	683b      	ldr	r3, [r7, #0]
 80014bc:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80014be:	4618      	mov	r0, r3
 80014c0:	f7ff f868 	bl	8000594 <__aeabi_i2d>
 80014c4:	a34e      	add	r3, pc, #312	@ (adr r3, 8001600 <App_Controll+0x178>)
 80014c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014ca:	f7ff f8cd 	bl	8000668 <__aeabi_dmul>
 80014ce:	4602      	mov	r2, r0
 80014d0:	460b      	mov	r3, r1
 80014d2:	4610      	mov	r0, r2
 80014d4:	4619      	mov	r1, r3
 80014d6:	a34c      	add	r3, pc, #304	@ (adr r3, 8001608 <App_Controll+0x180>)
 80014d8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80014dc:	f7ff f9ee 	bl	80008bc <__aeabi_ddiv>
 80014e0:	4602      	mov	r2, r0
 80014e2:	460b      	mov	r3, r1
 80014e4:	4610      	mov	r0, r2
 80014e6:	4619      	mov	r1, r3
 80014e8:	f7ff fbb6 	bl	8000c58 <__aeabi_d2f>
 80014ec:	4602      	mov	r2, r0
 80014ee:	683b      	ldr	r3, [r7, #0]
 80014f0:	631a      	str	r2, [r3, #48]	@ 0x30
		sprintf((char*)buffer, "ADC_Value = %d \r\n Battery_Voltage = %0.2f V \r\n", LineFollower->Adc_Value, LineFollower->battery_voltage);
 80014f2:	683b      	ldr	r3, [r7, #0]
 80014f4:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80014f6:	461c      	mov	r4, r3
 80014f8:	683b      	ldr	r3, [r7, #0]
 80014fa:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80014fc:	4618      	mov	r0, r3
 80014fe:	f7ff f85b 	bl	80005b8 <__aeabi_f2d>
 8001502:	4602      	mov	r2, r0
 8001504:	460b      	mov	r3, r1
 8001506:	f107 000c 	add.w	r0, r7, #12
 800150a:	e9cd 2300 	strd	r2, r3, [sp]
 800150e:	4622      	mov	r2, r4
 8001510:	4944      	ldr	r1, [pc, #272]	@ (8001624 <App_Controll+0x19c>)
 8001512:	f010 fe01 	bl	8012118 <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 8001516:	f107 030c 	add.w	r3, r7, #12
 800151a:	4618      	mov	r0, r3
 800151c:	f7fe fee0 	bl	80002e0 <strlen>
 8001520:	4603      	mov	r3, r0
 8001522:	b29a      	uxth	r2, r3
 8001524:	f107 010c 	add.w	r1, r7, #12
 8001528:	2364      	movs	r3, #100	@ 0x64
 800152a:	483f      	ldr	r0, [pc, #252]	@ (8001628 <App_Controll+0x1a0>)
 800152c:	f009 fef0 	bl	800b310 <HAL_UART_Transmit>

		/*Stop mapping the track*/
		map.Mapping = 0;
 8001530:	4b3e      	ldr	r3, [pc, #248]	@ (800162c <App_Controll+0x1a4>)
 8001532:	2200      	movs	r2, #0
 8001534:	701a      	strb	r2, [r3, #0]
		FatFsResult = f_close(&SdCardFile);
 8001536:	483e      	ldr	r0, [pc, #248]	@ (8001630 <App_Controll+0x1a8>)
 8001538:	f00e ffaa 	bl	8010490 <f_close>
 800153c:	4603      	mov	r3, r0
 800153e:	461a      	mov	r2, r3
 8001540:	4b3c      	ldr	r3, [pc, #240]	@ (8001634 <App_Controll+0x1ac>)
 8001542:	701a      	strb	r2, [r3, #0]

	}
	/*Start robot*/
	if (RxData == 'Y')
 8001544:	79fb      	ldrb	r3, [r7, #7]
 8001546:	2b59      	cmp	r3, #89	@ 0x59
 8001548:	f040 8127 	bne.w	800179a <App_Controll+0x312>
		/*Proportional to battery percentage boost for motors
		 * to keep roughly same speed as with full battery*/
		float battery_percentage;
		uint8_t buffer[128];
		//Calculate battery percentage based on battery voltage
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 800154c:	683b      	ldr	r3, [r7, #0]
 800154e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001550:	4618      	mov	r0, r3
 8001552:	f7ff f81f 	bl	8000594 <__aeabi_i2d>
 8001556:	a32a      	add	r3, pc, #168	@ (adr r3, 8001600 <App_Controll+0x178>)
 8001558:	e9d3 2300 	ldrd	r2, r3, [r3]
 800155c:	f7ff f884 	bl	8000668 <__aeabi_dmul>
 8001560:	4602      	mov	r2, r0
 8001562:	460b      	mov	r3, r1
 8001564:	4610      	mov	r0, r2
 8001566:	4619      	mov	r1, r3
 8001568:	a327      	add	r3, pc, #156	@ (adr r3, 8001608 <App_Controll+0x180>)
 800156a:	e9d3 2300 	ldrd	r2, r3, [r3]
 800156e:	f7ff f9a5 	bl	80008bc <__aeabi_ddiv>
 8001572:	4602      	mov	r2, r0
 8001574:	460b      	mov	r3, r1
 8001576:	4610      	mov	r0, r2
 8001578:	4619      	mov	r1, r3
 800157a:	f7ff fb6d 	bl	8000c58 <__aeabi_d2f>
 800157e:	4602      	mov	r2, r0
 8001580:	683b      	ldr	r3, [r7, #0]
 8001582:	631a      	str	r2, [r3, #48]	@ 0x30

		//Full battery voltage in working line follower is about 8.24V
		battery_percentage = (LineFollower->battery_voltage / 8.24) * 100;
 8001584:	683b      	ldr	r3, [r7, #0]
 8001586:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8001588:	4618      	mov	r0, r3
 800158a:	f7ff f815 	bl	80005b8 <__aeabi_f2d>
 800158e:	a320      	add	r3, pc, #128	@ (adr r3, 8001610 <App_Controll+0x188>)
 8001590:	e9d3 2300 	ldrd	r2, r3, [r3]
 8001594:	f7ff f992 	bl	80008bc <__aeabi_ddiv>
 8001598:	4602      	mov	r2, r0
 800159a:	460b      	mov	r3, r1
 800159c:	4610      	mov	r0, r2
 800159e:	4619      	mov	r1, r3
 80015a0:	f04f 0200 	mov.w	r2, #0
 80015a4:	4b24      	ldr	r3, [pc, #144]	@ (8001638 <App_Controll+0x1b0>)
 80015a6:	f7ff f85f 	bl	8000668 <__aeabi_dmul>
 80015aa:	4602      	mov	r2, r0
 80015ac:	460b      	mov	r3, r1
 80015ae:	4610      	mov	r0, r2
 80015b0:	4619      	mov	r1, r3
 80015b2:	f7ff fb51 	bl	8000c58 <__aeabi_d2f>
 80015b6:	4603      	mov	r3, r0
 80015b8:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c

		/*To don't damage 2s LiPo battery Line follower can't start with battery below 7.2V*/
		if (LineFollower->battery_voltage < 7.2)
 80015bc:	683b      	ldr	r3, [r7, #0]
 80015be:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80015c0:	4618      	mov	r0, r3
 80015c2:	f7fe fff9 	bl	80005b8 <__aeabi_f2d>
 80015c6:	a314      	add	r3, pc, #80	@ (adr r3, 8001618 <App_Controll+0x190>)
 80015c8:	e9d3 2300 	ldrd	r2, r3, [r3]
 80015cc:	f7ff fabe 	bl	8000b4c <__aeabi_dcmplt>
 80015d0:	4603      	mov	r3, r0
 80015d2:	2b00      	cmp	r3, #0
 80015d4:	d036      	beq.n	8001644 <App_Controll+0x1bc>
		{
			sprintf((char*)buffer, "! Low Battery !\r\n");
 80015d6:	f107 030c 	add.w	r3, r7, #12
 80015da:	4918      	ldr	r1, [pc, #96]	@ (800163c <App_Controll+0x1b4>)
 80015dc:	4618      	mov	r0, r3
 80015de:	f010 fd9b 	bl	8012118 <siprintf>
			HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 80015e2:	f107 030c 	add.w	r3, r7, #12
 80015e6:	4618      	mov	r0, r3
 80015e8:	f7fe fe7a 	bl	80002e0 <strlen>
 80015ec:	4603      	mov	r3, r0
 80015ee:	b29a      	uxth	r2, r3
 80015f0:	f107 010c 	add.w	r1, r7, #12
 80015f4:	2364      	movs	r3, #100	@ 0x64
 80015f6:	480c      	ldr	r0, [pc, #48]	@ (8001628 <App_Controll+0x1a0>)
 80015f8:	f009 fe8a 	bl	800b310 <HAL_UART_Transmit>
 80015fc:	e350      	b.n	8001ca0 <App_Controll+0x818>
 80015fe:	bf00      	nop
 8001600:	9999999a 	.word	0x9999999a
 8001604:	40209999 	.word	0x40209999
 8001608:	00000000 	.word	0x00000000
 800160c:	40adee00 	.word	0x40adee00
 8001610:	47ae147b 	.word	0x47ae147b
 8001614:	40207ae1 	.word	0x40207ae1
 8001618:	cccccccd 	.word	0xcccccccd
 800161c:	401ccccc 	.word	0x401ccccc
 8001620:	48000800 	.word	0x48000800
 8001624:	08015b74 	.word	0x08015b74
 8001628:	20006b20 	.word	0x20006b20
 800162c:	20000394 	.word	0x20000394
 8001630:	2000643c 	.word	0x2000643c
 8001634:	20006208 	.word	0x20006208
 8001638:	40590000 	.word	0x40590000
 800163c:	08015ba4 	.word	0x08015ba4
 8001640:	42c80000 	.word	0x42c80000
			return;
		}
		/*Motor speed*/
		LineFollower->Speed_level = ((100 - battery_percentage + 100) / 100) - LineFollower->Speed_offset;
 8001644:	ed1f 7a02 	vldr	s14, [pc, #-8]	@ 8001640 <App_Controll+0x1b8>
 8001648:	edd7 7a23 	vldr	s15, [r7, #140]	@ 0x8c
 800164c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8001650:	ed1f 7a05 	vldr	s14, [pc, #-20]	@ 8001640 <App_Controll+0x1b8>
 8001654:	ee77 7a87 	vadd.f32	s15, s15, s14
 8001658:	ed5f 6a07 	vldr	s13, [pc, #-28]	@ 8001640 <App_Controll+0x1b8>
 800165c:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8001660:	683b      	ldr	r3, [r7, #0]
 8001662:	edd3 7a0f 	vldr	s15, [r3, #60]	@ 0x3c
 8001666:	ee77 7a67 	vsub.f32	s15, s14, s15
 800166a:	683b      	ldr	r3, [r7, #0]
 800166c:	edc3 7a0e 	vstr	s15, [r3, #56]	@ 0x38

		if(LineFollower->Speed_level < 1)
 8001670:	683b      	ldr	r3, [r7, #0]
 8001672:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8001676:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 800167a:	eef4 7ac7 	vcmpe.f32	s15, s14
 800167e:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8001682:	d503      	bpl.n	800168c <App_Controll+0x204>
		{
			LineFollower->Speed_level = 1;
 8001684:	683b      	ldr	r3, [r7, #0]
 8001686:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 800168a:	639a      	str	r2, [r3, #56]	@ 0x38
		}

		/*Send battery data*/
		LineFollower->battery_voltage = (LineFollower->Adc_Value * 8.3)/3831;
 800168c:	683b      	ldr	r3, [r7, #0]
 800168e:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 8001690:	4618      	mov	r0, r3
 8001692:	f7fe ff7f 	bl	8000594 <__aeabi_i2d>
 8001696:	a3b5      	add	r3, pc, #724	@ (adr r3, 800196c <App_Controll+0x4e4>)
 8001698:	e9d3 2300 	ldrd	r2, r3, [r3]
 800169c:	f7fe ffe4 	bl	8000668 <__aeabi_dmul>
 80016a0:	4602      	mov	r2, r0
 80016a2:	460b      	mov	r3, r1
 80016a4:	4610      	mov	r0, r2
 80016a6:	4619      	mov	r1, r3
 80016a8:	a3b2      	add	r3, pc, #712	@ (adr r3, 8001974 <App_Controll+0x4ec>)
 80016aa:	e9d3 2300 	ldrd	r2, r3, [r3]
 80016ae:	f7ff f905 	bl	80008bc <__aeabi_ddiv>
 80016b2:	4602      	mov	r2, r0
 80016b4:	460b      	mov	r3, r1
 80016b6:	4610      	mov	r0, r2
 80016b8:	4619      	mov	r1, r3
 80016ba:	f7ff facd 	bl	8000c58 <__aeabi_d2f>
 80016be:	4602      	mov	r2, r0
 80016c0:	683b      	ldr	r3, [r7, #0]
 80016c2:	631a      	str	r2, [r3, #48]	@ 0x30
		sprintf((char*)buffer, "ADC_Value = %d \r\n Battery_Voltage = %0.2f V \r\n", LineFollower->Adc_Value, LineFollower->battery_voltage);
 80016c4:	683b      	ldr	r3, [r7, #0]
 80016c6:	8e9b      	ldrh	r3, [r3, #52]	@ 0x34
 80016c8:	461c      	mov	r4, r3
 80016ca:	683b      	ldr	r3, [r7, #0]
 80016cc:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80016ce:	4618      	mov	r0, r3
 80016d0:	f7fe ff72 	bl	80005b8 <__aeabi_f2d>
 80016d4:	4602      	mov	r2, r0
 80016d6:	460b      	mov	r3, r1
 80016d8:	f107 000c 	add.w	r0, r7, #12
 80016dc:	e9cd 2300 	strd	r2, r3, [sp]
 80016e0:	4622      	mov	r2, r4
 80016e2:	4997      	ldr	r1, [pc, #604]	@ (8001940 <App_Controll+0x4b8>)
 80016e4:	f010 fd18 	bl	8012118 <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 80016e8:	f107 030c 	add.w	r3, r7, #12
 80016ec:	4618      	mov	r0, r3
 80016ee:	f7fe fdf7 	bl	80002e0 <strlen>
 80016f2:	4603      	mov	r3, r0
 80016f4:	b29a      	uxth	r2, r3
 80016f6:	f107 010c 	add.w	r1, r7, #12
 80016fa:	2364      	movs	r3, #100	@ 0x64
 80016fc:	4891      	ldr	r0, [pc, #580]	@ (8001944 <App_Controll+0x4bc>)
 80016fe:	f009 fe07 	bl	800b310 <HAL_UART_Transmit>


		sprintf((char*)buffer, "Percentage = %0.2f \r\n Speed_level = %0.2f \r\n", battery_percentage, LineFollower->Speed_level);
 8001702:	f8d7 008c 	ldr.w	r0, [r7, #140]	@ 0x8c
 8001706:	f7fe ff57 	bl	80005b8 <__aeabi_f2d>
 800170a:	4604      	mov	r4, r0
 800170c:	460d      	mov	r5, r1
 800170e:	683b      	ldr	r3, [r7, #0]
 8001710:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8001712:	4618      	mov	r0, r3
 8001714:	f7fe ff50 	bl	80005b8 <__aeabi_f2d>
 8001718:	4602      	mov	r2, r0
 800171a:	460b      	mov	r3, r1
 800171c:	f107 000c 	add.w	r0, r7, #12
 8001720:	e9cd 2300 	strd	r2, r3, [sp]
 8001724:	4622      	mov	r2, r4
 8001726:	462b      	mov	r3, r5
 8001728:	4987      	ldr	r1, [pc, #540]	@ (8001948 <App_Controll+0x4c0>)
 800172a:	f010 fcf5 	bl	8012118 <siprintf>
		HAL_UART_Transmit(&hlpuart1, buffer, strlen((char*)buffer), 100);
 800172e:	f107 030c 	add.w	r3, r7, #12
 8001732:	4618      	mov	r0, r3
 8001734:	f7fe fdd4 	bl	80002e0 <strlen>
 8001738:	4603      	mov	r3, r0
 800173a:	b29a      	uxth	r2, r3
 800173c:	f107 010c 	add.w	r1, r7, #12
 8001740:	2364      	movs	r3, #100	@ 0x64
 8001742:	4880      	ldr	r0, [pc, #512]	@ (8001944 <App_Controll+0x4bc>)
 8001744:	f009 fde4 	bl	800b310 <HAL_UART_Transmit>

		/*Stop LineFollower and turn on the LED*/
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_SET);
 8001748:	2201      	movs	r2, #1
 800174a:	2140      	movs	r1, #64	@ 0x40
 800174c:	487f      	ldr	r0, [pc, #508]	@ (800194c <App_Controll+0x4c4>)
 800174e:	f005 fe8b 	bl	8007468 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_SET);
 8001752:	2201      	movs	r2, #1
 8001754:	2120      	movs	r1, #32
 8001756:	487d      	ldr	r0, [pc, #500]	@ (800194c <App_Controll+0x4c4>)
 8001758:	f005 fe86 	bl	8007468 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_SET);
 800175c:	2201      	movs	r2, #1
 800175e:	2140      	movs	r1, #64	@ 0x40
 8001760:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8001764:	f005 fe80 	bl	8007468 <HAL_GPIO_WritePin>
//	    {gf
//	    	FatFsResult = f_open(&SdCardFile, "map.txt", FA_READ);
//	    }
//		FatFsResult = f_close(&SdCardFile);
//		HAL_Delay(1000);
		if(LineFollower->DrivingOnMap == 0)
 8001768:	683b      	ldr	r3, [r7, #0]
 800176a:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 800176e:	2b00      	cmp	r3, #0
 8001770:	d10b      	bne.n	800178a <App_Controll+0x302>
		{
			FatFsResult = f_open(&SdCardFile, "GRUZIK.txt", FA_WRITE|FA_OPEN_APPEND);
 8001772:	2232      	movs	r2, #50	@ 0x32
 8001774:	4976      	ldr	r1, [pc, #472]	@ (8001950 <App_Controll+0x4c8>)
 8001776:	4877      	ldr	r0, [pc, #476]	@ (8001954 <App_Controll+0x4cc>)
 8001778:	f00e f99e 	bl	800fab8 <f_open>
 800177c:	4603      	mov	r3, r0
 800177e:	461a      	mov	r2, r3
 8001780:	4b75      	ldr	r3, [pc, #468]	@ (8001958 <App_Controll+0x4d0>)
 8001782:	701a      	strb	r2, [r3, #0]
			map.Mapping = 1;
 8001784:	4b75      	ldr	r3, [pc, #468]	@ (800195c <App_Controll+0x4d4>)
 8001786:	2201      	movs	r2, #1
 8001788:	701a      	strb	r2, [r3, #0]
		}
		map.Ori = 0;
 800178a:	4b74      	ldr	r3, [pc, #464]	@ (800195c <App_Controll+0x4d4>)
 800178c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8001790:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8001794:	f04f 0200 	mov.w	r2, #0
 8001798:	601a      	str	r2, [r3, #0]
	}
	/*LOW mode*/
	if(RxData == 'a')
 800179a:	79fb      	ldrb	r3, [r7, #7]
 800179c:	2b61      	cmp	r3, #97	@ 0x61
 800179e:	d11f      	bne.n	80017e0 <App_Controll+0x358>
	{
		LineFollower->Base_speed_R = 85;//85
 80017a0:	683b      	ldr	r3, [r7, #0]
 80017a2:	2255      	movs	r2, #85	@ 0x55
 80017a4:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 85;
 80017a6:	683b      	ldr	r3, [r7, #0]
 80017a8:	2255      	movs	r2, #85	@ 0x55
 80017aa:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 165;//100
 80017ac:	683b      	ldr	r3, [r7, #0]
 80017ae:	22a5      	movs	r2, #165	@ 0xa5
 80017b0:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 165;
 80017b2:	683b      	ldr	r3, [r7, #0]
 80017b4:	22a5      	movs	r2, #165	@ 0xa5
 80017b6:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -40;
 80017b8:	683b      	ldr	r3, [r7, #0]
 80017ba:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 80017be:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 90;
 80017c0:	683b      	ldr	r3, [r7, #0]
 80017c2:	225a      	movs	r2, #90	@ 0x5a
 80017c4:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -50;
 80017c6:	683b      	ldr	r3, [r7, #0]
 80017c8:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 80017cc:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 80;
 80017ce:	683b      	ldr	r3, [r7, #0]
 80017d0:	2250      	movs	r2, #80	@ 0x50
 80017d2:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 80017d4:	683b      	ldr	r3, [r7, #0]
 80017d6:	4a62      	ldr	r2, [pc, #392]	@ (8001960 <App_Controll+0x4d8>)
 80017d8:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.085;
 80017da:	683b      	ldr	r3, [r7, #0]
 80017dc:	4a61      	ldr	r2, [pc, #388]	@ (8001964 <App_Controll+0x4dc>)
 80017de:	605a      	str	r2, [r3, #4]
	}
	/*LOW+ mode*/
	if(RxData == 'd')
 80017e0:	79fb      	ldrb	r3, [r7, #7]
 80017e2:	2b64      	cmp	r3, #100	@ 0x64
 80017e4:	d11f      	bne.n	8001826 <App_Controll+0x39e>
	{
		LineFollower->Base_speed_R = 95;
 80017e6:	683b      	ldr	r3, [r7, #0]
 80017e8:	225f      	movs	r2, #95	@ 0x5f
 80017ea:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 95;
 80017ec:	683b      	ldr	r3, [r7, #0]
 80017ee:	225f      	movs	r2, #95	@ 0x5f
 80017f0:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 150; // (120->150)//150
 80017f2:	683b      	ldr	r3, [r7, #0]
 80017f4:	2296      	movs	r2, #150	@ 0x96
 80017f6:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 150;
 80017f8:	683b      	ldr	r3, [r7, #0]
 80017fa:	2296      	movs	r2, #150	@ 0x96
 80017fc:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -30;
 80017fe:	683b      	ldr	r3, [r7, #0]
 8001800:	f06f 021d 	mvn.w	r2, #29
 8001804:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 100;
 8001806:	683b      	ldr	r3, [r7, #0]
 8001808:	2264      	movs	r2, #100	@ 0x64
 800180a:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -40;
 800180c:	683b      	ldr	r3, [r7, #0]
 800180e:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001812:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 80;
 8001814:	683b      	ldr	r3, [r7, #0]
 8001816:	2250      	movs	r2, #80	@ 0x50
 8001818:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 800181a:	683b      	ldr	r3, [r7, #0]
 800181c:	4a50      	ldr	r2, [pc, #320]	@ (8001960 <App_Controll+0x4d8>)
 800181e:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.08;
 8001820:	683b      	ldr	r3, [r7, #0]
 8001822:	4a51      	ldr	r2, [pc, #324]	@ (8001968 <App_Controll+0x4e0>)
 8001824:	605a      	str	r2, [r3, #4]
	}
	/*Medium mode*/
	if(RxData == 'b')
 8001826:	79fb      	ldrb	r3, [r7, #7]
 8001828:	2b62      	cmp	r3, #98	@ 0x62
 800182a:	d11f      	bne.n	800186c <App_Controll+0x3e4>
	{
		LineFollower->Base_speed_R = 102;
 800182c:	683b      	ldr	r3, [r7, #0]
 800182e:	2266      	movs	r2, #102	@ 0x66
 8001830:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 102;
 8001832:	683b      	ldr	r3, [r7, #0]
 8001834:	2266      	movs	r2, #102	@ 0x66
 8001836:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 145;
 8001838:	683b      	ldr	r3, [r7, #0]
 800183a:	2291      	movs	r2, #145	@ 0x91
 800183c:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 145;
 800183e:	683b      	ldr	r3, [r7, #0]
 8001840:	2291      	movs	r2, #145	@ 0x91
 8001842:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -30;
 8001844:	683b      	ldr	r3, [r7, #0]
 8001846:	f06f 021d 	mvn.w	r2, #29
 800184a:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 100;
 800184c:	683b      	ldr	r3, [r7, #0]
 800184e:	2264      	movs	r2, #100	@ 0x64
 8001850:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -40;
 8001852:	683b      	ldr	r3, [r7, #0]
 8001854:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001858:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 80;
 800185a:	683b      	ldr	r3, [r7, #0]
 800185c:	2250      	movs	r2, #80	@ 0x50
 800185e:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 8001860:	683b      	ldr	r3, [r7, #0]
 8001862:	4a3f      	ldr	r2, [pc, #252]	@ (8001960 <App_Controll+0x4d8>)
 8001864:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.08;
 8001866:	683b      	ldr	r3, [r7, #0]
 8001868:	4a3f      	ldr	r2, [pc, #252]	@ (8001968 <App_Controll+0x4e0>)
 800186a:	605a      	str	r2, [r3, #4]
	}
	/*Medium+ mode*/
	if(RxData == 'e')
 800186c:	79fb      	ldrb	r3, [r7, #7]
 800186e:	2b65      	cmp	r3, #101	@ 0x65
 8001870:	d11f      	bne.n	80018b2 <App_Controll+0x42a>
	{
		LineFollower->Base_speed_R = 105;
 8001872:	683b      	ldr	r3, [r7, #0]
 8001874:	2269      	movs	r2, #105	@ 0x69
 8001876:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 105;
 8001878:	683b      	ldr	r3, [r7, #0]
 800187a:	2269      	movs	r2, #105	@ 0x69
 800187c:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 152;//175 //TODO: albo 170
 800187e:	683b      	ldr	r3, [r7, #0]
 8001880:	2298      	movs	r2, #152	@ 0x98
 8001882:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 152;//175
 8001884:	683b      	ldr	r3, [r7, #0]
 8001886:	2298      	movs	r2, #152	@ 0x98
 8001888:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -30;
 800188a:	683b      	ldr	r3, [r7, #0]
 800188c:	f06f 021d 	mvn.w	r2, #29
 8001890:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 90;//90
 8001892:	683b      	ldr	r3, [r7, #0]
 8001894:	225a      	movs	r2, #90	@ 0x5a
 8001896:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -40;//-40
 8001898:	683b      	ldr	r3, [r7, #0]
 800189a:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 800189e:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 80;//80
 80018a0:	683b      	ldr	r3, [r7, #0]
 80018a2:	2250      	movs	r2, #80	@ 0x50
 80018a4:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 80018a6:	683b      	ldr	r3, [r7, #0]
 80018a8:	4a2d      	ldr	r2, [pc, #180]	@ (8001960 <App_Controll+0x4d8>)
 80018aa:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.08;//0.9
 80018ac:	683b      	ldr	r3, [r7, #0]
 80018ae:	4a2e      	ldr	r2, [pc, #184]	@ (8001968 <App_Controll+0x4e0>)
 80018b0:	605a      	str	r2, [r3, #4]
	}
	/*HIGH mode*/
	if(RxData == 'c')
 80018b2:	79fb      	ldrb	r3, [r7, #7]
 80018b4:	2b63      	cmp	r3, #99	@ 0x63
 80018b6:	d11f      	bne.n	80018f8 <App_Controll+0x470>
	{
		LineFollower->Base_speed_R = 100;
 80018b8:	683b      	ldr	r3, [r7, #0]
 80018ba:	2264      	movs	r2, #100	@ 0x64
 80018bc:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 100;
 80018be:	683b      	ldr	r3, [r7, #0]
 80018c0:	2264      	movs	r2, #100	@ 0x64
 80018c2:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 165;//125
 80018c4:	683b      	ldr	r3, [r7, #0]
 80018c6:	22a5      	movs	r2, #165	@ 0xa5
 80018c8:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 165;//125
 80018ca:	683b      	ldr	r3, [r7, #0]
 80018cc:	22a5      	movs	r2, #165	@ 0xa5
 80018ce:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -20;
 80018d0:	683b      	ldr	r3, [r7, #0]
 80018d2:	f06f 0213 	mvn.w	r2, #19
 80018d6:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 110; //88
 80018d8:	683b      	ldr	r3, [r7, #0]
 80018da:	226e      	movs	r2, #110	@ 0x6e
 80018dc:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -40;
 80018de:	683b      	ldr	r3, [r7, #0]
 80018e0:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 80018e4:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 80;
 80018e6:	683b      	ldr	r3, [r7, #0]
 80018e8:	2250      	movs	r2, #80	@ 0x50
 80018ea:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 80018ec:	683b      	ldr	r3, [r7, #0]
 80018ee:	4a1c      	ldr	r2, [pc, #112]	@ (8001960 <App_Controll+0x4d8>)
 80018f0:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.08;//0.2
 80018f2:	683b      	ldr	r3, [r7, #0]
 80018f4:	4a1c      	ldr	r2, [pc, #112]	@ (8001968 <App_Controll+0x4e0>)
 80018f6:	605a      	str	r2, [r3, #4]
	}
	/*HIGH+ mode*/
	if(RxData == 'f')
 80018f8:	79fb      	ldrb	r3, [r7, #7]
 80018fa:	2b66      	cmp	r3, #102	@ 0x66
 80018fc:	d13e      	bne.n	800197c <App_Controll+0x4f4>
	{
		LineFollower->Base_speed_R = 115;
 80018fe:	683b      	ldr	r3, [r7, #0]
 8001900:	2273      	movs	r2, #115	@ 0x73
 8001902:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 115;
 8001904:	683b      	ldr	r3, [r7, #0]
 8001906:	2273      	movs	r2, #115	@ 0x73
 8001908:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 175;
 800190a:	683b      	ldr	r3, [r7, #0]
 800190c:	22af      	movs	r2, #175	@ 0xaf
 800190e:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 175;
 8001910:	683b      	ldr	r3, [r7, #0]
 8001912:	22af      	movs	r2, #175	@ 0xaf
 8001914:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -20;
 8001916:	683b      	ldr	r3, [r7, #0]
 8001918:	f06f 0213 	mvn.w	r2, #19
 800191c:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 110; //88
 800191e:	683b      	ldr	r3, [r7, #0]
 8001920:	226e      	movs	r2, #110	@ 0x6e
 8001922:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -40;
 8001924:	683b      	ldr	r3, [r7, #0]
 8001926:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 800192a:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 80;
 800192c:	683b      	ldr	r3, [r7, #0]
 800192e:	2250      	movs	r2, #80	@ 0x50
 8001930:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 8001932:	683b      	ldr	r3, [r7, #0]
 8001934:	4a0a      	ldr	r2, [pc, #40]	@ (8001960 <App_Controll+0x4d8>)
 8001936:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.08;//0.2
 8001938:	683b      	ldr	r3, [r7, #0]
 800193a:	4a0b      	ldr	r2, [pc, #44]	@ (8001968 <App_Controll+0x4e0>)
 800193c:	605a      	str	r2, [r3, #4]
 800193e:	e01d      	b.n	800197c <App_Controll+0x4f4>
 8001940:	08015b74 	.word	0x08015b74
 8001944:	20006b20 	.word	0x20006b20
 8001948:	08015bb8 	.word	0x08015bb8
 800194c:	48000800 	.word	0x48000800
 8001950:	08015be8 	.word	0x08015be8
 8001954:	2000643c 	.word	0x2000643c
 8001958:	20006208 	.word	0x20006208
 800195c:	20000394 	.word	0x20000394
 8001960:	3c75c28f 	.word	0x3c75c28f
 8001964:	3dae147b 	.word	0x3dae147b
 8001968:	3da3d70a 	.word	0x3da3d70a
 800196c:	9999999a 	.word	0x9999999a
 8001970:	40209999 	.word	0x40209999
 8001974:	00000000 	.word	0x00000000
 8001978:	40adee00 	.word	0x40adee00
	}
	/*TRUBO mode*/
	if(RxData == 'i')
 800197c:	79fb      	ldrb	r3, [r7, #7]
 800197e:	2b69      	cmp	r3, #105	@ 0x69
 8001980:	d11f      	bne.n	80019c2 <App_Controll+0x53a>
	{
		LineFollower->Base_speed_R = 135;
 8001982:	683b      	ldr	r3, [r7, #0]
 8001984:	2287      	movs	r2, #135	@ 0x87
 8001986:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 135;
 8001988:	683b      	ldr	r3, [r7, #0]
 800198a:	2287      	movs	r2, #135	@ 0x87
 800198c:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 135;
 800198e:	683b      	ldr	r3, [r7, #0]
 8001990:	2287      	movs	r2, #135	@ 0x87
 8001992:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 135;
 8001994:	683b      	ldr	r3, [r7, #0]
 8001996:	2287      	movs	r2, #135	@ 0x87
 8001998:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -60; //-65
 800199a:	683b      	ldr	r3, [r7, #0]
 800199c:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019a0:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 70;
 80019a2:	683b      	ldr	r3, [r7, #0]
 80019a4:	2246      	movs	r2, #70	@ 0x46
 80019a6:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -60;
 80019a8:	683b      	ldr	r3, [r7, #0]
 80019aa:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019ae:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 110;
 80019b0:	683b      	ldr	r3, [r7, #0]
 80019b2:	226e      	movs	r2, #110	@ 0x6e
 80019b4:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 80019b6:	683b      	ldr	r3, [r7, #0]
 80019b8:	4a8e      	ldr	r2, [pc, #568]	@ (8001bf4 <App_Controll+0x76c>)
 80019ba:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.2;
 80019bc:	683b      	ldr	r3, [r7, #0]
 80019be:	4a8e      	ldr	r2, [pc, #568]	@ (8001bf8 <App_Controll+0x770>)
 80019c0:	605a      	str	r2, [r3, #4]
	}
	/*TRUBO+ mode*/
	if(RxData == 'j')
 80019c2:	79fb      	ldrb	r3, [r7, #7]
 80019c4:	2b6a      	cmp	r3, #106	@ 0x6a
 80019c6:	d11f      	bne.n	8001a08 <App_Controll+0x580>
	{
	   LineFollower->Base_speed_R = 140;
 80019c8:	683b      	ldr	r3, [r7, #0]
 80019ca:	228c      	movs	r2, #140	@ 0x8c
 80019cc:	611a      	str	r2, [r3, #16]
	   LineFollower->Base_speed_L = 140;
 80019ce:	683b      	ldr	r3, [r7, #0]
 80019d0:	228c      	movs	r2, #140	@ 0x8c
 80019d2:	615a      	str	r2, [r3, #20]
	   LineFollower->Max_speed_L = 140;
 80019d4:	683b      	ldr	r3, [r7, #0]
 80019d6:	228c      	movs	r2, #140	@ 0x8c
 80019d8:	61da      	str	r2, [r3, #28]
	   LineFollower->Max_speed_R = 140;
 80019da:	683b      	ldr	r3, [r7, #0]
 80019dc:	228c      	movs	r2, #140	@ 0x8c
 80019de:	619a      	str	r2, [r3, #24]
	   LineFollower->Sharp_bend_speed_right = -60;
 80019e0:	683b      	ldr	r3, [r7, #0]
 80019e2:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019e6:	621a      	str	r2, [r3, #32]
	   LineFollower->Sharp_bend_speed_left = 70;
 80019e8:	683b      	ldr	r3, [r7, #0]
 80019ea:	2246      	movs	r2, #70	@ 0x46
 80019ec:	625a      	str	r2, [r3, #36]	@ 0x24
	   LineFollower->Bend_speed_right = -60;
 80019ee:	683b      	ldr	r3, [r7, #0]
 80019f0:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 80019f4:	629a      	str	r2, [r3, #40]	@ 0x28
	   LineFollower->Bend_speed_left = 110;
 80019f6:	683b      	ldr	r3, [r7, #0]
 80019f8:	226e      	movs	r2, #110	@ 0x6e
 80019fa:	62da      	str	r2, [r3, #44]	@ 0x2c
	   LineFollower->Kp = 0.015;
 80019fc:	683b      	ldr	r3, [r7, #0]
 80019fe:	4a7d      	ldr	r2, [pc, #500]	@ (8001bf4 <App_Controll+0x76c>)
 8001a00:	601a      	str	r2, [r3, #0]
	   LineFollower->Kd = 0.2;
 8001a02:	683b      	ldr	r3, [r7, #0]
 8001a04:	4a7c      	ldr	r2, [pc, #496]	@ (8001bf8 <App_Controll+0x770>)
 8001a06:	605a      	str	r2, [r3, #4]
	}
	/*ULTRA mode*/
	if(RxData == 'k')
 8001a08:	79fb      	ldrb	r3, [r7, #7]
 8001a0a:	2b6b      	cmp	r3, #107	@ 0x6b
 8001a0c:	d11f      	bne.n	8001a4e <App_Controll+0x5c6>
	{
		LineFollower->Base_speed_R = 145;
 8001a0e:	683b      	ldr	r3, [r7, #0]
 8001a10:	2291      	movs	r2, #145	@ 0x91
 8001a12:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 145;
 8001a14:	683b      	ldr	r3, [r7, #0]
 8001a16:	2291      	movs	r2, #145	@ 0x91
 8001a18:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 145;
 8001a1a:	683b      	ldr	r3, [r7, #0]
 8001a1c:	2291      	movs	r2, #145	@ 0x91
 8001a1e:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 145;
 8001a20:	683b      	ldr	r3, [r7, #0]
 8001a22:	2291      	movs	r2, #145	@ 0x91
 8001a24:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -60;//-70
 8001a26:	683b      	ldr	r3, [r7, #0]
 8001a28:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 8001a2c:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 70;//88
 8001a2e:	683b      	ldr	r3, [r7, #0]
 8001a30:	2246      	movs	r2, #70	@ 0x46
 8001a32:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -60;
 8001a34:	683b      	ldr	r3, [r7, #0]
 8001a36:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 8001a3a:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 110;
 8001a3c:	683b      	ldr	r3, [r7, #0]
 8001a3e:	226e      	movs	r2, #110	@ 0x6e
 8001a40:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 8001a42:	683b      	ldr	r3, [r7, #0]
 8001a44:	4a6b      	ldr	r2, [pc, #428]	@ (8001bf4 <App_Controll+0x76c>)
 8001a46:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.22;     //Jeli sie gubi wylaturje itd mozna zwikszy jesli sobie radzi to mozna obniyc i zwikszyc pynno
 8001a48:	683b      	ldr	r3, [r7, #0]
 8001a4a:	4a6c      	ldr	r2, [pc, #432]	@ (8001bfc <App_Controll+0x774>)
 8001a4c:	605a      	str	r2, [r3, #4]
	 }
	 /*ULTRA+ mode*/
	 if(RxData == 'l')
 8001a4e:	79fb      	ldrb	r3, [r7, #7]
 8001a50:	2b6c      	cmp	r3, #108	@ 0x6c
 8001a52:	d11f      	bne.n	8001a94 <App_Controll+0x60c>
	 {
		LineFollower->Base_speed_R = 150;
 8001a54:	683b      	ldr	r3, [r7, #0]
 8001a56:	2296      	movs	r2, #150	@ 0x96
 8001a58:	611a      	str	r2, [r3, #16]
		LineFollower->Base_speed_L = 150;
 8001a5a:	683b      	ldr	r3, [r7, #0]
 8001a5c:	2296      	movs	r2, #150	@ 0x96
 8001a5e:	615a      	str	r2, [r3, #20]
		LineFollower->Max_speed_L = 150;
 8001a60:	683b      	ldr	r3, [r7, #0]
 8001a62:	2296      	movs	r2, #150	@ 0x96
 8001a64:	61da      	str	r2, [r3, #28]
		LineFollower->Max_speed_R = 150;
 8001a66:	683b      	ldr	r3, [r7, #0]
 8001a68:	2296      	movs	r2, #150	@ 0x96
 8001a6a:	619a      	str	r2, [r3, #24]
		LineFollower->Sharp_bend_speed_right = -55;
 8001a6c:	683b      	ldr	r3, [r7, #0]
 8001a6e:	f06f 0236 	mvn.w	r2, #54	@ 0x36
 8001a72:	621a      	str	r2, [r3, #32]
		LineFollower->Sharp_bend_speed_left = 75;
 8001a74:	683b      	ldr	r3, [r7, #0]
 8001a76:	224b      	movs	r2, #75	@ 0x4b
 8001a78:	625a      	str	r2, [r3, #36]	@ 0x24
		LineFollower->Bend_speed_right = -60;
 8001a7a:	683b      	ldr	r3, [r7, #0]
 8001a7c:	f06f 023b 	mvn.w	r2, #59	@ 0x3b
 8001a80:	629a      	str	r2, [r3, #40]	@ 0x28
		LineFollower->Bend_speed_left = 120;
 8001a82:	683b      	ldr	r3, [r7, #0]
 8001a84:	2278      	movs	r2, #120	@ 0x78
 8001a86:	62da      	str	r2, [r3, #44]	@ 0x2c
		LineFollower->Kp = 0.015;
 8001a88:	683b      	ldr	r3, [r7, #0]
 8001a8a:	4a5a      	ldr	r2, [pc, #360]	@ (8001bf4 <App_Controll+0x76c>)
 8001a8c:	601a      	str	r2, [r3, #0]
		LineFollower->Kd = 0.23;
 8001a8e:	683b      	ldr	r3, [r7, #0]
 8001a90:	4a5b      	ldr	r2, [pc, #364]	@ (8001c00 <App_Controll+0x778>)
 8001a92:	605a      	str	r2, [r3, #4]
	  }
	  /*EXTREME mode*/
	  if(RxData == 'm')
 8001a94:	79fb      	ldrb	r3, [r7, #7]
 8001a96:	2b6d      	cmp	r3, #109	@ 0x6d
 8001a98:	d11f      	bne.n	8001ada <App_Controll+0x652>
	  {
		 LineFollower->Base_speed_R = 155;
 8001a9a:	683b      	ldr	r3, [r7, #0]
 8001a9c:	229b      	movs	r2, #155	@ 0x9b
 8001a9e:	611a      	str	r2, [r3, #16]
		 LineFollower->Base_speed_L = 155;
 8001aa0:	683b      	ldr	r3, [r7, #0]
 8001aa2:	229b      	movs	r2, #155	@ 0x9b
 8001aa4:	615a      	str	r2, [r3, #20]
		 LineFollower->Max_speed_L = 155;
 8001aa6:	683b      	ldr	r3, [r7, #0]
 8001aa8:	229b      	movs	r2, #155	@ 0x9b
 8001aaa:	61da      	str	r2, [r3, #28]
		 LineFollower->Max_speed_R = 155;
 8001aac:	683b      	ldr	r3, [r7, #0]
 8001aae:	229b      	movs	r2, #155	@ 0x9b
 8001ab0:	619a      	str	r2, [r3, #24]
		 LineFollower->Sharp_bend_speed_right = -70;
 8001ab2:	683b      	ldr	r3, [r7, #0]
 8001ab4:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001ab8:	621a      	str	r2, [r3, #32]
		 LineFollower->Sharp_bend_speed_left = 85;
 8001aba:	683b      	ldr	r3, [r7, #0]
 8001abc:	2255      	movs	r2, #85	@ 0x55
 8001abe:	625a      	str	r2, [r3, #36]	@ 0x24
		 LineFollower->Bend_speed_right = -50;
 8001ac0:	683b      	ldr	r3, [r7, #0]
 8001ac2:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001ac6:	629a      	str	r2, [r3, #40]	@ 0x28
		 LineFollower->Bend_speed_left = 30;
 8001ac8:	683b      	ldr	r3, [r7, #0]
 8001aca:	221e      	movs	r2, #30
 8001acc:	62da      	str	r2, [r3, #44]	@ 0x2c
		 LineFollower->Kp = 0.015;
 8001ace:	683b      	ldr	r3, [r7, #0]
 8001ad0:	4a48      	ldr	r2, [pc, #288]	@ (8001bf4 <App_Controll+0x76c>)
 8001ad2:	601a      	str	r2, [r3, #0]
		 LineFollower->Kd = 0.265;
 8001ad4:	683b      	ldr	r3, [r7, #0]
 8001ad6:	4a4b      	ldr	r2, [pc, #300]	@ (8001c04 <App_Controll+0x77c>)
 8001ad8:	605a      	str	r2, [r3, #4]
	  }

 	  /*EXTREME+ mode*/
 	  if(RxData == 'n')
 8001ada:	79fb      	ldrb	r3, [r7, #7]
 8001adc:	2b6e      	cmp	r3, #110	@ 0x6e
 8001ade:	d11f      	bne.n	8001b20 <App_Controll+0x698>
 	  {
 	    LineFollower->Base_speed_R = 160;
 8001ae0:	683b      	ldr	r3, [r7, #0]
 8001ae2:	22a0      	movs	r2, #160	@ 0xa0
 8001ae4:	611a      	str	r2, [r3, #16]
 	    LineFollower->Base_speed_L = 160;
 8001ae6:	683b      	ldr	r3, [r7, #0]
 8001ae8:	22a0      	movs	r2, #160	@ 0xa0
 8001aea:	615a      	str	r2, [r3, #20]
 	    LineFollower->Max_speed_L = 160;
 8001aec:	683b      	ldr	r3, [r7, #0]
 8001aee:	22a0      	movs	r2, #160	@ 0xa0
 8001af0:	61da      	str	r2, [r3, #28]
 	  	LineFollower->Max_speed_R = 160;
 8001af2:	683b      	ldr	r3, [r7, #0]
 8001af4:	22a0      	movs	r2, #160	@ 0xa0
 8001af6:	619a      	str	r2, [r3, #24]
 	 	LineFollower->Sharp_bend_speed_right = -70;
 8001af8:	683b      	ldr	r3, [r7, #0]
 8001afa:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001afe:	621a      	str	r2, [r3, #32]
 		LineFollower->Sharp_bend_speed_left = 85;
 8001b00:	683b      	ldr	r3, [r7, #0]
 8001b02:	2255      	movs	r2, #85	@ 0x55
 8001b04:	625a      	str	r2, [r3, #36]	@ 0x24
 		LineFollower->Bend_speed_right = -50;
 8001b06:	683b      	ldr	r3, [r7, #0]
 8001b08:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001b0c:	629a      	str	r2, [r3, #40]	@ 0x28
 		LineFollower->Bend_speed_left = 30;
 8001b0e:	683b      	ldr	r3, [r7, #0]
 8001b10:	221e      	movs	r2, #30
 8001b12:	62da      	str	r2, [r3, #44]	@ 0x2c
 		LineFollower->Kp = 0.015;
 8001b14:	683b      	ldr	r3, [r7, #0]
 8001b16:	4a37      	ldr	r2, [pc, #220]	@ (8001bf4 <App_Controll+0x76c>)
 8001b18:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 0.265;
 8001b1a:	683b      	ldr	r3, [r7, #0]
 8001b1c:	4a39      	ldr	r2, [pc, #228]	@ (8001c04 <App_Controll+0x77c>)
 8001b1e:	605a      	str	r2, [r3, #4]
 	  }
 	  /*SPECIAL mode*/
 	  if(RxData == 'h')
 8001b20:	79fb      	ldrb	r3, [r7, #7]
 8001b22:	2b68      	cmp	r3, #104	@ 0x68
 8001b24:	d11f      	bne.n	8001b66 <App_Controll+0x6de>
// 		LineFollower->Sharp_bend_speed_left = 92;
// 		LineFollower->Bend_speed_right = -50;
// 		LineFollower->Bend_speed_left = 30;
// 		LineFollower->Kp = 0.015;
// 		LineFollower->Kd = 0.2;
 			LineFollower->Base_speed_R = 55;
 8001b26:	683b      	ldr	r3, [r7, #0]
 8001b28:	2237      	movs	r2, #55	@ 0x37
 8001b2a:	611a      	str	r2, [r3, #16]
 			LineFollower->Base_speed_L = 55;
 8001b2c:	683b      	ldr	r3, [r7, #0]
 8001b2e:	2237      	movs	r2, #55	@ 0x37
 8001b30:	615a      	str	r2, [r3, #20]
 			LineFollower->Max_speed_L = 80;
 8001b32:	683b      	ldr	r3, [r7, #0]
 8001b34:	2250      	movs	r2, #80	@ 0x50
 8001b36:	61da      	str	r2, [r3, #28]
 			LineFollower->Max_speed_R = 80;
 8001b38:	683b      	ldr	r3, [r7, #0]
 8001b3a:	2250      	movs	r2, #80	@ 0x50
 8001b3c:	619a      	str	r2, [r3, #24]
 			LineFollower->Sharp_bend_speed_right = -70;
 8001b3e:	683b      	ldr	r3, [r7, #0]
 8001b40:	f06f 0245 	mvn.w	r2, #69	@ 0x45
 8001b44:	621a      	str	r2, [r3, #32]
 			LineFollower->Sharp_bend_speed_left = 70;
 8001b46:	683b      	ldr	r3, [r7, #0]
 8001b48:	2246      	movs	r2, #70	@ 0x46
 8001b4a:	625a      	str	r2, [r3, #36]	@ 0x24
 			LineFollower->Bend_speed_right = -50;
 8001b4c:	683b      	ldr	r3, [r7, #0]
 8001b4e:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001b52:	629a      	str	r2, [r3, #40]	@ 0x28
 			LineFollower->Bend_speed_left = 80;
 8001b54:	683b      	ldr	r3, [r7, #0]
 8001b56:	2250      	movs	r2, #80	@ 0x50
 8001b58:	62da      	str	r2, [r3, #44]	@ 0x2c
 			LineFollower->Kp = 0.015;
 8001b5a:	683b      	ldr	r3, [r7, #0]
 8001b5c:	4a25      	ldr	r2, [pc, #148]	@ (8001bf4 <App_Controll+0x76c>)
 8001b5e:	601a      	str	r2, [r3, #0]
 			LineFollower->Kd = 0.07;
 8001b60:	683b      	ldr	r3, [r7, #0]
 8001b62:	4a29      	ldr	r2, [pc, #164]	@ (8001c08 <App_Controll+0x780>)
 8001b64:	605a      	str	r2, [r3, #4]

 	  }
 	  /*RA-1-final-slower*/
 	  if(RxData == 'o')
 8001b66:	79fb      	ldrb	r3, [r7, #7]
 8001b68:	2b6f      	cmp	r3, #111	@ 0x6f
 8001b6a:	d11f      	bne.n	8001bac <App_Controll+0x724>
 	  {
 	    LineFollower->Base_speed_R = 143;
 8001b6c:	683b      	ldr	r3, [r7, #0]
 8001b6e:	228f      	movs	r2, #143	@ 0x8f
 8001b70:	611a      	str	r2, [r3, #16]
 	    LineFollower->Base_speed_L = 143;
 8001b72:	683b      	ldr	r3, [r7, #0]
 8001b74:	228f      	movs	r2, #143	@ 0x8f
 8001b76:	615a      	str	r2, [r3, #20]
 	   	LineFollower->Max_speed_L = 182;
 8001b78:	683b      	ldr	r3, [r7, #0]
 8001b7a:	22b6      	movs	r2, #182	@ 0xb6
 8001b7c:	61da      	str	r2, [r3, #28]
 	  	LineFollower->Max_speed_R = 182;
 8001b7e:	683b      	ldr	r3, [r7, #0]
 8001b80:	22b6      	movs	r2, #182	@ 0xb6
 8001b82:	619a      	str	r2, [r3, #24]
 	  	LineFollower->Sharp_bend_speed_right = -76;
 8001b84:	683b      	ldr	r3, [r7, #0]
 8001b86:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001b8a:	621a      	str	r2, [r3, #32]
 		LineFollower->Sharp_bend_speed_left = 90;
 8001b8c:	683b      	ldr	r3, [r7, #0]
 8001b8e:	225a      	movs	r2, #90	@ 0x5a
 8001b90:	625a      	str	r2, [r3, #36]	@ 0x24
 		LineFollower->Bend_speed_right = -50;
 8001b92:	683b      	ldr	r3, [r7, #0]
 8001b94:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001b98:	629a      	str	r2, [r3, #40]	@ 0x28
 		LineFollower->Bend_speed_left = 100;
 8001b9a:	683b      	ldr	r3, [r7, #0]
 8001b9c:	2264      	movs	r2, #100	@ 0x64
 8001b9e:	62da      	str	r2, [r3, #44]	@ 0x2c
 		LineFollower->Kp = 0.02;
 8001ba0:	683b      	ldr	r3, [r7, #0]
 8001ba2:	4a1a      	ldr	r2, [pc, #104]	@ (8001c0c <App_Controll+0x784>)
 8001ba4:	601a      	str	r2, [r3, #0]
 		LineFollower->Kd = 350;
 8001ba6:	683b      	ldr	r3, [r7, #0]
 8001ba8:	4a19      	ldr	r2, [pc, #100]	@ (8001c10 <App_Controll+0x788>)
 8001baa:	605a      	str	r2, [r3, #4]
 	   }
 	   /*RA-2-eliminations-faster*/
 	   if(RxData == 'u')
 8001bac:	79fb      	ldrb	r3, [r7, #7]
 8001bae:	2b75      	cmp	r3, #117	@ 0x75
 8001bb0:	d130      	bne.n	8001c14 <App_Controll+0x78c>
 	   {
 	     LineFollower->Base_speed_R = 153;
 8001bb2:	683b      	ldr	r3, [r7, #0]
 8001bb4:	2299      	movs	r2, #153	@ 0x99
 8001bb6:	611a      	str	r2, [r3, #16]
 	     LineFollower->Base_speed_L = 153;
 8001bb8:	683b      	ldr	r3, [r7, #0]
 8001bba:	2299      	movs	r2, #153	@ 0x99
 8001bbc:	615a      	str	r2, [r3, #20]
 	     LineFollower->Max_speed_L = 187;
 8001bbe:	683b      	ldr	r3, [r7, #0]
 8001bc0:	22bb      	movs	r2, #187	@ 0xbb
 8001bc2:	61da      	str	r2, [r3, #28]
 	   	 LineFollower->Max_speed_R = 187;
 8001bc4:	683b      	ldr	r3, [r7, #0]
 8001bc6:	22bb      	movs	r2, #187	@ 0xbb
 8001bc8:	619a      	str	r2, [r3, #24]
 	  	 LineFollower->Sharp_bend_speed_right = -76;
 8001bca:	683b      	ldr	r3, [r7, #0]
 8001bcc:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001bd0:	621a      	str	r2, [r3, #32]
 	 	 LineFollower->Sharp_bend_speed_left = 90;
 8001bd2:	683b      	ldr	r3, [r7, #0]
 8001bd4:	225a      	movs	r2, #90	@ 0x5a
 8001bd6:	625a      	str	r2, [r3, #36]	@ 0x24
 	 	 LineFollower->Bend_speed_right = -50;
 8001bd8:	683b      	ldr	r3, [r7, #0]
 8001bda:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 8001bde:	629a      	str	r2, [r3, #40]	@ 0x28
 	 	 LineFollower->Bend_speed_left = 100;
 8001be0:	683b      	ldr	r3, [r7, #0]
 8001be2:	2264      	movs	r2, #100	@ 0x64
 8001be4:	62da      	str	r2, [r3, #44]	@ 0x2c
 	 	 LineFollower->Kp = 0.02;
 8001be6:	683b      	ldr	r3, [r7, #0]
 8001be8:	4a08      	ldr	r2, [pc, #32]	@ (8001c0c <App_Controll+0x784>)
 8001bea:	601a      	str	r2, [r3, #0]
 	 	 LineFollower->Kd = 350;
 8001bec:	683b      	ldr	r3, [r7, #0]
 8001bee:	4a08      	ldr	r2, [pc, #32]	@ (8001c10 <App_Controll+0x788>)
 8001bf0:	605a      	str	r2, [r3, #4]
 8001bf2:	e00f      	b.n	8001c14 <App_Controll+0x78c>
 8001bf4:	3c75c28f 	.word	0x3c75c28f
 8001bf8:	3e4ccccd 	.word	0x3e4ccccd
 8001bfc:	3e6147ae 	.word	0x3e6147ae
 8001c00:	3e6b851f 	.word	0x3e6b851f
 8001c04:	3e87ae14 	.word	0x3e87ae14
 8001c08:	3d8f5c29 	.word	0x3d8f5c29
 8001c0c:	3ca3d70a 	.word	0x3ca3d70a
 8001c10:	43af0000 	.word	0x43af0000
 	   }
 	  /*Gruzik2.1 Robo Comp 2024r 1*/
 	  if(RxData == 'p')
 8001c14:	79fb      	ldrb	r3, [r7, #7]
 8001c16:	2b70      	cmp	r3, #112	@ 0x70
 8001c18:	d11f      	bne.n	8001c5a <App_Controll+0x7d2>
 	  {
 		 LineFollower->Base_speed_R = 143;
 8001c1a:	683b      	ldr	r3, [r7, #0]
 8001c1c:	228f      	movs	r2, #143	@ 0x8f
 8001c1e:	611a      	str	r2, [r3, #16]
 		 LineFollower->Base_speed_L = 143;
 8001c20:	683b      	ldr	r3, [r7, #0]
 8001c22:	228f      	movs	r2, #143	@ 0x8f
 8001c24:	615a      	str	r2, [r3, #20]
 		 LineFollower->Max_speed_L = 182;
 8001c26:	683b      	ldr	r3, [r7, #0]
 8001c28:	22b6      	movs	r2, #182	@ 0xb6
 8001c2a:	61da      	str	r2, [r3, #28]
 		 LineFollower->Max_speed_R = 182;
 8001c2c:	683b      	ldr	r3, [r7, #0]
 8001c2e:	22b6      	movs	r2, #182	@ 0xb6
 8001c30:	619a      	str	r2, [r3, #24]
 		 LineFollower->Sharp_bend_speed_right = -76;
 8001c32:	683b      	ldr	r3, [r7, #0]
 8001c34:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001c38:	621a      	str	r2, [r3, #32]
 		 LineFollower->Sharp_bend_speed_left = 90;
 8001c3a:	683b      	ldr	r3, [r7, #0]
 8001c3c:	225a      	movs	r2, #90	@ 0x5a
 8001c3e:	625a      	str	r2, [r3, #36]	@ 0x24
 		 LineFollower->Bend_speed_right = -40;//40
 8001c40:	683b      	ldr	r3, [r7, #0]
 8001c42:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001c46:	629a      	str	r2, [r3, #40]	@ 0x28
 		 LineFollower->Bend_speed_left = 110;
 8001c48:	683b      	ldr	r3, [r7, #0]
 8001c4a:	226e      	movs	r2, #110	@ 0x6e
 8001c4c:	62da      	str	r2, [r3, #44]	@ 0x2c
 		 LineFollower->Kp = 0.02;
 8001c4e:	683b      	ldr	r3, [r7, #0]
 8001c50:	4a15      	ldr	r2, [pc, #84]	@ (8001ca8 <App_Controll+0x820>)
 8001c52:	601a      	str	r2, [r3, #0]
 		 LineFollower->Kd = 350;
 8001c54:	683b      	ldr	r3, [r7, #0]
 8001c56:	4a15      	ldr	r2, [pc, #84]	@ (8001cac <App_Controll+0x824>)
 8001c58:	605a      	str	r2, [r3, #4]
 	  }
 	  /*Gruzik2.1 Robo Comp 2024 2*/
 	  if(RxData == 'r')
 8001c5a:	79fb      	ldrb	r3, [r7, #7]
 8001c5c:	2b72      	cmp	r3, #114	@ 0x72
 8001c5e:	d11f      	bne.n	8001ca0 <App_Controll+0x818>
 	  {
 		 LineFollower->Base_speed_R = 153;
 8001c60:	683b      	ldr	r3, [r7, #0]
 8001c62:	2299      	movs	r2, #153	@ 0x99
 8001c64:	611a      	str	r2, [r3, #16]
 		 LineFollower->Base_speed_L = 153;
 8001c66:	683b      	ldr	r3, [r7, #0]
 8001c68:	2299      	movs	r2, #153	@ 0x99
 8001c6a:	615a      	str	r2, [r3, #20]
 		 LineFollower->Max_speed_L = 187;
 8001c6c:	683b      	ldr	r3, [r7, #0]
 8001c6e:	22bb      	movs	r2, #187	@ 0xbb
 8001c70:	61da      	str	r2, [r3, #28]
 		 LineFollower->Max_speed_R = 187;
 8001c72:	683b      	ldr	r3, [r7, #0]
 8001c74:	22bb      	movs	r2, #187	@ 0xbb
 8001c76:	619a      	str	r2, [r3, #24]
 		 LineFollower->Sharp_bend_speed_right = -76;
 8001c78:	683b      	ldr	r3, [r7, #0]
 8001c7a:	f06f 024b 	mvn.w	r2, #75	@ 0x4b
 8001c7e:	621a      	str	r2, [r3, #32]
 		 LineFollower->Sharp_bend_speed_left = 90;
 8001c80:	683b      	ldr	r3, [r7, #0]
 8001c82:	225a      	movs	r2, #90	@ 0x5a
 8001c84:	625a      	str	r2, [r3, #36]	@ 0x24
 		 LineFollower->Bend_speed_right = -40;//40
 8001c86:	683b      	ldr	r3, [r7, #0]
 8001c88:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8001c8c:	629a      	str	r2, [r3, #40]	@ 0x28
 		 LineFollower->Bend_speed_left = 110;
 8001c8e:	683b      	ldr	r3, [r7, #0]
 8001c90:	226e      	movs	r2, #110	@ 0x6e
 8001c92:	62da      	str	r2, [r3, #44]	@ 0x2c
 		 LineFollower->Kp = 0.02;
 8001c94:	683b      	ldr	r3, [r7, #0]
 8001c96:	4a04      	ldr	r2, [pc, #16]	@ (8001ca8 <App_Controll+0x820>)
 8001c98:	601a      	str	r2, [r3, #0]
 		 LineFollower->Kd = 350;
 8001c9a:	683b      	ldr	r3, [r7, #0]
 8001c9c:	4a03      	ldr	r2, [pc, #12]	@ (8001cac <App_Controll+0x824>)
 8001c9e:	605a      	str	r2, [r3, #4]
 	   }
}
 8001ca0:	3790      	adds	r7, #144	@ 0x90
 8001ca2:	46bd      	mov	sp, r7
 8001ca4:	bdb0      	pop	{r4, r5, r7, pc}
 8001ca6:	bf00      	nop
 8001ca8:	3ca3d70a 	.word	0x3ca3d70a
 8001cac:	43af0000 	.word	0x43af0000

08001cb0 <Mode_change>:

static void Mode_change(LineFollower_t *LF)
{
 8001cb0:	b580      	push	{r7, lr}
 8001cb2:	b084      	sub	sp, #16
 8001cb4:	af00      	add	r7, sp, #0
 8001cb6:	6078      	str	r0, [r7, #4]
	char *ParsePointer = strtok(NULL, ",");
 8001cb8:	490c      	ldr	r1, [pc, #48]	@ (8001cec <Mode_change+0x3c>)
 8001cba:	2000      	movs	r0, #0
 8001cbc:	f010 faac 	bl	8012218 <strtok>
 8001cc0:	60f8      	str	r0, [r7, #12]

	if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 2)
 8001cc2:	68fb      	ldr	r3, [r7, #12]
 8001cc4:	781b      	ldrb	r3, [r3, #0]
 8001cc6:	2b00      	cmp	r3, #0
 8001cc8:	d00b      	beq.n	8001ce2 <Mode_change+0x32>
 8001cca:	68f8      	ldr	r0, [r7, #12]
 8001ccc:	f7fe fb08 	bl	80002e0 <strlen>
 8001cd0:	4603      	mov	r3, r0
 8001cd2:	2b01      	cmp	r3, #1
 8001cd4:	d805      	bhi.n	8001ce2 <Mode_change+0x32>
	{
		App_Controll(ParsePointer[0], LF);
 8001cd6:	68fb      	ldr	r3, [r7, #12]
 8001cd8:	781b      	ldrb	r3, [r3, #0]
 8001cda:	6879      	ldr	r1, [r7, #4]
 8001cdc:	4618      	mov	r0, r3
 8001cde:	f7ff fbd3 	bl	8001488 <App_Controll>
	}
}
 8001ce2:	bf00      	nop
 8001ce4:	3710      	adds	r7, #16
 8001ce6:	46bd      	mov	sp, r7
 8001ce8:	bd80      	pop	{r7, pc}
 8001cea:	bf00      	nop
 8001cec:	08015b70 	.word	0x08015b70

08001cf0 <Parser_Parse>:
void Parser_Parse(uint8_t *ReceivedData, LineFollower_t *LineFollower)
{
 8001cf0:	b580      	push	{r7, lr}
 8001cf2:	b084      	sub	sp, #16
 8001cf4:	af00      	add	r7, sp, #0
 8001cf6:	6078      	str	r0, [r7, #4]
 8001cf8:	6039      	str	r1, [r7, #0]
	char *ParsePointer = strtok((char*)ReceivedData, "=");
 8001cfa:	4939      	ldr	r1, [pc, #228]	@ (8001de0 <Parser_Parse+0xf0>)
 8001cfc:	6878      	ldr	r0, [r7, #4]
 8001cfe:	f010 fa8b 	bl	8012218 <strtok>
 8001d02:	60f8      	str	r0, [r7, #12]

	if(!strcmp("Kp",ParsePointer))
 8001d04:	68f9      	ldr	r1, [r7, #12]
 8001d06:	4837      	ldr	r0, [pc, #220]	@ (8001de4 <Parser_Parse+0xf4>)
 8001d08:	f7fe fa8a 	bl	8000220 <strcmp>
 8001d0c:	4603      	mov	r3, r0
 8001d0e:	2b00      	cmp	r3, #0
 8001d10:	d103      	bne.n	8001d1a <Parser_Parse+0x2a>
	{
		kp_change(LineFollower);
 8001d12:	6838      	ldr	r0, [r7, #0]
 8001d14:	f7ff fa6e 	bl	80011f4 <kp_change>
	}
	else if(!strcmp("Mode",ParsePointer))
	{
		Mode_change(LineFollower);
	}
}
 8001d18:	e05d      	b.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Kd",ParsePointer))
 8001d1a:	68f9      	ldr	r1, [r7, #12]
 8001d1c:	4832      	ldr	r0, [pc, #200]	@ (8001de8 <Parser_Parse+0xf8>)
 8001d1e:	f7fe fa7f 	bl	8000220 <strcmp>
 8001d22:	4603      	mov	r3, r0
 8001d24:	2b00      	cmp	r3, #0
 8001d26:	d103      	bne.n	8001d30 <Parser_Parse+0x40>
		kd_change(LineFollower);
 8001d28:	6838      	ldr	r0, [r7, #0]
 8001d2a:	f7ff fa89 	bl	8001240 <kd_change>
}
 8001d2e:	e052      	b.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Base_speed",ParsePointer))
 8001d30:	68f9      	ldr	r1, [r7, #12]
 8001d32:	482e      	ldr	r0, [pc, #184]	@ (8001dec <Parser_Parse+0xfc>)
 8001d34:	f7fe fa74 	bl	8000220 <strcmp>
 8001d38:	4603      	mov	r3, r0
 8001d3a:	2b00      	cmp	r3, #0
 8001d3c:	d103      	bne.n	8001d46 <Parser_Parse+0x56>
		Base_speed_change(LineFollower);
 8001d3e:	6838      	ldr	r0, [r7, #0]
 8001d40:	f7ff faa4 	bl	800128c <Base_speed_change>
}
 8001d44:	e047      	b.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Max_speed",ParsePointer))
 8001d46:	68f9      	ldr	r1, [r7, #12]
 8001d48:	4829      	ldr	r0, [pc, #164]	@ (8001df0 <Parser_Parse+0x100>)
 8001d4a:	f7fe fa69 	bl	8000220 <strcmp>
 8001d4e:	4603      	mov	r3, r0
 8001d50:	2b00      	cmp	r3, #0
 8001d52:	d103      	bne.n	8001d5c <Parser_Parse+0x6c>
		Max_speed_change(LineFollower);
 8001d54:	6838      	ldr	r0, [r7, #0]
 8001d56:	f7ff facb 	bl	80012f0 <Max_speed_change>
}
 8001d5a:	e03c      	b.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Sharp_bend_speed_right",ParsePointer))
 8001d5c:	68f9      	ldr	r1, [r7, #12]
 8001d5e:	4825      	ldr	r0, [pc, #148]	@ (8001df4 <Parser_Parse+0x104>)
 8001d60:	f7fe fa5e 	bl	8000220 <strcmp>
 8001d64:	4603      	mov	r3, r0
 8001d66:	2b00      	cmp	r3, #0
 8001d68:	d103      	bne.n	8001d72 <Parser_Parse+0x82>
		Sharp_bend_speed_right_change(LineFollower);
 8001d6a:	6838      	ldr	r0, [r7, #0]
 8001d6c:	f7ff faf2 	bl	8001354 <Sharp_bend_speed_right_change>
}
 8001d70:	e031      	b.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Sharp_bend_speed_left",ParsePointer))
 8001d72:	68f9      	ldr	r1, [r7, #12]
 8001d74:	4820      	ldr	r0, [pc, #128]	@ (8001df8 <Parser_Parse+0x108>)
 8001d76:	f7fe fa53 	bl	8000220 <strcmp>
 8001d7a:	4603      	mov	r3, r0
 8001d7c:	2b00      	cmp	r3, #0
 8001d7e:	d103      	bne.n	8001d88 <Parser_Parse+0x98>
		Sharp_bend_speed_left_change(LineFollower);
 8001d80:	6838      	ldr	r0, [r7, #0]
 8001d82:	f7ff fb0d 	bl	80013a0 <Sharp_bend_speed_left_change>
}
 8001d86:	e026      	b.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Bend_speed_right",ParsePointer))
 8001d88:	68f9      	ldr	r1, [r7, #12]
 8001d8a:	481c      	ldr	r0, [pc, #112]	@ (8001dfc <Parser_Parse+0x10c>)
 8001d8c:	f7fe fa48 	bl	8000220 <strcmp>
 8001d90:	4603      	mov	r3, r0
 8001d92:	2b00      	cmp	r3, #0
 8001d94:	d103      	bne.n	8001d9e <Parser_Parse+0xae>
		Bend_speed_right_change(LineFollower);
 8001d96:	6838      	ldr	r0, [r7, #0]
 8001d98:	f7ff fb28 	bl	80013ec <Bend_speed_right_change>
}
 8001d9c:	e01b      	b.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Bend_speed_left",ParsePointer))
 8001d9e:	68f9      	ldr	r1, [r7, #12]
 8001da0:	4817      	ldr	r0, [pc, #92]	@ (8001e00 <Parser_Parse+0x110>)
 8001da2:	f7fe fa3d 	bl	8000220 <strcmp>
 8001da6:	4603      	mov	r3, r0
 8001da8:	2b00      	cmp	r3, #0
 8001daa:	d103      	bne.n	8001db4 <Parser_Parse+0xc4>
		Bend_speed_left_change(LineFollower);
 8001dac:	6838      	ldr	r0, [r7, #0]
 8001dae:	f7ff fb43 	bl	8001438 <Bend_speed_left_change>
}
 8001db2:	e010      	b.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Treshold",ParsePointer))
 8001db4:	68f9      	ldr	r1, [r7, #12]
 8001db6:	4813      	ldr	r0, [pc, #76]	@ (8001e04 <Parser_Parse+0x114>)
 8001db8:	f7fe fa32 	bl	8000220 <strcmp>
 8001dbc:	4603      	mov	r3, r0
 8001dbe:	2b00      	cmp	r3, #0
 8001dc0:	d009      	beq.n	8001dd6 <Parser_Parse+0xe6>
	else if(!strcmp("Mode",ParsePointer))
 8001dc2:	68f9      	ldr	r1, [r7, #12]
 8001dc4:	4810      	ldr	r0, [pc, #64]	@ (8001e08 <Parser_Parse+0x118>)
 8001dc6:	f7fe fa2b 	bl	8000220 <strcmp>
 8001dca:	4603      	mov	r3, r0
 8001dcc:	2b00      	cmp	r3, #0
 8001dce:	d102      	bne.n	8001dd6 <Parser_Parse+0xe6>
		Mode_change(LineFollower);
 8001dd0:	6838      	ldr	r0, [r7, #0]
 8001dd2:	f7ff ff6d 	bl	8001cb0 <Mode_change>
}
 8001dd6:	bf00      	nop
 8001dd8:	3710      	adds	r7, #16
 8001dda:	46bd      	mov	sp, r7
 8001ddc:	bd80      	pop	{r7, pc}
 8001dde:	bf00      	nop
 8001de0:	08015bf4 	.word	0x08015bf4
 8001de4:	08015bf8 	.word	0x08015bf8
 8001de8:	08015bfc 	.word	0x08015bfc
 8001dec:	08015c00 	.word	0x08015c00
 8001df0:	08015c0c 	.word	0x08015c0c
 8001df4:	08015c18 	.word	0x08015c18
 8001df8:	08015c30 	.word	0x08015c30
 8001dfc:	08015c48 	.word	0x08015c48
 8001e00:	08015c5c 	.word	0x08015c5c
 8001e04:	08015c6c 	.word	0x08015c6c
 8001e08:	08015c78 	.word	0x08015c78

08001e0c <MPU6050_Init>:
static int16_t GyroRW[3];

//Fucntion Definitions
//1- i2c Handler
void MPU6050_Init(I2C_HandleTypeDef *I2Chnd)
{
 8001e0c:	b580      	push	{r7, lr}
 8001e0e:	b082      	sub	sp, #8
 8001e10:	af00      	add	r7, sp, #0
 8001e12:	6078      	str	r0, [r7, #4]
	//Copy I2C CubeMX handle to local library
	memcpy(&i2cHandler, I2Chnd, sizeof(*I2Chnd));
 8001e14:	2254      	movs	r2, #84	@ 0x54
 8001e16:	6879      	ldr	r1, [r7, #4]
 8001e18:	4803      	ldr	r0, [pc, #12]	@ (8001e28 <MPU6050_Init+0x1c>)
 8001e1a:	f010 fad0 	bl	80123be <memcpy>
}
 8001e1e:	bf00      	nop
 8001e20:	3708      	adds	r7, #8
 8001e22:	46bd      	mov	sp, r7
 8001e24:	bd80      	pop	{r7, pc}
 8001e26:	bf00      	nop
 8001e28:	2000020c 	.word	0x2000020c

08001e2c <I2C_Read>:

//2- i2c Read
void I2C_Read(uint8_t ADDR, uint8_t *i2cBif, uint8_t NofData)
{
 8001e2c:	b580      	push	{r7, lr}
 8001e2e:	b086      	sub	sp, #24
 8001e30:	af02      	add	r7, sp, #8
 8001e32:	4603      	mov	r3, r0
 8001e34:	6039      	str	r1, [r7, #0]
 8001e36:	71fb      	strb	r3, [r7, #7]
 8001e38:	4613      	mov	r3, r2
 8001e3a:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cBuf[2];
	uint8_t MPUADDR;
	//Need to Shift address to make it proper to i2c operation
	MPUADDR = (MPU_ADDR<<1);
 8001e3c:	23d0      	movs	r3, #208	@ 0xd0
 8001e3e:	73fb      	strb	r3, [r7, #15]
	i2cBuf[0] = ADDR;
 8001e40:	79fb      	ldrb	r3, [r7, #7]
 8001e42:	733b      	strb	r3, [r7, #12]
	HAL_I2C_Master_Transmit(&i2cHandler, MPUADDR, i2cBuf, 1, 10);
 8001e44:	7bfb      	ldrb	r3, [r7, #15]
 8001e46:	b299      	uxth	r1, r3
 8001e48:	f107 020c 	add.w	r2, r7, #12
 8001e4c:	230a      	movs	r3, #10
 8001e4e:	9300      	str	r3, [sp, #0]
 8001e50:	2301      	movs	r3, #1
 8001e52:	4808      	ldr	r0, [pc, #32]	@ (8001e74 <I2C_Read+0x48>)
 8001e54:	f005 fbbc 	bl	80075d0 <HAL_I2C_Master_Transmit>
	HAL_I2C_Master_Receive(&i2cHandler, MPUADDR, i2cBif, NofData, 100);
 8001e58:	7bfb      	ldrb	r3, [r7, #15]
 8001e5a:	b299      	uxth	r1, r3
 8001e5c:	79bb      	ldrb	r3, [r7, #6]
 8001e5e:	b29b      	uxth	r3, r3
 8001e60:	2264      	movs	r2, #100	@ 0x64
 8001e62:	9200      	str	r2, [sp, #0]
 8001e64:	683a      	ldr	r2, [r7, #0]
 8001e66:	4803      	ldr	r0, [pc, #12]	@ (8001e74 <I2C_Read+0x48>)
 8001e68:	f005 fcca 	bl	8007800 <HAL_I2C_Master_Receive>
}
 8001e6c:	bf00      	nop
 8001e6e:	3710      	adds	r7, #16
 8001e70:	46bd      	mov	sp, r7
 8001e72:	bd80      	pop	{r7, pc}
 8001e74:	2000020c 	.word	0x2000020c

08001e78 <I2C_Write8>:

//3- i2c Write
void I2C_Write8(uint8_t ADDR, uint8_t data)
{
 8001e78:	b580      	push	{r7, lr}
 8001e7a:	b086      	sub	sp, #24
 8001e7c:	af02      	add	r7, sp, #8
 8001e7e:	4603      	mov	r3, r0
 8001e80:	460a      	mov	r2, r1
 8001e82:	71fb      	strb	r3, [r7, #7]
 8001e84:	4613      	mov	r3, r2
 8001e86:	71bb      	strb	r3, [r7, #6]
	uint8_t i2cData[2];
	i2cData[0] = ADDR;
 8001e88:	79fb      	ldrb	r3, [r7, #7]
 8001e8a:	733b      	strb	r3, [r7, #12]
	i2cData[1] = data;
 8001e8c:	79bb      	ldrb	r3, [r7, #6]
 8001e8e:	737b      	strb	r3, [r7, #13]
	uint8_t MPUADDR = (MPU_ADDR<<1);
 8001e90:	23d0      	movs	r3, #208	@ 0xd0
 8001e92:	73fb      	strb	r3, [r7, #15]
	HAL_I2C_Master_Transmit(&i2cHandler, MPUADDR, i2cData, 2,100);
 8001e94:	7bfb      	ldrb	r3, [r7, #15]
 8001e96:	b299      	uxth	r1, r3
 8001e98:	f107 020c 	add.w	r2, r7, #12
 8001e9c:	2364      	movs	r3, #100	@ 0x64
 8001e9e:	9300      	str	r3, [sp, #0]
 8001ea0:	2302      	movs	r3, #2
 8001ea2:	4803      	ldr	r0, [pc, #12]	@ (8001eb0 <I2C_Write8+0x38>)
 8001ea4:	f005 fb94 	bl	80075d0 <HAL_I2C_Master_Transmit>
}
 8001ea8:	bf00      	nop
 8001eaa:	3710      	adds	r7, #16
 8001eac:	46bd      	mov	sp, r7
 8001eae:	bd80      	pop	{r7, pc}
 8001eb0:	2000020c 	.word	0x2000020c

08001eb4 <MPU6050_Config>:

//4- MPU6050 Initialaztion Configuration
void MPU6050_Config(MPU_ConfigTypeDef *config)
{
 8001eb4:	b580      	push	{r7, lr}
 8001eb6:	b084      	sub	sp, #16
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
	uint8_t Buffer = 0;
 8001ebc:	2300      	movs	r3, #0
 8001ebe:	73fb      	strb	r3, [r7, #15]
	//Clock Source
	//Reset Device
	I2C_Write8(PWR_MAGT_1_REG, 0x80);
 8001ec0:	2180      	movs	r1, #128	@ 0x80
 8001ec2:	206b      	movs	r0, #107	@ 0x6b
 8001ec4:	f7ff ffd8 	bl	8001e78 <I2C_Write8>
	HAL_Delay(100);
 8001ec8:	2064      	movs	r0, #100	@ 0x64
 8001eca:	f003 f96b 	bl	80051a4 <HAL_Delay>
	Buffer = config ->ClockSource & 0x07; //change the 7th bits of register
 8001ece:	687b      	ldr	r3, [r7, #4]
 8001ed0:	781b      	ldrb	r3, [r3, #0]
 8001ed2:	f003 0307 	and.w	r3, r3, #7
 8001ed6:	73fb      	strb	r3, [r7, #15]
	Buffer |= (config ->Sleep_Mode_Bit << 6) &0x40; // change only the 7th bit in the register
 8001ed8:	687b      	ldr	r3, [r7, #4]
 8001eda:	791b      	ldrb	r3, [r3, #4]
 8001edc:	b25b      	sxtb	r3, r3
 8001ede:	019b      	lsls	r3, r3, #6
 8001ee0:	b25b      	sxtb	r3, r3
 8001ee2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8001ee6:	b25a      	sxtb	r2, r3
 8001ee8:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001eec:	4313      	orrs	r3, r2
 8001eee:	b25b      	sxtb	r3, r3
 8001ef0:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(PWR_MAGT_1_REG, Buffer);
 8001ef2:	7bfb      	ldrb	r3, [r7, #15]
 8001ef4:	4619      	mov	r1, r3
 8001ef6:	206b      	movs	r0, #107	@ 0x6b
 8001ef8:	f7ff ffbe 	bl	8001e78 <I2C_Write8>
	HAL_Delay(100); // should wait 10ms after changeing the clock setting.
 8001efc:	2064      	movs	r0, #100	@ 0x64
 8001efe:	f003 f951 	bl	80051a4 <HAL_Delay>

	//Set the Digital Low Pass Filter
	Buffer = 0;
 8001f02:	2300      	movs	r3, #0
 8001f04:	73fb      	strb	r3, [r7, #15]
	Buffer = config->CONFIG_DLPF & 0x07;
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	78db      	ldrb	r3, [r3, #3]
 8001f0a:	f003 0307 	and.w	r3, r3, #7
 8001f0e:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(CONFIG_REG, Buffer);
 8001f10:	7bfb      	ldrb	r3, [r7, #15]
 8001f12:	4619      	mov	r1, r3
 8001f14:	201a      	movs	r0, #26
 8001f16:	f7ff ffaf 	bl	8001e78 <I2C_Write8>

	//Select the Gyroscope Full Scale Range
	Buffer = 0;
 8001f1a:	2300      	movs	r3, #0
 8001f1c:	73fb      	strb	r3, [r7, #15]
	Buffer = (config->Gyro_Full_Scale << 3) & 0x18;
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	785b      	ldrb	r3, [r3, #1]
 8001f22:	00db      	lsls	r3, r3, #3
 8001f24:	b2db      	uxtb	r3, r3
 8001f26:	f003 0318 	and.w	r3, r3, #24
 8001f2a:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(GYRO_CONFIG_REG, Buffer);
 8001f2c:	7bfb      	ldrb	r3, [r7, #15]
 8001f2e:	4619      	mov	r1, r3
 8001f30:	201b      	movs	r0, #27
 8001f32:	f7ff ffa1 	bl	8001e78 <I2C_Write8>

	//Select the Accelerometer Full Scale Range
	Buffer = 0;
 8001f36:	2300      	movs	r3, #0
 8001f38:	73fb      	strb	r3, [r7, #15]
	Buffer = (config->Accel_Full_Scale << 3) & 0x18;
 8001f3a:	687b      	ldr	r3, [r7, #4]
 8001f3c:	789b      	ldrb	r3, [r3, #2]
 8001f3e:	00db      	lsls	r3, r3, #3
 8001f40:	b2db      	uxtb	r3, r3
 8001f42:	f003 0318 	and.w	r3, r3, #24
 8001f46:	73fb      	strb	r3, [r7, #15]
	I2C_Write8(ACCEL_CONFIG_REG, Buffer);
 8001f48:	7bfb      	ldrb	r3, [r7, #15]
 8001f4a:	4619      	mov	r1, r3
 8001f4c:	201c      	movs	r0, #28
 8001f4e:	f7ff ff93 	bl	8001e78 <I2C_Write8>
	//Set SRD To Default
	MPU6050_Set_SMPRT_DIV(0x04);
 8001f52:	2004      	movs	r0, #4
 8001f54:	f000 f858 	bl	8002008 <MPU6050_Set_SMPRT_DIV>


	//Accelerometer Scaling Factor, Set the Accelerometer and Gyroscope Scaling Factor
	switch (config->Accel_Full_Scale)
 8001f58:	687b      	ldr	r3, [r7, #4]
 8001f5a:	789b      	ldrb	r3, [r3, #2]
 8001f5c:	2b03      	cmp	r3, #3
 8001f5e:	d81b      	bhi.n	8001f98 <MPU6050_Config+0xe4>
 8001f60:	a201      	add	r2, pc, #4	@ (adr r2, 8001f68 <MPU6050_Config+0xb4>)
 8001f62:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001f66:	bf00      	nop
 8001f68:	08001f79 	.word	0x08001f79
 8001f6c:	08001f81 	.word	0x08001f81
 8001f70:	08001f89 	.word	0x08001f89
 8001f74:	08001f91 	.word	0x08001f91
	{
		case AFS_SEL_2g:
			accelScalingFactor = (2000.0f/32768.0f);
 8001f78:	4b1a      	ldr	r3, [pc, #104]	@ (8001fe4 <MPU6050_Config+0x130>)
 8001f7a:	4a1b      	ldr	r2, [pc, #108]	@ (8001fe8 <MPU6050_Config+0x134>)
 8001f7c:	601a      	str	r2, [r3, #0]
			break;
 8001f7e:	e00c      	b.n	8001f9a <MPU6050_Config+0xe6>

		case AFS_SEL_4g:
			accelScalingFactor = (4000.0f/32768.0f);
 8001f80:	4b18      	ldr	r3, [pc, #96]	@ (8001fe4 <MPU6050_Config+0x130>)
 8001f82:	4a1a      	ldr	r2, [pc, #104]	@ (8001fec <MPU6050_Config+0x138>)
 8001f84:	601a      	str	r2, [r3, #0]
				break;
 8001f86:	e008      	b.n	8001f9a <MPU6050_Config+0xe6>

		case AFS_SEL_8g:
			accelScalingFactor = (8000.0f/32768.0f);
 8001f88:	4b16      	ldr	r3, [pc, #88]	@ (8001fe4 <MPU6050_Config+0x130>)
 8001f8a:	4a19      	ldr	r2, [pc, #100]	@ (8001ff0 <MPU6050_Config+0x13c>)
 8001f8c:	601a      	str	r2, [r3, #0]
			break;
 8001f8e:	e004      	b.n	8001f9a <MPU6050_Config+0xe6>

		case AFS_SEL_16g:
			accelScalingFactor = (16000.0f/32768.0f);
 8001f90:	4b14      	ldr	r3, [pc, #80]	@ (8001fe4 <MPU6050_Config+0x130>)
 8001f92:	4a18      	ldr	r2, [pc, #96]	@ (8001ff4 <MPU6050_Config+0x140>)
 8001f94:	601a      	str	r2, [r3, #0]
			break;
 8001f96:	e000      	b.n	8001f9a <MPU6050_Config+0xe6>

		default:
			break;
 8001f98:	bf00      	nop
	}
	//Gyroscope Scaling Factor
	switch (config->Gyro_Full_Scale)
 8001f9a:	687b      	ldr	r3, [r7, #4]
 8001f9c:	785b      	ldrb	r3, [r3, #1]
 8001f9e:	2b03      	cmp	r3, #3
 8001fa0:	d81a      	bhi.n	8001fd8 <MPU6050_Config+0x124>
 8001fa2:	a201      	add	r2, pc, #4	@ (adr r2, 8001fa8 <MPU6050_Config+0xf4>)
 8001fa4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001fa8:	08001fb9 	.word	0x08001fb9
 8001fac:	08001fc1 	.word	0x08001fc1
 8001fb0:	08001fc9 	.word	0x08001fc9
 8001fb4:	08001fd1 	.word	0x08001fd1
	{
		case FS_SEL_250:
			gyroScalingFactor = 250.0f/32768.0f;
 8001fb8:	4b0f      	ldr	r3, [pc, #60]	@ (8001ff8 <MPU6050_Config+0x144>)
 8001fba:	4a10      	ldr	r2, [pc, #64]	@ (8001ffc <MPU6050_Config+0x148>)
 8001fbc:	601a      	str	r2, [r3, #0]
			break;
 8001fbe:	e00c      	b.n	8001fda <MPU6050_Config+0x126>

		case FS_SEL_500:
				gyroScalingFactor = 500.0f/32768.0f;
 8001fc0:	4b0d      	ldr	r3, [pc, #52]	@ (8001ff8 <MPU6050_Config+0x144>)
 8001fc2:	4a0f      	ldr	r2, [pc, #60]	@ (8002000 <MPU6050_Config+0x14c>)
 8001fc4:	601a      	str	r2, [r3, #0]
				break;
 8001fc6:	e008      	b.n	8001fda <MPU6050_Config+0x126>

		case FS_SEL_1000:
			gyroScalingFactor = 1000.0f/32768.0f;
 8001fc8:	4b0b      	ldr	r3, [pc, #44]	@ (8001ff8 <MPU6050_Config+0x144>)
 8001fca:	4a0e      	ldr	r2, [pc, #56]	@ (8002004 <MPU6050_Config+0x150>)
 8001fcc:	601a      	str	r2, [r3, #0]
			break;
 8001fce:	e004      	b.n	8001fda <MPU6050_Config+0x126>

		case FS_SEL_2000:
			gyroScalingFactor = 2000.0f/32768.0f;
 8001fd0:	4b09      	ldr	r3, [pc, #36]	@ (8001ff8 <MPU6050_Config+0x144>)
 8001fd2:	4a05      	ldr	r2, [pc, #20]	@ (8001fe8 <MPU6050_Config+0x134>)
 8001fd4:	601a      	str	r2, [r3, #0]
			break;
 8001fd6:	e000      	b.n	8001fda <MPU6050_Config+0x126>

		default:
			break;
 8001fd8:	bf00      	nop
	}

}
 8001fda:	bf00      	nop
 8001fdc:	3710      	adds	r7, #16
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}
 8001fe2:	bf00      	nop
 8001fe4:	20000260 	.word	0x20000260
 8001fe8:	3d7a0000 	.word	0x3d7a0000
 8001fec:	3dfa0000 	.word	0x3dfa0000
 8001ff0:	3e7a0000 	.word	0x3e7a0000
 8001ff4:	3efa0000 	.word	0x3efa0000
 8001ff8:	20000264 	.word	0x20000264
 8001ffc:	3bfa0000 	.word	0x3bfa0000
 8002000:	3c7a0000 	.word	0x3c7a0000
 8002004:	3cfa0000 	.word	0x3cfa0000

08002008 <MPU6050_Set_SMPRT_DIV>:
	return Buffer;
}

//6- Set Sample Rate Divider
void MPU6050_Set_SMPRT_DIV(uint8_t SMPRTvalue)
{
 8002008:	b580      	push	{r7, lr}
 800200a:	b082      	sub	sp, #8
 800200c:	af00      	add	r7, sp, #0
 800200e:	4603      	mov	r3, r0
 8002010:	71fb      	strb	r3, [r7, #7]
	I2C_Write8(SMPLRT_DIV_REG, SMPRTvalue);
 8002012:	79fb      	ldrb	r3, [r7, #7]
 8002014:	4619      	mov	r1, r3
 8002016:	2019      	movs	r0, #25
 8002018:	f7ff ff2e 	bl	8001e78 <I2C_Write8>
}
 800201c:	bf00      	nop
 800201e:	3708      	adds	r7, #8
 8002020:	46bd      	mov	sp, r7
 8002022:	bd80      	pop	{r7, pc}

08002024 <MPU6050_Get_Accel_RawData>:

}

//9- Get Accel Raw Data
void MPU6050_Get_Accel_RawData(RawData_Def *rawDef)
{
 8002024:	b580      	push	{r7, lr}
 8002026:	b088      	sub	sp, #32
 8002028:	af00      	add	r7, sp, #0
 800202a:	6078      	str	r0, [r7, #4]
	uint8_t i2cBuf[2];
	uint8_t AcceArr[6], GyroArr[6];

	I2C_Read(INT_STATUS_REG, &i2cBuf[1],1);
 800202c:	f107 031c 	add.w	r3, r7, #28
 8002030:	3301      	adds	r3, #1
 8002032:	2201      	movs	r2, #1
 8002034:	4619      	mov	r1, r3
 8002036:	203a      	movs	r0, #58	@ 0x3a
 8002038:	f7ff fef8 	bl	8001e2c <I2C_Read>
	if((i2cBuf[1]&&0x01))
 800203c:	7f7b      	ldrb	r3, [r7, #29]
 800203e:	2b00      	cmp	r3, #0
 8002040:	d043      	beq.n	80020ca <MPU6050_Get_Accel_RawData+0xa6>
	{
		I2C_Read(ACCEL_XOUT_H_REG, AcceArr,6);
 8002042:	f107 0314 	add.w	r3, r7, #20
 8002046:	2206      	movs	r2, #6
 8002048:	4619      	mov	r1, r3
 800204a:	203b      	movs	r0, #59	@ 0x3b
 800204c:	f7ff feee 	bl	8001e2c <I2C_Read>

		//Accel Raw Data
		rawDef->x = ((AcceArr[0]<<8) + AcceArr[1]); // x-Axis
 8002050:	7d3b      	ldrb	r3, [r7, #20]
 8002052:	021b      	lsls	r3, r3, #8
 8002054:	b29b      	uxth	r3, r3
 8002056:	7d7a      	ldrb	r2, [r7, #21]
 8002058:	4413      	add	r3, r2
 800205a:	b29b      	uxth	r3, r3
 800205c:	b21a      	sxth	r2, r3
 800205e:	687b      	ldr	r3, [r7, #4]
 8002060:	801a      	strh	r2, [r3, #0]
		rawDef->y = ((AcceArr[2]<<8) + AcceArr[3]); // y-Axis
 8002062:	7dbb      	ldrb	r3, [r7, #22]
 8002064:	021b      	lsls	r3, r3, #8
 8002066:	b29b      	uxth	r3, r3
 8002068:	7dfa      	ldrb	r2, [r7, #23]
 800206a:	4413      	add	r3, r2
 800206c:	b29b      	uxth	r3, r3
 800206e:	b21a      	sxth	r2, r3
 8002070:	687b      	ldr	r3, [r7, #4]
 8002072:	805a      	strh	r2, [r3, #2]
		rawDef->z = ((AcceArr[4]<<8) + AcceArr[5]); // z-Axis
 8002074:	7e3b      	ldrb	r3, [r7, #24]
 8002076:	021b      	lsls	r3, r3, #8
 8002078:	b29b      	uxth	r3, r3
 800207a:	7e7a      	ldrb	r2, [r7, #25]
 800207c:	4413      	add	r3, r2
 800207e:	b29b      	uxth	r3, r3
 8002080:	b21a      	sxth	r2, r3
 8002082:	687b      	ldr	r3, [r7, #4]
 8002084:	809a      	strh	r2, [r3, #4]
		//Gyro Raw Data
		I2C_Read(GYRO_XOUT_H_REG, GyroArr,6);
 8002086:	f107 030c 	add.w	r3, r7, #12
 800208a:	2206      	movs	r2, #6
 800208c:	4619      	mov	r1, r3
 800208e:	2043      	movs	r0, #67	@ 0x43
 8002090:	f7ff fecc 	bl	8001e2c <I2C_Read>
		GyroRW[0] = ((GyroArr[0]<<8) + GyroArr[1]);
 8002094:	7b3b      	ldrb	r3, [r7, #12]
 8002096:	021b      	lsls	r3, r3, #8
 8002098:	b29b      	uxth	r3, r3
 800209a:	7b7a      	ldrb	r2, [r7, #13]
 800209c:	4413      	add	r3, r2
 800209e:	b29b      	uxth	r3, r3
 80020a0:	b21a      	sxth	r2, r3
 80020a2:	4b0c      	ldr	r3, [pc, #48]	@ (80020d4 <MPU6050_Get_Accel_RawData+0xb0>)
 80020a4:	801a      	strh	r2, [r3, #0]
		GyroRW[1] = (GyroArr[2]<<8) + GyroArr[3];
 80020a6:	7bbb      	ldrb	r3, [r7, #14]
 80020a8:	021b      	lsls	r3, r3, #8
 80020aa:	b29b      	uxth	r3, r3
 80020ac:	7bfa      	ldrb	r2, [r7, #15]
 80020ae:	4413      	add	r3, r2
 80020b0:	b29b      	uxth	r3, r3
 80020b2:	b21a      	sxth	r2, r3
 80020b4:	4b07      	ldr	r3, [pc, #28]	@ (80020d4 <MPU6050_Get_Accel_RawData+0xb0>)
 80020b6:	805a      	strh	r2, [r3, #2]
		GyroRW[2] = ((GyroArr[4]<<8) + GyroArr[5]);
 80020b8:	7c3b      	ldrb	r3, [r7, #16]
 80020ba:	021b      	lsls	r3, r3, #8
 80020bc:	b29b      	uxth	r3, r3
 80020be:	7c7a      	ldrb	r2, [r7, #17]
 80020c0:	4413      	add	r3, r2
 80020c2:	b29b      	uxth	r3, r3
 80020c4:	b21a      	sxth	r2, r3
 80020c6:	4b03      	ldr	r3, [pc, #12]	@ (80020d4 <MPU6050_Get_Accel_RawData+0xb0>)
 80020c8:	809a      	strh	r2, [r3, #4]
	}
}
 80020ca:	bf00      	nop
 80020cc:	3720      	adds	r7, #32
 80020ce:	46bd      	mov	sp, r7
 80020d0:	bd80      	pop	{r7, pc}
 80020d2:	bf00      	nop
 80020d4:	20000268 	.word	0x20000268

080020d8 <MPU6050_Get_Accel_Scale>:

//10- Get Accel scaled data (g unit of gravity, 1g = 9.81m/s2)
void MPU6050_Get_Accel_Scale(ScaledData_Def *scaledDef)
{
 80020d8:	b580      	push	{r7, lr}
 80020da:	b084      	sub	sp, #16
 80020dc:	af00      	add	r7, sp, #0
 80020de:	6078      	str	r0, [r7, #4]

	RawData_Def AccelRData;
	MPU6050_Get_Accel_RawData(&AccelRData);
 80020e0:	f107 0308 	add.w	r3, r7, #8
 80020e4:	4618      	mov	r0, r3
 80020e6:	f7ff ff9d 	bl	8002024 <MPU6050_Get_Accel_RawData>

	//Accel Scale data
	scaledDef->x = ((AccelRData.x+0.0f)*accelScalingFactor);
 80020ea:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 80020ee:	ee07 3a90 	vmov	s15, r3
 80020f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80020f6:	4b14      	ldr	r3, [pc, #80]	@ (8002148 <MPU6050_Get_Accel_Scale+0x70>)
 80020f8:	edd3 7a00 	vldr	s15, [r3]
 80020fc:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002100:	687b      	ldr	r3, [r7, #4]
 8002102:	edc3 7a00 	vstr	s15, [r3]
	scaledDef->y = ((AccelRData.y+0.0f)*accelScalingFactor);
 8002106:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 800210a:	ee07 3a90 	vmov	s15, r3
 800210e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002112:	4b0d      	ldr	r3, [pc, #52]	@ (8002148 <MPU6050_Get_Accel_Scale+0x70>)
 8002114:	edd3 7a00 	vldr	s15, [r3]
 8002118:	ee67 7a27 	vmul.f32	s15, s14, s15
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	edc3 7a01 	vstr	s15, [r3, #4]
	scaledDef->z = ((AccelRData.z+0.0f)*accelScalingFactor);
 8002122:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 8002126:	ee07 3a90 	vmov	s15, r3
 800212a:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800212e:	4b06      	ldr	r3, [pc, #24]	@ (8002148 <MPU6050_Get_Accel_Scale+0x70>)
 8002130:	edd3 7a00 	vldr	s15, [r3]
 8002134:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	edc3 7a02 	vstr	s15, [r3, #8]
}
 800213e:	bf00      	nop
 8002140:	3710      	adds	r7, #16
 8002142:	46bd      	mov	sp, r7
 8002144:	bd80      	pop	{r7, pc}
 8002146:	bf00      	nop
 8002148:	20000260 	.word	0x20000260

0800214c <MPU6050_Get_Gyro_RawData>:
	CaliDef->y = (AccelScaled.y) - A_Y_Bias;// y-Axis
	CaliDef->z = (AccelScaled.z) - A_Z_Bias;// z-Axis
}
//12- Get Gyro Raw Data
void MPU6050_Get_Gyro_RawData(RawData_Def *rawDef)
{
 800214c:	b480      	push	{r7}
 800214e:	b083      	sub	sp, #12
 8002150:	af00      	add	r7, sp, #0
 8002152:	6078      	str	r0, [r7, #4]

	//Accel Raw Data
	rawDef->x = GyroRW[0];
 8002154:	4b0a      	ldr	r3, [pc, #40]	@ (8002180 <MPU6050_Get_Gyro_RawData+0x34>)
 8002156:	f9b3 2000 	ldrsh.w	r2, [r3]
 800215a:	687b      	ldr	r3, [r7, #4]
 800215c:	801a      	strh	r2, [r3, #0]
	rawDef->y = GyroRW[1];
 800215e:	4b08      	ldr	r3, [pc, #32]	@ (8002180 <MPU6050_Get_Gyro_RawData+0x34>)
 8002160:	f9b3 2002 	ldrsh.w	r2, [r3, #2]
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	805a      	strh	r2, [r3, #2]
	rawDef->z = GyroRW[2];
 8002168:	4b05      	ldr	r3, [pc, #20]	@ (8002180 <MPU6050_Get_Gyro_RawData+0x34>)
 800216a:	f9b3 2004 	ldrsh.w	r2, [r3, #4]
 800216e:	687b      	ldr	r3, [r7, #4]
 8002170:	809a      	strh	r2, [r3, #4]

}
 8002172:	bf00      	nop
 8002174:	370c      	adds	r7, #12
 8002176:	46bd      	mov	sp, r7
 8002178:	f85d 7b04 	ldr.w	r7, [sp], #4
 800217c:	4770      	bx	lr
 800217e:	bf00      	nop
 8002180:	20000268 	.word	0x20000268

08002184 <MPU6050_Get_Gyro_Scale>:

//13- Get Gyro scaled data
void MPU6050_Get_Gyro_Scale(ScaledData_Def *scaledDef)
{
 8002184:	b580      	push	{r7, lr}
 8002186:	b084      	sub	sp, #16
 8002188:	af00      	add	r7, sp, #0
 800218a:	6078      	str	r0, [r7, #4]
	RawData_Def myGyroRaw;
	MPU6050_Get_Gyro_RawData(&myGyroRaw);
 800218c:	f107 0308 	add.w	r3, r7, #8
 8002190:	4618      	mov	r0, r3
 8002192:	f7ff ffdb 	bl	800214c <MPU6050_Get_Gyro_RawData>

	//Gyro Scale data
	scaledDef->x = (myGyroRaw.x)*gyroScalingFactor; // x-Axis
 8002196:	f9b7 3008 	ldrsh.w	r3, [r7, #8]
 800219a:	ee07 3a90 	vmov	s15, r3
 800219e:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021a2:	4b14      	ldr	r3, [pc, #80]	@ (80021f4 <MPU6050_Get_Gyro_Scale+0x70>)
 80021a4:	edd3 7a00 	vldr	s15, [r3]
 80021a8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021ac:	687b      	ldr	r3, [r7, #4]
 80021ae:	edc3 7a00 	vstr	s15, [r3]
	scaledDef->y = (myGyroRaw.y)*gyroScalingFactor; // y-Axis
 80021b2:	f9b7 300a 	ldrsh.w	r3, [r7, #10]
 80021b6:	ee07 3a90 	vmov	s15, r3
 80021ba:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021be:	4b0d      	ldr	r3, [pc, #52]	@ (80021f4 <MPU6050_Get_Gyro_Scale+0x70>)
 80021c0:	edd3 7a00 	vldr	s15, [r3]
 80021c4:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	edc3 7a01 	vstr	s15, [r3, #4]
	scaledDef->z = (myGyroRaw.z)*gyroScalingFactor; // z-Axis
 80021ce:	f9b7 300c 	ldrsh.w	r3, [r7, #12]
 80021d2:	ee07 3a90 	vmov	s15, r3
 80021d6:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80021da:	4b06      	ldr	r3, [pc, #24]	@ (80021f4 <MPU6050_Get_Gyro_Scale+0x70>)
 80021dc:	edd3 7a00 	vldr	s15, [r3]
 80021e0:	ee67 7a27 	vmul.f32	s15, s14, s15
 80021e4:	687b      	ldr	r3, [r7, #4]
 80021e6:	edc3 7a02 	vstr	s15, [r3, #8]
}
 80021ea:	bf00      	nop
 80021ec:	3710      	adds	r7, #16
 80021ee:	46bd      	mov	sp, r7
 80021f0:	bd80      	pop	{r7, pc}
 80021f2:	bf00      	nop
 80021f4:	20000264 	.word	0x20000264

080021f8 <MX_ADC1_Init>:
ADC_HandleTypeDef hadc1;
DMA_HandleTypeDef hdma_adc1;

/* ADC1 init function */
void MX_ADC1_Init(void)
{
 80021f8:	b580      	push	{r7, lr}
 80021fa:	b08c      	sub	sp, #48	@ 0x30
 80021fc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN ADC1_Init 0 */

  /* USER CODE END ADC1_Init 0 */

  ADC_MultiModeTypeDef multimode = {0};
 80021fe:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002202:	2200      	movs	r2, #0
 8002204:	601a      	str	r2, [r3, #0]
 8002206:	605a      	str	r2, [r3, #4]
 8002208:	609a      	str	r2, [r3, #8]
  ADC_ChannelConfTypeDef sConfig = {0};
 800220a:	1d3b      	adds	r3, r7, #4
 800220c:	2220      	movs	r2, #32
 800220e:	2100      	movs	r1, #0
 8002210:	4618      	mov	r0, r3
 8002212:	f00f ffe6 	bl	80121e2 <memset>

  /* USER CODE END ADC1_Init 1 */

  /** Common config
  */
  hadc1.Instance = ADC1;
 8002216:	4b32      	ldr	r3, [pc, #200]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002218:	f04f 42a0 	mov.w	r2, #1342177280	@ 0x50000000
 800221c:	601a      	str	r2, [r3, #0]
  hadc1.Init.ClockPrescaler = ADC_CLOCK_SYNC_PCLK_DIV4;
 800221e:	4b30      	ldr	r3, [pc, #192]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002220:	f44f 3240 	mov.w	r2, #196608	@ 0x30000
 8002224:	605a      	str	r2, [r3, #4]
  hadc1.Init.Resolution = ADC_RESOLUTION_12B;
 8002226:	4b2e      	ldr	r3, [pc, #184]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002228:	2200      	movs	r2, #0
 800222a:	609a      	str	r2, [r3, #8]
  hadc1.Init.DataAlign = ADC_DATAALIGN_RIGHT;
 800222c:	4b2c      	ldr	r3, [pc, #176]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 800222e:	2200      	movs	r2, #0
 8002230:	60da      	str	r2, [r3, #12]
  hadc1.Init.GainCompensation = 0;
 8002232:	4b2b      	ldr	r3, [pc, #172]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002234:	2200      	movs	r2, #0
 8002236:	611a      	str	r2, [r3, #16]
  hadc1.Init.ScanConvMode = ADC_SCAN_DISABLE;
 8002238:	4b29      	ldr	r3, [pc, #164]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 800223a:	2200      	movs	r2, #0
 800223c:	615a      	str	r2, [r3, #20]
  hadc1.Init.EOCSelection = ADC_EOC_SINGLE_CONV;
 800223e:	4b28      	ldr	r3, [pc, #160]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002240:	2204      	movs	r2, #4
 8002242:	619a      	str	r2, [r3, #24]
  hadc1.Init.LowPowerAutoWait = DISABLE;
 8002244:	4b26      	ldr	r3, [pc, #152]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002246:	2200      	movs	r2, #0
 8002248:	771a      	strb	r2, [r3, #28]
  hadc1.Init.ContinuousConvMode = ENABLE;
 800224a:	4b25      	ldr	r3, [pc, #148]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 800224c:	2201      	movs	r2, #1
 800224e:	775a      	strb	r2, [r3, #29]
  hadc1.Init.NbrOfConversion = 1;
 8002250:	4b23      	ldr	r3, [pc, #140]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002252:	2201      	movs	r2, #1
 8002254:	621a      	str	r2, [r3, #32]
  hadc1.Init.DiscontinuousConvMode = DISABLE;
 8002256:	4b22      	ldr	r3, [pc, #136]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002258:	2200      	movs	r2, #0
 800225a:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24
  hadc1.Init.ExternalTrigConv = ADC_SOFTWARE_START;
 800225e:	4b20      	ldr	r3, [pc, #128]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002260:	2200      	movs	r2, #0
 8002262:	62da      	str	r2, [r3, #44]	@ 0x2c
  hadc1.Init.ExternalTrigConvEdge = ADC_EXTERNALTRIGCONVEDGE_NONE;
 8002264:	4b1e      	ldr	r3, [pc, #120]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002266:	2200      	movs	r2, #0
 8002268:	631a      	str	r2, [r3, #48]	@ 0x30
  hadc1.Init.DMAContinuousRequests = ENABLE;
 800226a:	4b1d      	ldr	r3, [pc, #116]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 800226c:	2201      	movs	r2, #1
 800226e:	f883 2038 	strb.w	r2, [r3, #56]	@ 0x38
  hadc1.Init.Overrun = ADC_OVR_DATA_PRESERVED;
 8002272:	4b1b      	ldr	r3, [pc, #108]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002274:	2200      	movs	r2, #0
 8002276:	63da      	str	r2, [r3, #60]	@ 0x3c
  hadc1.Init.OversamplingMode = DISABLE;
 8002278:	4b19      	ldr	r3, [pc, #100]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 800227a:	2200      	movs	r2, #0
 800227c:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  if (HAL_ADC_Init(&hadc1) != HAL_OK)
 8002280:	4817      	ldr	r0, [pc, #92]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 8002282:	f003 f9cf 	bl	8005624 <HAL_ADC_Init>
 8002286:	4603      	mov	r3, r0
 8002288:	2b00      	cmp	r3, #0
 800228a:	d001      	beq.n	8002290 <MX_ADC1_Init+0x98>
  {
    Error_Handler();
 800228c:	f001 fa6e 	bl	800376c <Error_Handler>
  }

  /** Configure the ADC multi-mode
  */
  multimode.Mode = ADC_MODE_INDEPENDENT;
 8002290:	2300      	movs	r3, #0
 8002292:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_ADCEx_MultiModeConfigChannel(&hadc1, &multimode) != HAL_OK)
 8002294:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 8002298:	4619      	mov	r1, r3
 800229a:	4811      	ldr	r0, [pc, #68]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 800229c:	f004 fa00 	bl	80066a0 <HAL_ADCEx_MultiModeConfigChannel>
 80022a0:	4603      	mov	r3, r0
 80022a2:	2b00      	cmp	r3, #0
 80022a4:	d001      	beq.n	80022aa <MX_ADC1_Init+0xb2>
  {
    Error_Handler();
 80022a6:	f001 fa61 	bl	800376c <Error_Handler>
  }

  /** Configure Regular Channel
  */
  sConfig.Channel = ADC_CHANNEL_2;
 80022aa:	4b0e      	ldr	r3, [pc, #56]	@ (80022e4 <MX_ADC1_Init+0xec>)
 80022ac:	607b      	str	r3, [r7, #4]
  sConfig.Rank = ADC_REGULAR_RANK_1;
 80022ae:	2306      	movs	r3, #6
 80022b0:	60bb      	str	r3, [r7, #8]
  sConfig.SamplingTime = ADC_SAMPLETIME_640CYCLES_5;
 80022b2:	2307      	movs	r3, #7
 80022b4:	60fb      	str	r3, [r7, #12]
  sConfig.SingleDiff = ADC_SINGLE_ENDED;
 80022b6:	237f      	movs	r3, #127	@ 0x7f
 80022b8:	613b      	str	r3, [r7, #16]
  sConfig.OffsetNumber = ADC_OFFSET_NONE;
 80022ba:	2304      	movs	r3, #4
 80022bc:	617b      	str	r3, [r7, #20]
  sConfig.Offset = 0;
 80022be:	2300      	movs	r3, #0
 80022c0:	61bb      	str	r3, [r7, #24]
  if (HAL_ADC_ConfigChannel(&hadc1, &sConfig) != HAL_OK)
 80022c2:	1d3b      	adds	r3, r7, #4
 80022c4:	4619      	mov	r1, r3
 80022c6:	4806      	ldr	r0, [pc, #24]	@ (80022e0 <MX_ADC1_Init+0xe8>)
 80022c8:	f003 fc5a 	bl	8005b80 <HAL_ADC_ConfigChannel>
 80022cc:	4603      	mov	r3, r0
 80022ce:	2b00      	cmp	r3, #0
 80022d0:	d001      	beq.n	80022d6 <MX_ADC1_Init+0xde>
  {
    Error_Handler();
 80022d2:	f001 fa4b 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN ADC1_Init 2 */

  /* USER CODE END ADC1_Init 2 */

}
 80022d6:	bf00      	nop
 80022d8:	3730      	adds	r7, #48	@ 0x30
 80022da:	46bd      	mov	sp, r7
 80022dc:	bd80      	pop	{r7, pc}
 80022de:	bf00      	nop
 80022e0:	20000270 	.word	0x20000270
 80022e4:	08600004 	.word	0x08600004

080022e8 <HAL_ADC_MspInit>:

void HAL_ADC_MspInit(ADC_HandleTypeDef* adcHandle)
{
 80022e8:	b580      	push	{r7, lr}
 80022ea:	b09e      	sub	sp, #120	@ 0x78
 80022ec:	af00      	add	r7, sp, #0
 80022ee:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80022f0:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80022f4:	2200      	movs	r2, #0
 80022f6:	601a      	str	r2, [r3, #0]
 80022f8:	605a      	str	r2, [r3, #4]
 80022fa:	609a      	str	r2, [r3, #8]
 80022fc:	60da      	str	r2, [r3, #12]
 80022fe:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002300:	f107 0310 	add.w	r3, r7, #16
 8002304:	2254      	movs	r2, #84	@ 0x54
 8002306:	2100      	movs	r1, #0
 8002308:	4618      	mov	r0, r3
 800230a:	f00f ff6a 	bl	80121e2 <memset>
  if(adcHandle->Instance==ADC1)
 800230e:	687b      	ldr	r3, [r7, #4]
 8002310:	681b      	ldr	r3, [r3, #0]
 8002312:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8002316:	d15f      	bne.n	80023d8 <HAL_ADC_MspInit+0xf0>

  /* USER CODE END ADC1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_ADC12;
 8002318:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800231c:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Adc12ClockSelection = RCC_ADC12CLKSOURCE_SYSCLK;
 800231e:	f04f 5300 	mov.w	r3, #536870912	@ 0x20000000
 8002322:	657b      	str	r3, [r7, #84]	@ 0x54
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8002324:	f107 0310 	add.w	r3, r7, #16
 8002328:	4618      	mov	r0, r3
 800232a:	f006 fc8f 	bl	8008c4c <HAL_RCCEx_PeriphCLKConfig>
 800232e:	4603      	mov	r3, r0
 8002330:	2b00      	cmp	r3, #0
 8002332:	d001      	beq.n	8002338 <HAL_ADC_MspInit+0x50>
    {
      Error_Handler();
 8002334:	f001 fa1a 	bl	800376c <Error_Handler>
    }

    /* ADC1 clock enable */
    __HAL_RCC_ADC12_CLK_ENABLE();
 8002338:	4b29      	ldr	r3, [pc, #164]	@ (80023e0 <HAL_ADC_MspInit+0xf8>)
 800233a:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800233c:	4a28      	ldr	r2, [pc, #160]	@ (80023e0 <HAL_ADC_MspInit+0xf8>)
 800233e:	f443 5300 	orr.w	r3, r3, #8192	@ 0x2000
 8002342:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002344:	4b26      	ldr	r3, [pc, #152]	@ (80023e0 <HAL_ADC_MspInit+0xf8>)
 8002346:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002348:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800234c:	60fb      	str	r3, [r7, #12]
 800234e:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8002350:	4b23      	ldr	r3, [pc, #140]	@ (80023e0 <HAL_ADC_MspInit+0xf8>)
 8002352:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002354:	4a22      	ldr	r2, [pc, #136]	@ (80023e0 <HAL_ADC_MspInit+0xf8>)
 8002356:	f043 0301 	orr.w	r3, r3, #1
 800235a:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800235c:	4b20      	ldr	r3, [pc, #128]	@ (80023e0 <HAL_ADC_MspInit+0xf8>)
 800235e:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002360:	f003 0301 	and.w	r3, r3, #1
 8002364:	60bb      	str	r3, [r7, #8]
 8002366:	68bb      	ldr	r3, [r7, #8]
    /**ADC1 GPIO Configuration
    PA1     ------> ADC1_IN2
    */
    GPIO_InitStruct.Pin = GPIO_PIN_1;
 8002368:	2302      	movs	r3, #2
 800236a:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_ANALOG;
 800236c:	2303      	movs	r3, #3
 800236e:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002370:	2300      	movs	r3, #0
 8002372:	66fb      	str	r3, [r7, #108]	@ 0x6c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002374:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8002378:	4619      	mov	r1, r3
 800237a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800237e:	f004 fed9 	bl	8007134 <HAL_GPIO_Init>

    /* ADC1 DMA Init */
    /* ADC1 Init */
    hdma_adc1.Instance = DMA1_Channel1;
 8002382:	4b18      	ldr	r3, [pc, #96]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 8002384:	4a18      	ldr	r2, [pc, #96]	@ (80023e8 <HAL_ADC_MspInit+0x100>)
 8002386:	601a      	str	r2, [r3, #0]
    hdma_adc1.Init.Request = DMA_REQUEST_ADC1;
 8002388:	4b16      	ldr	r3, [pc, #88]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 800238a:	2205      	movs	r2, #5
 800238c:	605a      	str	r2, [r3, #4]
    hdma_adc1.Init.Direction = DMA_PERIPH_TO_MEMORY;
 800238e:	4b15      	ldr	r3, [pc, #84]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 8002390:	2200      	movs	r2, #0
 8002392:	609a      	str	r2, [r3, #8]
    hdma_adc1.Init.PeriphInc = DMA_PINC_DISABLE;
 8002394:	4b13      	ldr	r3, [pc, #76]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 8002396:	2200      	movs	r2, #0
 8002398:	60da      	str	r2, [r3, #12]
    hdma_adc1.Init.MemInc = DMA_MINC_ENABLE;
 800239a:	4b12      	ldr	r3, [pc, #72]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 800239c:	2280      	movs	r2, #128	@ 0x80
 800239e:	611a      	str	r2, [r3, #16]
    hdma_adc1.Init.PeriphDataAlignment = DMA_PDATAALIGN_HALFWORD;
 80023a0:	4b10      	ldr	r3, [pc, #64]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 80023a2:	f44f 7280 	mov.w	r2, #256	@ 0x100
 80023a6:	615a      	str	r2, [r3, #20]
    hdma_adc1.Init.MemDataAlignment = DMA_MDATAALIGN_HALFWORD;
 80023a8:	4b0e      	ldr	r3, [pc, #56]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 80023aa:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 80023ae:	619a      	str	r2, [r3, #24]
    hdma_adc1.Init.Mode = DMA_CIRCULAR;
 80023b0:	4b0c      	ldr	r3, [pc, #48]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 80023b2:	2220      	movs	r2, #32
 80023b4:	61da      	str	r2, [r3, #28]
    hdma_adc1.Init.Priority = DMA_PRIORITY_LOW;
 80023b6:	4b0b      	ldr	r3, [pc, #44]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 80023b8:	2200      	movs	r2, #0
 80023ba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_adc1) != HAL_OK)
 80023bc:	4809      	ldr	r0, [pc, #36]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 80023be:	f004 fb87 	bl	8006ad0 <HAL_DMA_Init>
 80023c2:	4603      	mov	r3, r0
 80023c4:	2b00      	cmp	r3, #0
 80023c6:	d001      	beq.n	80023cc <HAL_ADC_MspInit+0xe4>
    {
      Error_Handler();
 80023c8:	f001 f9d0 	bl	800376c <Error_Handler>
    }

    __HAL_LINKDMA(adcHandle,DMA_Handle,hdma_adc1);
 80023cc:	687b      	ldr	r3, [r7, #4]
 80023ce:	4a05      	ldr	r2, [pc, #20]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 80023d0:	655a      	str	r2, [r3, #84]	@ 0x54
 80023d2:	4a04      	ldr	r2, [pc, #16]	@ (80023e4 <HAL_ADC_MspInit+0xfc>)
 80023d4:	687b      	ldr	r3, [r7, #4]
 80023d6:	6293      	str	r3, [r2, #40]	@ 0x28

  /* USER CODE BEGIN ADC1_MspInit 1 */

  /* USER CODE END ADC1_MspInit 1 */
  }
}
 80023d8:	bf00      	nop
 80023da:	3778      	adds	r7, #120	@ 0x78
 80023dc:	46bd      	mov	sp, r7
 80023de:	bd80      	pop	{r7, pc}
 80023e0:	40021000 	.word	0x40021000
 80023e4:	200002dc 	.word	0x200002dc
 80023e8:	40020008 	.word	0x40020008

080023ec <MX_DMA_Init>:

/**
  * Enable DMA controller clock
  */
void MX_DMA_Init(void)
{
 80023ec:	b580      	push	{r7, lr}
 80023ee:	b082      	sub	sp, #8
 80023f0:	af00      	add	r7, sp, #0

  /* DMA controller clock enable */
  __HAL_RCC_DMAMUX1_CLK_ENABLE();
 80023f2:	4b16      	ldr	r3, [pc, #88]	@ (800244c <MX_DMA_Init+0x60>)
 80023f4:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 80023f6:	4a15      	ldr	r2, [pc, #84]	@ (800244c <MX_DMA_Init+0x60>)
 80023f8:	f043 0304 	orr.w	r3, r3, #4
 80023fc:	6493      	str	r3, [r2, #72]	@ 0x48
 80023fe:	4b13      	ldr	r3, [pc, #76]	@ (800244c <MX_DMA_Init+0x60>)
 8002400:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8002402:	f003 0304 	and.w	r3, r3, #4
 8002406:	607b      	str	r3, [r7, #4]
 8002408:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_DMA1_CLK_ENABLE();
 800240a:	4b10      	ldr	r3, [pc, #64]	@ (800244c <MX_DMA_Init+0x60>)
 800240c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800240e:	4a0f      	ldr	r2, [pc, #60]	@ (800244c <MX_DMA_Init+0x60>)
 8002410:	f043 0301 	orr.w	r3, r3, #1
 8002414:	6493      	str	r3, [r2, #72]	@ 0x48
 8002416:	4b0d      	ldr	r3, [pc, #52]	@ (800244c <MX_DMA_Init+0x60>)
 8002418:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800241a:	f003 0301 	and.w	r3, r3, #1
 800241e:	603b      	str	r3, [r7, #0]
 8002420:	683b      	ldr	r3, [r7, #0]

  /* DMA interrupt init */
  /* DMA1_Channel1_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel1_IRQn, 0, 0);
 8002422:	2200      	movs	r2, #0
 8002424:	2100      	movs	r1, #0
 8002426:	200b      	movs	r0, #11
 8002428:	f004 fb1d 	bl	8006a66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel1_IRQn);
 800242c:	200b      	movs	r0, #11
 800242e:	f004 fb34 	bl	8006a9a <HAL_NVIC_EnableIRQ>
  /* DMA1_Channel2_IRQn interrupt configuration */
  HAL_NVIC_SetPriority(DMA1_Channel2_IRQn, 0, 0);
 8002432:	2200      	movs	r2, #0
 8002434:	2100      	movs	r1, #0
 8002436:	200c      	movs	r0, #12
 8002438:	f004 fb15 	bl	8006a66 <HAL_NVIC_SetPriority>
  HAL_NVIC_EnableIRQ(DMA1_Channel2_IRQn);
 800243c:	200c      	movs	r0, #12
 800243e:	f004 fb2c 	bl	8006a9a <HAL_NVIC_EnableIRQ>

}
 8002442:	bf00      	nop
 8002444:	3708      	adds	r7, #8
 8002446:	46bd      	mov	sp, r7
 8002448:	bd80      	pop	{r7, pc}
 800244a:	bf00      	nop
 800244c:	40021000 	.word	0x40021000

08002450 <MX_GPIO_Init>:
        * Output
        * EVENT_OUT
        * EXTI
*/
void MX_GPIO_Init(void)
{
 8002450:	b580      	push	{r7, lr}
 8002452:	b08a      	sub	sp, #40	@ 0x28
 8002454:	af00      	add	r7, sp, #0

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002456:	f107 0314 	add.w	r3, r7, #20
 800245a:	2200      	movs	r2, #0
 800245c:	601a      	str	r2, [r3, #0]
 800245e:	605a      	str	r2, [r3, #4]
 8002460:	609a      	str	r2, [r3, #8]
 8002462:	60da      	str	r2, [r3, #12]
 8002464:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOC_CLK_ENABLE();
 8002466:	4b5a      	ldr	r3, [pc, #360]	@ (80025d0 <MX_GPIO_Init+0x180>)
 8002468:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800246a:	4a59      	ldr	r2, [pc, #356]	@ (80025d0 <MX_GPIO_Init+0x180>)
 800246c:	f043 0304 	orr.w	r3, r3, #4
 8002470:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8002472:	4b57      	ldr	r3, [pc, #348]	@ (80025d0 <MX_GPIO_Init+0x180>)
 8002474:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002476:	f003 0304 	and.w	r3, r3, #4
 800247a:	613b      	str	r3, [r7, #16]
 800247c:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOF_CLK_ENABLE();
 800247e:	4b54      	ldr	r3, [pc, #336]	@ (80025d0 <MX_GPIO_Init+0x180>)
 8002480:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8002482:	4a53      	ldr	r2, [pc, #332]	@ (80025d0 <MX_GPIO_Init+0x180>)
 8002484:	f043 0320 	orr.w	r3, r3, #32
 8002488:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800248a:	4b51      	ldr	r3, [pc, #324]	@ (80025d0 <MX_GPIO_Init+0x180>)
 800248c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800248e:	f003 0320 	and.w	r3, r3, #32
 8002492:	60fb      	str	r3, [r7, #12]
 8002494:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8002496:	4b4e      	ldr	r3, [pc, #312]	@ (80025d0 <MX_GPIO_Init+0x180>)
 8002498:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800249a:	4a4d      	ldr	r2, [pc, #308]	@ (80025d0 <MX_GPIO_Init+0x180>)
 800249c:	f043 0301 	orr.w	r3, r3, #1
 80024a0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024a2:	4b4b      	ldr	r3, [pc, #300]	@ (80025d0 <MX_GPIO_Init+0x180>)
 80024a4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024a6:	f003 0301 	and.w	r3, r3, #1
 80024aa:	60bb      	str	r3, [r7, #8]
 80024ac:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 80024ae:	4b48      	ldr	r3, [pc, #288]	@ (80025d0 <MX_GPIO_Init+0x180>)
 80024b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024b2:	4a47      	ldr	r2, [pc, #284]	@ (80025d0 <MX_GPIO_Init+0x180>)
 80024b4:	f043 0302 	orr.w	r3, r3, #2
 80024b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024ba:	4b45      	ldr	r3, [pc, #276]	@ (80025d0 <MX_GPIO_Init+0x180>)
 80024bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024be:	f003 0302 	and.w	r3, r3, #2
 80024c2:	607b      	str	r3, [r7, #4]
 80024c4:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80024c6:	4b42      	ldr	r3, [pc, #264]	@ (80025d0 <MX_GPIO_Init+0x180>)
 80024c8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024ca:	4a41      	ldr	r2, [pc, #260]	@ (80025d0 <MX_GPIO_Init+0x180>)
 80024cc:	f043 0308 	orr.w	r3, r3, #8
 80024d0:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80024d2:	4b3f      	ldr	r3, [pc, #252]	@ (80025d0 <MX_GPIO_Init+0x180>)
 80024d4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80024d6:	f003 0308 	and.w	r3, r3, #8
 80024da:	603b      	str	r3, [r7, #0]
 80024dc:	683b      	ldr	r3, [r7, #0]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOC, LEDON_Pin|Motor_R_A_Pin|Motor_R_B_Pin|LED_2_Pin
 80024de:	2200      	movs	r2, #0
 80024e0:	f242 017c 	movw	r1, #8316	@ 0x207c
 80024e4:	483b      	ldr	r0, [pc, #236]	@ (80025d4 <MX_GPIO_Init+0x184>)
 80024e6:	f004 ffbf 	bl	8007468 <HAL_GPIO_WritePin>
                          |LED_1_Pin|Motor_STBY_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOA, LED_4_Pin|LED_3_Pin|Motor_L_A_Pin|Motor_L_B_Pin, GPIO_PIN_RESET);
 80024ea:	2200      	movs	r2, #0
 80024ec:	f44f 7170 	mov.w	r1, #960	@ 0x3c0
 80024f0:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80024f4:	f004 ffb8 	bl	8007468 <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(SPI2_CS_GPIO_Port, SPI2_CS_Pin, GPIO_PIN_RESET);
 80024f8:	2200      	movs	r2, #0
 80024fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80024fe:	4836      	ldr	r0, [pc, #216]	@ (80025d8 <MX_GPIO_Init+0x188>)
 8002500:	f004 ffb2 	bl	8007468 <HAL_GPIO_WritePin>

  /*Configure GPIO pins : LEDON_Pin Motor_R_A_Pin Motor_R_B_Pin LED_2_Pin
                           LED_1_Pin Motor_STBY_Pin */
  GPIO_InitStruct.Pin = LEDON_Pin|Motor_R_A_Pin|Motor_R_B_Pin|LED_2_Pin
 8002504:	f242 037c 	movw	r3, #8316	@ 0x207c
 8002508:	617b      	str	r3, [r7, #20]
                          |LED_1_Pin|Motor_STBY_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 800250a:	2301      	movs	r3, #1
 800250c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800250e:	2300      	movs	r3, #0
 8002510:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002512:	2300      	movs	r3, #0
 8002514:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8002516:	f107 0314 	add.w	r3, r7, #20
 800251a:	4619      	mov	r1, r3
 800251c:	482d      	ldr	r0, [pc, #180]	@ (80025d4 <MX_GPIO_Init+0x184>)
 800251e:	f004 fe09 	bl	8007134 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR11_Pin SENSOR12_Pin SENSOR10_Pin */
  GPIO_InitStruct.Pin = SENSOR11_Pin|SENSOR12_Pin|SENSOR10_Pin;
 8002522:	f248 0330 	movw	r3, #32816	@ 0x8030
 8002526:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002528:	2300      	movs	r3, #0
 800252a:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800252c:	2300      	movs	r3, #0
 800252e:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002530:	f107 0314 	add.w	r3, r7, #20
 8002534:	4619      	mov	r1, r3
 8002536:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800253a:	f004 fdfb 	bl	8007134 <HAL_GPIO_Init>

  /*Configure GPIO pins : LED_4_Pin LED_3_Pin Motor_L_A_Pin Motor_L_B_Pin */
  GPIO_InitStruct.Pin = LED_4_Pin|LED_3_Pin|Motor_L_A_Pin|Motor_L_B_Pin;
 800253e:	f44f 7370 	mov.w	r3, #960	@ 0x3c0
 8002542:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002544:	2301      	movs	r3, #1
 8002546:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002548:	2300      	movs	r3, #0
 800254a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800254c:	2300      	movs	r3, #0
 800254e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8002550:	f107 0314 	add.w	r3, r7, #20
 8002554:	4619      	mov	r1, r3
 8002556:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800255a:	f004 fdeb 	bl	8007134 <HAL_GPIO_Init>

  /*Configure GPIO pin : SPI2_CS_Pin */
  GPIO_InitStruct.Pin = SPI2_CS_Pin;
 800255e:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8002562:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002564:	2301      	movs	r3, #1
 8002566:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002568:	2300      	movs	r3, #0
 800256a:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800256c:	2300      	movs	r3, #0
 800256e:	623b      	str	r3, [r7, #32]
  HAL_GPIO_Init(SPI2_CS_GPIO_Port, &GPIO_InitStruct);
 8002570:	f107 0314 	add.w	r3, r7, #20
 8002574:	4619      	mov	r1, r3
 8002576:	4818      	ldr	r0, [pc, #96]	@ (80025d8 <MX_GPIO_Init+0x188>)
 8002578:	f004 fddc 	bl	8007134 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR9_Pin SENSOR8_Pin SENSOR7_Pin */
  GPIO_InitStruct.Pin = SENSOR9_Pin|SENSOR8_Pin|SENSOR7_Pin;
 800257c:	f44f 53e0 	mov.w	r3, #7168	@ 0x1c00
 8002580:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002582:	2300      	movs	r3, #0
 8002584:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8002586:	2300      	movs	r3, #0
 8002588:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 800258a:	f107 0314 	add.w	r3, r7, #20
 800258e:	4619      	mov	r1, r3
 8002590:	4810      	ldr	r0, [pc, #64]	@ (80025d4 <MX_GPIO_Init+0x184>)
 8002592:	f004 fdcf 	bl	8007134 <HAL_GPIO_Init>

  /*Configure GPIO pin : SENSOR6_Pin */
  GPIO_InitStruct.Pin = SENSOR6_Pin;
 8002596:	2304      	movs	r3, #4
 8002598:	617b      	str	r3, [r7, #20]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 800259a:	2300      	movs	r3, #0
 800259c:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800259e:	2300      	movs	r3, #0
 80025a0:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(SENSOR6_GPIO_Port, &GPIO_InitStruct);
 80025a2:	f107 0314 	add.w	r3, r7, #20
 80025a6:	4619      	mov	r1, r3
 80025a8:	480c      	ldr	r0, [pc, #48]	@ (80025dc <MX_GPIO_Init+0x18c>)
 80025aa:	f004 fdc3 	bl	8007134 <HAL_GPIO_Init>

  /*Configure GPIO pins : SENSOR5_Pin SENSOR4_Pin SENSOR3_Pin SENSOR2_Pin
                           SENSOR1_Pin */
  GPIO_InitStruct.Pin = SENSOR5_Pin|SENSOR4_Pin|SENSOR3_Pin|SENSOR2_Pin
 80025ae:	f44f 733c 	mov.w	r3, #752	@ 0x2f0
 80025b2:	617b      	str	r3, [r7, #20]
                          |SENSOR1_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80025b4:	2300      	movs	r3, #0
 80025b6:	61bb      	str	r3, [r7, #24]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80025b8:	2300      	movs	r3, #0
 80025ba:	61fb      	str	r3, [r7, #28]
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 80025bc:	f107 0314 	add.w	r3, r7, #20
 80025c0:	4619      	mov	r1, r3
 80025c2:	4805      	ldr	r0, [pc, #20]	@ (80025d8 <MX_GPIO_Init+0x188>)
 80025c4:	f004 fdb6 	bl	8007134 <HAL_GPIO_Init>

}
 80025c8:	bf00      	nop
 80025ca:	3728      	adds	r7, #40	@ 0x28
 80025cc:	46bd      	mov	sp, r7
 80025ce:	bd80      	pop	{r7, pc}
 80025d0:	40021000 	.word	0x40021000
 80025d4:	48000800 	.word	0x48000800
 80025d8:	48000400 	.word	0x48000400
 80025dc:	48000c00 	.word	0x48000c00

080025e0 <MX_I2C3_Init>:

I2C_HandleTypeDef hi2c3;

/* I2C3 init function */
void MX_I2C3_Init(void)
{
 80025e0:	b580      	push	{r7, lr}
 80025e2:	af00      	add	r7, sp, #0
  /* USER CODE END I2C3_Init 0 */

  /* USER CODE BEGIN I2C3_Init 1 */

  /* USER CODE END I2C3_Init 1 */
  hi2c3.Instance = I2C3;
 80025e4:	4b1b      	ldr	r3, [pc, #108]	@ (8002654 <MX_I2C3_Init+0x74>)
 80025e6:	4a1c      	ldr	r2, [pc, #112]	@ (8002658 <MX_I2C3_Init+0x78>)
 80025e8:	601a      	str	r2, [r3, #0]
  hi2c3.Init.Timing = 0x40621236;
 80025ea:	4b1a      	ldr	r3, [pc, #104]	@ (8002654 <MX_I2C3_Init+0x74>)
 80025ec:	4a1b      	ldr	r2, [pc, #108]	@ (800265c <MX_I2C3_Init+0x7c>)
 80025ee:	605a      	str	r2, [r3, #4]
  hi2c3.Init.OwnAddress1 = 0;
 80025f0:	4b18      	ldr	r3, [pc, #96]	@ (8002654 <MX_I2C3_Init+0x74>)
 80025f2:	2200      	movs	r2, #0
 80025f4:	609a      	str	r2, [r3, #8]
  hi2c3.Init.AddressingMode = I2C_ADDRESSINGMODE_7BIT;
 80025f6:	4b17      	ldr	r3, [pc, #92]	@ (8002654 <MX_I2C3_Init+0x74>)
 80025f8:	2201      	movs	r2, #1
 80025fa:	60da      	str	r2, [r3, #12]
  hi2c3.Init.DualAddressMode = I2C_DUALADDRESS_DISABLE;
 80025fc:	4b15      	ldr	r3, [pc, #84]	@ (8002654 <MX_I2C3_Init+0x74>)
 80025fe:	2200      	movs	r2, #0
 8002600:	611a      	str	r2, [r3, #16]
  hi2c3.Init.OwnAddress2 = 0;
 8002602:	4b14      	ldr	r3, [pc, #80]	@ (8002654 <MX_I2C3_Init+0x74>)
 8002604:	2200      	movs	r2, #0
 8002606:	615a      	str	r2, [r3, #20]
  hi2c3.Init.OwnAddress2Masks = I2C_OA2_NOMASK;
 8002608:	4b12      	ldr	r3, [pc, #72]	@ (8002654 <MX_I2C3_Init+0x74>)
 800260a:	2200      	movs	r2, #0
 800260c:	619a      	str	r2, [r3, #24]
  hi2c3.Init.GeneralCallMode = I2C_GENERALCALL_DISABLE;
 800260e:	4b11      	ldr	r3, [pc, #68]	@ (8002654 <MX_I2C3_Init+0x74>)
 8002610:	2200      	movs	r2, #0
 8002612:	61da      	str	r2, [r3, #28]
  hi2c3.Init.NoStretchMode = I2C_NOSTRETCH_DISABLE;
 8002614:	4b0f      	ldr	r3, [pc, #60]	@ (8002654 <MX_I2C3_Init+0x74>)
 8002616:	2200      	movs	r2, #0
 8002618:	621a      	str	r2, [r3, #32]
  if (HAL_I2C_Init(&hi2c3) != HAL_OK)
 800261a:	480e      	ldr	r0, [pc, #56]	@ (8002654 <MX_I2C3_Init+0x74>)
 800261c:	f004 ff3c 	bl	8007498 <HAL_I2C_Init>
 8002620:	4603      	mov	r3, r0
 8002622:	2b00      	cmp	r3, #0
 8002624:	d001      	beq.n	800262a <MX_I2C3_Init+0x4a>
  {
    Error_Handler();
 8002626:	f001 f8a1 	bl	800376c <Error_Handler>
  }

  /** Configure Analogue filter
  */
  if (HAL_I2CEx_ConfigAnalogFilter(&hi2c3, I2C_ANALOGFILTER_ENABLE) != HAL_OK)
 800262a:	2100      	movs	r1, #0
 800262c:	4809      	ldr	r0, [pc, #36]	@ (8002654 <MX_I2C3_Init+0x74>)
 800262e:	f005 fc83 	bl	8007f38 <HAL_I2CEx_ConfigAnalogFilter>
 8002632:	4603      	mov	r3, r0
 8002634:	2b00      	cmp	r3, #0
 8002636:	d001      	beq.n	800263c <MX_I2C3_Init+0x5c>
  {
    Error_Handler();
 8002638:	f001 f898 	bl	800376c <Error_Handler>
  }

  /** Configure Digital filter
  */
  if (HAL_I2CEx_ConfigDigitalFilter(&hi2c3, 0) != HAL_OK)
 800263c:	2100      	movs	r1, #0
 800263e:	4805      	ldr	r0, [pc, #20]	@ (8002654 <MX_I2C3_Init+0x74>)
 8002640:	f005 fcc5 	bl	8007fce <HAL_I2CEx_ConfigDigitalFilter>
 8002644:	4603      	mov	r3, r0
 8002646:	2b00      	cmp	r3, #0
 8002648:	d001      	beq.n	800264e <MX_I2C3_Init+0x6e>
  {
    Error_Handler();
 800264a:	f001 f88f 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN I2C3_Init 2 */

  /* USER CODE END I2C3_Init 2 */

}
 800264e:	bf00      	nop
 8002650:	bd80      	pop	{r7, pc}
 8002652:	bf00      	nop
 8002654:	2000033c 	.word	0x2000033c
 8002658:	40007800 	.word	0x40007800
 800265c:	40621236 	.word	0x40621236

08002660 <HAL_I2C_MspInit>:

void HAL_I2C_MspInit(I2C_HandleTypeDef* i2cHandle)
{
 8002660:	b580      	push	{r7, lr}
 8002662:	b09e      	sub	sp, #120	@ 0x78
 8002664:	af00      	add	r7, sp, #0
 8002666:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002668:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 800266c:	2200      	movs	r2, #0
 800266e:	601a      	str	r2, [r3, #0]
 8002670:	605a      	str	r2, [r3, #4]
 8002672:	609a      	str	r2, [r3, #8]
 8002674:	60da      	str	r2, [r3, #12]
 8002676:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8002678:	f107 0310 	add.w	r3, r7, #16
 800267c:	2254      	movs	r2, #84	@ 0x54
 800267e:	2100      	movs	r1, #0
 8002680:	4618      	mov	r0, r3
 8002682:	f00f fdae 	bl	80121e2 <memset>
  if(i2cHandle->Instance==I2C3)
 8002686:	687b      	ldr	r3, [r7, #4]
 8002688:	681b      	ldr	r3, [r3, #0]
 800268a:	4a1f      	ldr	r2, [pc, #124]	@ (8002708 <HAL_I2C_MspInit+0xa8>)
 800268c:	4293      	cmp	r3, r2
 800268e:	d137      	bne.n	8002700 <HAL_I2C_MspInit+0xa0>

  /* USER CODE END I2C3_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_I2C3;
 8002690:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002694:	613b      	str	r3, [r7, #16]
    PeriphClkInit.I2c3ClockSelection = RCC_I2C3CLKSOURCE_PCLK1;
 8002696:	2300      	movs	r3, #0
 8002698:	637b      	str	r3, [r7, #52]	@ 0x34
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 800269a:	f107 0310 	add.w	r3, r7, #16
 800269e:	4618      	mov	r0, r3
 80026a0:	f006 fad4 	bl	8008c4c <HAL_RCCEx_PeriphCLKConfig>
 80026a4:	4603      	mov	r3, r0
 80026a6:	2b00      	cmp	r3, #0
 80026a8:	d001      	beq.n	80026ae <HAL_I2C_MspInit+0x4e>
    {
      Error_Handler();
 80026aa:	f001 f85f 	bl	800376c <Error_Handler>
    }

    __HAL_RCC_GPIOC_CLK_ENABLE();
 80026ae:	4b17      	ldr	r3, [pc, #92]	@ (800270c <HAL_I2C_MspInit+0xac>)
 80026b0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026b2:	4a16      	ldr	r2, [pc, #88]	@ (800270c <HAL_I2C_MspInit+0xac>)
 80026b4:	f043 0304 	orr.w	r3, r3, #4
 80026b8:	64d3      	str	r3, [r2, #76]	@ 0x4c
 80026ba:	4b14      	ldr	r3, [pc, #80]	@ (800270c <HAL_I2C_MspInit+0xac>)
 80026bc:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80026be:	f003 0304 	and.w	r3, r3, #4
 80026c2:	60fb      	str	r3, [r7, #12]
 80026c4:	68fb      	ldr	r3, [r7, #12]
    /**I2C3 GPIO Configuration
    PC8     ------> I2C3_SCL
    PC9     ------> I2C3_SDA
    */
    GPIO_InitStruct.Pin = GPIO_PIN_8|GPIO_PIN_9;
 80026c6:	f44f 7340 	mov.w	r3, #768	@ 0x300
 80026ca:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 80026cc:	2312      	movs	r3, #18
 80026ce:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 80026d0:	2300      	movs	r3, #0
 80026d2:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80026d4:	2300      	movs	r3, #0
 80026d6:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF8_I2C3;
 80026d8:	2308      	movs	r3, #8
 80026da:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 80026dc:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 80026e0:	4619      	mov	r1, r3
 80026e2:	480b      	ldr	r0, [pc, #44]	@ (8002710 <HAL_I2C_MspInit+0xb0>)
 80026e4:	f004 fd26 	bl	8007134 <HAL_GPIO_Init>

    /* I2C3 clock enable */
    __HAL_RCC_I2C3_CLK_ENABLE();
 80026e8:	4b08      	ldr	r3, [pc, #32]	@ (800270c <HAL_I2C_MspInit+0xac>)
 80026ea:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026ec:	4a07      	ldr	r2, [pc, #28]	@ (800270c <HAL_I2C_MspInit+0xac>)
 80026ee:	f043 4380 	orr.w	r3, r3, #1073741824	@ 0x40000000
 80026f2:	6593      	str	r3, [r2, #88]	@ 0x58
 80026f4:	4b05      	ldr	r3, [pc, #20]	@ (800270c <HAL_I2C_MspInit+0xac>)
 80026f6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80026f8:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 80026fc:	60bb      	str	r3, [r7, #8]
 80026fe:	68bb      	ldr	r3, [r7, #8]
  /* USER CODE BEGIN I2C3_MspInit 1 */

  /* USER CODE END I2C3_MspInit 1 */
  }
}
 8002700:	bf00      	nop
 8002702:	3778      	adds	r7, #120	@ 0x78
 8002704:	46bd      	mov	sp, r7
 8002706:	bd80      	pop	{r7, pc}
 8002708:	40007800 	.word	0x40007800
 800270c:	40021000 	.word	0x40021000
 8002710:	48000800 	.word	0x48000800

08002714 <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 8002714:	b580      	push	{r7, lr}
 8002716:	af00      	add	r7, sp, #0
  /* USER CODE END 1 */

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8002718:	f002 fcd3 	bl	80050c2 <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 800271c:	f000 f978 	bl	8002a10 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 8002720:	f7ff fe96 	bl	8002450 <MX_GPIO_Init>
  MX_DMA_Init();
 8002724:	f7ff fe62 	bl	80023ec <MX_DMA_Init>
  MX_LPUART1_UART_Init();
 8002728:	f002 fbf8 	bl	8004f1c <MX_LPUART1_UART_Init>
  MX_ADC1_Init();
 800272c:	f7ff fd64 	bl	80021f8 <MX_ADC1_Init>
  MX_I2C3_Init();
 8002730:	f7ff ff56 	bl	80025e0 <MX_I2C3_Init>
  MX_SPI2_Init();
 8002734:	f001 ff18 	bl	8004568 <MX_SPI2_Init>
  MX_TIM1_Init();
 8002738:	f002 f8ec 	bl	8004914 <MX_TIM1_Init>
  MX_TIM2_Init();
 800273c:	f002 f944 	bl	80049c8 <MX_TIM2_Init>
  MX_TIM4_Init();
 8002740:	f002 fa12 	bl	8004b68 <MX_TIM4_Init>
  MX_TIM3_Init();
 8002744:	f002 f9c2 	bl	8004acc <MX_TIM3_Init>
  MX_TIM5_Init();
 8002748:	f002 fa64 	bl	8004c14 <MX_TIM5_Init>
  if (MX_FATFS_Init() != APP_OK) {
 800274c:	f00a feda 	bl	800d504 <MX_FATFS_Init>
 8002750:	4603      	mov	r3, r0
 8002752:	2b00      	cmp	r3, #0
 8002754:	d001      	beq.n	800275a <main+0x46>
    Error_Handler();
 8002756:	f001 f809 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN 2 */
  	HAL_ADC_Start_DMA(&hadc1, (uint32_t*)&GRUZIK.Adc_Value, 1);
 800275a:	2201      	movs	r2, #1
 800275c:	4989      	ldr	r1, [pc, #548]	@ (8002984 <main+0x270>)
 800275e:	488a      	ldr	r0, [pc, #552]	@ (8002988 <main+0x274>)
 8002760:	f003 f91c 	bl	800599c <HAL_ADC_Start_DMA>

  	/*Initial values for driving on Optimized route*/
  	map.p = 0.13;//0.14
 8002764:	4b89      	ldr	r3, [pc, #548]	@ (800298c <main+0x278>)
 8002766:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800276a:	f603 635c 	addw	r3, r3, #3676	@ 0xe5c
 800276e:	4a88      	ldr	r2, [pc, #544]	@ (8002990 <main+0x27c>)
 8002770:	601a      	str	r2, [r3, #0]
  	map.i = 0;
 8002772:	4b86      	ldr	r3, [pc, #536]	@ (800298c <main+0x278>)
 8002774:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8002778:	f503 6366 	add.w	r3, r3, #3680	@ 0xe60
 800277c:	f04f 0200 	mov.w	r2, #0
 8002780:	601a      	str	r2, [r3, #0]
  	map.d = 13;//14
 8002782:	4b82      	ldr	r3, [pc, #520]	@ (800298c <main+0x278>)
 8002784:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8002788:	f603 6364 	addw	r3, r3, #3684	@ 0xe64
 800278c:	4a81      	ldr	r2, [pc, #516]	@ (8002994 <main+0x280>)
 800278e:	601a      	str	r2, [r3, #0]

  	GRUZIK.DrivingOnMap = 1;
 8002790:	4b81      	ldr	r3, [pc, #516]	@ (8002998 <main+0x284>)
 8002792:	2201      	movs	r2, #1
 8002794:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

  	/*Set initial values for PID*/
    GRUZIK.Kp = 0.015;
 8002798:	4b7f      	ldr	r3, [pc, #508]	@ (8002998 <main+0x284>)
 800279a:	4a80      	ldr	r2, [pc, #512]	@ (800299c <main+0x288>)
 800279c:	601a      	str	r2, [r3, #0]
  	GRUZIK.Kd = 0.085;
 800279e:	4b7e      	ldr	r3, [pc, #504]	@ (8002998 <main+0x284>)
 80027a0:	4a7f      	ldr	r2, [pc, #508]	@ (80029a0 <main+0x28c>)
 80027a2:	605a      	str	r2, [r3, #4]
  	GRUZIK.Speed_offset = 0.014;
 80027a4:	4b7c      	ldr	r3, [pc, #496]	@ (8002998 <main+0x284>)
 80027a6:	4a7f      	ldr	r2, [pc, #508]	@ (80029a4 <main+0x290>)
 80027a8:	63da      	str	r2, [r3, #60]	@ 0x3c

  	if(GRUZIK.DrivingOnMap)
 80027aa:	4b7b      	ldr	r3, [pc, #492]	@ (8002998 <main+0x284>)
 80027ac:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80027b0:	2b00      	cmp	r3, #0
 80027b2:	d01c      	beq.n	80027ee <main+0xda>
  	{
		GRUZIK.Kp = map.p;
 80027b4:	4b75      	ldr	r3, [pc, #468]	@ (800298c <main+0x278>)
 80027b6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80027ba:	f603 635c 	addw	r3, r3, #3676	@ 0xe5c
 80027be:	681b      	ldr	r3, [r3, #0]
 80027c0:	4a75      	ldr	r2, [pc, #468]	@ (8002998 <main+0x284>)
 80027c2:	6013      	str	r3, [r2, #0]
		GRUZIK.Kd = map.d;
 80027c4:	4b71      	ldr	r3, [pc, #452]	@ (800298c <main+0x278>)
 80027c6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80027ca:	f603 6364 	addw	r3, r3, #3684	@ 0xe64
 80027ce:	681b      	ldr	r3, [r3, #0]
 80027d0:	4a71      	ldr	r2, [pc, #452]	@ (8002998 <main+0x284>)
 80027d2:	6053      	str	r3, [r2, #4]
		GRUZIK.Base_speed_R = map.i;
 80027d4:	4b6d      	ldr	r3, [pc, #436]	@ (800298c <main+0x278>)
 80027d6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80027da:	f503 6366 	add.w	r3, r3, #3680	@ 0xe60
 80027de:	edd3 7a00 	vldr	s15, [r3]
 80027e2:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80027e6:	ee17 2a90 	vmov	r2, s15
 80027ea:	4b6b      	ldr	r3, [pc, #428]	@ (8002998 <main+0x284>)
 80027ec:	611a      	str	r2, [r3, #16]
  	}

  	GRUZIK.Base_speed_R = 80;
 80027ee:	4b6a      	ldr	r3, [pc, #424]	@ (8002998 <main+0x284>)
 80027f0:	2250      	movs	r2, #80	@ 0x50
 80027f2:	611a      	str	r2, [r3, #16]
  	GRUZIK.Base_speed_L = 80;
 80027f4:	4b68      	ldr	r3, [pc, #416]	@ (8002998 <main+0x284>)
 80027f6:	2250      	movs	r2, #80	@ 0x50
 80027f8:	615a      	str	r2, [r3, #20]
  	GRUZIK.Max_speed_R = 80;
 80027fa:	4b67      	ldr	r3, [pc, #412]	@ (8002998 <main+0x284>)
 80027fc:	2250      	movs	r2, #80	@ 0x50
 80027fe:	619a      	str	r2, [r3, #24]
  	GRUZIK.Max_speed_L = 80;
 8002800:	4b65      	ldr	r3, [pc, #404]	@ (8002998 <main+0x284>)
 8002802:	2250      	movs	r2, #80	@ 0x50
 8002804:	61da      	str	r2, [r3, #28]

  	/*Sharp turn speed*/
  	GRUZIK.Sharp_bend_speed_right= -40;
 8002806:	4b64      	ldr	r3, [pc, #400]	@ (8002998 <main+0x284>)
 8002808:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 800280c:	621a      	str	r2, [r3, #32]
  	GRUZIK.Sharp_bend_speed_left= 85;
 800280e:	4b62      	ldr	r3, [pc, #392]	@ (8002998 <main+0x284>)
 8002810:	2255      	movs	r2, #85	@ 0x55
 8002812:	625a      	str	r2, [r3, #36]	@ 0x24
  	GRUZIK.Bend_speed_right= -50;
 8002814:	4b60      	ldr	r3, [pc, #384]	@ (8002998 <main+0x284>)
 8002816:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 800281a:	629a      	str	r2, [r3, #40]	@ 0x28
  	GRUZIK.Bend_speed_left= 90;
 800281c:	4b5e      	ldr	r3, [pc, #376]	@ (8002998 <main+0x284>)
 800281e:	225a      	movs	r2, #90	@ 0x5a
 8002820:	62da      	str	r2, [r3, #44]	@ 0x2c

  	map.Kk = 0;
 8002822:	4b5a      	ldr	r3, [pc, #360]	@ (800298c <main+0x278>)
 8002824:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8002828:	f603 53c4 	addw	r3, r3, #3524	@ 0xdc4
 800282c:	f04f 0200 	mov.w	r2, #0
 8002830:	601a      	str	r2, [r3, #0]


    /*Start receiving data from Blue tooth*/
    HAL_UART_Receive_IT(&hlpuart1, &RxData, 1);
 8002832:	2201      	movs	r2, #1
 8002834:	495c      	ldr	r1, [pc, #368]	@ (80029a8 <main+0x294>)
 8002836:	485d      	ldr	r0, [pc, #372]	@ (80029ac <main+0x298>)
 8002838:	f008 fdf8 	bl	800b42c <HAL_UART_Receive_IT>

    /*encoders*/
    HAL_TIM_Base_Start_IT(&htim5);// 100
 800283c:	485c      	ldr	r0, [pc, #368]	@ (80029b0 <main+0x29c>)
 800283e:	f007 f8d9 	bl	80099f4 <HAL_TIM_Base_Start_IT>
    HAL_TIM_Encoder_Start(&htim4, TIM_CHANNEL_ALL); // Left Encoder
 8002842:	213c      	movs	r1, #60	@ 0x3c
 8002844:	485b      	ldr	r0, [pc, #364]	@ (80029b4 <main+0x2a0>)
 8002846:	f007 fb67 	bl	8009f18 <HAL_TIM_Encoder_Start>
    HAL_TIM_Encoder_Start(&htim1, TIM_CHANNEL_ALL); // Right Encoder
 800284a:	213c      	movs	r1, #60	@ 0x3c
 800284c:	485a      	ldr	r0, [pc, #360]	@ (80029b8 <main+0x2a4>)
 800284e:	f007 fb63 	bl	8009f18 <HAL_TIM_Encoder_Start>

    //         Motor     KP    KI
    Motor_Init(&Motor_R, 0.1, 0.2);//0.1 0.2
 8002852:	eddf 0a5a 	vldr	s1, [pc, #360]	@ 80029bc <main+0x2a8>
 8002856:	ed9f 0a5a 	vldr	s0, [pc, #360]	@ 80029c0 <main+0x2ac>
 800285a:	485a      	ldr	r0, [pc, #360]	@ (80029c4 <main+0x2b0>)
 800285c:	f001 fdee 	bl	800443c <Motor_Init>
    Motor_Init(&Motor_L, 0.1, 0.2);
 8002860:	eddf 0a56 	vldr	s1, [pc, #344]	@ 80029bc <main+0x2a8>
 8002864:	ed9f 0a56 	vldr	s0, [pc, #344]	@ 80029c0 <main+0x2ac>
 8002868:	4857      	ldr	r0, [pc, #348]	@ (80029c8 <main+0x2b4>)
 800286a:	f001 fde7 	bl	800443c <Motor_Init>
    LowPassFilter_Init(&Motor_R.EncoderRpmFilter, LOW_PASS_FILTER_ALPHA);
 800286e:	ed9f 0a57 	vldr	s0, [pc, #348]	@ 80029cc <main+0x2b8>
 8002872:	4857      	ldr	r0, [pc, #348]	@ (80029d0 <main+0x2bc>)
 8002874:	f7fe fc0c 	bl	8001090 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_L.EncoderRpmFilter, LOW_PASS_FILTER_ALPHA);
 8002878:	ed9f 0a54 	vldr	s0, [pc, #336]	@ 80029cc <main+0x2b8>
 800287c:	4855      	ldr	r0, [pc, #340]	@ (80029d4 <main+0x2c0>)
 800287e:	f7fe fc07 	bl	8001090 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_L.MetersPerSecondLPF, LOW_PASS_FILTER_ALPHA);
 8002882:	ed9f 0a52 	vldr	s0, [pc, #328]	@ 80029cc <main+0x2b8>
 8002886:	4854      	ldr	r0, [pc, #336]	@ (80029d8 <main+0x2c4>)
 8002888:	f7fe fc02 	bl	8001090 <LowPassFilter_Init>
    LowPassFilter_Init(&Motor_R.MetersPerSecondLPF, LOW_PASS_FILTER_ALPHA);
 800288c:	ed9f 0a4f 	vldr	s0, [pc, #316]	@ 80029cc <main+0x2b8>
 8002890:	4852      	ldr	r0, [pc, #328]	@ (80029dc <main+0x2c8>)
 8002892:	f7fe fbfd 	bl	8001090 <LowPassFilter_Init>

    /*SD Card file initialization*/
    FatFsResult = f_mount(&SdFatFs, "", 1);
 8002896:	2201      	movs	r2, #1
 8002898:	4951      	ldr	r1, [pc, #324]	@ (80029e0 <main+0x2cc>)
 800289a:	4852      	ldr	r0, [pc, #328]	@ (80029e4 <main+0x2d0>)
 800289c:	f00d f8c6 	bl	800fa2c <f_mount>
 80028a0:	4603      	mov	r3, r0
 80028a2:	461a      	mov	r2, r3
 80028a4:	4b50      	ldr	r3, [pc, #320]	@ (80029e8 <main+0x2d4>)
 80028a6:	701a      	strb	r2, [r3, #0]
    if(GRUZIK.DrivingOnMap != 1)
 80028a8:	4b3b      	ldr	r3, [pc, #236]	@ (8002998 <main+0x284>)
 80028aa:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80028ae:	2b01      	cmp	r3, #1
 80028b0:	d025      	beq.n	80028fe <main+0x1ea>
    {
    	while(!SDReadingReady)
 80028b2:	e00f      	b.n	80028d4 <main+0x1c0>
    	{
    		FatFsResult = f_open(&SdCardFile, "GRUZIK.txt", FA_WRITE|FA_OPEN_APPEND);
 80028b4:	2232      	movs	r2, #50	@ 0x32
 80028b6:	494d      	ldr	r1, [pc, #308]	@ (80029ec <main+0x2d8>)
 80028b8:	484d      	ldr	r0, [pc, #308]	@ (80029f0 <main+0x2dc>)
 80028ba:	f00d f8fd 	bl	800fab8 <f_open>
 80028be:	4603      	mov	r3, r0
 80028c0:	461a      	mov	r2, r3
 80028c2:	4b49      	ldr	r3, [pc, #292]	@ (80029e8 <main+0x2d4>)
 80028c4:	701a      	strb	r2, [r3, #0]
    		if(FatFsResult == FR_OK)
 80028c6:	4b48      	ldr	r3, [pc, #288]	@ (80029e8 <main+0x2d4>)
 80028c8:	781b      	ldrb	r3, [r3, #0]
 80028ca:	2b00      	cmp	r3, #0
 80028cc:	d102      	bne.n	80028d4 <main+0x1c0>
    		{
    			SDReadingReady = 1;
 80028ce:	4b49      	ldr	r3, [pc, #292]	@ (80029f4 <main+0x2e0>)
 80028d0:	2201      	movs	r2, #1
 80028d2:	701a      	strb	r2, [r3, #0]
    	while(!SDReadingReady)
 80028d4:	4b47      	ldr	r3, [pc, #284]	@ (80029f4 <main+0x2e0>)
 80028d6:	781b      	ldrb	r3, [r3, #0]
 80028d8:	2b00      	cmp	r3, #0
 80028da:	d0eb      	beq.n	80028b4 <main+0x1a0>
 80028dc:	e013      	b.n	8002906 <main+0x1f2>
    }
    else
    {
    	while(!SDReadingReady)
    	{
    		FatFsResult = f_open(&SdCardFile, "map.txt", FA_READ);
 80028de:	2201      	movs	r2, #1
 80028e0:	4945      	ldr	r1, [pc, #276]	@ (80029f8 <main+0x2e4>)
 80028e2:	4843      	ldr	r0, [pc, #268]	@ (80029f0 <main+0x2dc>)
 80028e4:	f00d f8e8 	bl	800fab8 <f_open>
 80028e8:	4603      	mov	r3, r0
 80028ea:	461a      	mov	r2, r3
 80028ec:	4b3e      	ldr	r3, [pc, #248]	@ (80029e8 <main+0x2d4>)
 80028ee:	701a      	strb	r2, [r3, #0]
    		if(FatFsResult == FR_OK)
 80028f0:	4b3d      	ldr	r3, [pc, #244]	@ (80029e8 <main+0x2d4>)
 80028f2:	781b      	ldrb	r3, [r3, #0]
 80028f4:	2b00      	cmp	r3, #0
 80028f6:	d102      	bne.n	80028fe <main+0x1ea>
    		{
    			SDReadingReady = 1;
 80028f8:	4b3e      	ldr	r3, [pc, #248]	@ (80029f4 <main+0x2e0>)
 80028fa:	2201      	movs	r2, #1
 80028fc:	701a      	strb	r2, [r3, #0]
    	while(!SDReadingReady)
 80028fe:	4b3d      	ldr	r3, [pc, #244]	@ (80029f4 <main+0x2e0>)
 8002900:	781b      	ldrb	r3, [r3, #0]
 8002902:	2b00      	cmp	r3, #0
 8002904:	d0eb      	beq.n	80028de <main+0x1ca>
    		}
    	}
    }
	/*Start timers and PWM on channels*/
	HAL_TIM_Base_Start_IT(&htim3);
 8002906:	483d      	ldr	r0, [pc, #244]	@ (80029fc <main+0x2e8>)
 8002908:	f007 f874 	bl	80099f4 <HAL_TIM_Base_Start_IT>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_1);//right pwm
 800290c:	2100      	movs	r1, #0
 800290e:	483c      	ldr	r0, [pc, #240]	@ (8002a00 <main+0x2ec>)
 8002910:	f007 f94a 	bl	8009ba8 <HAL_TIM_PWM_Start>
	HAL_TIM_PWM_Start(&htim2, TIM_CHANNEL_4);//left pwm
 8002914:	210c      	movs	r1, #12
 8002916:	483a      	ldr	r0, [pc, #232]	@ (8002a00 <main+0x2ec>)
 8002918:	f007 f946 	bl	8009ba8 <HAL_TIM_PWM_Start>

	/*IMU initialization*/
	//1. Initialize the MPU6050 module and I2C
	MPU6050_Init(&hi2c3);
 800291c:	4839      	ldr	r0, [pc, #228]	@ (8002a04 <main+0x2f0>)
 800291e:	f7ff fa75 	bl	8001e0c <MPU6050_Init>

	//2. Configure parameters
	myMpuConfig.Accel_Full_Scale = AFS_SEL_16g;
 8002922:	4b39      	ldr	r3, [pc, #228]	@ (8002a08 <main+0x2f4>)
 8002924:	2203      	movs	r2, #3
 8002926:	709a      	strb	r2, [r3, #2]
	myMpuConfig.ClockSource = Internal_8MHz;
 8002928:	4b37      	ldr	r3, [pc, #220]	@ (8002a08 <main+0x2f4>)
 800292a:	2200      	movs	r2, #0
 800292c:	701a      	strb	r2, [r3, #0]
	myMpuConfig.CONFIG_DLPF = DLPF_184A_188G_Hz;
 800292e:	4b36      	ldr	r3, [pc, #216]	@ (8002a08 <main+0x2f4>)
 8002930:	2201      	movs	r2, #1
 8002932:	70da      	strb	r2, [r3, #3]
	myMpuConfig.Gyro_Full_Scale = FS_SEL_2000;
 8002934:	4b34      	ldr	r3, [pc, #208]	@ (8002a08 <main+0x2f4>)
 8002936:	2203      	movs	r2, #3
 8002938:	705a      	strb	r2, [r3, #1]
	myMpuConfig.Sleep_Mode_Bit = 0;  //1: sleep mode, 0: normal mode
 800293a:	4b33      	ldr	r3, [pc, #204]	@ (8002a08 <main+0x2f4>)
 800293c:	2200      	movs	r2, #0
 800293e:	711a      	strb	r2, [r3, #4]
	MPU6050_Config(&myMpuConfig);
 8002940:	4831      	ldr	r0, [pc, #196]	@ (8002a08 <main+0x2f4>)
 8002942:	f7ff fab7 	bl	8001eb4 <MPU6050_Config>

    /*LED diodes initial set*/
    HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 8002946:	2201      	movs	r2, #1
 8002948:	2140      	movs	r1, #64	@ 0x40
 800294a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800294e:	f004 fd8b 	bl	8007468 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8002952:	2201      	movs	r2, #1
 8002954:	2180      	movs	r1, #128	@ 0x80
 8002956:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800295a:	f004 fd85 	bl	8007468 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 800295e:	2201      	movs	r2, #1
 8002960:	2110      	movs	r1, #16
 8002962:	482a      	ldr	r0, [pc, #168]	@ (8002a0c <main+0x2f8>)
 8002964:	f004 fd80 	bl	8007468 <HAL_GPIO_WritePin>
    HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8002968:	2201      	movs	r2, #1
 800296a:	2120      	movs	r1, #32
 800296c:	4827      	ldr	r0, [pc, #156]	@ (8002a0c <main+0x2f8>)
 800296e:	f004 fd7b 	bl	8007468 <HAL_GPIO_WritePin>
  while (1)
  {
    /* USER CODE END WHILE */

    /* USER CODE BEGIN 3 */
	  if(GRUZIK.DrivingOnMap == 0)
 8002972:	4b09      	ldr	r3, [pc, #36]	@ (8002998 <main+0x284>)
 8002974:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002978:	2b00      	cmp	r3, #0
 800297a:	d1fa      	bne.n	8002972 <main+0x25e>
	  {
		  PID_control();
 800297c:	f000 fe34 	bl	80035e8 <PID_control>
	  if(GRUZIK.DrivingOnMap == 0)
 8002980:	e7f7      	b.n	8002972 <main+0x25e>
 8002982:	bf00      	nop
 8002984:	200066c4 	.word	0x200066c4
 8002988:	20000270 	.word	0x20000270
 800298c:	20000394 	.word	0x20000394
 8002990:	3e051eb8 	.word	0x3e051eb8
 8002994:	41500000 	.word	0x41500000
 8002998:	20006690 	.word	0x20006690
 800299c:	3c75c28f 	.word	0x3c75c28f
 80029a0:	3dae147b 	.word	0x3dae147b
 80029a4:	3c656042 	.word	0x3c656042
 80029a8:	20006870 	.word	0x20006870
 80029ac:	20006b20 	.word	0x20006b20
 80029b0:	20006a74 	.word	0x20006a74
 80029b4:	20006a28 	.word	0x20006a28
 80029b8:	20006944 	.word	0x20006944
 80029bc:	3e4ccccd 	.word	0x3e4ccccd
 80029c0:	3dcccccd 	.word	0x3dcccccd
 80029c4:	20006778 	.word	0x20006778
 80029c8:	200066dc 	.word	0x200066dc
 80029cc:	3f333333 	.word	0x3f333333
 80029d0:	200067ac 	.word	0x200067ac
 80029d4:	20006710 	.word	0x20006710
 80029d8:	20006718 	.word	0x20006718
 80029dc:	200067b4 	.word	0x200067b4
 80029e0:	08015c80 	.word	0x08015c80
 80029e4:	2000620c 	.word	0x2000620c
 80029e8:	20006208 	.word	0x20006208
 80029ec:	08015c84 	.word	0x08015c84
 80029f0:	2000643c 	.word	0x2000643c
 80029f4:	20000390 	.word	0x20000390
 80029f8:	08015c90 	.word	0x08015c90
 80029fc:	200069dc 	.word	0x200069dc
 8002a00:	20006990 	.word	0x20006990
 8002a04:	2000033c 	.word	0x2000033c
 8002a08:	20006684 	.word	0x20006684
 8002a0c:	48000800 	.word	0x48000800

08002a10 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8002a10:	b580      	push	{r7, lr}
 8002a12:	b094      	sub	sp, #80	@ 0x50
 8002a14:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 8002a16:	f107 0318 	add.w	r3, r7, #24
 8002a1a:	2238      	movs	r2, #56	@ 0x38
 8002a1c:	2100      	movs	r1, #0
 8002a1e:	4618      	mov	r0, r3
 8002a20:	f00f fbdf 	bl	80121e2 <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8002a24:	1d3b      	adds	r3, r7, #4
 8002a26:	2200      	movs	r2, #0
 8002a28:	601a      	str	r2, [r3, #0]
 8002a2a:	605a      	str	r2, [r3, #4]
 8002a2c:	609a      	str	r2, [r3, #8]
 8002a2e:	60da      	str	r2, [r3, #12]
 8002a30:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage
  */
  HAL_PWREx_ControlVoltageScaling(PWR_REGULATOR_VOLTAGE_SCALE1_BOOST);
 8002a32:	2000      	movs	r0, #0
 8002a34:	f005 fb28 	bl	8008088 <HAL_PWREx_ControlVoltageScaling>

  /** Configure LSE Drive Capability
  */
  HAL_PWR_EnableBkUpAccess();
 8002a38:	f005 fb16 	bl	8008068 <HAL_PWR_EnableBkUpAccess>
  __HAL_RCC_LSEDRIVE_CONFIG(RCC_LSEDRIVE_LOW);
 8002a3c:	4b20      	ldr	r3, [pc, #128]	@ (8002ac0 <SystemClock_Config+0xb0>)
 8002a3e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8002a42:	4a1f      	ldr	r2, [pc, #124]	@ (8002ac0 <SystemClock_Config+0xb0>)
 8002a44:	f023 0318 	bic.w	r3, r3, #24
 8002a48:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

  /** Initializes the RCC Oscillators according to the specified parameters
  * in the RCC_OscInitTypeDef structure.
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI|RCC_OSCILLATORTYPE_LSE;
 8002a4c:	2306      	movs	r3, #6
 8002a4e:	61bb      	str	r3, [r7, #24]
  RCC_OscInitStruct.LSEState = RCC_LSE_ON;
 8002a50:	2301      	movs	r3, #1
 8002a52:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 8002a54:	f44f 7380 	mov.w	r3, #256	@ 0x100
 8002a58:	627b      	str	r3, [r7, #36]	@ 0x24
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8002a5a:	2340      	movs	r3, #64	@ 0x40
 8002a5c:	62bb      	str	r3, [r7, #40]	@ 0x28
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 8002a5e:	2302      	movs	r3, #2
 8002a60:	637b      	str	r3, [r7, #52]	@ 0x34
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 8002a62:	2302      	movs	r3, #2
 8002a64:	63bb      	str	r3, [r7, #56]	@ 0x38
  RCC_OscInitStruct.PLL.PLLM = RCC_PLLM_DIV4;
 8002a66:	2304      	movs	r3, #4
 8002a68:	63fb      	str	r3, [r7, #60]	@ 0x3c
  RCC_OscInitStruct.PLL.PLLN = 85;
 8002a6a:	2355      	movs	r3, #85	@ 0x55
 8002a6c:	643b      	str	r3, [r7, #64]	@ 0x40
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 8002a6e:	2302      	movs	r3, #2
 8002a70:	647b      	str	r3, [r7, #68]	@ 0x44
  RCC_OscInitStruct.PLL.PLLQ = RCC_PLLQ_DIV2;
 8002a72:	2302      	movs	r3, #2
 8002a74:	64bb      	str	r3, [r7, #72]	@ 0x48
  RCC_OscInitStruct.PLL.PLLR = RCC_PLLR_DIV2;
 8002a76:	2302      	movs	r3, #2
 8002a78:	64fb      	str	r3, [r7, #76]	@ 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 8002a7a:	f107 0318 	add.w	r3, r7, #24
 8002a7e:	4618      	mov	r0, r3
 8002a80:	f005 fbb6 	bl	80081f0 <HAL_RCC_OscConfig>
 8002a84:	4603      	mov	r3, r0
 8002a86:	2b00      	cmp	r3, #0
 8002a88:	d001      	beq.n	8002a8e <SystemClock_Config+0x7e>
  {
    Error_Handler();
 8002a8a:	f000 fe6f 	bl	800376c <Error_Handler>
  }

  /** Initializes the CPU, AHB and APB buses clocks
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 8002a8e:	230f      	movs	r3, #15
 8002a90:	607b      	str	r3, [r7, #4]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 8002a92:	2303      	movs	r3, #3
 8002a94:	60bb      	str	r3, [r7, #8]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8002a96:	2300      	movs	r3, #0
 8002a98:	60fb      	str	r3, [r7, #12]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 8002a9a:	2300      	movs	r3, #0
 8002a9c:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 8002a9e:	2300      	movs	r3, #0
 8002aa0:	617b      	str	r3, [r7, #20]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_4) != HAL_OK)
 8002aa2:	1d3b      	adds	r3, r7, #4
 8002aa4:	2104      	movs	r1, #4
 8002aa6:	4618      	mov	r0, r3
 8002aa8:	f005 feb4 	bl	8008814 <HAL_RCC_ClockConfig>
 8002aac:	4603      	mov	r3, r0
 8002aae:	2b00      	cmp	r3, #0
 8002ab0:	d001      	beq.n	8002ab6 <SystemClock_Config+0xa6>
  {
    Error_Handler();
 8002ab2:	f000 fe5b 	bl	800376c <Error_Handler>
  }
}
 8002ab6:	bf00      	nop
 8002ab8:	3750      	adds	r7, #80	@ 0x50
 8002aba:	46bd      	mov	sp, r7
 8002abc:	bd80      	pop	{r7, pc}
 8002abe:	bf00      	nop
 8002ac0:	40021000 	.word	0x40021000

08002ac4 <HAL_UART_RxCpltCallback>:

/* USER CODE BEGIN 4 */
/*Interrupts*/
void HAL_UART_RxCpltCallback(UART_HandleTypeDef *huart)
{
 8002ac4:	b580      	push	{r7, lr}
 8002ac6:	b082      	sub	sp, #8
 8002ac8:	af00      	add	r7, sp, #0
 8002aca:	6078      	str	r0, [r7, #4]
	if(huart->Instance == LPUART1)
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	681b      	ldr	r3, [r3, #0]
 8002ad0:	4a0f      	ldr	r2, [pc, #60]	@ (8002b10 <HAL_UART_RxCpltCallback+0x4c>)
 8002ad2:	4293      	cmp	r3, r2
 8002ad4:	d117      	bne.n	8002b06 <HAL_UART_RxCpltCallback+0x42>
	{
		if(RB_Write(&ReceiveBuffer, RxData) == RB_OK)
 8002ad6:	4b0f      	ldr	r3, [pc, #60]	@ (8002b14 <HAL_UART_RxCpltCallback+0x50>)
 8002ad8:	781b      	ldrb	r3, [r3, #0]
 8002ada:	4619      	mov	r1, r3
 8002adc:	480e      	ldr	r0, [pc, #56]	@ (8002b18 <HAL_UART_RxCpltCallback+0x54>)
 8002ade:	f7fe fb0f 	bl	8001100 <RB_Write>
 8002ae2:	4603      	mov	r3, r0
 8002ae4:	2b00      	cmp	r3, #0
 8002ae6:	d109      	bne.n	8002afc <HAL_UART_RxCpltCallback+0x38>
		{
			if(RxData == ENDLINE)
 8002ae8:	4b0a      	ldr	r3, [pc, #40]	@ (8002b14 <HAL_UART_RxCpltCallback+0x50>)
 8002aea:	781b      	ldrb	r3, [r3, #0]
 8002aec:	2b0a      	cmp	r3, #10
 8002aee:	d105      	bne.n	8002afc <HAL_UART_RxCpltCallback+0x38>
			{
				ReceivedLines++;
 8002af0:	4b0a      	ldr	r3, [pc, #40]	@ (8002b1c <HAL_UART_RxCpltCallback+0x58>)
 8002af2:	781b      	ldrb	r3, [r3, #0]
 8002af4:	3301      	adds	r3, #1
 8002af6:	b2da      	uxtb	r2, r3
 8002af8:	4b08      	ldr	r3, [pc, #32]	@ (8002b1c <HAL_UART_RxCpltCallback+0x58>)
 8002afa:	701a      	strb	r2, [r3, #0]
			}
		}
    	HAL_UART_Receive_IT(&hlpuart1,&RxData, 1);
 8002afc:	2201      	movs	r2, #1
 8002afe:	4905      	ldr	r1, [pc, #20]	@ (8002b14 <HAL_UART_RxCpltCallback+0x50>)
 8002b00:	4807      	ldr	r0, [pc, #28]	@ (8002b20 <HAL_UART_RxCpltCallback+0x5c>)
 8002b02:	f008 fc93 	bl	800b42c <HAL_UART_Receive_IT>
	}
}
 8002b06:	bf00      	nop
 8002b08:	3708      	adds	r7, #8
 8002b0a:	46bd      	mov	sp, r7
 8002b0c:	bd80      	pop	{r7, pc}
 8002b0e:	bf00      	nop
 8002b10:	40008000 	.word	0x40008000
 8002b14:	20006870 	.word	0x20006870
 8002b18:	20006874 	.word	0x20006874
 8002b1c:	200068d8 	.word	0x200068d8
 8002b20:	20006b20 	.word	0x20006b20
 8002b24:	00000000 	.word	0x00000000

08002b28 <HAL_TIM_PeriodElapsedCallback>:
/*Encoders reading at 1KHz */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002b28:	b580      	push	{r7, lr}
 8002b2a:	b082      	sub	sp, #8
 8002b2c:	af00      	add	r7, sp, #0
 8002b2e:	6078      	str	r0, [r7, #4]
	if(htim->Instance == TIM5)
 8002b30:	687b      	ldr	r3, [r7, #4]
 8002b32:	681b      	ldr	r3, [r3, #0]
 8002b34:	4a78      	ldr	r2, [pc, #480]	@ (8002d18 <HAL_TIM_PeriodElapsedCallback+0x1f0>)
 8002b36:	4293      	cmp	r3, r2
 8002b38:	f040 80da 	bne.w	8002cf0 <HAL_TIM_PeriodElapsedCallback+0x1c8>
	{
		/*Get Encoder values*/
		Motor_L.EncoderValue = __HAL_TIM_GET_COUNTER(&htim4);
 8002b3c:	4b77      	ldr	r3, [pc, #476]	@ (8002d1c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002b3e:	681b      	ldr	r3, [r3, #0]
 8002b40:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b42:	4a77      	ldr	r2, [pc, #476]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002b44:	6013      	str	r3, [r2, #0]
		Motor_R.EncoderValue = __HAL_TIM_GET_COUNTER(&htim1);
 8002b46:	4b77      	ldr	r3, [pc, #476]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002b48:	681b      	ldr	r3, [r3, #0]
 8002b4a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002b4c:	4a76      	ldr	r2, [pc, #472]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b4e:	6013      	str	r3, [r2, #0]
		/*Set central point for encoders again*/
		htim4.Instance->CNT = 20000;
 8002b50:	4b72      	ldr	r3, [pc, #456]	@ (8002d1c <HAL_TIM_PeriodElapsedCallback+0x1f4>)
 8002b52:	681b      	ldr	r3, [r3, #0]
 8002b54:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002b58:	625a      	str	r2, [r3, #36]	@ 0x24
		htim1.Instance->CNT = 20000;
 8002b5a:	4b72      	ldr	r3, [pc, #456]	@ (8002d24 <HAL_TIM_PeriodElapsedCallback+0x1fc>)
 8002b5c:	681b      	ldr	r3, [r3, #0]
 8002b5e:	f644 6220 	movw	r2, #20000	@ 0x4e20
 8002b62:	625a      	str	r2, [r3, #36]	@ 0x24

	    Motor_CalculateSpeed(&Motor_R);
 8002b64:	4870      	ldr	r0, [pc, #448]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002b66:	f001 fbb1 	bl	80042cc <Motor_CalculateSpeed>
	    Motor_CalculateSpeed(&Motor_L);
 8002b6a:	486d      	ldr	r0, [pc, #436]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002b6c:	f001 fbae 	bl	80042cc <Motor_CalculateSpeed>

	    /*integration of Gyroscope data for Z axis*/
	    MPU6050_Get_Accel_Scale(&myAccelScaled);
 8002b70:	486e      	ldr	r0, [pc, #440]	@ (8002d2c <HAL_TIM_PeriodElapsedCallback+0x204>)
 8002b72:	f7ff fab1 	bl	80020d8 <MPU6050_Get_Accel_Scale>
	    MPU6050_Get_Gyro_Scale(&myGyroScaled);
 8002b76:	486e      	ldr	r0, [pc, #440]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002b78:	f7ff fb04 	bl	8002184 <MPU6050_Get_Gyro_Scale>

	    Orientation += map.OriIMU / 0.01745329251f;
 8002b7c:	4b6d      	ldr	r3, [pc, #436]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002b7e:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8002b82:	f603 6318 	addw	r3, r3, #3608	@ 0xe18
 8002b86:	edd3 7a00 	vldr	s15, [r3]
 8002b8a:	eddf 6a6b 	vldr	s13, [pc, #428]	@ 8002d38 <HAL_TIM_PeriodElapsedCallback+0x210>
 8002b8e:	ee87 7aa6 	vdiv.f32	s14, s15, s13
 8002b92:	4b6a      	ldr	r3, [pc, #424]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002b94:	edd3 7a00 	vldr	s15, [r3]
 8002b98:	ee77 7a27 	vadd.f32	s15, s14, s15
 8002b9c:	4b67      	ldr	r3, [pc, #412]	@ (8002d3c <HAL_TIM_PeriodElapsedCallback+0x214>)
 8002b9e:	edc3 7a00 	vstr	s15, [r3]

		if(GRUZIK.blockinterrups == 0)
 8002ba2:	4b67      	ldr	r3, [pc, #412]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002ba4:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8002ba8:	2b00      	cmp	r3, #0
 8002baa:	d171      	bne.n	8002c90 <HAL_TIM_PeriodElapsedCallback+0x168>
		{															   // 0.001
			if((GRUZIK.DrivingOnMap == 1)&&(SDReadingReady == 1))     // 0.0015
 8002bac:	4b64      	ldr	r3, [pc, #400]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002bae:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002bb2:	2b01      	cmp	r3, #1
 8002bb4:	d12f      	bne.n	8002c16 <HAL_TIM_PeriodElapsedCallback+0xee>
 8002bb6:	4b63      	ldr	r3, [pc, #396]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002bb8:	781b      	ldrb	r3, [r3, #0]
 8002bba:	2b01      	cmp	r3, #1
 8002bbc:	d12b      	bne.n	8002c16 <HAL_TIM_PeriodElapsedCallback+0xee>
			{                                                         // 0.00095
			  map.OriIMU = (((myGyroScaled.z * YAW_MEASUREMENT_PERIOD) - 0.0015)* 0.01745329251f) * 1;//1.03325
 8002bbe:	4b5c      	ldr	r3, [pc, #368]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002bc0:	edd3 7a02 	vldr	s15, [r3, #8]
 8002bc4:	ed9f 7a60 	vldr	s14, [pc, #384]	@ 8002d48 <HAL_TIM_PeriodElapsedCallback+0x220>
 8002bc8:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002bcc:	ee17 0a90 	vmov	r0, s15
 8002bd0:	f7fd fcf2 	bl	80005b8 <__aeabi_f2d>
 8002bd4:	a348      	add	r3, pc, #288	@ (adr r3, 8002cf8 <HAL_TIM_PeriodElapsedCallback+0x1d0>)
 8002bd6:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bda:	f7fd fb8d 	bl	80002f8 <__aeabi_dsub>
 8002bde:	4602      	mov	r2, r0
 8002be0:	460b      	mov	r3, r1
 8002be2:	4610      	mov	r0, r2
 8002be4:	4619      	mov	r1, r3
 8002be6:	a346      	add	r3, pc, #280	@ (adr r3, 8002d00 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002be8:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002bec:	f7fd fd3c 	bl	8000668 <__aeabi_dmul>
 8002bf0:	4602      	mov	r2, r0
 8002bf2:	460b      	mov	r3, r1
 8002bf4:	4610      	mov	r0, r2
 8002bf6:	4619      	mov	r1, r3
 8002bf8:	f7fe f82e 	bl	8000c58 <__aeabi_d2f>
 8002bfc:	4602      	mov	r2, r0
 8002bfe:	4b4d      	ldr	r3, [pc, #308]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002c00:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8002c04:	f603 6318 	addw	r3, r3, #3608	@ 0xe18
 8002c08:	601a      	str	r2, [r3, #0]
			  DriveOnMap(&map, &Motor_L, &Motor_R);
 8002c0a:	4a47      	ldr	r2, [pc, #284]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c0c:	4944      	ldr	r1, [pc, #272]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002c0e:	4849      	ldr	r0, [pc, #292]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002c10:	f000 fede 	bl	80039d0 <DriveOnMap>
 8002c14:	e03c      	b.n	8002c90 <HAL_TIM_PeriodElapsedCallback+0x168>
			}
			else if((GRUZIK.DrivingOnMap == 0)&&(SDReadingReady == 1))// + 0.00200
 8002c16:	4b4a      	ldr	r3, [pc, #296]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002c18:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8002c1c:	2b00      	cmp	r3, #0
 8002c1e:	d137      	bne.n	8002c90 <HAL_TIM_PeriodElapsedCallback+0x168>
 8002c20:	4b48      	ldr	r3, [pc, #288]	@ (8002d44 <HAL_TIM_PeriodElapsedCallback+0x21c>)
 8002c22:	781b      	ldrb	r3, [r3, #0]
 8002c24:	2b01      	cmp	r3, #1
 8002c26:	d133      	bne.n	8002c90 <HAL_TIM_PeriodElapsedCallback+0x168>
			{                                                         // + 0.00125
			  map.OriIMU = (((myGyroScaled.z * YAW_MEASUREMENT_PERIOD) + 0.004)* 0.01745329251f) * 1.2705f;//1.3325 // zwikszenie zamyka trase
 8002c28:	4b41      	ldr	r3, [pc, #260]	@ (8002d30 <HAL_TIM_PeriodElapsedCallback+0x208>)
 8002c2a:	edd3 7a02 	vldr	s15, [r3, #8]
 8002c2e:	ed9f 7a46 	vldr	s14, [pc, #280]	@ 8002d48 <HAL_TIM_PeriodElapsedCallback+0x220>
 8002c32:	ee67 7a87 	vmul.f32	s15, s15, s14
 8002c36:	ee17 0a90 	vmov	r0, s15
 8002c3a:	f7fd fcbd 	bl	80005b8 <__aeabi_f2d>
 8002c3e:	a332      	add	r3, pc, #200	@ (adr r3, 8002d08 <HAL_TIM_PeriodElapsedCallback+0x1e0>)
 8002c40:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c44:	f7fd fb5a 	bl	80002fc <__adddf3>
 8002c48:	4602      	mov	r2, r0
 8002c4a:	460b      	mov	r3, r1
 8002c4c:	4610      	mov	r0, r2
 8002c4e:	4619      	mov	r1, r3
 8002c50:	a32b      	add	r3, pc, #172	@ (adr r3, 8002d00 <HAL_TIM_PeriodElapsedCallback+0x1d8>)
 8002c52:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c56:	f7fd fd07 	bl	8000668 <__aeabi_dmul>
 8002c5a:	4602      	mov	r2, r0
 8002c5c:	460b      	mov	r3, r1
 8002c5e:	4610      	mov	r0, r2
 8002c60:	4619      	mov	r1, r3
 8002c62:	a32b      	add	r3, pc, #172	@ (adr r3, 8002d10 <HAL_TIM_PeriodElapsedCallback+0x1e8>)
 8002c64:	e9d3 2300 	ldrd	r2, r3, [r3]
 8002c68:	f7fd fcfe 	bl	8000668 <__aeabi_dmul>
 8002c6c:	4602      	mov	r2, r0
 8002c6e:	460b      	mov	r3, r1
 8002c70:	4610      	mov	r0, r2
 8002c72:	4619      	mov	r1, r3
 8002c74:	f7fd fff0 	bl	8000c58 <__aeabi_d2f>
 8002c78:	4602      	mov	r2, r0
 8002c7a:	4b2e      	ldr	r3, [pc, #184]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002c7c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8002c80:	f603 6318 	addw	r3, r3, #3608	@ 0xe18
 8002c84:	601a      	str	r2, [r3, #0]
//			  MapUpdate(&map, &Motor_L, &Motor_R);                     //- 0.0065                    1.273

				//map.OriIMU = ((myGyroScaled.z * YAW_MEASUREMENT_PERIOD) - 0.001)* 0.01745329251f;
				MapUpdateV2(&map, &Motor_L, &Motor_R);
 8002c86:	4a28      	ldr	r2, [pc, #160]	@ (8002d28 <HAL_TIM_PeriodElapsedCallback+0x200>)
 8002c88:	4925      	ldr	r1, [pc, #148]	@ (8002d20 <HAL_TIM_PeriodElapsedCallback+0x1f8>)
 8002c8a:	482a      	ldr	r0, [pc, #168]	@ (8002d34 <HAL_TIM_PeriodElapsedCallback+0x20c>)
 8002c8c:	f001 f8e4 	bl	8003e58 <MapUpdateV2>
			}
		}

		  /*If there is a message form Bluetooth Parser it*/
		  if(ReceivedLines > 0)
 8002c90:	4b2e      	ldr	r3, [pc, #184]	@ (8002d4c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002c92:	781b      	ldrb	r3, [r3, #0]
 8002c94:	2b00      	cmp	r3, #0
 8002c96:	d00d      	beq.n	8002cb4 <HAL_TIM_PeriodElapsedCallback+0x18c>
		  {
			  Parser_TakeLine(&ReceiveBuffer, ReceivedData);
 8002c98:	492d      	ldr	r1, [pc, #180]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002c9a:	482e      	ldr	r0, [pc, #184]	@ (8002d54 <HAL_TIM_PeriodElapsedCallback+0x22c>)
 8002c9c:	f7fe fa84 	bl	80011a8 <Parser_TakeLine>
			  Parser_Parse(ReceivedData,&GRUZIK);
 8002ca0:	4927      	ldr	r1, [pc, #156]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002ca2:	482b      	ldr	r0, [pc, #172]	@ (8002d50 <HAL_TIM_PeriodElapsedCallback+0x228>)
 8002ca4:	f7ff f824 	bl	8001cf0 <Parser_Parse>

			  ReceivedLines--;
 8002ca8:	4b28      	ldr	r3, [pc, #160]	@ (8002d4c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002caa:	781b      	ldrb	r3, [r3, #0]
 8002cac:	3b01      	subs	r3, #1
 8002cae:	b2da      	uxtb	r2, r3
 8002cb0:	4b26      	ldr	r3, [pc, #152]	@ (8002d4c <HAL_TIM_PeriodElapsedCallback+0x224>)
 8002cb2:	701a      	strb	r2, [r3, #0]
		  }
		  /*After one cycle of un-mapping drive slowly with route for 2s and then stop*/
		  if(GRUZIK.UnMappingDone == 1)
 8002cb4:	4b22      	ldr	r3, [pc, #136]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002cb6:	f893 3048 	ldrb.w	r3, [r3, #72]	@ 0x48
 8002cba:	2b01      	cmp	r3, #1
 8002cbc:	d118      	bne.n	8002cf0 <HAL_TIM_PeriodElapsedCallback+0x1c8>
		  {
			  if(HAL_GetTick() >= (GRUZIK.DoneUnMappingTimer + 1750))
 8002cbe:	f002 fa65 	bl	800518c <HAL_GetTick>
 8002cc2:	4602      	mov	r2, r0
 8002cc4:	4b1e      	ldr	r3, [pc, #120]	@ (8002d40 <HAL_TIM_PeriodElapsedCallback+0x218>)
 8002cc6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8002cc8:	f203 63d6 	addw	r3, r3, #1750	@ 0x6d6
 8002ccc:	429a      	cmp	r2, r3
 8002cce:	d30f      	bcc.n	8002cf0 <HAL_TIM_PeriodElapsedCallback+0x1c8>
			  {
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_6, GPIO_PIN_RESET);
 8002cd0:	2200      	movs	r2, #0
 8002cd2:	2140      	movs	r1, #64	@ 0x40
 8002cd4:	4820      	ldr	r0, [pc, #128]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002cd6:	f004 fbc7 	bl	8007468 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOC, GPIO_PIN_5, GPIO_PIN_RESET);
 8002cda:	2200      	movs	r2, #0
 8002cdc:	2120      	movs	r1, #32
 8002cde:	481e      	ldr	r0, [pc, #120]	@ (8002d58 <HAL_TIM_PeriodElapsedCallback+0x230>)
 8002ce0:	f004 fbc2 	bl	8007468 <HAL_GPIO_WritePin>
					HAL_GPIO_WritePin(GPIOA, GPIO_PIN_6, GPIO_PIN_RESET);
 8002ce4:	2200      	movs	r2, #0
 8002ce6:	2140      	movs	r1, #64	@ 0x40
 8002ce8:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002cec:	f004 fbbc 	bl	8007468 <HAL_GPIO_WritePin>
			  }
		  }
	}
}
 8002cf0:	bf00      	nop
 8002cf2:	3708      	adds	r7, #8
 8002cf4:	46bd      	mov	sp, r7
 8002cf6:	bd80      	pop	{r7, pc}
 8002cf8:	bc6a7efa 	.word	0xbc6a7efa
 8002cfc:	3f589374 	.word	0x3f589374
 8002d00:	a0000000 	.word	0xa0000000
 8002d04:	3f91df46 	.word	0x3f91df46
 8002d08:	d2f1a9fc 	.word	0xd2f1a9fc
 8002d0c:	3f70624d 	.word	0x3f70624d
 8002d10:	c0000000 	.word	0xc0000000
 8002d14:	3ff453f7 	.word	0x3ff453f7
 8002d18:	40000c00 	.word	0x40000c00
 8002d1c:	20006a28 	.word	0x20006a28
 8002d20:	200066dc 	.word	0x200066dc
 8002d24:	20006944 	.word	0x20006944
 8002d28:	20006778 	.word	0x20006778
 8002d2c:	2000666c 	.word	0x2000666c
 8002d30:	20006678 	.word	0x20006678
 8002d34:	20000394 	.word	0x20000394
 8002d38:	3c8efa35 	.word	0x3c8efa35
 8002d3c:	2000668c 	.word	0x2000668c
 8002d40:	20006690 	.word	0x20006690
 8002d44:	20000390 	.word	0x20000390
 8002d48:	3a83126f 	.word	0x3a83126f
 8002d4c:	200068d8 	.word	0x200068d8
 8002d50:	200068b8 	.word	0x200068b8
 8002d54:	20006874 	.word	0x20006874
 8002d58:	48000800 	.word	0x48000800

08002d5c <delay_us>:
/*Functions*/
void delay_us (uint16_t us) //Blocking function
{
 8002d5c:	b480      	push	{r7}
 8002d5e:	b083      	sub	sp, #12
 8002d60:	af00      	add	r7, sp, #0
 8002d62:	4603      	mov	r3, r0
 8002d64:	80fb      	strh	r3, [r7, #6]
	__HAL_TIM_SET_COUNTER(&htim3,0);  // set the counter value a 0
 8002d66:	4b09      	ldr	r3, [pc, #36]	@ (8002d8c <delay_us+0x30>)
 8002d68:	681b      	ldr	r3, [r3, #0]
 8002d6a:	2200      	movs	r2, #0
 8002d6c:	625a      	str	r2, [r3, #36]	@ 0x24
	while (__HAL_TIM_GET_COUNTER(&htim3) < us);  // wait for the counter to reach the us input in the parameter
 8002d6e:	bf00      	nop
 8002d70:	4b06      	ldr	r3, [pc, #24]	@ (8002d8c <delay_us+0x30>)
 8002d72:	681b      	ldr	r3, [r3, #0]
 8002d74:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 8002d76:	88fb      	ldrh	r3, [r7, #6]
 8002d78:	429a      	cmp	r2, r3
 8002d7a:	d3f9      	bcc.n	8002d70 <delay_us+0x14>
}
 8002d7c:	bf00      	nop
 8002d7e:	bf00      	nop
 8002d80:	370c      	adds	r7, #12
 8002d82:	46bd      	mov	sp, r7
 8002d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002d88:	4770      	bx	lr
 8002d8a:	bf00      	nop
 8002d8c:	200069dc 	.word	0x200069dc

08002d90 <Set_Pin_Output>:

void Set_Pin_Output (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002d90:	b580      	push	{r7, lr}
 8002d92:	b088      	sub	sp, #32
 8002d94:	af00      	add	r7, sp, #0
 8002d96:	6078      	str	r0, [r7, #4]
 8002d98:	460b      	mov	r3, r1
 8002d9a:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002d9c:	f107 030c 	add.w	r3, r7, #12
 8002da0:	2200      	movs	r2, #0
 8002da2:	601a      	str	r2, [r3, #0]
 8002da4:	605a      	str	r2, [r3, #4]
 8002da6:	609a      	str	r2, [r3, #8]
 8002da8:	60da      	str	r2, [r3, #12]
 8002daa:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8002dac:	887b      	ldrh	r3, [r7, #2]
 8002dae:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8002db0:	2301      	movs	r3, #1
 8002db2:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8002db4:	2300      	movs	r3, #0
 8002db6:	61bb      	str	r3, [r7, #24]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8002db8:	f107 030c 	add.w	r3, r7, #12
 8002dbc:	4619      	mov	r1, r3
 8002dbe:	6878      	ldr	r0, [r7, #4]
 8002dc0:	f004 f9b8 	bl	8007134 <HAL_GPIO_Init>
}
 8002dc4:	bf00      	nop
 8002dc6:	3720      	adds	r7, #32
 8002dc8:	46bd      	mov	sp, r7
 8002dca:	bd80      	pop	{r7, pc}

08002dcc <Set_Pin_Input>:

void Set_Pin_Input (GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002dcc:	b580      	push	{r7, lr}
 8002dce:	b088      	sub	sp, #32
 8002dd0:	af00      	add	r7, sp, #0
 8002dd2:	6078      	str	r0, [r7, #4]
 8002dd4:	460b      	mov	r3, r1
 8002dd6:	807b      	strh	r3, [r7, #2]
	GPIO_InitTypeDef GPIO_InitStruct = {0};
 8002dd8:	f107 030c 	add.w	r3, r7, #12
 8002ddc:	2200      	movs	r2, #0
 8002dde:	601a      	str	r2, [r3, #0]
 8002de0:	605a      	str	r2, [r3, #4]
 8002de2:	609a      	str	r2, [r3, #8]
 8002de4:	60da      	str	r2, [r3, #12]
 8002de6:	611a      	str	r2, [r3, #16]
	GPIO_InitStruct.Pin = GPIO_Pin;
 8002de8:	887b      	ldrh	r3, [r7, #2]
 8002dea:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8002dec:	2300      	movs	r3, #0
 8002dee:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Pull = GPIO_PULLUP;
 8002df0:	2301      	movs	r3, #1
 8002df2:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOx, &GPIO_InitStruct);
 8002df4:	f107 030c 	add.w	r3, r7, #12
 8002df8:	4619      	mov	r1, r3
 8002dfa:	6878      	ldr	r0, [r7, #4]
 8002dfc:	f004 f99a 	bl	8007134 <HAL_GPIO_Init>
}
 8002e00:	bf00      	nop
 8002e02:	3720      	adds	r7, #32
 8002e04:	46bd      	mov	sp, r7
 8002e06:	bd80      	pop	{r7, pc}

08002e08 <motor_control>:


void motor_control (double pos_right, double pos_left)

{
 8002e08:	b580      	push	{r7, lr}
 8002e0a:	b084      	sub	sp, #16
 8002e0c:	af00      	add	r7, sp, #0
 8002e0e:	ed87 0b02 	vstr	d0, [r7, #8]
 8002e12:	ed87 1b00 	vstr	d1, [r7]
	#ifdef PI_MOTOR_SPEED_REGULATION
	{
		if (pos_left < 0 )
 8002e16:	f04f 0200 	mov.w	r2, #0
 8002e1a:	f04f 0300 	mov.w	r3, #0
 8002e1e:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e22:	f7fd fe93 	bl	8000b4c <__aeabi_dcmplt>
 8002e26:	4603      	mov	r3, r0
 8002e28:	2b00      	cmp	r3, #0
 8002e2a:	d034      	beq.n	8002e96 <motor_control+0x8e>
		{
			Motor_L.set_speed = (pos_left * -1);
 8002e2c:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e30:	f7fd ff12 	bl	8000c58 <__aeabi_d2f>
 8002e34:	4603      	mov	r3, r0
 8002e36:	ee07 3a90 	vmov	s15, r3
 8002e3a:	eef1 7a67 	vneg.f32	s15, s15
 8002e3e:	4b63      	ldr	r3, [pc, #396]	@ (8002fcc <motor_control+0x1c4>)
 8002e40:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
			PI_Loop(&Motor_L);
 8002e44:	4861      	ldr	r0, [pc, #388]	@ (8002fcc <motor_control+0x1c4>)
 8002e46:	f001 fb15 	bl	8004474 <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_4, (uint32_t)((ARR*Motor_L.speed) * GRUZIK.Speed_level));//PWM_L
 8002e4a:	4b61      	ldr	r3, [pc, #388]	@ (8002fd0 <motor_control+0x1c8>)
 8002e4c:	681b      	ldr	r3, [r3, #0]
 8002e4e:	ee07 3a90 	vmov	s15, r3
 8002e52:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002e56:	4b5d      	ldr	r3, [pc, #372]	@ (8002fcc <motor_control+0x1c4>)
 8002e58:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002e5c:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002e60:	4b5c      	ldr	r3, [pc, #368]	@ (8002fd4 <motor_control+0x1cc>)
 8002e62:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002e66:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002e6a:	4b5b      	ldr	r3, [pc, #364]	@ (8002fd8 <motor_control+0x1d0>)
 8002e6c:	681b      	ldr	r3, [r3, #0]
 8002e6e:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002e72:	ee17 2a90 	vmov	r2, s15
 8002e76:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(Motor_L_A_GPIO_Port, Motor_L_B_Pin, GPIO_PIN_SET);
 8002e78:	2201      	movs	r2, #1
 8002e7a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002e7e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e82:	f004 faf1 	bl	8007468 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_L_B_GPIO_Port, Motor_L_A_Pin, GPIO_PIN_RESET);
 8002e86:	2200      	movs	r2, #0
 8002e88:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002e8c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002e90:	f004 faea 	bl	8007468 <HAL_GPIO_WritePin>
 8002e94:	e02e      	b.n	8002ef4 <motor_control+0xec>

		}
		else
		{
			Motor_L.set_speed = pos_left;
 8002e96:	e9d7 0100 	ldrd	r0, r1, [r7]
 8002e9a:	f7fd fedd 	bl	8000c58 <__aeabi_d2f>
 8002e9e:	4603      	mov	r3, r0
 8002ea0:	4a4a      	ldr	r2, [pc, #296]	@ (8002fcc <motor_control+0x1c4>)
 8002ea2:	6513      	str	r3, [r2, #80]	@ 0x50
			PI_Loop(&Motor_L);
 8002ea4:	4849      	ldr	r0, [pc, #292]	@ (8002fcc <motor_control+0x1c4>)
 8002ea6:	f001 fae5 	bl	8004474 <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_4, (uint32_t)((ARR*Motor_L.speed) * GRUZIK.Speed_level));//PWM_L
 8002eaa:	4b49      	ldr	r3, [pc, #292]	@ (8002fd0 <motor_control+0x1c8>)
 8002eac:	681b      	ldr	r3, [r3, #0]
 8002eae:	ee07 3a90 	vmov	s15, r3
 8002eb2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002eb6:	4b45      	ldr	r3, [pc, #276]	@ (8002fcc <motor_control+0x1c4>)
 8002eb8:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002ebc:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002ec0:	4b44      	ldr	r3, [pc, #272]	@ (8002fd4 <motor_control+0x1cc>)
 8002ec2:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002ec6:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002eca:	4b43      	ldr	r3, [pc, #268]	@ (8002fd8 <motor_control+0x1d0>)
 8002ecc:	681b      	ldr	r3, [r3, #0]
 8002ece:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002ed2:	ee17 2a90 	vmov	r2, s15
 8002ed6:	641a      	str	r2, [r3, #64]	@ 0x40
			HAL_GPIO_WritePin(Motor_L_A_GPIO_Port, Motor_L_B_Pin, GPIO_PIN_RESET);
 8002ed8:	2200      	movs	r2, #0
 8002eda:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8002ede:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ee2:	f004 fac1 	bl	8007468 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_L_B_GPIO_Port, Motor_L_A_Pin, GPIO_PIN_SET);
 8002ee6:	2201      	movs	r2, #1
 8002ee8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8002eec:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8002ef0:	f004 faba 	bl	8007468 <HAL_GPIO_WritePin>
		}
		if (pos_right < 0 )
 8002ef4:	f04f 0200 	mov.w	r2, #0
 8002ef8:	f04f 0300 	mov.w	r3, #0
 8002efc:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f00:	f7fd fe24 	bl	8000b4c <__aeabi_dcmplt>
 8002f04:	4603      	mov	r3, r0
 8002f06:	2b00      	cmp	r3, #0
 8002f08:	d030      	beq.n	8002f6c <motor_control+0x164>
		{
			Motor_R.set_speed = (pos_right * -1);
 8002f0a:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f0e:	f7fd fea3 	bl	8000c58 <__aeabi_d2f>
 8002f12:	4603      	mov	r3, r0
 8002f14:	ee07 3a90 	vmov	s15, r3
 8002f18:	eef1 7a67 	vneg.f32	s15, s15
 8002f1c:	4b2f      	ldr	r3, [pc, #188]	@ (8002fdc <motor_control+0x1d4>)
 8002f1e:	edc3 7a14 	vstr	s15, [r3, #80]	@ 0x50
			PI_Loop(&Motor_R);
 8002f22:	482e      	ldr	r0, [pc, #184]	@ (8002fdc <motor_control+0x1d4>)
 8002f24:	f001 faa6 	bl	8004474 <PI_Loop>

			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_1, (uint32_t)((ARR*Motor_R.speed) * GRUZIK.Speed_level));//PWM_R
 8002f28:	4b29      	ldr	r3, [pc, #164]	@ (8002fd0 <motor_control+0x1c8>)
 8002f2a:	681b      	ldr	r3, [r3, #0]
 8002f2c:	ee07 3a90 	vmov	s15, r3
 8002f30:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f34:	4b29      	ldr	r3, [pc, #164]	@ (8002fdc <motor_control+0x1d4>)
 8002f36:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002f3a:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f3e:	4b25      	ldr	r3, [pc, #148]	@ (8002fd4 <motor_control+0x1cc>)
 8002f40:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002f44:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002f48:	4b23      	ldr	r3, [pc, #140]	@ (8002fd8 <motor_control+0x1d0>)
 8002f4a:	681b      	ldr	r3, [r3, #0]
 8002f4c:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002f50:	ee17 2a90 	vmov	r2, s15
 8002f54:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_GPIO_WritePin(Motor_R_A_GPIO_Port, Motor_R_A_Pin, GPIO_PIN_SET);
 8002f56:	2201      	movs	r2, #1
 8002f58:	2104      	movs	r1, #4
 8002f5a:	4821      	ldr	r0, [pc, #132]	@ (8002fe0 <motor_control+0x1d8>)
 8002f5c:	f004 fa84 	bl	8007468 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_RESET);
 8002f60:	2200      	movs	r2, #0
 8002f62:	2108      	movs	r1, #8
 8002f64:	481e      	ldr	r0, [pc, #120]	@ (8002fe0 <motor_control+0x1d8>)
 8002f66:	f004 fa7f 	bl	8007468 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_SET);
		}
	}
	#endif

}
 8002f6a:	e02a      	b.n	8002fc2 <motor_control+0x1ba>
			Motor_R.set_speed = pos_right;
 8002f6c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 8002f70:	f7fd fe72 	bl	8000c58 <__aeabi_d2f>
 8002f74:	4603      	mov	r3, r0
 8002f76:	4a19      	ldr	r2, [pc, #100]	@ (8002fdc <motor_control+0x1d4>)
 8002f78:	6513      	str	r3, [r2, #80]	@ 0x50
			PI_Loop(&Motor_R);
 8002f7a:	4818      	ldr	r0, [pc, #96]	@ (8002fdc <motor_control+0x1d4>)
 8002f7c:	f001 fa7a 	bl	8004474 <PI_Loop>
			__HAL_TIM_SET_COMPARE (&htim2, TIM_CHANNEL_1, (uint32_t)((ARR*Motor_R.speed) * GRUZIK.Speed_level));//PWM_R
 8002f80:	4b13      	ldr	r3, [pc, #76]	@ (8002fd0 <motor_control+0x1c8>)
 8002f82:	681b      	ldr	r3, [r3, #0]
 8002f84:	ee07 3a90 	vmov	s15, r3
 8002f88:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8002f8c:	4b13      	ldr	r3, [pc, #76]	@ (8002fdc <motor_control+0x1d4>)
 8002f8e:	edd3 7a16 	vldr	s15, [r3, #88]	@ 0x58
 8002f92:	ee27 7a27 	vmul.f32	s14, s14, s15
 8002f96:	4b0f      	ldr	r3, [pc, #60]	@ (8002fd4 <motor_control+0x1cc>)
 8002f98:	edd3 7a0e 	vldr	s15, [r3, #56]	@ 0x38
 8002f9c:	ee67 7a27 	vmul.f32	s15, s14, s15
 8002fa0:	4b0d      	ldr	r3, [pc, #52]	@ (8002fd8 <motor_control+0x1d0>)
 8002fa2:	681b      	ldr	r3, [r3, #0]
 8002fa4:	eefc 7ae7 	vcvt.u32.f32	s15, s15
 8002fa8:	ee17 2a90 	vmov	r2, s15
 8002fac:	635a      	str	r2, [r3, #52]	@ 0x34
			HAL_GPIO_WritePin(Motor_R_A_GPIO_Port, Motor_R_A_Pin, GPIO_PIN_RESET);
 8002fae:	2200      	movs	r2, #0
 8002fb0:	2104      	movs	r1, #4
 8002fb2:	480b      	ldr	r0, [pc, #44]	@ (8002fe0 <motor_control+0x1d8>)
 8002fb4:	f004 fa58 	bl	8007468 <HAL_GPIO_WritePin>
			HAL_GPIO_WritePin(Motor_R_B_GPIO_Port, Motor_R_B_Pin, GPIO_PIN_SET);
 8002fb8:	2201      	movs	r2, #1
 8002fba:	2108      	movs	r1, #8
 8002fbc:	4808      	ldr	r0, [pc, #32]	@ (8002fe0 <motor_control+0x1d8>)
 8002fbe:	f004 fa53 	bl	8007468 <HAL_GPIO_WritePin>
}
 8002fc2:	bf00      	nop
 8002fc4:	3710      	adds	r7, #16
 8002fc6:	46bd      	mov	sp, r7
 8002fc8:	bd80      	pop	{r7, pc}
 8002fca:	bf00      	nop
 8002fcc:	200066dc 	.word	0x200066dc
 8002fd0:	20000000 	.word	0x20000000
 8002fd4:	20006690 	.word	0x20006690
 8002fd8:	20006990 	.word	0x20006990
 8002fdc:	20006778 	.word	0x20006778
 8002fe0:	48000800 	.word	0x48000800

08002fe4 <sharp_turn>:


void sharp_turn ()
{
 8002fe4:	b5b0      	push	{r4, r5, r7, lr}
 8002fe6:	af00      	add	r7, sp, #0

	if (Last_idle < 25)
 8002fe8:	4b30      	ldr	r3, [pc, #192]	@ (80030ac <sharp_turn+0xc8>)
 8002fea:	681b      	ldr	r3, [r3, #0]
 8002fec:	2b18      	cmp	r3, #24
 8002fee:	dc2d      	bgt.n	800304c <sharp_turn+0x68>
	{
		if (Last_end == 1)
 8002ff0:	4b2f      	ldr	r3, [pc, #188]	@ (80030b0 <sharp_turn+0xcc>)
 8002ff2:	681b      	ldr	r3, [r3, #0]
 8002ff4:	2b01      	cmp	r3, #1
 8002ff6:	d114      	bne.n	8003022 <sharp_turn+0x3e>
			motor_control(GRUZIK.Sharp_bend_speed_right, GRUZIK.Sharp_bend_speed_left);
 8002ff8:	4b2e      	ldr	r3, [pc, #184]	@ (80030b4 <sharp_turn+0xd0>)
 8002ffa:	6a1b      	ldr	r3, [r3, #32]
 8002ffc:	4618      	mov	r0, r3
 8002ffe:	f7fd fac9 	bl	8000594 <__aeabi_i2d>
 8003002:	4604      	mov	r4, r0
 8003004:	460d      	mov	r5, r1
 8003006:	4b2b      	ldr	r3, [pc, #172]	@ (80030b4 <sharp_turn+0xd0>)
 8003008:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800300a:	4618      	mov	r0, r3
 800300c:	f7fd fac2 	bl	8000594 <__aeabi_i2d>
 8003010:	4602      	mov	r2, r0
 8003012:	460b      	mov	r3, r1
 8003014:	ec43 2b11 	vmov	d1, r2, r3
 8003018:	ec45 4b10 	vmov	d0, r4, r5
 800301c:	f7ff fef4 	bl	8002e08 <motor_control>
		if (Last_end == 1)
			motor_control(GRUZIK.Bend_speed_right, GRUZIK.Bend_speed_left);
		else
			motor_control(GRUZIK.Bend_speed_left, GRUZIK.Bend_speed_right);
	}
}
 8003020:	e041      	b.n	80030a6 <sharp_turn+0xc2>
			motor_control(GRUZIK.Sharp_bend_speed_left, GRUZIK.Sharp_bend_speed_right);
 8003022:	4b24      	ldr	r3, [pc, #144]	@ (80030b4 <sharp_turn+0xd0>)
 8003024:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8003026:	4618      	mov	r0, r3
 8003028:	f7fd fab4 	bl	8000594 <__aeabi_i2d>
 800302c:	4604      	mov	r4, r0
 800302e:	460d      	mov	r5, r1
 8003030:	4b20      	ldr	r3, [pc, #128]	@ (80030b4 <sharp_turn+0xd0>)
 8003032:	6a1b      	ldr	r3, [r3, #32]
 8003034:	4618      	mov	r0, r3
 8003036:	f7fd faad 	bl	8000594 <__aeabi_i2d>
 800303a:	4602      	mov	r2, r0
 800303c:	460b      	mov	r3, r1
 800303e:	ec43 2b11 	vmov	d1, r2, r3
 8003042:	ec45 4b10 	vmov	d0, r4, r5
 8003046:	f7ff fedf 	bl	8002e08 <motor_control>
}
 800304a:	e02c      	b.n	80030a6 <sharp_turn+0xc2>
		if (Last_end == 1)
 800304c:	4b18      	ldr	r3, [pc, #96]	@ (80030b0 <sharp_turn+0xcc>)
 800304e:	681b      	ldr	r3, [r3, #0]
 8003050:	2b01      	cmp	r3, #1
 8003052:	d114      	bne.n	800307e <sharp_turn+0x9a>
			motor_control(GRUZIK.Bend_speed_right, GRUZIK.Bend_speed_left);
 8003054:	4b17      	ldr	r3, [pc, #92]	@ (80030b4 <sharp_turn+0xd0>)
 8003056:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003058:	4618      	mov	r0, r3
 800305a:	f7fd fa9b 	bl	8000594 <__aeabi_i2d>
 800305e:	4604      	mov	r4, r0
 8003060:	460d      	mov	r5, r1
 8003062:	4b14      	ldr	r3, [pc, #80]	@ (80030b4 <sharp_turn+0xd0>)
 8003064:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003066:	4618      	mov	r0, r3
 8003068:	f7fd fa94 	bl	8000594 <__aeabi_i2d>
 800306c:	4602      	mov	r2, r0
 800306e:	460b      	mov	r3, r1
 8003070:	ec43 2b11 	vmov	d1, r2, r3
 8003074:	ec45 4b10 	vmov	d0, r4, r5
 8003078:	f7ff fec6 	bl	8002e08 <motor_control>
}
 800307c:	e013      	b.n	80030a6 <sharp_turn+0xc2>
			motor_control(GRUZIK.Bend_speed_left, GRUZIK.Bend_speed_right);
 800307e:	4b0d      	ldr	r3, [pc, #52]	@ (80030b4 <sharp_turn+0xd0>)
 8003080:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8003082:	4618      	mov	r0, r3
 8003084:	f7fd fa86 	bl	8000594 <__aeabi_i2d>
 8003088:	4604      	mov	r4, r0
 800308a:	460d      	mov	r5, r1
 800308c:	4b09      	ldr	r3, [pc, #36]	@ (80030b4 <sharp_turn+0xd0>)
 800308e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8003090:	4618      	mov	r0, r3
 8003092:	f7fd fa7f 	bl	8000594 <__aeabi_i2d>
 8003096:	4602      	mov	r2, r0
 8003098:	460b      	mov	r3, r1
 800309a:	ec43 2b11 	vmov	d1, r2, r3
 800309e:	ec45 4b10 	vmov	d0, r4, r5
 80030a2:	f7ff feb1 	bl	8002e08 <motor_control>
}
 80030a6:	bf00      	nop
 80030a8:	bdb0      	pop	{r4, r5, r7, pc}
 80030aa:	bf00      	nop
 80030ac:	20006864 	.word	0x20006864
 80030b0:	20006860 	.word	0x20006860
 80030b4:	20006690 	.word	0x20006690

080030b8 <QTR8_read>:
int QTR8_read ()
{
 80030b8:	b580      	push	{r7, lr}
 80030ba:	b082      	sub	sp, #8
 80030bc:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 1);
 80030be:	2201      	movs	r2, #1
 80030c0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80030c4:	48bd      	ldr	r0, [pc, #756]	@ (80033bc <QTR8_read+0x304>)
 80030c6:	f004 f9cf 	bl	8007468 <HAL_GPIO_WritePin>

	Set_Pin_Output(SENSOR1_GPIO_Port, SENSOR1_Pin);
 80030ca:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80030ce:	48bc      	ldr	r0, [pc, #752]	@ (80033c0 <QTR8_read+0x308>)
 80030d0:	f7ff fe5e 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR2_GPIO_Port, SENSOR2_Pin);
 80030d4:	2180      	movs	r1, #128	@ 0x80
 80030d6:	48ba      	ldr	r0, [pc, #744]	@ (80033c0 <QTR8_read+0x308>)
 80030d8:	f7ff fe5a 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR3_GPIO_Port, SENSOR3_Pin);
 80030dc:	2140      	movs	r1, #64	@ 0x40
 80030de:	48b8      	ldr	r0, [pc, #736]	@ (80033c0 <QTR8_read+0x308>)
 80030e0:	f7ff fe56 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR4_GPIO_Port, SENSOR4_Pin);
 80030e4:	2120      	movs	r1, #32
 80030e6:	48b6      	ldr	r0, [pc, #728]	@ (80033c0 <QTR8_read+0x308>)
 80030e8:	f7ff fe52 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR5_GPIO_Port, SENSOR5_Pin);
 80030ec:	2110      	movs	r1, #16
 80030ee:	48b4      	ldr	r0, [pc, #720]	@ (80033c0 <QTR8_read+0x308>)
 80030f0:	f7ff fe4e 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR6_GPIO_Port, SENSOR6_Pin);
 80030f4:	2104      	movs	r1, #4
 80030f6:	48b3      	ldr	r0, [pc, #716]	@ (80033c4 <QTR8_read+0x30c>)
 80030f8:	f7ff fe4a 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR7_GPIO_Port, SENSOR7_Pin);
 80030fc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003100:	48ae      	ldr	r0, [pc, #696]	@ (80033bc <QTR8_read+0x304>)
 8003102:	f7ff fe45 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR8_GPIO_Port, SENSOR8_Pin);
 8003106:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800310a:	48ac      	ldr	r0, [pc, #688]	@ (80033bc <QTR8_read+0x304>)
 800310c:	f7ff fe40 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR9_GPIO_Port, SENSOR9_Pin);
 8003110:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003114:	48a9      	ldr	r0, [pc, #676]	@ (80033bc <QTR8_read+0x304>)
 8003116:	f7ff fe3b 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR10_GPIO_Port, SENSOR10_Pin);
 800311a:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800311e:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003122:	f7ff fe35 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR11_GPIO_Port, SENSOR11_Pin);
 8003126:	2110      	movs	r1, #16
 8003128:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800312c:	f7ff fe30 	bl	8002d90 <Set_Pin_Output>
	Set_Pin_Output(SENSOR12_GPIO_Port, SENSOR12_Pin);
 8003130:	2120      	movs	r1, #32
 8003132:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003136:	f7ff fe2b 	bl	8002d90 <Set_Pin_Output>

	HAL_GPIO_WritePin (SENSOR1_GPIO_Port, SENSOR1_Pin, 1);
 800313a:	2201      	movs	r2, #1
 800313c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003140:	489f      	ldr	r0, [pc, #636]	@ (80033c0 <QTR8_read+0x308>)
 8003142:	f004 f991 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR2_GPIO_Port, SENSOR2_Pin, 1);
 8003146:	2201      	movs	r2, #1
 8003148:	2180      	movs	r1, #128	@ 0x80
 800314a:	489d      	ldr	r0, [pc, #628]	@ (80033c0 <QTR8_read+0x308>)
 800314c:	f004 f98c 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR3_GPIO_Port, SENSOR3_Pin, 1);
 8003150:	2201      	movs	r2, #1
 8003152:	2140      	movs	r1, #64	@ 0x40
 8003154:	489a      	ldr	r0, [pc, #616]	@ (80033c0 <QTR8_read+0x308>)
 8003156:	f004 f987 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR4_GPIO_Port, SENSOR4_Pin, 1);
 800315a:	2201      	movs	r2, #1
 800315c:	2120      	movs	r1, #32
 800315e:	4898      	ldr	r0, [pc, #608]	@ (80033c0 <QTR8_read+0x308>)
 8003160:	f004 f982 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR5_GPIO_Port, SENSOR5_Pin, 1);
 8003164:	2201      	movs	r2, #1
 8003166:	2110      	movs	r1, #16
 8003168:	4895      	ldr	r0, [pc, #596]	@ (80033c0 <QTR8_read+0x308>)
 800316a:	f004 f97d 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR6_GPIO_Port, SENSOR6_Pin, 1);
 800316e:	2201      	movs	r2, #1
 8003170:	2104      	movs	r1, #4
 8003172:	4894      	ldr	r0, [pc, #592]	@ (80033c4 <QTR8_read+0x30c>)
 8003174:	f004 f978 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR7_GPIO_Port, SENSOR7_Pin, 1);
 8003178:	2201      	movs	r2, #1
 800317a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800317e:	488f      	ldr	r0, [pc, #572]	@ (80033bc <QTR8_read+0x304>)
 8003180:	f004 f972 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR8_GPIO_Port, SENSOR8_Pin, 1);
 8003184:	2201      	movs	r2, #1
 8003186:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800318a:	488c      	ldr	r0, [pc, #560]	@ (80033bc <QTR8_read+0x304>)
 800318c:	f004 f96c 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR9_GPIO_Port, SENSOR9_Pin, 1);
 8003190:	2201      	movs	r2, #1
 8003192:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003196:	4889      	ldr	r0, [pc, #548]	@ (80033bc <QTR8_read+0x304>)
 8003198:	f004 f966 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR10_GPIO_Port, SENSOR10_Pin, 1);
 800319c:	2201      	movs	r2, #1
 800319e:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 80031a2:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031a6:	f004 f95f 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR11_GPIO_Port, SENSOR11_Pin, 1);
 80031aa:	2201      	movs	r2, #1
 80031ac:	2110      	movs	r1, #16
 80031ae:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031b2:	f004 f959 	bl	8007468 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin (SENSOR12_GPIO_Port, SENSOR12_Pin, 1);
 80031b6:	2201      	movs	r2, #1
 80031b8:	2120      	movs	r1, #32
 80031ba:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 80031be:	f004 f953 	bl	8007468 <HAL_GPIO_WritePin>

	delay_us(10);
 80031c2:	200a      	movs	r0, #10
 80031c4:	f7ff fdca 	bl	8002d5c <delay_us>

	Set_Pin_Input(SENSOR1_GPIO_Port, SENSOR1_Pin);
 80031c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80031cc:	487c      	ldr	r0, [pc, #496]	@ (80033c0 <QTR8_read+0x308>)
 80031ce:	f7ff fdfd 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR2_GPIO_Port, SENSOR2_Pin);
 80031d2:	2180      	movs	r1, #128	@ 0x80
 80031d4:	487a      	ldr	r0, [pc, #488]	@ (80033c0 <QTR8_read+0x308>)
 80031d6:	f7ff fdf9 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR3_GPIO_Port, SENSOR3_Pin);
 80031da:	2140      	movs	r1, #64	@ 0x40
 80031dc:	4878      	ldr	r0, [pc, #480]	@ (80033c0 <QTR8_read+0x308>)
 80031de:	f7ff fdf5 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR4_GPIO_Port, SENSOR4_Pin);
 80031e2:	2120      	movs	r1, #32
 80031e4:	4876      	ldr	r0, [pc, #472]	@ (80033c0 <QTR8_read+0x308>)
 80031e6:	f7ff fdf1 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR5_GPIO_Port, SENSOR5_Pin);
 80031ea:	2110      	movs	r1, #16
 80031ec:	4874      	ldr	r0, [pc, #464]	@ (80033c0 <QTR8_read+0x308>)
 80031ee:	f7ff fded 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR6_GPIO_Port, SENSOR6_Pin);
 80031f2:	2104      	movs	r1, #4
 80031f4:	4873      	ldr	r0, [pc, #460]	@ (80033c4 <QTR8_read+0x30c>)
 80031f6:	f7ff fde9 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR7_GPIO_Port, SENSOR7_Pin);
 80031fa:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80031fe:	486f      	ldr	r0, [pc, #444]	@ (80033bc <QTR8_read+0x304>)
 8003200:	f7ff fde4 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR8_GPIO_Port, SENSOR8_Pin);
 8003204:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003208:	486c      	ldr	r0, [pc, #432]	@ (80033bc <QTR8_read+0x304>)
 800320a:	f7ff fddf 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR9_GPIO_Port, SENSOR9_Pin);
 800320e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8003212:	486a      	ldr	r0, [pc, #424]	@ (80033bc <QTR8_read+0x304>)
 8003214:	f7ff fdda 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR10_GPIO_Port, SENSOR10_Pin);
 8003218:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800321c:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003220:	f7ff fdd4 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR11_GPIO_Port, SENSOR11_Pin);
 8003224:	2110      	movs	r1, #16
 8003226:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800322a:	f7ff fdcf 	bl	8002dcc <Set_Pin_Input>
	Set_Pin_Input(SENSOR12_GPIO_Port, SENSOR12_Pin);
 800322e:	2120      	movs	r1, #32
 8003230:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003234:	f7ff fdca 	bl	8002dcc <Set_Pin_Input>

	// Threshold
	 delay_us(4500);
 8003238:	f241 1094 	movw	r0, #4500	@ 0x1194
 800323c:	f7ff fd8e 	bl	8002d5c <delay_us>
//	 uint8_t Message[124];
//	 sprintf((char*)Message,"S1: %d S2: %d S3: %d S4: %d S5: %d S6: %d S7: %d S8: %d S9: %d S10: %d S11: %d S12: %d \n\r", sensory[0],sensory[1],sensory[2],sensory[3],sensory[4],sensory[5],sensory[6],sensory[7],
//			 sensory[8],sensory[9],sensory[10],sensory[11]);
//	 HAL_UART_Transmit(&hlpuart1, Message, strlen((char*)Message), 100);

	Sensors_read = 0x000000000000;
 8003240:	4b61      	ldr	r3, [pc, #388]	@ (80033c8 <QTR8_read+0x310>)
 8003242:	2200      	movs	r2, #0
 8003244:	601a      	str	r2, [r3, #0]
	int pos = 0;
 8003246:	2300      	movs	r3, #0
 8003248:	607b      	str	r3, [r7, #4]
  int active = 0;
 800324a:	2300      	movs	r3, #0
 800324c:	603b      	str	r3, [r7, #0]

	if (HAL_GPIO_ReadPin(SENSOR1_GPIO_Port, SENSOR1_Pin)) { // LEFT SIDE
 800324e:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8003252:	485b      	ldr	r0, [pc, #364]	@ (80033c0 <QTR8_read+0x308>)
 8003254:	f004 f8f0 	bl	8007438 <HAL_GPIO_ReadPin>
 8003258:	4603      	mov	r3, r0
 800325a:	2b00      	cmp	r3, #0
 800325c:	d01c      	beq.n	8003298 <QTR8_read+0x1e0>
		Sensors_read |= 0x000000000001;
 800325e:	4b5a      	ldr	r3, [pc, #360]	@ (80033c8 <QTR8_read+0x310>)
 8003260:	681b      	ldr	r3, [r3, #0]
 8003262:	f043 0301 	orr.w	r3, r3, #1
 8003266:	4a58      	ldr	r2, [pc, #352]	@ (80033c8 <QTR8_read+0x310>)
 8003268:	6013      	str	r3, [r2, #0]
		pos += 1000 * SENSOR_SCALE;//1000
 800326a:	687b      	ldr	r3, [r7, #4]
 800326c:	f503 737a 	add.w	r3, r3, #1000	@ 0x3e8
 8003270:	607b      	str	r3, [r7, #4]
		active++;
 8003272:	683b      	ldr	r3, [r7, #0]
 8003274:	3301      	adds	r3, #1
 8003276:	603b      	str	r3, [r7, #0]
		if(HAL_GetTick() > (LastEndTimer + 50))
 8003278:	f001 ff88 	bl	800518c <HAL_GetTick>
 800327c:	4602      	mov	r2, r0
 800327e:	4b53      	ldr	r3, [pc, #332]	@ (80033cc <QTR8_read+0x314>)
 8003280:	681b      	ldr	r3, [r3, #0]
 8003282:	3332      	adds	r3, #50	@ 0x32
 8003284:	429a      	cmp	r2, r3
 8003286:	d907      	bls.n	8003298 <QTR8_read+0x1e0>
		{
			LastEndTimer = HAL_GetTick();
 8003288:	f001 ff80 	bl	800518c <HAL_GetTick>
 800328c:	4603      	mov	r3, r0
 800328e:	4a4f      	ldr	r2, [pc, #316]	@ (80033cc <QTR8_read+0x314>)
 8003290:	6013      	str	r3, [r2, #0]
			Last_end = 1;
 8003292:	4b4f      	ldr	r3, [pc, #316]	@ (80033d0 <QTR8_read+0x318>)
 8003294:	2201      	movs	r2, #1
 8003296:	601a      	str	r2, [r3, #0]
		}

	}
	if (HAL_GPIO_ReadPin(SENSOR2_GPIO_Port, SENSOR2_Pin)) {
 8003298:	2180      	movs	r1, #128	@ 0x80
 800329a:	4849      	ldr	r0, [pc, #292]	@ (80033c0 <QTR8_read+0x308>)
 800329c:	f004 f8cc 	bl	8007438 <HAL_GPIO_ReadPin>
 80032a0:	4603      	mov	r3, r0
 80032a2:	2b00      	cmp	r3, #0
 80032a4:	d00c      	beq.n	80032c0 <QTR8_read+0x208>
		Sensors_read |= 0x000000000010;
 80032a6:	4b48      	ldr	r3, [pc, #288]	@ (80033c8 <QTR8_read+0x310>)
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	f043 0310 	orr.w	r3, r3, #16
 80032ae:	4a46      	ldr	r2, [pc, #280]	@ (80033c8 <QTR8_read+0x310>)
 80032b0:	6013      	str	r3, [r2, #0]
		pos += 2000 * SENSOR_SCALE;//2000
 80032b2:	687b      	ldr	r3, [r7, #4]
 80032b4:	f503 63fa 	add.w	r3, r3, #2000	@ 0x7d0
 80032b8:	607b      	str	r3, [r7, #4]
    active++;
 80032ba:	683b      	ldr	r3, [r7, #0]
 80032bc:	3301      	adds	r3, #1
 80032be:	603b      	str	r3, [r7, #0]
    	//Last_end = 1;//1
  }
	if (HAL_GPIO_ReadPin(SENSOR3_GPIO_Port, SENSOR3_Pin)) {
 80032c0:	2140      	movs	r1, #64	@ 0x40
 80032c2:	483f      	ldr	r0, [pc, #252]	@ (80033c0 <QTR8_read+0x308>)
 80032c4:	f004 f8b8 	bl	8007438 <HAL_GPIO_ReadPin>
 80032c8:	4603      	mov	r3, r0
 80032ca:	2b00      	cmp	r3, #0
 80032cc:	d00c      	beq.n	80032e8 <QTR8_read+0x230>
		Sensors_read |= 0x000000000100;
 80032ce:	4b3e      	ldr	r3, [pc, #248]	@ (80033c8 <QTR8_read+0x310>)
 80032d0:	681b      	ldr	r3, [r3, #0]
 80032d2:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80032d6:	4a3c      	ldr	r2, [pc, #240]	@ (80033c8 <QTR8_read+0x310>)
 80032d8:	6013      	str	r3, [r2, #0]
		pos += 3000 * SENSOR_SCALE;//3000
 80032da:	687b      	ldr	r3, [r7, #4]
 80032dc:	f603 33b8 	addw	r3, r3, #3000	@ 0xbb8
 80032e0:	607b      	str	r3, [r7, #4]
    active++;
 80032e2:	683b      	ldr	r3, [r7, #0]
 80032e4:	3301      	adds	r3, #1
 80032e6:	603b      	str	r3, [r7, #0]
    	//Last_end = 1;//1
  }
	if (HAL_GPIO_ReadPin(SENSOR4_GPIO_Port, SENSOR4_Pin)) {
 80032e8:	2120      	movs	r1, #32
 80032ea:	4835      	ldr	r0, [pc, #212]	@ (80033c0 <QTR8_read+0x308>)
 80032ec:	f004 f8a4 	bl	8007438 <HAL_GPIO_ReadPin>
 80032f0:	4603      	mov	r3, r0
 80032f2:	2b00      	cmp	r3, #0
 80032f4:	d00c      	beq.n	8003310 <QTR8_read+0x258>
		Sensors_read |= 0x000000001000;
 80032f6:	4b34      	ldr	r3, [pc, #208]	@ (80033c8 <QTR8_read+0x310>)
 80032f8:	681b      	ldr	r3, [r3, #0]
 80032fa:	f443 5380 	orr.w	r3, r3, #4096	@ 0x1000
 80032fe:	4a32      	ldr	r2, [pc, #200]	@ (80033c8 <QTR8_read+0x310>)
 8003300:	6013      	str	r3, [r2, #0]
		pos += 4000 * SENSOR_SCALE;//4000
 8003302:	687b      	ldr	r3, [r7, #4]
 8003304:	f503 637a 	add.w	r3, r3, #4000	@ 0xfa0
 8003308:	607b      	str	r3, [r7, #4]
    active++;
 800330a:	683b      	ldr	r3, [r7, #0]
 800330c:	3301      	adds	r3, #1
 800330e:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR5_GPIO_Port, SENSOR5_Pin)) {
 8003310:	2110      	movs	r1, #16
 8003312:	482b      	ldr	r0, [pc, #172]	@ (80033c0 <QTR8_read+0x308>)
 8003314:	f004 f890 	bl	8007438 <HAL_GPIO_ReadPin>
 8003318:	4603      	mov	r3, r0
 800331a:	2b00      	cmp	r3, #0
 800331c:	d00d      	beq.n	800333a <QTR8_read+0x282>
		Sensors_read |= 0x000000010000;
 800331e:	4b2a      	ldr	r3, [pc, #168]	@ (80033c8 <QTR8_read+0x310>)
 8003320:	681b      	ldr	r3, [r3, #0]
 8003322:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8003326:	4a28      	ldr	r2, [pc, #160]	@ (80033c8 <QTR8_read+0x310>)
 8003328:	6013      	str	r3, [r2, #0]
		pos += 5000 * SENSOR_SCALE;//5000
 800332a:	687b      	ldr	r3, [r7, #4]
 800332c:	f503 539c 	add.w	r3, r3, #4992	@ 0x1380
 8003330:	3308      	adds	r3, #8
 8003332:	607b      	str	r3, [r7, #4]
    active++;
 8003334:	683b      	ldr	r3, [r7, #0]
 8003336:	3301      	adds	r3, #1
 8003338:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR6_GPIO_Port, SENSOR6_Pin)) {
 800333a:	2104      	movs	r1, #4
 800333c:	4821      	ldr	r0, [pc, #132]	@ (80033c4 <QTR8_read+0x30c>)
 800333e:	f004 f87b 	bl	8007438 <HAL_GPIO_ReadPin>
 8003342:	4603      	mov	r3, r0
 8003344:	2b00      	cmp	r3, #0
 8003346:	d00d      	beq.n	8003364 <QTR8_read+0x2ac>
		Sensors_read |= 0x000000100000;
 8003348:	4b1f      	ldr	r3, [pc, #124]	@ (80033c8 <QTR8_read+0x310>)
 800334a:	681b      	ldr	r3, [r3, #0]
 800334c:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8003350:	4a1d      	ldr	r2, [pc, #116]	@ (80033c8 <QTR8_read+0x310>)
 8003352:	6013      	str	r3, [r2, #0]
		pos += 6000 * SENSOR_SCALE;//6000
 8003354:	687b      	ldr	r3, [r7, #4]
 8003356:	f503 53bb 	add.w	r3, r3, #5984	@ 0x1760
 800335a:	3310      	adds	r3, #16
 800335c:	607b      	str	r3, [r7, #4]
    active++;
 800335e:	683b      	ldr	r3, [r7, #0]
 8003360:	3301      	adds	r3, #1
 8003362:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR7_GPIO_Port, SENSOR7_Pin)) {
 8003364:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8003368:	4814      	ldr	r0, [pc, #80]	@ (80033bc <QTR8_read+0x304>)
 800336a:	f004 f865 	bl	8007438 <HAL_GPIO_ReadPin>
 800336e:	4603      	mov	r3, r0
 8003370:	2b00      	cmp	r3, #0
 8003372:	d00d      	beq.n	8003390 <QTR8_read+0x2d8>
		Sensors_read |= 0x000001000000;
 8003374:	4b14      	ldr	r3, [pc, #80]	@ (80033c8 <QTR8_read+0x310>)
 8003376:	681b      	ldr	r3, [r3, #0]
 8003378:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800337c:	4a12      	ldr	r2, [pc, #72]	@ (80033c8 <QTR8_read+0x310>)
 800337e:	6013      	str	r3, [r2, #0]
		pos += 7000 * SENSOR_SCALE;//7000
 8003380:	687b      	ldr	r3, [r7, #4]
 8003382:	f503 53da 	add.w	r3, r3, #6976	@ 0x1b40
 8003386:	3318      	adds	r3, #24
 8003388:	607b      	str	r3, [r7, #4]
    active++;
 800338a:	683b      	ldr	r3, [r7, #0]
 800338c:	3301      	adds	r3, #1
 800338e:	603b      	str	r3, [r7, #0]
  }
	if (HAL_GPIO_ReadPin(SENSOR8_GPIO_Port, SENSOR8_Pin)) {
 8003390:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8003394:	4809      	ldr	r0, [pc, #36]	@ (80033bc <QTR8_read+0x304>)
 8003396:	f004 f84f 	bl	8007438 <HAL_GPIO_ReadPin>
 800339a:	4603      	mov	r3, r0
 800339c:	2b00      	cmp	r3, #0
 800339e:	d019      	beq.n	80033d4 <QTR8_read+0x31c>
		Sensors_read |= 0x000010000000;
 80033a0:	4b09      	ldr	r3, [pc, #36]	@ (80033c8 <QTR8_read+0x310>)
 80033a2:	681b      	ldr	r3, [r3, #0]
 80033a4:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80033a8:	4a07      	ldr	r2, [pc, #28]	@ (80033c8 <QTR8_read+0x310>)
 80033aa:	6013      	str	r3, [r2, #0]
		pos += 8000 * SENSOR_SCALE;//8000
 80033ac:	687b      	ldr	r3, [r7, #4]
 80033ae:	f503 53fa 	add.w	r3, r3, #8000	@ 0x1f40
 80033b2:	607b      	str	r3, [r7, #4]
    active++;
 80033b4:	683b      	ldr	r3, [r7, #0]
 80033b6:	3301      	adds	r3, #1
 80033b8:	603b      	str	r3, [r7, #0]
 80033ba:	e00b      	b.n	80033d4 <QTR8_read+0x31c>
 80033bc:	48000800 	.word	0x48000800
 80033c0:	48000400 	.word	0x48000400
 80033c4:	48000c00 	.word	0x48000c00
 80033c8:	20006814 	.word	0x20006814
 80033cc:	2000686c 	.word	0x2000686c
 80033d0:	20006860 	.word	0x20006860
  }
  if (HAL_GPIO_ReadPin(SENSOR9_GPIO_Port, SENSOR9_Pin)) {
 80033d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80033d8:	4841      	ldr	r0, [pc, #260]	@ (80034e0 <QTR8_read+0x428>)
 80033da:	f004 f82d 	bl	8007438 <HAL_GPIO_ReadPin>
 80033de:	4603      	mov	r3, r0
 80033e0:	2b00      	cmp	r3, #0
 80033e2:	d00b      	beq.n	80033fc <QTR8_read+0x344>
	   Sensors_read |= 0x000100000000;
 80033e4:	4b3f      	ldr	r3, [pc, #252]	@ (80034e4 <QTR8_read+0x42c>)
 80033e6:	681b      	ldr	r3, [r3, #0]
 80033e8:	4a3e      	ldr	r2, [pc, #248]	@ (80034e4 <QTR8_read+0x42c>)
 80033ea:	6013      	str	r3, [r2, #0]
	   pos += 9000 * SENSOR_SCALE;//8000
 80033ec:	687b      	ldr	r3, [r7, #4]
 80033ee:	f503 530c 	add.w	r3, r3, #8960	@ 0x2300
 80033f2:	3328      	adds	r3, #40	@ 0x28
 80033f4:	607b      	str	r3, [r7, #4]
	active++;
 80033f6:	683b      	ldr	r3, [r7, #0]
 80033f8:	3301      	adds	r3, #1
 80033fa:	603b      	str	r3, [r7, #0]

  }
  if (HAL_GPIO_ReadPin(SENSOR10_GPIO_Port, SENSOR10_Pin)) {
 80033fc:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8003400:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003404:	f004 f818 	bl	8007438 <HAL_GPIO_ReadPin>
 8003408:	4603      	mov	r3, r0
 800340a:	2b00      	cmp	r3, #0
 800340c:	d00b      	beq.n	8003426 <QTR8_read+0x36e>
	   Sensors_read |= 0x001000000000;
 800340e:	4b35      	ldr	r3, [pc, #212]	@ (80034e4 <QTR8_read+0x42c>)
 8003410:	681b      	ldr	r3, [r3, #0]
 8003412:	4a34      	ldr	r2, [pc, #208]	@ (80034e4 <QTR8_read+0x42c>)
 8003414:	6013      	str	r3, [r2, #0]
	   pos += 10000 * SENSOR_SCALE;//8000
 8003416:	687b      	ldr	r3, [r7, #4]
 8003418:	f503 531c 	add.w	r3, r3, #9984	@ 0x2700
 800341c:	3310      	adds	r3, #16
 800341e:	607b      	str	r3, [r7, #4]
    active++;
 8003420:	683b      	ldr	r3, [r7, #0]
 8003422:	3301      	adds	r3, #1
 8003424:	603b      	str	r3, [r7, #0]
	  // Last_end = 0;//0
  }
  if (HAL_GPIO_ReadPin(SENSOR11_GPIO_Port, SENSOR11_Pin)) {
 8003426:	2110      	movs	r1, #16
 8003428:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800342c:	f004 f804 	bl	8007438 <HAL_GPIO_ReadPin>
 8003430:	4603      	mov	r3, r0
 8003432:	2b00      	cmp	r3, #0
 8003434:	d00b      	beq.n	800344e <QTR8_read+0x396>
	   Sensors_read |= 0x010000000000;
 8003436:	4b2b      	ldr	r3, [pc, #172]	@ (80034e4 <QTR8_read+0x42c>)
 8003438:	681b      	ldr	r3, [r3, #0]
 800343a:	4a2a      	ldr	r2, [pc, #168]	@ (80034e4 <QTR8_read+0x42c>)
 800343c:	6013      	str	r3, [r2, #0]
	   pos += 11000 * SENSOR_SCALE;//8000
 800343e:	687b      	ldr	r3, [r7, #4]
 8003440:	f503 532b 	add.w	r3, r3, #10944	@ 0x2ac0
 8003444:	3338      	adds	r3, #56	@ 0x38
 8003446:	607b      	str	r3, [r7, #4]
    active++;
 8003448:	683b      	ldr	r3, [r7, #0]
 800344a:	3301      	adds	r3, #1
 800344c:	603b      	str	r3, [r7, #0]
	  // Last_end = 0;//0
  }
  if (HAL_GPIO_ReadPin(SENSOR12_GPIO_Port, SENSOR12_Pin)) { // RIGHT SIDE
 800344e:	2120      	movs	r1, #32
 8003450:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8003454:	f003 fff0 	bl	8007438 <HAL_GPIO_ReadPin>
 8003458:	4603      	mov	r3, r0
 800345a:	2b00      	cmp	r3, #0
 800345c:	d01b      	beq.n	8003496 <QTR8_read+0x3de>
	   Sensors_read |= 0x100000000000;
 800345e:	4b21      	ldr	r3, [pc, #132]	@ (80034e4 <QTR8_read+0x42c>)
 8003460:	681b      	ldr	r3, [r3, #0]
 8003462:	4a20      	ldr	r2, [pc, #128]	@ (80034e4 <QTR8_read+0x42c>)
 8003464:	6013      	str	r3, [r2, #0]
	   pos += 12000 * SENSOR_SCALE;//8000
 8003466:	687b      	ldr	r3, [r7, #4]
 8003468:	f503 533b 	add.w	r3, r3, #11968	@ 0x2ec0
 800346c:	3320      	adds	r3, #32
 800346e:	607b      	str	r3, [r7, #4]
       active++;
 8003470:	683b      	ldr	r3, [r7, #0]
 8003472:	3301      	adds	r3, #1
 8003474:	603b      	str	r3, [r7, #0]

        if(HAL_GetTick() > (LastEndTimer + 50))//50
 8003476:	f001 fe89 	bl	800518c <HAL_GetTick>
 800347a:	4602      	mov	r2, r0
 800347c:	4b1a      	ldr	r3, [pc, #104]	@ (80034e8 <QTR8_read+0x430>)
 800347e:	681b      	ldr	r3, [r3, #0]
 8003480:	3332      	adds	r3, #50	@ 0x32
 8003482:	429a      	cmp	r2, r3
 8003484:	d907      	bls.n	8003496 <QTR8_read+0x3de>
		{
			LastEndTimer = HAL_GetTick();
 8003486:	f001 fe81 	bl	800518c <HAL_GetTick>
 800348a:	4603      	mov	r3, r0
 800348c:	4a16      	ldr	r2, [pc, #88]	@ (80034e8 <QTR8_read+0x430>)
 800348e:	6013      	str	r3, [r2, #0]
			Last_end = 0;
 8003490:	4b16      	ldr	r3, [pc, #88]	@ (80034ec <QTR8_read+0x434>)
 8003492:	2200      	movs	r2, #0
 8003494:	601a      	str	r2, [r3, #0]
		}

  }

  HAL_GPIO_WritePin(LEDON_GPIO_Port, LEDON_Pin, 0);
 8003496:	2200      	movs	r2, #0
 8003498:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800349c:	4810      	ldr	r0, [pc, #64]	@ (80034e0 <QTR8_read+0x428>)
 800349e:	f003 ffe3 	bl	8007468 <HAL_GPIO_WritePin>

  actives = active;
 80034a2:	4a13      	ldr	r2, [pc, #76]	@ (80034f0 <QTR8_read+0x438>)
 80034a4:	683b      	ldr	r3, [r7, #0]
 80034a6:	6013      	str	r3, [r2, #0]
	Position = pos/active;
 80034a8:	687a      	ldr	r2, [r7, #4]
 80034aa:	683b      	ldr	r3, [r7, #0]
 80034ac:	fb92 f3f3 	sdiv	r3, r2, r3
 80034b0:	4a10      	ldr	r2, [pc, #64]	@ (80034f4 <QTR8_read+0x43c>)
 80034b2:	6013      	str	r3, [r2, #0]

	if (actives == 0)
 80034b4:	4b0e      	ldr	r3, [pc, #56]	@ (80034f0 <QTR8_read+0x438>)
 80034b6:	681b      	ldr	r3, [r3, #0]
 80034b8:	2b00      	cmp	r3, #0
 80034ba:	d105      	bne.n	80034c8 <QTR8_read+0x410>
		Last_idle++;
 80034bc:	4b0e      	ldr	r3, [pc, #56]	@ (80034f8 <QTR8_read+0x440>)
 80034be:	681b      	ldr	r3, [r3, #0]
 80034c0:	3301      	adds	r3, #1
 80034c2:	4a0d      	ldr	r2, [pc, #52]	@ (80034f8 <QTR8_read+0x440>)
 80034c4:	6013      	str	r3, [r2, #0]
 80034c6:	e002      	b.n	80034ce <QTR8_read+0x416>
	else
		Last_idle = 0;
 80034c8:	4b0b      	ldr	r3, [pc, #44]	@ (80034f8 <QTR8_read+0x440>)
 80034ca:	2200      	movs	r2, #0
 80034cc:	601a      	str	r2, [r3, #0]

	return pos/active;
 80034ce:	687a      	ldr	r2, [r7, #4]
 80034d0:	683b      	ldr	r3, [r7, #0]
 80034d2:	fb92 f3f3 	sdiv	r3, r2, r3
}
 80034d6:	4618      	mov	r0, r3
 80034d8:	3708      	adds	r7, #8
 80034da:	46bd      	mov	sp, r7
 80034dc:	bd80      	pop	{r7, pc}
 80034de:	bf00      	nop
 80034e0:	48000800 	.word	0x48000800
 80034e4:	20006814 	.word	0x20006814
 80034e8:	2000686c 	.word	0x2000686c
 80034ec:	20006860 	.word	0x20006860
 80034f0:	20006868 	.word	0x20006868
 80034f4:	20006818 	.word	0x20006818
 80034f8:	20006864 	.word	0x20006864

080034fc <forward_brake>:


void forward_brake(int pos_right, int pos_left)
{
 80034fc:	b5b0      	push	{r4, r5, r7, lr}
 80034fe:	b082      	sub	sp, #8
 8003500:	af00      	add	r7, sp, #0
 8003502:	6078      	str	r0, [r7, #4]
 8003504:	6039      	str	r1, [r7, #0]
	if (actives == 0)
 8003506:	4b0d      	ldr	r3, [pc, #52]	@ (800353c <forward_brake+0x40>)
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	2b00      	cmp	r3, #0
 800350c:	d102      	bne.n	8003514 <forward_brake+0x18>
		sharp_turn();
 800350e:	f7ff fd69 	bl	8002fe4 <sharp_turn>
	else
	  motor_control(pos_right, pos_left);
}
 8003512:	e00f      	b.n	8003534 <forward_brake+0x38>
	  motor_control(pos_right, pos_left);
 8003514:	6878      	ldr	r0, [r7, #4]
 8003516:	f7fd f83d 	bl	8000594 <__aeabi_i2d>
 800351a:	4604      	mov	r4, r0
 800351c:	460d      	mov	r5, r1
 800351e:	6838      	ldr	r0, [r7, #0]
 8003520:	f7fd f838 	bl	8000594 <__aeabi_i2d>
 8003524:	4602      	mov	r2, r0
 8003526:	460b      	mov	r3, r1
 8003528:	ec43 2b11 	vmov	d1, r2, r3
 800352c:	ec45 4b10 	vmov	d0, r4, r5
 8003530:	f7ff fc6a 	bl	8002e08 <motor_control>
}
 8003534:	bf00      	nop
 8003536:	3708      	adds	r7, #8
 8003538:	46bd      	mov	sp, r7
 800353a:	bdb0      	pop	{r4, r5, r7, pc}
 800353c:	20006868 	.word	0x20006868

08003540 <past_errors>:

void past_errors (int error)
{
 8003540:	b480      	push	{r7}
 8003542:	b085      	sub	sp, #20
 8003544:	af00      	add	r7, sp, #0
 8003546:	6078      	str	r0, [r7, #4]
  for (int i = 9; i > 0; i--)
 8003548:	2309      	movs	r3, #9
 800354a:	60fb      	str	r3, [r7, #12]
 800354c:	e00b      	b.n	8003566 <past_errors+0x26>
      Errors[i] = Errors[i-1];
 800354e:	68fb      	ldr	r3, [r7, #12]
 8003550:	3b01      	subs	r3, #1
 8003552:	4a0b      	ldr	r2, [pc, #44]	@ (8003580 <past_errors+0x40>)
 8003554:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8003558:	4909      	ldr	r1, [pc, #36]	@ (8003580 <past_errors+0x40>)
 800355a:	68fb      	ldr	r3, [r7, #12]
 800355c:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  for (int i = 9; i > 0; i--)
 8003560:	68fb      	ldr	r3, [r7, #12]
 8003562:	3b01      	subs	r3, #1
 8003564:	60fb      	str	r3, [r7, #12]
 8003566:	68fb      	ldr	r3, [r7, #12]
 8003568:	2b00      	cmp	r3, #0
 800356a:	dcf0      	bgt.n	800354e <past_errors+0xe>
  Errors[0] = error;
 800356c:	4a04      	ldr	r2, [pc, #16]	@ (8003580 <past_errors+0x40>)
 800356e:	687b      	ldr	r3, [r7, #4]
 8003570:	6013      	str	r3, [r2, #0]
}
 8003572:	bf00      	nop
 8003574:	3714      	adds	r7, #20
 8003576:	46bd      	mov	sp, r7
 8003578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800357c:	4770      	bx	lr
 800357e:	bf00      	nop
 8003580:	20006838 	.word	0x20006838

08003584 <errors_sum>:

int errors_sum (int index, int abs)
{
 8003584:	b480      	push	{r7}
 8003586:	b085      	sub	sp, #20
 8003588:	af00      	add	r7, sp, #0
 800358a:	6078      	str	r0, [r7, #4]
 800358c:	6039      	str	r1, [r7, #0]
  int sum = 0;
 800358e:	2300      	movs	r3, #0
 8003590:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 8003592:	2300      	movs	r3, #0
 8003594:	60bb      	str	r3, [r7, #8]
 8003596:	e01a      	b.n	80035ce <errors_sum+0x4a>
  {
    if (abs == 1 && Errors[i] < 0)
 8003598:	683b      	ldr	r3, [r7, #0]
 800359a:	2b01      	cmp	r3, #1
 800359c:	d10d      	bne.n	80035ba <errors_sum+0x36>
 800359e:	4a11      	ldr	r2, [pc, #68]	@ (80035e4 <errors_sum+0x60>)
 80035a0:	68bb      	ldr	r3, [r7, #8]
 80035a2:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035a6:	2b00      	cmp	r3, #0
 80035a8:	da07      	bge.n	80035ba <errors_sum+0x36>
      sum += -Errors[i];
 80035aa:	4a0e      	ldr	r2, [pc, #56]	@ (80035e4 <errors_sum+0x60>)
 80035ac:	68bb      	ldr	r3, [r7, #8]
 80035ae:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035b2:	68fa      	ldr	r2, [r7, #12]
 80035b4:	1ad3      	subs	r3, r2, r3
 80035b6:	60fb      	str	r3, [r7, #12]
 80035b8:	e006      	b.n	80035c8 <errors_sum+0x44>
    else
      sum += Errors[i];
 80035ba:	4a0a      	ldr	r2, [pc, #40]	@ (80035e4 <errors_sum+0x60>)
 80035bc:	68bb      	ldr	r3, [r7, #8]
 80035be:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80035c2:	68fa      	ldr	r2, [r7, #12]
 80035c4:	4413      	add	r3, r2
 80035c6:	60fb      	str	r3, [r7, #12]
  for (int i = 0; i < index; i++)
 80035c8:	68bb      	ldr	r3, [r7, #8]
 80035ca:	3301      	adds	r3, #1
 80035cc:	60bb      	str	r3, [r7, #8]
 80035ce:	68ba      	ldr	r2, [r7, #8]
 80035d0:	687b      	ldr	r3, [r7, #4]
 80035d2:	429a      	cmp	r2, r3
 80035d4:	dbe0      	blt.n	8003598 <errors_sum+0x14>
  }
  return sum;
 80035d6:	68fb      	ldr	r3, [r7, #12]
}
 80035d8:	4618      	mov	r0, r3
 80035da:	3714      	adds	r7, #20
 80035dc:	46bd      	mov	sp, r7
 80035de:	f85d 7b04 	ldr.w	r7, [sp], #4
 80035e2:	4770      	bx	lr
 80035e4:	20006838 	.word	0x20006838

080035e8 <PID_control>:

void PID_control()
{
 80035e8:	b580      	push	{r7, lr}
 80035ea:	b086      	sub	sp, #24
 80035ec:	af00      	add	r7, sp, #0
  uint16_t position = QTR8_read();
 80035ee:	f7ff fd63 	bl	80030b8 <QTR8_read>
 80035f2:	4603      	mov	r3, r0
 80035f4:	81fb      	strh	r3, [r7, #14]
  int error = (6500 * SENSOR_SCALE) - position;
 80035f6:	89fb      	ldrh	r3, [r7, #14]
 80035f8:	f5c3 53cb 	rsb	r3, r3, #6496	@ 0x1960
 80035fc:	3304      	adds	r3, #4
 80035fe:	60bb      	str	r3, [r7, #8]
  past_errors(error);
 8003600:	68b8      	ldr	r0, [r7, #8]
 8003602:	f7ff ff9d 	bl	8003540 <past_errors>

  P = error;
 8003606:	4a51      	ldr	r2, [pc, #324]	@ (800374c <PID_control+0x164>)
 8003608:	68bb      	ldr	r3, [r7, #8]
 800360a:	6013      	str	r3, [r2, #0]
  GRUZIK.Error_P = P;
 800360c:	4b4f      	ldr	r3, [pc, #316]	@ (800374c <PID_control+0x164>)
 800360e:	681b      	ldr	r3, [r3, #0]
 8003610:	ee07 3a90 	vmov	s15, r3
 8003614:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003618:	4b4d      	ldr	r3, [pc, #308]	@ (8003750 <PID_control+0x168>)
 800361a:	edc3 7a02 	vstr	s15, [r3, #8]
  I = errors_sum(5, 0);
 800361e:	2100      	movs	r1, #0
 8003620:	2005      	movs	r0, #5
 8003622:	f7ff ffaf 	bl	8003584 <errors_sum>
 8003626:	4603      	mov	r3, r0
 8003628:	4a4a      	ldr	r2, [pc, #296]	@ (8003754 <PID_control+0x16c>)
 800362a:	6013      	str	r3, [r2, #0]
  D = error - Last_error;
 800362c:	4b4a      	ldr	r3, [pc, #296]	@ (8003758 <PID_control+0x170>)
 800362e:	681b      	ldr	r3, [r3, #0]
 8003630:	68ba      	ldr	r2, [r7, #8]
 8003632:	1ad3      	subs	r3, r2, r3
 8003634:	4a49      	ldr	r2, [pc, #292]	@ (800375c <PID_control+0x174>)
 8003636:	6013      	str	r3, [r2, #0]
  GRUZIK.Error_D = D;
 8003638:	4b48      	ldr	r3, [pc, #288]	@ (800375c <PID_control+0x174>)
 800363a:	681b      	ldr	r3, [r3, #0]
 800363c:	ee07 3a90 	vmov	s15, r3
 8003640:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8003644:	4b42      	ldr	r3, [pc, #264]	@ (8003750 <PID_control+0x168>)
 8003646:	edc3 7a03 	vstr	s15, [r3, #12]
  R = errors_sum(5, 1);
 800364a:	2101      	movs	r1, #1
 800364c:	2005      	movs	r0, #5
 800364e:	f7ff ff99 	bl	8003584 <errors_sum>
 8003652:	4603      	mov	r3, r0
 8003654:	4a42      	ldr	r2, [pc, #264]	@ (8003760 <PID_control+0x178>)
 8003656:	6013      	str	r3, [r2, #0]
  Last_error = error;
 8003658:	4a3f      	ldr	r2, [pc, #252]	@ (8003758 <PID_control+0x170>)
 800365a:	68bb      	ldr	r3, [r7, #8]
 800365c:	6013      	str	r3, [r2, #0]

  int motorspeed = P*GRUZIK.Kp + I*Ki + D*GRUZIK.Kd;
 800365e:	4b3b      	ldr	r3, [pc, #236]	@ (800374c <PID_control+0x164>)
 8003660:	681b      	ldr	r3, [r3, #0]
 8003662:	ee07 3a90 	vmov	s15, r3
 8003666:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 800366a:	4b39      	ldr	r3, [pc, #228]	@ (8003750 <PID_control+0x168>)
 800366c:	edd3 7a00 	vldr	s15, [r3]
 8003670:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003674:	4b37      	ldr	r3, [pc, #220]	@ (8003754 <PID_control+0x16c>)
 8003676:	681b      	ldr	r3, [r3, #0]
 8003678:	ee07 3a90 	vmov	s15, r3
 800367c:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003680:	4b38      	ldr	r3, [pc, #224]	@ (8003764 <PID_control+0x17c>)
 8003682:	edd3 7a00 	vldr	s15, [r3]
 8003686:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800368a:	ee37 7a27 	vadd.f32	s14, s14, s15
 800368e:	4b33      	ldr	r3, [pc, #204]	@ (800375c <PID_control+0x174>)
 8003690:	681b      	ldr	r3, [r3, #0]
 8003692:	ee07 3a90 	vmov	s15, r3
 8003696:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 800369a:	4b2d      	ldr	r3, [pc, #180]	@ (8003750 <PID_control+0x168>)
 800369c:	edd3 7a01 	vldr	s15, [r3, #4]
 80036a0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036a4:	ee77 7a27 	vadd.f32	s15, s14, s15
 80036a8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036ac:	ee17 3a90 	vmov	r3, s15
 80036b0:	607b      	str	r3, [r7, #4]

  int motorspeedl = GRUZIK.Base_speed_L + motorspeed - R*Kr;
 80036b2:	4b27      	ldr	r3, [pc, #156]	@ (8003750 <PID_control+0x168>)
 80036b4:	695a      	ldr	r2, [r3, #20]
 80036b6:	687b      	ldr	r3, [r7, #4]
 80036b8:	4413      	add	r3, r2
 80036ba:	ee07 3a90 	vmov	s15, r3
 80036be:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036c2:	4b27      	ldr	r3, [pc, #156]	@ (8003760 <PID_control+0x178>)
 80036c4:	681b      	ldr	r3, [r3, #0]
 80036c6:	ee07 3a90 	vmov	s15, r3
 80036ca:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 80036ce:	4b26      	ldr	r3, [pc, #152]	@ (8003768 <PID_control+0x180>)
 80036d0:	edd3 7a00 	vldr	s15, [r3]
 80036d4:	ee66 7aa7 	vmul.f32	s15, s13, s15
 80036d8:	ee77 7a67 	vsub.f32	s15, s14, s15
 80036dc:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80036e0:	ee17 3a90 	vmov	r3, s15
 80036e4:	617b      	str	r3, [r7, #20]
  int motorspeedr = GRUZIK.Base_speed_R - motorspeed - R*Kr;
 80036e6:	4b1a      	ldr	r3, [pc, #104]	@ (8003750 <PID_control+0x168>)
 80036e8:	691a      	ldr	r2, [r3, #16]
 80036ea:	687b      	ldr	r3, [r7, #4]
 80036ec:	1ad3      	subs	r3, r2, r3
 80036ee:	ee07 3a90 	vmov	s15, r3
 80036f2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80036f6:	4b1a      	ldr	r3, [pc, #104]	@ (8003760 <PID_control+0x178>)
 80036f8:	681b      	ldr	r3, [r3, #0]
 80036fa:	ee07 3a90 	vmov	s15, r3
 80036fe:	eef8 6ae7 	vcvt.f32.s32	s13, s15
 8003702:	4b19      	ldr	r3, [pc, #100]	@ (8003768 <PID_control+0x180>)
 8003704:	edd3 7a00 	vldr	s15, [r3]
 8003708:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800370c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003710:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8003714:	ee17 3a90 	vmov	r3, s15
 8003718:	613b      	str	r3, [r7, #16]

  if (motorspeedl > GRUZIK.Max_speed_L)
 800371a:	4b0d      	ldr	r3, [pc, #52]	@ (8003750 <PID_control+0x168>)
 800371c:	69db      	ldr	r3, [r3, #28]
 800371e:	697a      	ldr	r2, [r7, #20]
 8003720:	429a      	cmp	r2, r3
 8003722:	dd02      	ble.n	800372a <PID_control+0x142>
    motorspeedl = GRUZIK.Max_speed_L;
 8003724:	4b0a      	ldr	r3, [pc, #40]	@ (8003750 <PID_control+0x168>)
 8003726:	69db      	ldr	r3, [r3, #28]
 8003728:	617b      	str	r3, [r7, #20]
  if (motorspeedr > GRUZIK.Max_speed_R)
 800372a:	4b09      	ldr	r3, [pc, #36]	@ (8003750 <PID_control+0x168>)
 800372c:	699b      	ldr	r3, [r3, #24]
 800372e:	693a      	ldr	r2, [r7, #16]
 8003730:	429a      	cmp	r2, r3
 8003732:	dd02      	ble.n	800373a <PID_control+0x152>
    motorspeedr = GRUZIK.Max_speed_R;
 8003734:	4b06      	ldr	r3, [pc, #24]	@ (8003750 <PID_control+0x168>)
 8003736:	699b      	ldr	r3, [r3, #24]
 8003738:	613b      	str	r3, [r7, #16]

	forward_brake(motorspeedr, motorspeedl);
 800373a:	6979      	ldr	r1, [r7, #20]
 800373c:	6938      	ldr	r0, [r7, #16]
 800373e:	f7ff fedd 	bl	80034fc <forward_brake>
}
 8003742:	bf00      	nop
 8003744:	3718      	adds	r7, #24
 8003746:	46bd      	mov	sp, r7
 8003748:	bd80      	pop	{r7, pc}
 800374a:	bf00      	nop
 800374c:	20006824 	.word	0x20006824
 8003750:	20006690 	.word	0x20006690
 8003754:	20006828 	.word	0x20006828
 8003758:	20006834 	.word	0x20006834
 800375c:	2000682c 	.word	0x2000682c
 8003760:	20006830 	.word	0x20006830
 8003764:	2000681c 	.word	0x2000681c
 8003768:	20006820 	.word	0x20006820

0800376c <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 800376c:	b480      	push	{r7}
 800376e:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 8003770:	b672      	cpsid	i
}
 8003772:	bf00      	nop
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */
  __disable_irq();
  while (1)
 8003774:	bf00      	nop
 8003776:	e7fd      	b.n	8003774 <Error_Handler+0x8>

08003778 <normalize_angle>:
		sprintf((char*)buffer, " %0.3f	%0.3f	%0.3f	%0.3f	%0.3f	%0.3f	%0.3f \n", map->Xri, map->Yri, map->Pci[0], map->Pci[1], (map->Ori / 0.01745329251f), GRUZIK.Error_P,GRUZIK.Error_D);
		f_printf(&SdCardFile, (char*)buffer);
	}
}
float normalize_angle(float angle)
{
 8003778:	b580      	push	{r7, lr}
 800377a:	b082      	sub	sp, #8
 800377c:	af00      	add	r7, sp, #0
 800377e:	ed87 0a01 	vstr	s0, [r7, #4]
    while (angle >  M_PI) angle -= 2.0f * M_PI;
 8003782:	e00f      	b.n	80037a4 <normalize_angle+0x2c>
 8003784:	6878      	ldr	r0, [r7, #4]
 8003786:	f7fc ff17 	bl	80005b8 <__aeabi_f2d>
 800378a:	a31f      	add	r3, pc, #124	@ (adr r3, 8003808 <normalize_angle+0x90>)
 800378c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003790:	f7fc fdb2 	bl	80002f8 <__aeabi_dsub>
 8003794:	4602      	mov	r2, r0
 8003796:	460b      	mov	r3, r1
 8003798:	4610      	mov	r0, r2
 800379a:	4619      	mov	r1, r3
 800379c:	f7fd fa5c 	bl	8000c58 <__aeabi_d2f>
 80037a0:	4603      	mov	r3, r0
 80037a2:	607b      	str	r3, [r7, #4]
 80037a4:	6878      	ldr	r0, [r7, #4]
 80037a6:	f7fc ff07 	bl	80005b8 <__aeabi_f2d>
 80037aa:	a319      	add	r3, pc, #100	@ (adr r3, 8003810 <normalize_angle+0x98>)
 80037ac:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037b0:	f7fd f9ea 	bl	8000b88 <__aeabi_dcmpgt>
 80037b4:	4603      	mov	r3, r0
 80037b6:	2b00      	cmp	r3, #0
 80037b8:	d1e4      	bne.n	8003784 <normalize_angle+0xc>
    while (angle <= -M_PI) angle += 2.0f * M_PI;
 80037ba:	e00f      	b.n	80037dc <normalize_angle+0x64>
 80037bc:	6878      	ldr	r0, [r7, #4]
 80037be:	f7fc fefb 	bl	80005b8 <__aeabi_f2d>
 80037c2:	a311      	add	r3, pc, #68	@ (adr r3, 8003808 <normalize_angle+0x90>)
 80037c4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037c8:	f7fc fd98 	bl	80002fc <__adddf3>
 80037cc:	4602      	mov	r2, r0
 80037ce:	460b      	mov	r3, r1
 80037d0:	4610      	mov	r0, r2
 80037d2:	4619      	mov	r1, r3
 80037d4:	f7fd fa40 	bl	8000c58 <__aeabi_d2f>
 80037d8:	4603      	mov	r3, r0
 80037da:	607b      	str	r3, [r7, #4]
 80037dc:	6878      	ldr	r0, [r7, #4]
 80037de:	f7fc feeb 	bl	80005b8 <__aeabi_f2d>
 80037e2:	a30d      	add	r3, pc, #52	@ (adr r3, 8003818 <normalize_angle+0xa0>)
 80037e4:	e9d3 2300 	ldrd	r2, r3, [r3]
 80037e8:	f7fd f9ba 	bl	8000b60 <__aeabi_dcmple>
 80037ec:	4603      	mov	r3, r0
 80037ee:	2b00      	cmp	r3, #0
 80037f0:	d1e4      	bne.n	80037bc <normalize_angle+0x44>
    return angle;
 80037f2:	687b      	ldr	r3, [r7, #4]
 80037f4:	ee07 3a90 	vmov	s15, r3
}
 80037f8:	eeb0 0a67 	vmov.f32	s0, s15
 80037fc:	3708      	adds	r7, #8
 80037fe:	46bd      	mov	sp, r7
 8003800:	bd80      	pop	{r7, pc}
 8003802:	bf00      	nop
 8003804:	f3af 8000 	nop.w
 8003808:	54442d18 	.word	0x54442d18
 800380c:	401921fb 	.word	0x401921fb
 8003810:	54442d18 	.word	0x54442d18
 8003814:	400921fb 	.word	0x400921fb
 8003818:	54442d18 	.word	0x54442d18
 800381c:	c00921fb 	.word	0xc00921fb

08003820 <ReadMapLine>:
static void ReadMapLine(Map_t *map)
{
 8003820:	b580      	push	{r7, lr}
 8003822:	b08e      	sub	sp, #56	@ 0x38
 8003824:	af00      	add	r7, sp, #0
 8003826:	6078      	str	r0, [r7, #4]

	if(FatFsResult != FR_OK)
 8003828:	4b63      	ldr	r3, [pc, #396]	@ (80039b8 <ReadMapLine+0x198>)
 800382a:	781b      	ldrb	r3, [r3, #0]
 800382c:	2b00      	cmp	r3, #0
 800382e:	f040 80bf 	bne.w	80039b0 <ReadMapLine+0x190>
		// 1 is how many chars do we want to read
		//idea is to read one line we have to search for /n
		UINT len;
		uint8_t data[32];
		uint8_t sample;
		uint8_t i = 0;
 8003832:	2300      	movs	r3, #0
 8003834:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		do
		{
			f_read(&SdCardFile, &sample, 1, &len);
 8003838:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 800383c:	f107 012b 	add.w	r1, r7, #43	@ 0x2b
 8003840:	2201      	movs	r2, #1
 8003842:	485e      	ldr	r0, [pc, #376]	@ (80039bc <ReadMapLine+0x19c>)
 8003844:	f00c faf2 	bl	800fe2c <f_read>
			/*If there is no points in map file then stop the robot*/
			if(len == 0)
 8003848:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800384a:	2b00      	cmp	r3, #0
 800384c:	d134      	bne.n	80038b8 <ReadMapLine+0x98>
			{
				/*For next 3s drive slowly using PID because map is done*/
				map->Mapping = 0;
 800384e:	687b      	ldr	r3, [r7, #4]
 8003850:	2200      	movs	r2, #0
 8003852:	701a      	strb	r2, [r3, #0]
				GRUZIK.DrivingOnMap = 0;
 8003854:	4b5a      	ldr	r3, [pc, #360]	@ (80039c0 <ReadMapLine+0x1a0>)
 8003856:	2200      	movs	r2, #0
 8003858:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
				GRUZIK.UnMappingDone = 1;
 800385c:	4b58      	ldr	r3, [pc, #352]	@ (80039c0 <ReadMapLine+0x1a0>)
 800385e:	2201      	movs	r2, #1
 8003860:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48
				GRUZIK.blockinterrups = 1; // blocks un-mapping and mapping
 8003864:	4b56      	ldr	r3, [pc, #344]	@ (80039c0 <ReadMapLine+0x1a0>)
 8003866:	2201      	movs	r2, #1
 8003868:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

				/*Set values for PID*/
				GRUZIK.Kp = 0.015;
 800386c:	4b54      	ldr	r3, [pc, #336]	@ (80039c0 <ReadMapLine+0x1a0>)
 800386e:	4a55      	ldr	r2, [pc, #340]	@ (80039c4 <ReadMapLine+0x1a4>)
 8003870:	601a      	str	r2, [r3, #0]
				GRUZIK.Kd = 0.085;
 8003872:	4b53      	ldr	r3, [pc, #332]	@ (80039c0 <ReadMapLine+0x1a0>)
 8003874:	4a54      	ldr	r2, [pc, #336]	@ (80039c8 <ReadMapLine+0x1a8>)
 8003876:	605a      	str	r2, [r3, #4]

				GRUZIK.Base_speed_R = 25;
 8003878:	4b51      	ldr	r3, [pc, #324]	@ (80039c0 <ReadMapLine+0x1a0>)
 800387a:	2219      	movs	r2, #25
 800387c:	611a      	str	r2, [r3, #16]
				GRUZIK.Base_speed_L = 25;
 800387e:	4b50      	ldr	r3, [pc, #320]	@ (80039c0 <ReadMapLine+0x1a0>)
 8003880:	2219      	movs	r2, #25
 8003882:	615a      	str	r2, [r3, #20]
				GRUZIK.Max_speed_R = 25;
 8003884:	4b4e      	ldr	r3, [pc, #312]	@ (80039c0 <ReadMapLine+0x1a0>)
 8003886:	2219      	movs	r2, #25
 8003888:	619a      	str	r2, [r3, #24]
				GRUZIK.Max_speed_L = 25;
 800388a:	4b4d      	ldr	r3, [pc, #308]	@ (80039c0 <ReadMapLine+0x1a0>)
 800388c:	2219      	movs	r2, #25
 800388e:	61da      	str	r2, [r3, #28]

				/*Sharp turn speed*/
				GRUZIK.Sharp_bend_speed_right= -40;
 8003890:	4b4b      	ldr	r3, [pc, #300]	@ (80039c0 <ReadMapLine+0x1a0>)
 8003892:	f06f 0227 	mvn.w	r2, #39	@ 0x27
 8003896:	621a      	str	r2, [r3, #32]
				GRUZIK.Sharp_bend_speed_left= 85;
 8003898:	4b49      	ldr	r3, [pc, #292]	@ (80039c0 <ReadMapLine+0x1a0>)
 800389a:	2255      	movs	r2, #85	@ 0x55
 800389c:	625a      	str	r2, [r3, #36]	@ 0x24
				GRUZIK.Bend_speed_right= -50;
 800389e:	4b48      	ldr	r3, [pc, #288]	@ (80039c0 <ReadMapLine+0x1a0>)
 80038a0:	f06f 0231 	mvn.w	r2, #49	@ 0x31
 80038a4:	629a      	str	r2, [r3, #40]	@ 0x28
				GRUZIK.Bend_speed_left= 90;
 80038a6:	4b46      	ldr	r3, [pc, #280]	@ (80039c0 <ReadMapLine+0x1a0>)
 80038a8:	225a      	movs	r2, #90	@ 0x5a
 80038aa:	62da      	str	r2, [r3, #44]	@ 0x2c

				GRUZIK.DoneUnMappingTimer = HAL_GetTick();
 80038ac:	f001 fc6e 	bl	800518c <HAL_GetTick>
 80038b0:	4603      	mov	r3, r0
 80038b2:	4a43      	ldr	r2, [pc, #268]	@ (80039c0 <ReadMapLine+0x1a0>)
 80038b4:	6453      	str	r3, [r2, #68]	@ 0x44
 80038b6:	e07b      	b.n	80039b0 <ReadMapLine+0x190>

				/*From now only reset of the micro-controller will allow next cycle of un-mapping*/
				return;
			}
			if(sample == '\n')
 80038b8:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80038bc:	2b0a      	cmp	r3, #10
 80038be:	d107      	bne.n	80038d0 <ReadMapLine+0xb0>
			{
				data[i] = 0;
 80038c0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80038c4:	3338      	adds	r3, #56	@ 0x38
 80038c6:	443b      	add	r3, r7
 80038c8:	2200      	movs	r2, #0
 80038ca:	f803 2c30 	strb.w	r2, [r3, #-48]
 80038ce:	e007      	b.n	80038e0 <ReadMapLine+0xc0>
			}
			else
			{
				data[i] = sample;
 80038d0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80038d4:	f897 202b 	ldrb.w	r2, [r7, #43]	@ 0x2b
 80038d8:	3338      	adds	r3, #56	@ 0x38
 80038da:	443b      	add	r3, r7
 80038dc:	f803 2c30 	strb.w	r2, [r3, #-48]
			}
			i++;
 80038e0:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 80038e4:	3301      	adds	r3, #1
 80038e6:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		}while(sample != '\n');
 80038ea:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 80038ee:	2b0a      	cmp	r3, #10
 80038f0:	d1a2      	bne.n	8003838 <ReadMapLine+0x18>

		//Read X parameter from line
		//char *ParsePointer = strtok((char*)data, "		");
		char *ParsePointer = strtok((char*)data, " ");
 80038f2:	f107 0308 	add.w	r3, r7, #8
 80038f6:	4935      	ldr	r1, [pc, #212]	@ (80039cc <ReadMapLine+0x1ac>)
 80038f8:	4618      	mov	r0, r3
 80038fa:	f00e fc8d 	bl	8012218 <strtok>
 80038fe:	6338      	str	r0, [r7, #48]	@ 0x30

		if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 8003900:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003902:	781b      	ldrb	r3, [r3, #0]
 8003904:	2b00      	cmp	r3, #0
 8003906:	d015      	beq.n	8003934 <ReadMapLine+0x114>
 8003908:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 800390a:	f7fc fce9 	bl	80002e0 <strlen>
 800390e:	4603      	mov	r3, r0
 8003910:	2b1f      	cmp	r3, #31
 8003912:	d80f      	bhi.n	8003934 <ReadMapLine+0x114>
		{
			map->SetX = atof(ParsePointer);
 8003914:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003916:	f00d f8d6 	bl	8010ac6 <atof>
 800391a:	ec53 2b10 	vmov	r2, r3, d0
 800391e:	4610      	mov	r0, r2
 8003920:	4619      	mov	r1, r3
 8003922:	f7fd f999 	bl	8000c58 <__aeabi_d2f>
 8003926:	4602      	mov	r2, r0
 8003928:	687b      	ldr	r3, [r7, #4]
 800392a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800392e:	f603 634c 	addw	r3, r3, #3660	@ 0xe4c
 8003932:	601a      	str	r2, [r3, #0]
		}

		//Read Y parameter from line
		ParsePointer = strtok(NULL, " ");
 8003934:	4925      	ldr	r1, [pc, #148]	@ (80039cc <ReadMapLine+0x1ac>)
 8003936:	2000      	movs	r0, #0
 8003938:	f00e fc6e 	bl	8012218 <strtok>
 800393c:	6338      	str	r0, [r7, #48]	@ 0x30

		if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800393e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8003940:	781b      	ldrb	r3, [r3, #0]
 8003942:	2b00      	cmp	r3, #0
 8003944:	d015      	beq.n	8003972 <ReadMapLine+0x152>
 8003946:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003948:	f7fc fcca 	bl	80002e0 <strlen>
 800394c:	4603      	mov	r3, r0
 800394e:	2b1f      	cmp	r3, #31
 8003950:	d80f      	bhi.n	8003972 <ReadMapLine+0x152>
		{
			map->SetY = atof(ParsePointer);
 8003952:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003954:	f00d f8b7 	bl	8010ac6 <atof>
 8003958:	ec53 2b10 	vmov	r2, r3, d0
 800395c:	4610      	mov	r0, r2
 800395e:	4619      	mov	r1, r3
 8003960:	f7fd f97a 	bl	8000c58 <__aeabi_d2f>
 8003964:	4602      	mov	r2, r0
 8003966:	687b      	ldr	r3, [r7, #4]
 8003968:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800396c:	f503 6365 	add.w	r3, r3, #3664	@ 0xe50
 8003970:	601a      	str	r2, [r3, #0]
		}

		//Read speed parameter from line
		ParsePointer = strtok(NULL, " ");
 8003972:	4916      	ldr	r1, [pc, #88]	@ (80039cc <ReadMapLine+0x1ac>)
 8003974:	2000      	movs	r0, #0
 8003976:	f00e fc4f 	bl	8012218 <strtok>
 800397a:	6338      	str	r0, [r7, #48]	@ 0x30

		if(strlen(ParsePointer) > 0 && strlen(ParsePointer) < 32)
 800397c:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800397e:	781b      	ldrb	r3, [r3, #0]
 8003980:	2b00      	cmp	r3, #0
 8003982:	d015      	beq.n	80039b0 <ReadMapLine+0x190>
 8003984:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003986:	f7fc fcab 	bl	80002e0 <strlen>
 800398a:	4603      	mov	r3, r0
 800398c:	2b1f      	cmp	r3, #31
 800398e:	d80f      	bhi.n	80039b0 <ReadMapLine+0x190>
		{
			//map->SetSpeed = atof(ParsePointer); //:TODO: odmien to zeby nie bylo podzielone przez dwa przy odczycie
			map->SetSpeed = atof(ParsePointer);
 8003990:	6b38      	ldr	r0, [r7, #48]	@ 0x30
 8003992:	f00d f898 	bl	8010ac6 <atof>
 8003996:	ec53 2b10 	vmov	r2, r3, d0
 800399a:	4610      	mov	r0, r2
 800399c:	4619      	mov	r1, r3
 800399e:	f7fd f95b 	bl	8000c58 <__aeabi_d2f>
 80039a2:	4602      	mov	r2, r0
 80039a4:	687b      	ldr	r3, [r7, #4]
 80039a6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80039aa:	f603 6358 	addw	r3, r3, #3672	@ 0xe58
 80039ae:	601a      	str	r2, [r3, #0]
		}
	}
}
 80039b0:	3738      	adds	r7, #56	@ 0x38
 80039b2:	46bd      	mov	sp, r7
 80039b4:	bd80      	pop	{r7, pc}
 80039b6:	bf00      	nop
 80039b8:	20006208 	.word	0x20006208
 80039bc:	2000643c 	.word	0x2000643c
 80039c0:	20006690 	.word	0x20006690
 80039c4:	3c75c28f 	.word	0x3c75c28f
 80039c8:	3dae147b 	.word	0x3dae147b
 80039cc:	08015cc8 	.word	0x08015cc8

080039d0 <DriveOnMap>:
void DriveOnMap(Map_t *map, motor_t *MotorLeft, motor_t *MotorRight)
{
 80039d0:	b5b0      	push	{r4, r5, r7, lr}
 80039d2:	ed2d 8b02 	vpush	{d8}
 80039d6:	b08a      	sub	sp, #40	@ 0x28
 80039d8:	af00      	add	r7, sp, #0
 80039da:	60f8      	str	r0, [r7, #12]
 80039dc:	60b9      	str	r1, [r7, #8]
 80039de:	607a      	str	r2, [r7, #4]
	map->AlhphaOri = 1; //100% IMU 0% encoders
 80039e0:	68fb      	ldr	r3, [r7, #12]
 80039e2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80039e6:	f603 631c 	addw	r3, r3, #3612	@ 0xe1c
 80039ea:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 80039ee:	601a      	str	r2, [r3, #0]

	//(3.1) -- Save XY
	map->PreviousXri = map->Xri;
 80039f0:	68fb      	ldr	r3, [r7, #12]
 80039f2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80039f6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80039fa:	681a      	ldr	r2, [r3, #0]
 80039fc:	68fb      	ldr	r3, [r7, #12]
 80039fe:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003a02:	f603 6304 	addw	r3, r3, #3588	@ 0xe04
 8003a06:	601a      	str	r2, [r3, #0]
	map->PreviousYri = map->Yri;
 8003a08:	68fb      	ldr	r3, [r7, #12]
 8003a0a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003a0e:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8003a12:	681a      	ldr	r2, [r3, #0]
 8003a14:	68fb      	ldr	r3, [r7, #12]
 8003a16:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003a1a:	f603 630c 	addw	r3, r3, #3596	@ 0xe0c
 8003a1e:	601a      	str	r2, [r3, #0]

	map->PreviousPci[0] = map->Pci[0];
 8003a20:	68fb      	ldr	r3, [r7, #12]
 8003a22:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003a26:	f603 632c 	addw	r3, r3, #3628	@ 0xe2c
 8003a2a:	681a      	ldr	r2, [r3, #0]
 8003a2c:	68fb      	ldr	r3, [r7, #12]
 8003a2e:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003a32:	f603 6334 	addw	r3, r3, #3636	@ 0xe34
 8003a36:	601a      	str	r2, [r3, #0]
	map->PreviousPci[1] = map->Pci[1];
 8003a38:	68fb      	ldr	r3, [r7, #12]
 8003a3a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003a3e:	f503 6363 	add.w	r3, r3, #3632	@ 0xe30
 8003a42:	681a      	ldr	r2, [r3, #0]
 8003a44:	68fb      	ldr	r3, [r7, #12]
 8003a46:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003a4a:	f603 6338 	addw	r3, r3, #3640	@ 0xe38
 8003a4e:	601a      	str	r2, [r3, #0]

	//(2.11) -- Translation In Measurement
	float Ti = (MotorLeft->LpfDistanceInMeasurement + MotorRight->LpfDistanceInMeasurement) / 2;
 8003a50:	68bb      	ldr	r3, [r7, #8]
 8003a52:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8003a56:	687b      	ldr	r3, [r7, #4]
 8003a58:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003a5c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003a60:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003a64:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003a68:	edc7 7a09 	vstr	s15, [r7, #36]	@ 0x24
	//(2.12) -- Rotation In Measurement
	float Ri = (MotorRight->LpfDistanceInMeasurement - MotorLeft->LpfDistanceInMeasurement) / (MAIN_PCB_LENGTH * 2 * 1.085);//1.085
 8003a6c:	687b      	ldr	r3, [r7, #4]
 8003a6e:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8003a72:	68bb      	ldr	r3, [r7, #8]
 8003a74:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003a78:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003a7c:	ee17 0a90 	vmov	r0, s15
 8003a80:	f7fc fd9a 	bl	80005b8 <__aeabi_f2d>
 8003a84:	a3f2      	add	r3, pc, #968	@ (adr r3, 8003e50 <DriveOnMap+0x480>)
 8003a86:	e9d3 2300 	ldrd	r2, r3, [r3]
 8003a8a:	f7fc ff17 	bl	80008bc <__aeabi_ddiv>
 8003a8e:	4602      	mov	r2, r0
 8003a90:	460b      	mov	r3, r1
 8003a92:	4610      	mov	r0, r2
 8003a94:	4619      	mov	r1, r3
 8003a96:	f7fd f8df 	bl	8000c58 <__aeabi_d2f>
 8003a9a:	4603      	mov	r3, r0
 8003a9c:	623b      	str	r3, [r7, #32]

	//(2.13) -- Main PCB Position
	map->Ori = map->Ori + (((1-map->AlhphaOri)*Ri) + (map->OriIMU * map->AlhphaOri));
 8003a9e:	68fb      	ldr	r3, [r7, #12]
 8003aa0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003aa4:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003aa8:	ed93 7a00 	vldr	s14, [r3]
 8003aac:	68fb      	ldr	r3, [r7, #12]
 8003aae:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ab2:	f603 631c 	addw	r3, r3, #3612	@ 0xe1c
 8003ab6:	edd3 7a00 	vldr	s15, [r3]
 8003aba:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003abe:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003ac2:	edd7 7a08 	vldr	s15, [r7, #32]
 8003ac6:	ee66 6aa7 	vmul.f32	s13, s13, s15
 8003aca:	68fb      	ldr	r3, [r7, #12]
 8003acc:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ad0:	f603 6318 	addw	r3, r3, #3608	@ 0xe18
 8003ad4:	ed93 6a00 	vldr	s12, [r3]
 8003ad8:	68fb      	ldr	r3, [r7, #12]
 8003ada:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ade:	f603 631c 	addw	r3, r3, #3612	@ 0xe1c
 8003ae2:	edd3 7a00 	vldr	s15, [r3]
 8003ae6:	ee66 7a27 	vmul.f32	s15, s12, s15
 8003aea:	ee76 7aa7 	vadd.f32	s15, s13, s15
 8003aee:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003af2:	68fb      	ldr	r3, [r7, #12]
 8003af4:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003af8:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003afc:	edc3 7a00 	vstr	s15, [r3]
	map->Ori = normalize_angle(map->Ori);
 8003b00:	68fb      	ldr	r3, [r7, #12]
 8003b02:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003b06:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003b0a:	edd3 7a00 	vldr	s15, [r3]
 8003b0e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b12:	f7ff fe31 	bl	8003778 <normalize_angle>
 8003b16:	eef0 7a40 	vmov.f32	s15, s0
 8003b1a:	68fb      	ldr	r3, [r7, #12]
 8003b1c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003b20:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003b24:	edc3 7a00 	vstr	s15, [r3]
	map->Xri = map->Xri + ((Ti * cosf(map->Ori))/2);
 8003b28:	68fb      	ldr	r3, [r7, #12]
 8003b2a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003b2e:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003b32:	ed93 8a00 	vldr	s16, [r3]
 8003b36:	68fb      	ldr	r3, [r7, #12]
 8003b38:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003b3c:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003b40:	edd3 7a00 	vldr	s15, [r3]
 8003b44:	eeb0 0a67 	vmov.f32	s0, s15
 8003b48:	f011 f91a 	bl	8014d80 <cosf>
 8003b4c:	eeb0 7a40 	vmov.f32	s14, s0
 8003b50:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b54:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003b58:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003b5c:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003b60:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003b64:	68fb      	ldr	r3, [r7, #12]
 8003b66:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003b6a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003b6e:	edc3 7a00 	vstr	s15, [r3]
	map->Yri = map->Yri + ((Ti * sinf(map->Ori)))/2;
 8003b72:	68fb      	ldr	r3, [r7, #12]
 8003b74:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003b78:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8003b7c:	ed93 8a00 	vldr	s16, [r3]
 8003b80:	68fb      	ldr	r3, [r7, #12]
 8003b82:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003b86:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003b8a:	edd3 7a00 	vldr	s15, [r3]
 8003b8e:	eeb0 0a67 	vmov.f32	s0, s15
 8003b92:	f011 f939 	bl	8014e08 <sinf>
 8003b96:	eeb0 7a40 	vmov.f32	s14, s0
 8003b9a:	edd7 7a09 	vldr	s15, [r7, #36]	@ 0x24
 8003b9e:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003ba2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003ba6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003baa:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003bae:	68fb      	ldr	r3, [r7, #12]
 8003bb0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003bb4:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8003bb8:	edc3 7a00 	vstr	s15, [r3]


	// How near to next point we are ?
	float dx = map->SetX - map->Xri;
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003bc2:	f603 634c 	addw	r3, r3, #3660	@ 0xe4c
 8003bc6:	ed93 7a00 	vldr	s14, [r3]
 8003bca:	68fb      	ldr	r3, [r7, #12]
 8003bcc:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003bd0:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003bd4:	edd3 7a00 	vldr	s15, [r3]
 8003bd8:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003bdc:	edc7 7a07 	vstr	s15, [r7, #28]
	float dy = map->SetY - map->Yri;
 8003be0:	68fb      	ldr	r3, [r7, #12]
 8003be2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003be6:	f503 6365 	add.w	r3, r3, #3664	@ 0xe50
 8003bea:	ed93 7a00 	vldr	s14, [r3]
 8003bee:	68fb      	ldr	r3, [r7, #12]
 8003bf0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003bf4:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8003bf8:	edd3 7a00 	vldr	s15, [r3]
 8003bfc:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c00:	edc7 7a06 	vstr	s15, [r7, #24]
	if(sqrtf(dx*dx + dy*dy) < 0.035f)// 0.05f//
 8003c04:	edd7 7a07 	vldr	s15, [r7, #28]
 8003c08:	ee27 7aa7 	vmul.f32	s14, s15, s15
 8003c0c:	edd7 7a06 	vldr	s15, [r7, #24]
 8003c10:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8003c14:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003c18:	eeb0 0a67 	vmov.f32	s0, s15
 8003c1c:	f011 f892 	bl	8014d44 <sqrtf>
 8003c20:	eef0 7a40 	vmov.f32	s15, s0
 8003c24:	ed9f 7a84 	vldr	s14, [pc, #528]	@ 8003e38 <DriveOnMap+0x468>
 8003c28:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003c2c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003c30:	d502      	bpl.n	8003c38 <DriveOnMap+0x268>
	{
		//Get new rotation, speed & point to go
	    ReadMapLine(map);
 8003c32:	68f8      	ldr	r0, [r7, #12]
 8003c34:	f7ff fdf4 	bl	8003820 <ReadMapLine>
	}

	map->SetRotation = atan2f((map->SetY - map->Yri),(map->SetX - map->Xri));
 8003c38:	68fb      	ldr	r3, [r7, #12]
 8003c3a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003c3e:	f503 6365 	add.w	r3, r3, #3664	@ 0xe50
 8003c42:	ed93 7a00 	vldr	s14, [r3]
 8003c46:	68fb      	ldr	r3, [r7, #12]
 8003c48:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003c4c:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8003c50:	edd3 7a00 	vldr	s15, [r3]
 8003c54:	ee77 6a67 	vsub.f32	s13, s14, s15
 8003c58:	68fb      	ldr	r3, [r7, #12]
 8003c5a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003c5e:	f603 634c 	addw	r3, r3, #3660	@ 0xe4c
 8003c62:	ed93 7a00 	vldr	s14, [r3]
 8003c66:	68fb      	ldr	r3, [r7, #12]
 8003c68:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003c6c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003c70:	edd3 7a00 	vldr	s15, [r3]
 8003c74:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003c78:	eef0 0a67 	vmov.f32	s1, s15
 8003c7c:	eeb0 0a66 	vmov.f32	s0, s13
 8003c80:	f011 f85e 	bl	8014d40 <atan2f>
 8003c84:	eef0 7a40 	vmov.f32	s15, s0
 8003c88:	68fb      	ldr	r3, [r7, #12]
 8003c8a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003c8e:	f603 6354 	addw	r3, r3, #3668	@ 0xe54
 8003c92:	edc3 7a00 	vstr	s15, [r3]

	//PID to get set rotation
	float Error = (normalize_angle(map->SetRotation - map->Ori)) * 1000.0; //In radians
 8003c96:	68fb      	ldr	r3, [r7, #12]
 8003c98:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003c9c:	f603 6354 	addw	r3, r3, #3668	@ 0xe54
 8003ca0:	ed93 7a00 	vldr	s14, [r3]
 8003ca4:	68fb      	ldr	r3, [r7, #12]
 8003ca6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003caa:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003cae:	edd3 7a00 	vldr	s15, [r3]
 8003cb2:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003cb6:	eeb0 0a67 	vmov.f32	s0, s15
 8003cba:	f7ff fd5d 	bl	8003778 <normalize_angle>
 8003cbe:	ee10 3a10 	vmov	r3, s0
 8003cc2:	4618      	mov	r0, r3
 8003cc4:	f7fc fc78 	bl	80005b8 <__aeabi_f2d>
 8003cc8:	f04f 0200 	mov.w	r2, #0
 8003ccc:	4b5b      	ldr	r3, [pc, #364]	@ (8003e3c <DriveOnMap+0x46c>)
 8003cce:	f7fc fccb 	bl	8000668 <__aeabi_dmul>
 8003cd2:	4602      	mov	r2, r0
 8003cd4:	460b      	mov	r3, r1
 8003cd6:	4610      	mov	r0, r2
 8003cd8:	4619      	mov	r1, r3
 8003cda:	f7fc ffbd 	bl	8000c58 <__aeabi_d2f>
 8003cde:	4603      	mov	r3, r0
 8003ce0:	617b      	str	r3, [r7, #20]

	map->ErrorSum += Error;
 8003ce2:	68fb      	ldr	r3, [r7, #12]
 8003ce4:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ce8:	f603 6368 	addw	r3, r3, #3688	@ 0xe68
 8003cec:	ed93 7a00 	vldr	s14, [r3]
 8003cf0:	edd7 7a05 	vldr	s15, [r7, #20]
 8003cf4:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003cf8:	68fb      	ldr	r3, [r7, #12]
 8003cfa:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003cfe:	f603 6368 	addw	r3, r3, #3688	@ 0xe68
 8003d02:	edc3 7a00 	vstr	s15, [r3]
	if(map->ErrorSum > 850)//500
 8003d06:	68fb      	ldr	r3, [r7, #12]
 8003d08:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003d0c:	f603 6368 	addw	r3, r3, #3688	@ 0xe68
 8003d10:	edd3 7a00 	vldr	s15, [r3]
 8003d14:	ed9f 7a4a 	vldr	s14, [pc, #296]	@ 8003e40 <DriveOnMap+0x470>
 8003d18:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d1c:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d20:	dd06      	ble.n	8003d30 <DriveOnMap+0x360>
	{
		map->ErrorSum  = 850;
 8003d22:	68fb      	ldr	r3, [r7, #12]
 8003d24:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003d28:	f603 6368 	addw	r3, r3, #3688	@ 0xe68
 8003d2c:	4a45      	ldr	r2, [pc, #276]	@ (8003e44 <DriveOnMap+0x474>)
 8003d2e:	601a      	str	r2, [r3, #0]
	}
	if(map->ErrorSum < -850)
 8003d30:	68fb      	ldr	r3, [r7, #12]
 8003d32:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003d36:	f603 6368 	addw	r3, r3, #3688	@ 0xe68
 8003d3a:	edd3 7a00 	vldr	s15, [r3]
 8003d3e:	ed9f 7a42 	vldr	s14, [pc, #264]	@ 8003e48 <DriveOnMap+0x478>
 8003d42:	eef4 7ac7 	vcmpe.f32	s15, s14
 8003d46:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8003d4a:	d506      	bpl.n	8003d5a <DriveOnMap+0x38a>
	{
		map->ErrorSum  = -850;
 8003d4c:	68fb      	ldr	r3, [r7, #12]
 8003d4e:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003d52:	f603 6368 	addw	r3, r3, #3688	@ 0xe68
 8003d56:	4a3d      	ldr	r2, [pc, #244]	@ (8003e4c <DriveOnMap+0x47c>)
 8003d58:	601a      	str	r2, [r3, #0]
	}

	float ErrorDif = map->LastError - Error;
 8003d5a:	68fb      	ldr	r3, [r7, #12]
 8003d5c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003d60:	f603 636c 	addw	r3, r3, #3692	@ 0xe6c
 8003d64:	ed93 7a00 	vldr	s14, [r3]
 8003d68:	edd7 7a05 	vldr	s15, [r7, #20]
 8003d6c:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003d70:	edc7 7a04 	vstr	s15, [r7, #16]
	map->LastError = Error;
 8003d74:	68fb      	ldr	r3, [r7, #12]
 8003d76:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003d7a:	f603 636c 	addw	r3, r3, #3692	@ 0xe6c
 8003d7e:	697a      	ldr	r2, [r7, #20]
 8003d80:	601a      	str	r2, [r3, #0]

	motor_control(map->SetSpeed + (map->p * Error) - (map->d * ErrorDif), map->SetSpeed - (map->p * Error)+ (map->d * ErrorDif));
 8003d82:	68fb      	ldr	r3, [r7, #12]
 8003d84:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003d88:	f603 6358 	addw	r3, r3, #3672	@ 0xe58
 8003d8c:	ed93 7a00 	vldr	s14, [r3]
 8003d90:	68fb      	ldr	r3, [r7, #12]
 8003d92:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003d96:	f603 635c 	addw	r3, r3, #3676	@ 0xe5c
 8003d9a:	edd3 6a00 	vldr	s13, [r3]
 8003d9e:	edd7 7a05 	vldr	s15, [r7, #20]
 8003da2:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003da6:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003daa:	68fb      	ldr	r3, [r7, #12]
 8003dac:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003db0:	f603 6364 	addw	r3, r3, #3684	@ 0xe64
 8003db4:	edd3 6a00 	vldr	s13, [r3]
 8003db8:	edd7 7a04 	vldr	s15, [r7, #16]
 8003dbc:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003dc0:	ee77 7a67 	vsub.f32	s15, s14, s15
 8003dc4:	ee17 0a90 	vmov	r0, s15
 8003dc8:	f7fc fbf6 	bl	80005b8 <__aeabi_f2d>
 8003dcc:	4604      	mov	r4, r0
 8003dce:	460d      	mov	r5, r1
 8003dd0:	68fb      	ldr	r3, [r7, #12]
 8003dd2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003dd6:	f603 6358 	addw	r3, r3, #3672	@ 0xe58
 8003dda:	ed93 7a00 	vldr	s14, [r3]
 8003dde:	68fb      	ldr	r3, [r7, #12]
 8003de0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003de4:	f603 635c 	addw	r3, r3, #3676	@ 0xe5c
 8003de8:	edd3 6a00 	vldr	s13, [r3]
 8003dec:	edd7 7a05 	vldr	s15, [r7, #20]
 8003df0:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003df4:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003df8:	68fb      	ldr	r3, [r7, #12]
 8003dfa:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003dfe:	f603 6364 	addw	r3, r3, #3684	@ 0xe64
 8003e02:	edd3 6a00 	vldr	s13, [r3]
 8003e06:	edd7 7a04 	vldr	s15, [r7, #16]
 8003e0a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003e0e:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003e12:	ee17 0a90 	vmov	r0, s15
 8003e16:	f7fc fbcf 	bl	80005b8 <__aeabi_f2d>
 8003e1a:	4602      	mov	r2, r0
 8003e1c:	460b      	mov	r3, r1
 8003e1e:	ec43 2b11 	vmov	d1, r2, r3
 8003e22:	ec45 4b10 	vmov	d0, r4, r5
 8003e26:	f7fe ffef 	bl	8002e08 <motor_control>

}
 8003e2a:	bf00      	nop
 8003e2c:	3728      	adds	r7, #40	@ 0x28
 8003e2e:	46bd      	mov	sp, r7
 8003e30:	ecbd 8b02 	vpop	{d8}
 8003e34:	bdb0      	pop	{r4, r5, r7, pc}
 8003e36:	bf00      	nop
 8003e38:	3d0f5c29 	.word	0x3d0f5c29
 8003e3c:	408f4000 	.word	0x408f4000
 8003e40:	44548000 	.word	0x44548000
 8003e44:	44548000 	.word	0x44548000
 8003e48:	c4548000 	.word	0xc4548000
 8003e4c:	c4548000 	.word	0xc4548000
 8003e50:	2947ae14 	.word	0x2947ae14
 8003e54:	3fd586c2 	.word	0x3fd586c2

08003e58 <MapUpdateV2>:


void MapUpdateV2(Map_t *map, motor_t *MotorLeft, motor_t *MotorRight)
{
 8003e58:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 8003e5c:	ed2d 8b02 	vpush	{d8}
 8003e60:	b0ba      	sub	sp, #232	@ 0xe8
 8003e62:	af0c      	add	r7, sp, #48	@ 0x30
 8003e64:	61f8      	str	r0, [r7, #28]
 8003e66:	61b9      	str	r1, [r7, #24]
 8003e68:	617a      	str	r2, [r7, #20]
    if(map->Mapping == 1)
 8003e6a:	69fb      	ldr	r3, [r7, #28]
 8003e6c:	781b      	ldrb	r3, [r3, #0]
 8003e6e:	2b01      	cmp	r3, #1
 8003e70:	f040 8221 	bne.w	80042b6 <MapUpdateV2+0x45e>
    {
        // ustaw tunowalny wspczynnik - 0..1: 1 -> tylko IMU, 0 -> tylko enkodery
        // DLA MAPOWANIA moesz chcie mniejszego alpha (np. 0.3), eby zapisa "fizyczn" tras
    	 map->AlhphaOri = 1; //100% IMU 0% encoders
 8003e74:	69fb      	ldr	r3, [r7, #28]
 8003e76:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003e7a:	f603 631c 	addw	r3, r3, #3612	@ 0xe1c
 8003e7e:	f04f 527e 	mov.w	r2, #1065353216	@ 0x3f800000
 8003e82:	601a      	str	r2, [r3, #0]
        float alpha = map->AlhphaOri; // przypisz wczeniej, np map->alphaOri = 0.3f;
 8003e84:	69fb      	ldr	r3, [r7, #28]
 8003e86:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003e8a:	f603 631c 	addw	r3, r3, #3612	@ 0xe1c
 8003e8e:	681b      	ldr	r3, [r3, #0]
 8003e90:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4


        uint8_t buffer[120];

        // Save previous
        map->PreviousXri = map->Xri;
 8003e94:	69fb      	ldr	r3, [r7, #28]
 8003e96:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003e9a:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003e9e:	681a      	ldr	r2, [r3, #0]
 8003ea0:	69fb      	ldr	r3, [r7, #28]
 8003ea2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ea6:	f603 6304 	addw	r3, r3, #3588	@ 0xe04
 8003eaa:	601a      	str	r2, [r3, #0]
        map->PreviousYri = map->Yri;
 8003eac:	69fb      	ldr	r3, [r7, #28]
 8003eae:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003eb2:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8003eb6:	681a      	ldr	r2, [r3, #0]
 8003eb8:	69fb      	ldr	r3, [r7, #28]
 8003eba:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ebe:	f603 630c 	addw	r3, r3, #3596	@ 0xe0c
 8003ec2:	601a      	str	r2, [r3, #0]
        map->PreviousPci[0] = map->Pci[0];
 8003ec4:	69fb      	ldr	r3, [r7, #28]
 8003ec6:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003eca:	f603 632c 	addw	r3, r3, #3628	@ 0xe2c
 8003ece:	681a      	ldr	r2, [r3, #0]
 8003ed0:	69fb      	ldr	r3, [r7, #28]
 8003ed2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ed6:	f603 6334 	addw	r3, r3, #3636	@ 0xe34
 8003eda:	601a      	str	r2, [r3, #0]
        map->PreviousPci[1] = map->Pci[1];
 8003edc:	69fb      	ldr	r3, [r7, #28]
 8003ede:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ee2:	f503 6363 	add.w	r3, r3, #3632	@ 0xe30
 8003ee6:	681a      	ldr	r2, [r3, #0]
 8003ee8:	69fb      	ldr	r3, [r7, #28]
 8003eea:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003eee:	f603 6338 	addw	r3, r3, #3640	@ 0xe38
 8003ef2:	601a      	str	r2, [r3, #0]

        // Translation and rotation from encoders
        float Ti = (MotorLeft->LpfDistanceInMeasurement + MotorRight->LpfDistanceInMeasurement) / 2.0f;//2.0f
 8003ef4:	69bb      	ldr	r3, [r7, #24]
 8003ef6:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8003efa:	697b      	ldr	r3, [r7, #20]
 8003efc:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003f00:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003f04:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003f08:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f0c:	edc7 7a2c 	vstr	s15, [r7, #176]	@ 0xb0
        float Ri = (MotorRight->LpfDistanceInMeasurement - MotorLeft->LpfDistanceInMeasurement) / (MAIN_PCB_LENGTH * 2.0f * 1.085f);
 8003f10:	697b      	ldr	r3, [r7, #20]
 8003f12:	ed93 7a12 	vldr	s14, [r3, #72]	@ 0x48
 8003f16:	69bb      	ldr	r3, [r7, #24]
 8003f18:	edd3 7a12 	vldr	s15, [r3, #72]	@ 0x48
 8003f1c:	ee37 7a67 	vsub.f32	s14, s14, s15
 8003f20:	eddf 6adb 	vldr	s13, [pc, #876]	@ 8004290 <MapUpdateV2+0x438>
 8003f24:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003f28:	edc7 7a2b 	vstr	s15, [r7, #172]	@ 0xac

        // Fuse IMU and encoders for orientation
        map->Ori = map->Ori + ((1.0f - alpha) * Ri) + (map->OriIMU * alpha);
 8003f2c:	69fb      	ldr	r3, [r7, #28]
 8003f2e:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003f32:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003f36:	ed93 7a00 	vldr	s14, [r3]
 8003f3a:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 8003f3e:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8003f42:	ee76 6ae7 	vsub.f32	s13, s13, s15
 8003f46:	edd7 7a2b 	vldr	s15, [r7, #172]	@ 0xac
 8003f4a:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f4e:	ee37 7a27 	vadd.f32	s14, s14, s15
 8003f52:	69fb      	ldr	r3, [r7, #28]
 8003f54:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003f58:	f603 6318 	addw	r3, r3, #3608	@ 0xe18
 8003f5c:	edd3 6a00 	vldr	s13, [r3]
 8003f60:	edd7 7a2d 	vldr	s15, [r7, #180]	@ 0xb4
 8003f64:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8003f68:	ee77 7a27 	vadd.f32	s15, s14, s15
 8003f6c:	69fb      	ldr	r3, [r7, #28]
 8003f6e:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003f72:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003f76:	edc3 7a00 	vstr	s15, [r3]
        map->Ori = normalize_angle(map->Ori);
 8003f7a:	69fb      	ldr	r3, [r7, #28]
 8003f7c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003f80:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003f84:	edd3 7a00 	vldr	s15, [r3]
 8003f88:	eeb0 0a67 	vmov.f32	s0, s15
 8003f8c:	f7ff fbf4 	bl	8003778 <normalize_angle>
 8003f90:	eef0 7a40 	vmov.f32	s15, s0
 8003f94:	69fb      	ldr	r3, [r7, #28]
 8003f96:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003f9a:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003f9e:	edc3 7a00 	vstr	s15, [r3]

        map->Xri = map->Xri + ((Ti * cosf(map->Ori))/2);
 8003fa2:	69fb      	ldr	r3, [r7, #28]
 8003fa4:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003fa8:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003fac:	ed93 8a00 	vldr	s16, [r3]
 8003fb0:	69fb      	ldr	r3, [r7, #28]
 8003fb2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003fb6:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8003fba:	edd3 7a00 	vldr	s15, [r3]
 8003fbe:	eeb0 0a67 	vmov.f32	s0, s15
 8003fc2:	f010 fedd 	bl	8014d80 <cosf>
 8003fc6:	eeb0 7a40 	vmov.f32	s14, s0
 8003fca:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8003fce:	ee27 7a27 	vmul.f32	s14, s14, s15
 8003fd2:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8003fd6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8003fda:	ee78 7a27 	vadd.f32	s15, s16, s15
 8003fde:	69fb      	ldr	r3, [r7, #28]
 8003fe0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003fe4:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8003fe8:	edc3 7a00 	vstr	s15, [r3]
        map->Yri = map->Yri + ((Ti * sinf(map->Ori)))/2;
 8003fec:	69fb      	ldr	r3, [r7, #28]
 8003fee:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8003ff2:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8003ff6:	ed93 8a00 	vldr	s16, [r3]
 8003ffa:	69fb      	ldr	r3, [r7, #28]
 8003ffc:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004000:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8004004:	edd3 7a00 	vldr	s15, [r3]
 8004008:	eeb0 0a67 	vmov.f32	s0, s15
 800400c:	f010 fefc 	bl	8014e08 <sinf>
 8004010:	eeb0 7a40 	vmov.f32	s14, s0
 8004014:	edd7 7a2c 	vldr	s15, [r7, #176]	@ 0xb0
 8004018:	ee27 7a27 	vmul.f32	s14, s14, s15
 800401c:	eef0 6a00 	vmov.f32	s13, #0	@ 0x40000000  2.0
 8004020:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004024:	ee78 7a27 	vadd.f32	s15, s16, s15
 8004028:	69fb      	ldr	r3, [r7, #28]
 800402a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800402e:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8004032:	edc3 7a00 	vstr	s15, [r3]

        // Sensor pos
        map->Pci[0] = map->Xri + (MAIN_TO_SENSOR_LENGTH * cosf(map->Ori));
 8004036:	69fb      	ldr	r3, [r7, #28]
 8004038:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800403c:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 8004040:	ed93 8a00 	vldr	s16, [r3]
 8004044:	69fb      	ldr	r3, [r7, #28]
 8004046:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800404a:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 800404e:	edd3 7a00 	vldr	s15, [r3]
 8004052:	eeb0 0a67 	vmov.f32	s0, s15
 8004056:	f010 fe93 	bl	8014d80 <cosf>
 800405a:	eef0 7a40 	vmov.f32	s15, s0
 800405e:	ed9f 7a8d 	vldr	s14, [pc, #564]	@ 8004294 <MapUpdateV2+0x43c>
 8004062:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004066:	ee78 7a27 	vadd.f32	s15, s16, s15
 800406a:	69fb      	ldr	r3, [r7, #28]
 800406c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004070:	f603 632c 	addw	r3, r3, #3628	@ 0xe2c
 8004074:	edc3 7a00 	vstr	s15, [r3]
        map->Pci[1] = map->Yri + (MAIN_TO_SENSOR_LENGTH * sinf(map->Ori));
 8004078:	69fb      	ldr	r3, [r7, #28]
 800407a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800407e:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 8004082:	ed93 8a00 	vldr	s16, [r3]
 8004086:	69fb      	ldr	r3, [r7, #28]
 8004088:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800408c:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8004090:	edd3 7a00 	vldr	s15, [r3]
 8004094:	eeb0 0a67 	vmov.f32	s0, s15
 8004098:	f010 feb6 	bl	8014e08 <sinf>
 800409c:	eef0 7a40 	vmov.f32	s15, s0
 80040a0:	ed9f 7a7c 	vldr	s14, [pc, #496]	@ 8004294 <MapUpdateV2+0x43c>
 80040a4:	ee67 7a87 	vmul.f32	s15, s15, s14
 80040a8:	ee78 7a27 	vadd.f32	s15, s16, s15
 80040ac:	69fb      	ldr	r3, [r7, #28]
 80040ae:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80040b2:	f503 6363 	add.w	r3, r3, #3632	@ 0xe30
 80040b6:	edc3 7a00 	vstr	s15, [r3]

        // Curvature / path length for sensor
        float dx = map->Pci[0] - map->PreviousPci[0];
 80040ba:	69fb      	ldr	r3, [r7, #28]
 80040bc:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80040c0:	f603 632c 	addw	r3, r3, #3628	@ 0xe2c
 80040c4:	ed93 7a00 	vldr	s14, [r3]
 80040c8:	69fb      	ldr	r3, [r7, #28]
 80040ca:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80040ce:	f603 6334 	addw	r3, r3, #3636	@ 0xe34
 80040d2:	edd3 7a00 	vldr	s15, [r3]
 80040d6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040da:	edc7 7a2a 	vstr	s15, [r7, #168]	@ 0xa8
        float dy = map->Pci[1] - map->PreviousPci[1];
 80040de:	69fb      	ldr	r3, [r7, #28]
 80040e0:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80040e4:	f503 6363 	add.w	r3, r3, #3632	@ 0xe30
 80040e8:	ed93 7a00 	vldr	s14, [r3]
 80040ec:	69fb      	ldr	r3, [r7, #28]
 80040ee:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80040f2:	f603 6338 	addw	r3, r3, #3640	@ 0xe38
 80040f6:	edd3 7a00 	vldr	s15, [r3]
 80040fa:	ee77 7a67 	vsub.f32	s15, s14, s15
 80040fe:	edc7 7a29 	vstr	s15, [r7, #164]	@ 0xa4
        float dTi = sqrtf(dx*dx + dy*dy);
 8004102:	edd7 7a2a 	vldr	s15, [r7, #168]	@ 0xa8
 8004106:	ee27 7aa7 	vmul.f32	s14, s15, s15
 800410a:	edd7 7a29 	vldr	s15, [r7, #164]	@ 0xa4
 800410e:	ee67 7aa7 	vmul.f32	s15, s15, s15
 8004112:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004116:	eeb0 0a67 	vmov.f32	s0, s15
 800411a:	f010 fe13 	bl	8014d44 <sqrtf>
 800411e:	ed87 0a28 	vstr	s0, [r7, #160]	@ 0xa0
        map->Si += dTi;
 8004122:	69fb      	ldr	r3, [r7, #28]
 8004124:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004128:	f603 633c 	addw	r3, r3, #3644	@ 0xe3c
 800412c:	ed93 7a00 	vldr	s14, [r3]
 8004130:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8004134:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004138:	69fb      	ldr	r3, [r7, #28]
 800413a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800413e:	f603 633c 	addw	r3, r3, #3644	@ 0xe3c
 8004142:	edc3 7a00 	vstr	s15, [r3]

        map->PreviousAi = map->Ai;
 8004146:	69fb      	ldr	r3, [r7, #28]
 8004148:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800414c:	f503 6364 	add.w	r3, r3, #3648	@ 0xe40
 8004150:	681a      	ldr	r2, [r3, #0]
 8004152:	69fb      	ldr	r3, [r7, #28]
 8004154:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004158:	f603 6344 	addw	r3, r3, #3652	@ 0xe44
 800415c:	601a      	str	r2, [r3, #0]
        if(dTi != 0.0f)
 800415e:	edd7 7a28 	vldr	s15, [r7, #160]	@ 0xa0
 8004162:	eef5 7a40 	vcmp.f32	s15, #0.0
 8004166:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800416a:	d031      	beq.n	80041d0 <MapUpdateV2+0x378>
        {
            map->Ai = atan2f(dy, dx);
 800416c:	edd7 0a2a 	vldr	s1, [r7, #168]	@ 0xa8
 8004170:	ed97 0a29 	vldr	s0, [r7, #164]	@ 0xa4
 8004174:	f010 fde4 	bl	8014d40 <atan2f>
 8004178:	eef0 7a40 	vmov.f32	s15, s0
 800417c:	69fb      	ldr	r3, [r7, #28]
 800417e:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004182:	f503 6364 	add.w	r3, r3, #3648	@ 0xe40
 8004186:	edc3 7a00 	vstr	s15, [r3]
            float dAi = normalize_angle(map->Ai - map->PreviousAi);
 800418a:	69fb      	ldr	r3, [r7, #28]
 800418c:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004190:	f503 6364 	add.w	r3, r3, #3648	@ 0xe40
 8004194:	ed93 7a00 	vldr	s14, [r3]
 8004198:	69fb      	ldr	r3, [r7, #28]
 800419a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800419e:	f603 6344 	addw	r3, r3, #3652	@ 0xe44
 80041a2:	edd3 7a00 	vldr	s15, [r3]
 80041a6:	ee77 7a67 	vsub.f32	s15, s14, s15
 80041aa:	eeb0 0a67 	vmov.f32	s0, s15
 80041ae:	f7ff fae3 	bl	8003778 <normalize_angle>
 80041b2:	ed87 0a27 	vstr	s0, [r7, #156]	@ 0x9c
            map->Ki = dAi / dTi;
 80041b6:	edd7 6a27 	vldr	s13, [r7, #156]	@ 0x9c
 80041ba:	ed97 7a28 	vldr	s14, [r7, #160]	@ 0xa0
 80041be:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80041c2:	69fb      	ldr	r3, [r7, #28]
 80041c4:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80041c8:	f603 6348 	addw	r3, r3, #3656	@ 0xe48
 80041cc:	edc3 7a00 	vstr	s15, [r3]
        }

        sprintf((char*)buffer, " %0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\n",
                map->Xri, map->Yri, map->Pci[0], map->Pci[1], (map->Ori / (M_PI/180.0f)), GRUZIK.Error_P, GRUZIK.Error_D);
 80041d0:	69fb      	ldr	r3, [r7, #28]
 80041d2:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80041d6:	f503 6360 	add.w	r3, r3, #3584	@ 0xe00
 80041da:	681b      	ldr	r3, [r3, #0]
        sprintf((char*)buffer, " %0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\n",
 80041dc:	4618      	mov	r0, r3
 80041de:	f7fc f9eb 	bl	80005b8 <__aeabi_f2d>
 80041e2:	e9c7 0102 	strd	r0, r1, [r7, #8]
                map->Xri, map->Yri, map->Pci[0], map->Pci[1], (map->Ori / (M_PI/180.0f)), GRUZIK.Error_P, GRUZIK.Error_D);
 80041e6:	69fb      	ldr	r3, [r7, #28]
 80041e8:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 80041ec:	f603 6308 	addw	r3, r3, #3592	@ 0xe08
 80041f0:	681b      	ldr	r3, [r3, #0]
        sprintf((char*)buffer, " %0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\n",
 80041f2:	4618      	mov	r0, r3
 80041f4:	f7fc f9e0 	bl	80005b8 <__aeabi_f2d>
 80041f8:	4680      	mov	r8, r0
 80041fa:	4689      	mov	r9, r1
                map->Xri, map->Yri, map->Pci[0], map->Pci[1], (map->Ori / (M_PI/180.0f)), GRUZIK.Error_P, GRUZIK.Error_D);
 80041fc:	69fb      	ldr	r3, [r7, #28]
 80041fe:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004202:	f603 632c 	addw	r3, r3, #3628	@ 0xe2c
 8004206:	681b      	ldr	r3, [r3, #0]
        sprintf((char*)buffer, " %0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\n",
 8004208:	4618      	mov	r0, r3
 800420a:	f7fc f9d5 	bl	80005b8 <__aeabi_f2d>
 800420e:	4682      	mov	sl, r0
 8004210:	468b      	mov	fp, r1
                map->Xri, map->Yri, map->Pci[0], map->Pci[1], (map->Ori / (M_PI/180.0f)), GRUZIK.Error_P, GRUZIK.Error_D);
 8004212:	69fb      	ldr	r3, [r7, #28]
 8004214:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 8004218:	f503 6363 	add.w	r3, r3, #3632	@ 0xe30
 800421c:	681b      	ldr	r3, [r3, #0]
        sprintf((char*)buffer, " %0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\n",
 800421e:	4618      	mov	r0, r3
 8004220:	f7fc f9ca 	bl	80005b8 <__aeabi_f2d>
 8004224:	e9c7 0100 	strd	r0, r1, [r7]
                map->Xri, map->Yri, map->Pci[0], map->Pci[1], (map->Ori / (M_PI/180.0f)), GRUZIK.Error_P, GRUZIK.Error_D);
 8004228:	69fb      	ldr	r3, [r7, #28]
 800422a:	f503 43a0 	add.w	r3, r3, #20480	@ 0x5000
 800422e:	f503 6361 	add.w	r3, r3, #3600	@ 0xe10
 8004232:	681b      	ldr	r3, [r3, #0]
 8004234:	4618      	mov	r0, r3
 8004236:	f7fc f9bf 	bl	80005b8 <__aeabi_f2d>
        sprintf((char*)buffer, " %0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\n",
 800423a:	a313      	add	r3, pc, #76	@ (adr r3, 8004288 <MapUpdateV2+0x430>)
 800423c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8004240:	f7fc fb3c 	bl	80008bc <__aeabi_ddiv>
 8004244:	4602      	mov	r2, r0
 8004246:	460b      	mov	r3, r1
 8004248:	ec43 2b18 	vmov	d8, r2, r3
                map->Xri, map->Yri, map->Pci[0], map->Pci[1], (map->Ori / (M_PI/180.0f)), GRUZIK.Error_P, GRUZIK.Error_D);
 800424c:	4b12      	ldr	r3, [pc, #72]	@ (8004298 <MapUpdateV2+0x440>)
 800424e:	689b      	ldr	r3, [r3, #8]
        sprintf((char*)buffer, " %0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\n",
 8004250:	4618      	mov	r0, r3
 8004252:	f7fc f9b1 	bl	80005b8 <__aeabi_f2d>
 8004256:	4604      	mov	r4, r0
 8004258:	460d      	mov	r5, r1
                map->Xri, map->Yri, map->Pci[0], map->Pci[1], (map->Ori / (M_PI/180.0f)), GRUZIK.Error_P, GRUZIK.Error_D);
 800425a:	4b0f      	ldr	r3, [pc, #60]	@ (8004298 <MapUpdateV2+0x440>)
 800425c:	68db      	ldr	r3, [r3, #12]
        sprintf((char*)buffer, " %0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\t%0.3f\n",
 800425e:	4618      	mov	r0, r3
 8004260:	f7fc f9aa 	bl	80005b8 <__aeabi_f2d>
 8004264:	4602      	mov	r2, r0
 8004266:	460b      	mov	r3, r1
 8004268:	f107 0024 	add.w	r0, r7, #36	@ 0x24
 800426c:	e9cd 230a 	strd	r2, r3, [sp, #40]	@ 0x28
 8004270:	e9cd 4508 	strd	r4, r5, [sp, #32]
 8004274:	ed8d 8b06 	vstr	d8, [sp, #24]
 8004278:	ed97 7b00 	vldr	d7, [r7]
 800427c:	ed8d 7b04 	vstr	d7, [sp, #16]
 8004280:	e9cd ab02 	strd	sl, fp, [sp, #8]
 8004284:	e00a      	b.n	800429c <MapUpdateV2+0x444>
 8004286:	bf00      	nop
 8004288:	a2529d39 	.word	0xa2529d39
 800428c:	3f91df46 	.word	0x3f91df46
 8004290:	3eac3612 	.word	0x3eac3612
 8004294:	3e23d70a 	.word	0x3e23d70a
 8004298:	20006690 	.word	0x20006690
 800429c:	e9cd 8900 	strd	r8, r9, [sp]
 80042a0:	e9d7 2302 	ldrd	r2, r3, [r7, #8]
 80042a4:	4907      	ldr	r1, [pc, #28]	@ (80042c4 <MapUpdateV2+0x46c>)
 80042a6:	f00d ff37 	bl	8012118 <siprintf>
        f_printf(&SdCardFile, (char*)buffer);
 80042aa:	f107 0324 	add.w	r3, r7, #36	@ 0x24
 80042ae:	4619      	mov	r1, r3
 80042b0:	4805      	ldr	r0, [pc, #20]	@ (80042c8 <MapUpdateV2+0x470>)
 80042b2:	f00c f98f 	bl	80105d4 <f_printf>
    }
}
 80042b6:	bf00      	nop
 80042b8:	37b8      	adds	r7, #184	@ 0xb8
 80042ba:	46bd      	mov	sp, r7
 80042bc:	ecbd 8b02 	vpop	{d8}
 80042c0:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}
 80042c4:	08015ccc 	.word	0x08015ccc
 80042c8:	2000643c 	.word	0x2000643c

080042cc <Motor_CalculateSpeed>:

#include "main.h"
#include "motor.h"
#include "LowPassFilter.h"
void Motor_CalculateSpeed(motor_t *motor)
{
 80042cc:	b580      	push	{r7, lr}
 80042ce:	b084      	sub	sp, #16
 80042d0:	af00      	add	r7, sp, #0
 80042d2:	6078      	str	r0, [r7, #4]
	// (0.0) --  How many impulses did we get ?
	int impulses;
	impulses = (int32_t)motor->EncoderValue - 20000;
 80042d4:	687b      	ldr	r3, [r7, #4]
 80042d6:	681b      	ldr	r3, [r3, #0]
 80042d8:	f5a3 439c 	sub.w	r3, r3, #19968	@ 0x4e00
 80042dc:	3b20      	subs	r3, #32
 80042de:	60fb      	str	r3, [r7, #12]

	// (0.1) -- Invert direction to " FORWARD "
	impulses = impulses * -1;
 80042e0:	68fb      	ldr	r3, [r7, #12]
 80042e2:	425b      	negs	r3, r3
 80042e4:	60fb      	str	r3, [r7, #12]

	/*Distance traveled in 0.001s (One cycle)*/

	motor->DistanceInMeasurement = ((float)impulses * WHEEL_CIRCUMFERENCE) / (IMPULSES_PER_ROTATION * GEAR_RATIO);
 80042e6:	68fb      	ldr	r3, [r7, #12]
 80042e8:	ee07 3a90 	vmov	s15, r3
 80042ec:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80042f0:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 8004418 <Motor_CalculateSpeed+0x14c>
 80042f4:	ee27 7a87 	vmul.f32	s14, s15, s14
 80042f8:	eddf 6a48 	vldr	s13, [pc, #288]	@ 800441c <Motor_CalculateSpeed+0x150>
 80042fc:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004300:	687b      	ldr	r3, [r7, #4]
 8004302:	edc3 7a11 	vstr	s15, [r3, #68]	@ 0x44
	/*Whole distance wheel has traveled*/
	motor->DistanceTraveled = motor->DistanceTraveled + motor->DistanceInMeasurement;
 8004306:	687b      	ldr	r3, [r7, #4]
 8004308:	ed93 7a13 	vldr	s14, [r3, #76]	@ 0x4c
 800430c:	687b      	ldr	r3, [r7, #4]
 800430e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004312:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004316:	687b      	ldr	r3, [r7, #4]
 8004318:	edc3 7a13 	vstr	s15, [r3, #76]	@ 0x4c

	/*Get meters per second*/
	/* m/s = m/ms * 1000 */
	motor->MetersPerSecond = motor->DistanceInMeasurement * -1000.0f; // 1s = 1000ms
 800431c:	687b      	ldr	r3, [r7, #4]
 800431e:	edd3 7a11 	vldr	s15, [r3, #68]	@ 0x44
 8004322:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8004420 <Motor_CalculateSpeed+0x154>
 8004326:	ee67 7a87 	vmul.f32	s15, s15, s14
 800432a:	687b      	ldr	r3, [r7, #4]
 800432c:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30

	LowPassFilter_Update(&motor->MetersPerSecondLPF, motor->MetersPerSecond);
 8004330:	687b      	ldr	r3, [r7, #4]
 8004332:	f103 023c 	add.w	r2, r3, #60	@ 0x3c
 8004336:	687b      	ldr	r3, [r7, #4]
 8004338:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 800433c:	eeb0 0a67 	vmov.f32	s0, s15
 8004340:	4610      	mov	r0, r2
 8004342:	f7fc feb4 	bl	80010ae <LowPassFilter_Update>

	motor->LpfDistanceInMeasurement = motor->MetersPerSecondLPF.output / -1000.0f;
 8004346:	687b      	ldr	r3, [r7, #4]
 8004348:	ed93 7a10 	vldr	s14, [r3, #64]	@ 0x40
 800434c:	eddf 6a34 	vldr	s13, [pc, #208]	@ 8004420 <Motor_CalculateSpeed+0x154>
 8004350:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004354:	687b      	ldr	r3, [r7, #4]
 8004356:	edc3 7a12 	vstr	s15, [r3, #72]	@ 0x48


    //How many times motor has rotated ?
	motor->NumberOfRotations = (float)impulses / 20000.0f;
 800435a:	68fb      	ldr	r3, [r7, #12]
 800435c:	ee07 3a90 	vmov	s15, r3
 8004360:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 8004364:	eddf 6a2d 	vldr	s13, [pc, #180]	@ 800441c <Motor_CalculateSpeed+0x150>
 8004368:	eec7 7a26 	vdiv.f32	s15, s14, s13
 800436c:	687b      	ldr	r3, [r7, #4]
 800436e:	edc3 7a09 	vstr	s15, [r3, #36]	@ 0x24
	//Rotations per minute based on period and impulses
	motor->RPM = motor->NumberOfRotations * -60000.0f; //rotates per minute
 8004372:	687b      	ldr	r3, [r7, #4]
 8004374:	edd3 7a09 	vldr	s15, [r3, #36]	@ 0x24
 8004378:	ed9f 7a2a 	vldr	s14, [pc, #168]	@ 8004424 <Motor_CalculateSpeed+0x158>
 800437c:	ee67 7a87 	vmul.f32	s15, s15, s14
 8004380:	687b      	ldr	r3, [r7, #4]
 8004382:	edc3 7a02 	vstr	s15, [r3, #8]

	/*I know some of them are "magic values" other way it doesn't want to work*/

	if((motor->RPM >= 5000) || (motor->RPM <= -5000)) // |max| = 5000 Other readings are trash
 8004386:	687b      	ldr	r3, [r7, #4]
 8004388:	edd3 7a02 	vldr	s15, [r3, #8]
 800438c:	ed9f 7a26 	vldr	s14, [pc, #152]	@ 8004428 <Motor_CalculateSpeed+0x15c>
 8004390:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004394:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8004398:	da09      	bge.n	80043ae <Motor_CalculateSpeed+0xe2>
 800439a:	687b      	ldr	r3, [r7, #4]
 800439c:	edd3 7a02 	vldr	s15, [r3, #8]
 80043a0:	ed9f 7a22 	vldr	s14, [pc, #136]	@ 800442c <Motor_CalculateSpeed+0x160>
 80043a4:	eef4 7ac7 	vcmpe.f32	s15, s14
 80043a8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80043ac:	d803      	bhi.n	80043b6 <Motor_CalculateSpeed+0xea>
	{
		motor->RPM = motor->PreviousRPM;
 80043ae:	687b      	ldr	r3, [r7, #4]
 80043b0:	68da      	ldr	r2, [r3, #12]
 80043b2:	687b      	ldr	r3, [r7, #4]
 80043b4:	609a      	str	r2, [r3, #8]
	}
	//Motor_SavePreviousRPMs(motor, motor->RPM);
	LowPassFilter_Update(&motor->EncoderRpmFilter, motor->RPM);
 80043b6:	687b      	ldr	r3, [r7, #4]
 80043b8:	f103 0234 	add.w	r2, r3, #52	@ 0x34
 80043bc:	687b      	ldr	r3, [r7, #4]
 80043be:	edd3 7a02 	vldr	s15, [r3, #8]
 80043c2:	eeb0 0a67 	vmov.f32	s0, s15
 80043c6:	4610      	mov	r0, r2
 80043c8:	f7fc fe71 	bl	80010ae <LowPassFilter_Update>
	motor->MetersPerHour = motor->EncoderRpmFilter.output / RPM_TO_MH;
 80043cc:	687b      	ldr	r3, [r7, #4]
 80043ce:	ed93 7a0e 	vldr	s14, [r3, #56]	@ 0x38
 80043d2:	eddf 6a17 	vldr	s13, [pc, #92]	@ 8004430 <Motor_CalculateSpeed+0x164>
 80043d6:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80043da:	687b      	ldr	r3, [r7, #4]
 80043dc:	edc3 7a0a 	vstr	s15, [r3, #40]	@ 0x28
	//motor->MetersPerHour = motor->RPM / RPM_TO_MH;
	motor->KilometersPerHour = motor->MetersPerHour / 1000;
 80043e0:	687b      	ldr	r3, [r7, #4]
 80043e2:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80043e6:	eddf 6a13 	vldr	s13, [pc, #76]	@ 8004434 <Motor_CalculateSpeed+0x168>
 80043ea:	eec7 7a26 	vdiv.f32	s15, s14, s13
 80043ee:	687b      	ldr	r3, [r7, #4]
 80043f0:	edc3 7a0b 	vstr	s15, [r3, #44]	@ 0x2c
	motor->MetersPerSecond = motor->MetersPerHour / 3600;
 80043f4:	687b      	ldr	r3, [r7, #4]
 80043f6:	ed93 7a0a 	vldr	s14, [r3, #40]	@ 0x28
 80043fa:	eddf 6a0f 	vldr	s13, [pc, #60]	@ 8004438 <Motor_CalculateSpeed+0x16c>
 80043fe:	eec7 7a26 	vdiv.f32	s15, s14, s13
 8004402:	687b      	ldr	r3, [r7, #4]
 8004404:	edc3 7a0c 	vstr	s15, [r3, #48]	@ 0x30
	motor->PreviousRPM = motor->EncoderRpmFilter.output;
 8004408:	687b      	ldr	r3, [r7, #4]
 800440a:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800440c:	687b      	ldr	r3, [r7, #4]
 800440e:	60da      	str	r2, [r3, #12]
}
 8004410:	bf00      	nop
 8004412:	3710      	adds	r7, #16
 8004414:	46bd      	mov	sp, r7
 8004416:	bd80      	pop	{r7, pc}
 8004418:	3d90c3bc 	.word	0x3d90c3bc
 800441c:	469c4000 	.word	0x469c4000
 8004420:	c47a0000 	.word	0xc47a0000
 8004424:	c76a6000 	.word	0xc76a6000
 8004428:	459c4000 	.word	0x459c4000
 800442c:	c59c4000 	.word	0xc59c4000
 8004430:	3e555555 	.word	0x3e555555
 8004434:	447a0000 	.word	0x447a0000
 8004438:	45610000 	.word	0x45610000

0800443c <Motor_Init>:

void Motor_Init(motor_t *motor, float Kp, float Ki)
{
 800443c:	b480      	push	{r7}
 800443e:	b085      	sub	sp, #20
 8004440:	af00      	add	r7, sp, #0
 8004442:	60f8      	str	r0, [r7, #12]
 8004444:	ed87 0a02 	vstr	s0, [r7, #8]
 8004448:	edc7 0a01 	vstr	s1, [r7, #4]
	motor->kp = Kp;
 800444c:	68fb      	ldr	r3, [r7, #12]
 800444e:	68ba      	ldr	r2, [r7, #8]
 8004450:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
	motor->ki = Ki;
 8004454:	68fb      	ldr	r3, [r7, #12]
 8004456:	687a      	ldr	r2, [r7, #4]
 8004458:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
	motor->MetersPerSecondLPF.alpha = 0.1; // -- works like translation filter
 800445c:	68fb      	ldr	r3, [r7, #12]
 800445e:	4a04      	ldr	r2, [pc, #16]	@ (8004470 <Motor_Init+0x34>)
 8004460:	63da      	str	r2, [r3, #60]	@ 0x3c
}
 8004462:	bf00      	nop
 8004464:	3714      	adds	r7, #20
 8004466:	46bd      	mov	sp, r7
 8004468:	f85d 7b04 	ldr.w	r7, [sp], #4
 800446c:	4770      	bx	lr
 800446e:	bf00      	nop
 8004470:	3dcccccd 	.word	0x3dcccccd

08004474 <PI_Loop>:

void PI_Loop(motor_t *motor)
{
 8004474:	b480      	push	{r7}
 8004476:	b083      	sub	sp, #12
 8004478:	af00      	add	r7, sp, #0
 800447a:	6078      	str	r0, [r7, #4]
	motor->current_speed = motor->MetersPerSecond * 23; // From m/s to bananas per second //65
 800447c:	687b      	ldr	r3, [r7, #4]
 800447e:	edd3 7a0c 	vldr	s15, [r3, #48]	@ 0x30
 8004482:	eeb3 7a07 	vmov.f32	s14, #55	@ 0x41b80000  23.0
 8004486:	ee67 7a87 	vmul.f32	s15, s15, s14
 800448a:	687b      	ldr	r3, [r7, #4]
 800448c:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54

	//Get absolute speed
	if(motor->current_speed < 0)
 8004490:	687b      	ldr	r3, [r7, #4]
 8004492:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 8004496:	eef5 7ac0 	vcmpe.f32	s15, #0.0
 800449a:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800449e:	d507      	bpl.n	80044b0 <PI_Loop+0x3c>
	{
		motor->current_speed = motor->current_speed * -1;
 80044a0:	687b      	ldr	r3, [r7, #4]
 80044a2:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80044a6:	eef1 7a67 	vneg.f32	s15, s15
 80044aa:	687b      	ldr	r3, [r7, #4]
 80044ac:	edc3 7a15 	vstr	s15, [r3, #84]	@ 0x54
		//Zastanw si czy faktycznie to jest potrzebne
	}

	//Get the difference between speed that we need and actual speed
	motor->error =  motor->set_speed - motor->current_speed;
 80044b0:	687b      	ldr	r3, [r7, #4]
 80044b2:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 80044b6:	687b      	ldr	r3, [r7, #4]
 80044b8:	edd3 7a15 	vldr	s15, [r3, #84]	@ 0x54
 80044bc:	ee77 7a67 	vsub.f32	s15, s14, s15
 80044c0:	687b      	ldr	r3, [r7, #4]
 80044c2:	edc3 7a17 	vstr	s15, [r3, #92]	@ 0x5c

	//Add current error to previous errors
	motor->Error_sum = motor->Error_sum +motor->P;
 80044c6:	687b      	ldr	r3, [r7, #4]
 80044c8:	ed93 7a22 	vldr	s14, [r3, #136]	@ 0x88
 80044cc:	687b      	ldr	r3, [r7, #4]
 80044ce:	edd3 7a25 	vldr	s15, [r3, #148]	@ 0x94
 80044d2:	ee77 7a27 	vadd.f32	s15, s14, s15
 80044d6:	687b      	ldr	r3, [r7, #4]
 80044d8:	edc3 7a22 	vstr	s15, [r3, #136]	@ 0x88
	if(motor->Error_sum > 100)
 80044dc:	687b      	ldr	r3, [r7, #4]
 80044de:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 80044e2:	ed9f 7a1d 	vldr	s14, [pc, #116]	@ 8004558 <PI_Loop+0xe4>
 80044e6:	eef4 7ac7 	vcmpe.f32	s15, s14
 80044ea:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80044ee:	dd04      	ble.n	80044fa <PI_Loop+0x86>
	{
		motor->Error_sum = 100;
 80044f0:	687b      	ldr	r3, [r7, #4]
 80044f2:	4a1a      	ldr	r2, [pc, #104]	@ (800455c <PI_Loop+0xe8>)
 80044f4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
 80044f8:	e00d      	b.n	8004516 <PI_Loop+0xa2>
	}
	else if(motor->Error_sum < -100)
 80044fa:	687b      	ldr	r3, [r7, #4]
 80044fc:	edd3 7a22 	vldr	s15, [r3, #136]	@ 0x88
 8004500:	ed9f 7a17 	vldr	s14, [pc, #92]	@ 8004560 <PI_Loop+0xec>
 8004504:	eef4 7ac7 	vcmpe.f32	s15, s14
 8004508:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 800450c:	d503      	bpl.n	8004516 <PI_Loop+0xa2>
	{
		motor->Error_sum = -100;
 800450e:	687b      	ldr	r3, [r7, #4]
 8004510:	4a14      	ldr	r2, [pc, #80]	@ (8004564 <PI_Loop+0xf0>)
 8004512:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
	}

	//Calculate new speed with PI parameters
	motor->speed = motor->set_speed + (motor->error * motor->kp) + (motor->Error_sum *motor->ki);
 8004516:	687b      	ldr	r3, [r7, #4]
 8004518:	ed93 7a14 	vldr	s14, [r3, #80]	@ 0x50
 800451c:	687b      	ldr	r3, [r7, #4]
 800451e:	edd3 6a17 	vldr	s13, [r3, #92]	@ 0x5c
 8004522:	687b      	ldr	r3, [r7, #4]
 8004524:	edd3 7a24 	vldr	s15, [r3, #144]	@ 0x90
 8004528:	ee66 7aa7 	vmul.f32	s15, s13, s15
 800452c:	ee37 7a27 	vadd.f32	s14, s14, s15
 8004530:	687b      	ldr	r3, [r7, #4]
 8004532:	edd3 6a22 	vldr	s13, [r3, #136]	@ 0x88
 8004536:	687b      	ldr	r3, [r7, #4]
 8004538:	edd3 7a23 	vldr	s15, [r3, #140]	@ 0x8c
 800453c:	ee66 7aa7 	vmul.f32	s15, s13, s15
 8004540:	ee77 7a27 	vadd.f32	s15, s14, s15
 8004544:	687b      	ldr	r3, [r7, #4]
 8004546:	edc3 7a16 	vstr	s15, [r3, #88]	@ 0x58

}
 800454a:	bf00      	nop
 800454c:	370c      	adds	r7, #12
 800454e:	46bd      	mov	sp, r7
 8004550:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004554:	4770      	bx	lr
 8004556:	bf00      	nop
 8004558:	42c80000 	.word	0x42c80000
 800455c:	42c80000 	.word	0x42c80000
 8004560:	c2c80000 	.word	0xc2c80000
 8004564:	c2c80000 	.word	0xc2c80000

08004568 <MX_SPI2_Init>:

SPI_HandleTypeDef hspi2;

/* SPI2 init function */
void MX_SPI2_Init(void)
{
 8004568:	b580      	push	{r7, lr}
 800456a:	af00      	add	r7, sp, #0
  /* USER CODE END SPI2_Init 0 */

  /* USER CODE BEGIN SPI2_Init 1 */

  /* USER CODE END SPI2_Init 1 */
  hspi2.Instance = SPI2;
 800456c:	4b1b      	ldr	r3, [pc, #108]	@ (80045dc <MX_SPI2_Init+0x74>)
 800456e:	4a1c      	ldr	r2, [pc, #112]	@ (80045e0 <MX_SPI2_Init+0x78>)
 8004570:	601a      	str	r2, [r3, #0]
  hspi2.Init.Mode = SPI_MODE_MASTER;
 8004572:	4b1a      	ldr	r3, [pc, #104]	@ (80045dc <MX_SPI2_Init+0x74>)
 8004574:	f44f 7282 	mov.w	r2, #260	@ 0x104
 8004578:	605a      	str	r2, [r3, #4]
  hspi2.Init.Direction = SPI_DIRECTION_2LINES;
 800457a:	4b18      	ldr	r3, [pc, #96]	@ (80045dc <MX_SPI2_Init+0x74>)
 800457c:	2200      	movs	r2, #0
 800457e:	609a      	str	r2, [r3, #8]
  hspi2.Init.DataSize = SPI_DATASIZE_8BIT;
 8004580:	4b16      	ldr	r3, [pc, #88]	@ (80045dc <MX_SPI2_Init+0x74>)
 8004582:	f44f 62e0 	mov.w	r2, #1792	@ 0x700
 8004586:	60da      	str	r2, [r3, #12]
  hspi2.Init.CLKPolarity = SPI_POLARITY_LOW;
 8004588:	4b14      	ldr	r3, [pc, #80]	@ (80045dc <MX_SPI2_Init+0x74>)
 800458a:	2200      	movs	r2, #0
 800458c:	611a      	str	r2, [r3, #16]
  hspi2.Init.CLKPhase = SPI_PHASE_1EDGE;
 800458e:	4b13      	ldr	r3, [pc, #76]	@ (80045dc <MX_SPI2_Init+0x74>)
 8004590:	2200      	movs	r2, #0
 8004592:	615a      	str	r2, [r3, #20]
  hspi2.Init.NSS = SPI_NSS_SOFT;
 8004594:	4b11      	ldr	r3, [pc, #68]	@ (80045dc <MX_SPI2_Init+0x74>)
 8004596:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800459a:	619a      	str	r2, [r3, #24]
  hspi2.Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_256;
 800459c:	4b0f      	ldr	r3, [pc, #60]	@ (80045dc <MX_SPI2_Init+0x74>)
 800459e:	2238      	movs	r2, #56	@ 0x38
 80045a0:	61da      	str	r2, [r3, #28]
  hspi2.Init.FirstBit = SPI_FIRSTBIT_MSB;
 80045a2:	4b0e      	ldr	r3, [pc, #56]	@ (80045dc <MX_SPI2_Init+0x74>)
 80045a4:	2200      	movs	r2, #0
 80045a6:	621a      	str	r2, [r3, #32]
  hspi2.Init.TIMode = SPI_TIMODE_DISABLE;
 80045a8:	4b0c      	ldr	r3, [pc, #48]	@ (80045dc <MX_SPI2_Init+0x74>)
 80045aa:	2200      	movs	r2, #0
 80045ac:	625a      	str	r2, [r3, #36]	@ 0x24
  hspi2.Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 80045ae:	4b0b      	ldr	r3, [pc, #44]	@ (80045dc <MX_SPI2_Init+0x74>)
 80045b0:	2200      	movs	r2, #0
 80045b2:	629a      	str	r2, [r3, #40]	@ 0x28
  hspi2.Init.CRCPolynomial = 7;
 80045b4:	4b09      	ldr	r3, [pc, #36]	@ (80045dc <MX_SPI2_Init+0x74>)
 80045b6:	2207      	movs	r2, #7
 80045b8:	62da      	str	r2, [r3, #44]	@ 0x2c
  hspi2.Init.CRCLength = SPI_CRC_LENGTH_DATASIZE;
 80045ba:	4b08      	ldr	r3, [pc, #32]	@ (80045dc <MX_SPI2_Init+0x74>)
 80045bc:	2200      	movs	r2, #0
 80045be:	631a      	str	r2, [r3, #48]	@ 0x30
  hspi2.Init.NSSPMode = SPI_NSS_PULSE_ENABLE;
 80045c0:	4b06      	ldr	r3, [pc, #24]	@ (80045dc <MX_SPI2_Init+0x74>)
 80045c2:	2208      	movs	r2, #8
 80045c4:	635a      	str	r2, [r3, #52]	@ 0x34
  if (HAL_SPI_Init(&hspi2) != HAL_OK)
 80045c6:	4805      	ldr	r0, [pc, #20]	@ (80045dc <MX_SPI2_Init+0x74>)
 80045c8:	f004 fd8e 	bl	80090e8 <HAL_SPI_Init>
 80045cc:	4603      	mov	r3, r0
 80045ce:	2b00      	cmp	r3, #0
 80045d0:	d001      	beq.n	80045d6 <MX_SPI2_Init+0x6e>
  {
    Error_Handler();
 80045d2:	f7ff f8cb 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN SPI2_Init 2 */

  /* USER CODE END SPI2_Init 2 */

}
 80045d6:	bf00      	nop
 80045d8:	bd80      	pop	{r7, pc}
 80045da:	bf00      	nop
 80045dc:	200068dc 	.word	0x200068dc
 80045e0:	40003800 	.word	0x40003800

080045e4 <HAL_SPI_MspInit>:

void HAL_SPI_MspInit(SPI_HandleTypeDef* spiHandle)
{
 80045e4:	b580      	push	{r7, lr}
 80045e6:	b08a      	sub	sp, #40	@ 0x28
 80045e8:	af00      	add	r7, sp, #0
 80045ea:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 80045ec:	f107 0314 	add.w	r3, r7, #20
 80045f0:	2200      	movs	r2, #0
 80045f2:	601a      	str	r2, [r3, #0]
 80045f4:	605a      	str	r2, [r3, #4]
 80045f6:	609a      	str	r2, [r3, #8]
 80045f8:	60da      	str	r2, [r3, #12]
 80045fa:	611a      	str	r2, [r3, #16]
  if(spiHandle->Instance==SPI2)
 80045fc:	687b      	ldr	r3, [r7, #4]
 80045fe:	681b      	ldr	r3, [r3, #0]
 8004600:	4a17      	ldr	r2, [pc, #92]	@ (8004660 <HAL_SPI_MspInit+0x7c>)
 8004602:	4293      	cmp	r3, r2
 8004604:	d128      	bne.n	8004658 <HAL_SPI_MspInit+0x74>
  {
  /* USER CODE BEGIN SPI2_MspInit 0 */

  /* USER CODE END SPI2_MspInit 0 */
    /* SPI2 clock enable */
    __HAL_RCC_SPI2_CLK_ENABLE();
 8004606:	4b17      	ldr	r3, [pc, #92]	@ (8004664 <HAL_SPI_MspInit+0x80>)
 8004608:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800460a:	4a16      	ldr	r2, [pc, #88]	@ (8004664 <HAL_SPI_MspInit+0x80>)
 800460c:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 8004610:	6593      	str	r3, [r2, #88]	@ 0x58
 8004612:	4b14      	ldr	r3, [pc, #80]	@ (8004664 <HAL_SPI_MspInit+0x80>)
 8004614:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004616:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 800461a:	613b      	str	r3, [r7, #16]
 800461c:	693b      	ldr	r3, [r7, #16]

    __HAL_RCC_GPIOB_CLK_ENABLE();
 800461e:	4b11      	ldr	r3, [pc, #68]	@ (8004664 <HAL_SPI_MspInit+0x80>)
 8004620:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004622:	4a10      	ldr	r2, [pc, #64]	@ (8004664 <HAL_SPI_MspInit+0x80>)
 8004624:	f043 0302 	orr.w	r3, r3, #2
 8004628:	64d3      	str	r3, [r2, #76]	@ 0x4c
 800462a:	4b0e      	ldr	r3, [pc, #56]	@ (8004664 <HAL_SPI_MspInit+0x80>)
 800462c:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800462e:	f003 0302 	and.w	r3, r3, #2
 8004632:	60fb      	str	r3, [r7, #12]
 8004634:	68fb      	ldr	r3, [r7, #12]
    /**SPI2 GPIO Configuration
    PB13     ------> SPI2_SCK
    PB14     ------> SPI2_MISO
    PB15     ------> SPI2_MOSI
    */
    GPIO_InitStruct.Pin = GPIO_PIN_13|GPIO_PIN_14|GPIO_PIN_15;
 8004636:	f44f 4360 	mov.w	r3, #57344	@ 0xe000
 800463a:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800463c:	2302      	movs	r3, #2
 800463e:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004640:	2300      	movs	r3, #0
 8004642:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004644:	2300      	movs	r3, #0
 8004646:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 8004648:	2305      	movs	r3, #5
 800464a:	627b      	str	r3, [r7, #36]	@ 0x24
    HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800464c:	f107 0314 	add.w	r3, r7, #20
 8004650:	4619      	mov	r1, r3
 8004652:	4805      	ldr	r0, [pc, #20]	@ (8004668 <HAL_SPI_MspInit+0x84>)
 8004654:	f002 fd6e 	bl	8007134 <HAL_GPIO_Init>

  /* USER CODE BEGIN SPI2_MspInit 1 */

  /* USER CODE END SPI2_MspInit 1 */
  }
}
 8004658:	bf00      	nop
 800465a:	3728      	adds	r7, #40	@ 0x28
 800465c:	46bd      	mov	sp, r7
 800465e:	bd80      	pop	{r7, pc}
 8004660:	40003800 	.word	0x40003800
 8004664:	40021000 	.word	0x40021000
 8004668:	48000400 	.word	0x48000400

0800466c <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 800466c:	b580      	push	{r7, lr}
 800466e:	b082      	sub	sp, #8
 8004670:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8004672:	4b0f      	ldr	r3, [pc, #60]	@ (80046b0 <HAL_MspInit+0x44>)
 8004674:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004676:	4a0e      	ldr	r2, [pc, #56]	@ (80046b0 <HAL_MspInit+0x44>)
 8004678:	f043 0301 	orr.w	r3, r3, #1
 800467c:	6613      	str	r3, [r2, #96]	@ 0x60
 800467e:	4b0c      	ldr	r3, [pc, #48]	@ (80046b0 <HAL_MspInit+0x44>)
 8004680:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004682:	f003 0301 	and.w	r3, r3, #1
 8004686:	607b      	str	r3, [r7, #4]
 8004688:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 800468a:	4b09      	ldr	r3, [pc, #36]	@ (80046b0 <HAL_MspInit+0x44>)
 800468c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800468e:	4a08      	ldr	r2, [pc, #32]	@ (80046b0 <HAL_MspInit+0x44>)
 8004690:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8004694:	6593      	str	r3, [r2, #88]	@ 0x58
 8004696:	4b06      	ldr	r3, [pc, #24]	@ (80046b0 <HAL_MspInit+0x44>)
 8004698:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800469a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800469e:	603b      	str	r3, [r7, #0]
 80046a0:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /** Disable the internal Pull-Up in Dead Battery pins of UCPD peripheral
  */
  HAL_PWREx_DisableUCPDDeadBattery();
 80046a2:	f003 fd95 	bl	80081d0 <HAL_PWREx_DisableUCPDDeadBattery>

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80046a6:	bf00      	nop
 80046a8:	3708      	adds	r7, #8
 80046aa:	46bd      	mov	sp, r7
 80046ac:	bd80      	pop	{r7, pc}
 80046ae:	bf00      	nop
 80046b0:	40021000 	.word	0x40021000

080046b4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 80046b4:	b480      	push	{r7}
 80046b6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
  while (1)
 80046b8:	bf00      	nop
 80046ba:	e7fd      	b.n	80046b8 <NMI_Handler+0x4>

080046bc <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 80046bc:	b480      	push	{r7}
 80046be:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 80046c0:	bf00      	nop
 80046c2:	e7fd      	b.n	80046c0 <HardFault_Handler+0x4>

080046c4 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 80046c4:	b480      	push	{r7}
 80046c6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 80046c8:	bf00      	nop
 80046ca:	e7fd      	b.n	80046c8 <MemManage_Handler+0x4>

080046cc <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 80046cc:	b480      	push	{r7}
 80046ce:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 80046d0:	bf00      	nop
 80046d2:	e7fd      	b.n	80046d0 <BusFault_Handler+0x4>

080046d4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 80046d4:	b480      	push	{r7}
 80046d6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 80046d8:	bf00      	nop
 80046da:	e7fd      	b.n	80046d8 <UsageFault_Handler+0x4>

080046dc <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 80046dc:	b480      	push	{r7}
 80046de:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 80046e0:	bf00      	nop
 80046e2:	46bd      	mov	sp, r7
 80046e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046e8:	4770      	bx	lr

080046ea <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 80046ea:	b480      	push	{r7}
 80046ec:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 80046ee:	bf00      	nop
 80046f0:	46bd      	mov	sp, r7
 80046f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80046f6:	4770      	bx	lr

080046f8 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 80046f8:	b480      	push	{r7}
 80046fa:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 80046fc:	bf00      	nop
 80046fe:	46bd      	mov	sp, r7
 8004700:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004704:	4770      	bx	lr

08004706 <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8004706:	b580      	push	{r7, lr}
 8004708:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 800470a:	f000 fd2d 	bl	8005168 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 800470e:	bf00      	nop
 8004710:	bd80      	pop	{r7, pc}
	...

08004714 <DMA1_Channel1_IRQHandler>:

/**
  * @brief This function handles DMA1 channel1 global interrupt.
  */
void DMA1_Channel1_IRQHandler(void)
{
 8004714:	b580      	push	{r7, lr}
 8004716:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel1_IRQn 0 */

  /* USER CODE END DMA1_Channel1_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_adc1);
 8004718:	4802      	ldr	r0, [pc, #8]	@ (8004724 <DMA1_Channel1_IRQHandler+0x10>)
 800471a:	f002 fbbc 	bl	8006e96 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel1_IRQn 1 */

  /* USER CODE END DMA1_Channel1_IRQn 1 */
}
 800471e:	bf00      	nop
 8004720:	bd80      	pop	{r7, pc}
 8004722:	bf00      	nop
 8004724:	200002dc 	.word	0x200002dc

08004728 <DMA1_Channel2_IRQHandler>:

/**
  * @brief This function handles DMA1 channel2 global interrupt.
  */
void DMA1_Channel2_IRQHandler(void)
{
 8004728:	b580      	push	{r7, lr}
 800472a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN DMA1_Channel2_IRQn 0 */

  /* USER CODE END DMA1_Channel2_IRQn 0 */
  HAL_DMA_IRQHandler(&hdma_tim4_up);
 800472c:	4802      	ldr	r0, [pc, #8]	@ (8004738 <DMA1_Channel2_IRQHandler+0x10>)
 800472e:	f002 fbb2 	bl	8006e96 <HAL_DMA_IRQHandler>
  /* USER CODE BEGIN DMA1_Channel2_IRQn 1 */

  /* USER CODE END DMA1_Channel2_IRQn 1 */
}
 8004732:	bf00      	nop
 8004734:	bd80      	pop	{r7, pc}
 8004736:	bf00      	nop
 8004738:	20006ac0 	.word	0x20006ac0

0800473c <TIM5_IRQHandler>:

/**
  * @brief This function handles TIM5 global interrupt.
  */
void TIM5_IRQHandler(void)
{
 800473c:	b580      	push	{r7, lr}
 800473e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM5_IRQn 0 */

  /* USER CODE END TIM5_IRQn 0 */
  HAL_TIM_IRQHandler(&htim5);
 8004740:	4802      	ldr	r0, [pc, #8]	@ (800474c <TIM5_IRQHandler+0x10>)
 8004742:	f005 fc77 	bl	800a034 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM5_IRQn 1 */

  /* USER CODE END TIM5_IRQn 1 */
}
 8004746:	bf00      	nop
 8004748:	bd80      	pop	{r7, pc}
 800474a:	bf00      	nop
 800474c:	20006a74 	.word	0x20006a74

08004750 <LPUART1_IRQHandler>:

/**
  * @brief This function handles LPUART1 global interrupt.
  */
void LPUART1_IRQHandler(void)
{
 8004750:	b580      	push	{r7, lr}
 8004752:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN LPUART1_IRQn 0 */

  /* USER CODE END LPUART1_IRQn 0 */
  HAL_UART_IRQHandler(&hlpuart1);
 8004754:	4802      	ldr	r0, [pc, #8]	@ (8004760 <LPUART1_IRQHandler+0x10>)
 8004756:	f006 feb5 	bl	800b4c4 <HAL_UART_IRQHandler>
  /* USER CODE BEGIN LPUART1_IRQn 1 */

  /* USER CODE END LPUART1_IRQn 1 */
}
 800475a:	bf00      	nop
 800475c:	bd80      	pop	{r7, pc}
 800475e:	bf00      	nop
 8004760:	20006b20 	.word	0x20006b20

08004764 <_getpid>:
void initialise_monitor_handles()
{
}

int _getpid(void)
{
 8004764:	b480      	push	{r7}
 8004766:	af00      	add	r7, sp, #0
  return 1;
 8004768:	2301      	movs	r3, #1
}
 800476a:	4618      	mov	r0, r3
 800476c:	46bd      	mov	sp, r7
 800476e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004772:	4770      	bx	lr

08004774 <_kill>:

int _kill(int pid, int sig)
{
 8004774:	b580      	push	{r7, lr}
 8004776:	b082      	sub	sp, #8
 8004778:	af00      	add	r7, sp, #0
 800477a:	6078      	str	r0, [r7, #4]
 800477c:	6039      	str	r1, [r7, #0]
  (void)pid;
  (void)sig;
  errno = EINVAL;
 800477e:	f00d fdf1 	bl	8012364 <__errno>
 8004782:	4603      	mov	r3, r0
 8004784:	2216      	movs	r2, #22
 8004786:	601a      	str	r2, [r3, #0]
  return -1;
 8004788:	f04f 33ff 	mov.w	r3, #4294967295
}
 800478c:	4618      	mov	r0, r3
 800478e:	3708      	adds	r7, #8
 8004790:	46bd      	mov	sp, r7
 8004792:	bd80      	pop	{r7, pc}

08004794 <_exit>:

void _exit (int status)
{
 8004794:	b580      	push	{r7, lr}
 8004796:	b082      	sub	sp, #8
 8004798:	af00      	add	r7, sp, #0
 800479a:	6078      	str	r0, [r7, #4]
  _kill(status, -1);
 800479c:	f04f 31ff 	mov.w	r1, #4294967295
 80047a0:	6878      	ldr	r0, [r7, #4]
 80047a2:	f7ff ffe7 	bl	8004774 <_kill>
  while (1) {}    /* Make sure we hang here */
 80047a6:	bf00      	nop
 80047a8:	e7fd      	b.n	80047a6 <_exit+0x12>

080047aa <_read>:
}

__attribute__((weak)) int _read(int file, char *ptr, int len)
{
 80047aa:	b580      	push	{r7, lr}
 80047ac:	b086      	sub	sp, #24
 80047ae:	af00      	add	r7, sp, #0
 80047b0:	60f8      	str	r0, [r7, #12]
 80047b2:	60b9      	str	r1, [r7, #8]
 80047b4:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047b6:	2300      	movs	r3, #0
 80047b8:	617b      	str	r3, [r7, #20]
 80047ba:	e00a      	b.n	80047d2 <_read+0x28>
  {
    *ptr++ = __io_getchar();
 80047bc:	f3af 8000 	nop.w
 80047c0:	4601      	mov	r1, r0
 80047c2:	68bb      	ldr	r3, [r7, #8]
 80047c4:	1c5a      	adds	r2, r3, #1
 80047c6:	60ba      	str	r2, [r7, #8]
 80047c8:	b2ca      	uxtb	r2, r1
 80047ca:	701a      	strb	r2, [r3, #0]
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047cc:	697b      	ldr	r3, [r7, #20]
 80047ce:	3301      	adds	r3, #1
 80047d0:	617b      	str	r3, [r7, #20]
 80047d2:	697a      	ldr	r2, [r7, #20]
 80047d4:	687b      	ldr	r3, [r7, #4]
 80047d6:	429a      	cmp	r2, r3
 80047d8:	dbf0      	blt.n	80047bc <_read+0x12>
  }

  return len;
 80047da:	687b      	ldr	r3, [r7, #4]
}
 80047dc:	4618      	mov	r0, r3
 80047de:	3718      	adds	r7, #24
 80047e0:	46bd      	mov	sp, r7
 80047e2:	bd80      	pop	{r7, pc}

080047e4 <_write>:

__attribute__((weak)) int _write(int file, char *ptr, int len)
{
 80047e4:	b580      	push	{r7, lr}
 80047e6:	b086      	sub	sp, #24
 80047e8:	af00      	add	r7, sp, #0
 80047ea:	60f8      	str	r0, [r7, #12]
 80047ec:	60b9      	str	r1, [r7, #8]
 80047ee:	607a      	str	r2, [r7, #4]
  (void)file;
  int DataIdx;

  for (DataIdx = 0; DataIdx < len; DataIdx++)
 80047f0:	2300      	movs	r3, #0
 80047f2:	617b      	str	r3, [r7, #20]
 80047f4:	e009      	b.n	800480a <_write+0x26>
  {
    __io_putchar(*ptr++);
 80047f6:	68bb      	ldr	r3, [r7, #8]
 80047f8:	1c5a      	adds	r2, r3, #1
 80047fa:	60ba      	str	r2, [r7, #8]
 80047fc:	781b      	ldrb	r3, [r3, #0]
 80047fe:	4618      	mov	r0, r3
 8004800:	f3af 8000 	nop.w
  for (DataIdx = 0; DataIdx < len; DataIdx++)
 8004804:	697b      	ldr	r3, [r7, #20]
 8004806:	3301      	adds	r3, #1
 8004808:	617b      	str	r3, [r7, #20]
 800480a:	697a      	ldr	r2, [r7, #20]
 800480c:	687b      	ldr	r3, [r7, #4]
 800480e:	429a      	cmp	r2, r3
 8004810:	dbf1      	blt.n	80047f6 <_write+0x12>
  }
  return len;
 8004812:	687b      	ldr	r3, [r7, #4]
}
 8004814:	4618      	mov	r0, r3
 8004816:	3718      	adds	r7, #24
 8004818:	46bd      	mov	sp, r7
 800481a:	bd80      	pop	{r7, pc}

0800481c <_close>:

int _close(int file)
{
 800481c:	b480      	push	{r7}
 800481e:	b083      	sub	sp, #12
 8004820:	af00      	add	r7, sp, #0
 8004822:	6078      	str	r0, [r7, #4]
  (void)file;
  return -1;
 8004824:	f04f 33ff 	mov.w	r3, #4294967295
}
 8004828:	4618      	mov	r0, r3
 800482a:	370c      	adds	r7, #12
 800482c:	46bd      	mov	sp, r7
 800482e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004832:	4770      	bx	lr

08004834 <_fstat>:


int _fstat(int file, struct stat *st)
{
 8004834:	b480      	push	{r7}
 8004836:	b083      	sub	sp, #12
 8004838:	af00      	add	r7, sp, #0
 800483a:	6078      	str	r0, [r7, #4]
 800483c:	6039      	str	r1, [r7, #0]
  (void)file;
  st->st_mode = S_IFCHR;
 800483e:	683b      	ldr	r3, [r7, #0]
 8004840:	f44f 5200 	mov.w	r2, #8192	@ 0x2000
 8004844:	605a      	str	r2, [r3, #4]
  return 0;
 8004846:	2300      	movs	r3, #0
}
 8004848:	4618      	mov	r0, r3
 800484a:	370c      	adds	r7, #12
 800484c:	46bd      	mov	sp, r7
 800484e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004852:	4770      	bx	lr

08004854 <_isatty>:

int _isatty(int file)
{
 8004854:	b480      	push	{r7}
 8004856:	b083      	sub	sp, #12
 8004858:	af00      	add	r7, sp, #0
 800485a:	6078      	str	r0, [r7, #4]
  (void)file;
  return 1;
 800485c:	2301      	movs	r3, #1
}
 800485e:	4618      	mov	r0, r3
 8004860:	370c      	adds	r7, #12
 8004862:	46bd      	mov	sp, r7
 8004864:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004868:	4770      	bx	lr

0800486a <_lseek>:

int _lseek(int file, int ptr, int dir)
{
 800486a:	b480      	push	{r7}
 800486c:	b085      	sub	sp, #20
 800486e:	af00      	add	r7, sp, #0
 8004870:	60f8      	str	r0, [r7, #12]
 8004872:	60b9      	str	r1, [r7, #8]
 8004874:	607a      	str	r2, [r7, #4]
  (void)file;
  (void)ptr;
  (void)dir;
  return 0;
 8004876:	2300      	movs	r3, #0
}
 8004878:	4618      	mov	r0, r3
 800487a:	3714      	adds	r7, #20
 800487c:	46bd      	mov	sp, r7
 800487e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004882:	4770      	bx	lr

08004884 <_sbrk>:
 *
 * @param incr Memory size
 * @return Pointer to allocated memory
 */
void *_sbrk(ptrdiff_t incr)
{
 8004884:	b580      	push	{r7, lr}
 8004886:	b086      	sub	sp, #24
 8004888:	af00      	add	r7, sp, #0
 800488a:	6078      	str	r0, [r7, #4]
  extern uint8_t _end; /* Symbol defined in the linker script */
  extern uint8_t _estack; /* Symbol defined in the linker script */
  extern uint32_t _Min_Stack_Size; /* Symbol defined in the linker script */
  const uint32_t stack_limit = (uint32_t)&_estack - (uint32_t)&_Min_Stack_Size;
 800488c:	4a14      	ldr	r2, [pc, #80]	@ (80048e0 <_sbrk+0x5c>)
 800488e:	4b15      	ldr	r3, [pc, #84]	@ (80048e4 <_sbrk+0x60>)
 8004890:	1ad3      	subs	r3, r2, r3
 8004892:	617b      	str	r3, [r7, #20]
  const uint8_t *max_heap = (uint8_t *)stack_limit;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	613b      	str	r3, [r7, #16]
  uint8_t *prev_heap_end;

  /* Initialize heap end at first call */
  if (NULL == __sbrk_heap_end)
 8004898:	4b13      	ldr	r3, [pc, #76]	@ (80048e8 <_sbrk+0x64>)
 800489a:	681b      	ldr	r3, [r3, #0]
 800489c:	2b00      	cmp	r3, #0
 800489e:	d102      	bne.n	80048a6 <_sbrk+0x22>
  {
    __sbrk_heap_end = &_end;
 80048a0:	4b11      	ldr	r3, [pc, #68]	@ (80048e8 <_sbrk+0x64>)
 80048a2:	4a12      	ldr	r2, [pc, #72]	@ (80048ec <_sbrk+0x68>)
 80048a4:	601a      	str	r2, [r3, #0]
  }

  /* Protect heap from growing into the reserved MSP stack */
  if (__sbrk_heap_end + incr > max_heap)
 80048a6:	4b10      	ldr	r3, [pc, #64]	@ (80048e8 <_sbrk+0x64>)
 80048a8:	681a      	ldr	r2, [r3, #0]
 80048aa:	687b      	ldr	r3, [r7, #4]
 80048ac:	4413      	add	r3, r2
 80048ae:	693a      	ldr	r2, [r7, #16]
 80048b0:	429a      	cmp	r2, r3
 80048b2:	d207      	bcs.n	80048c4 <_sbrk+0x40>
  {
    errno = ENOMEM;
 80048b4:	f00d fd56 	bl	8012364 <__errno>
 80048b8:	4603      	mov	r3, r0
 80048ba:	220c      	movs	r2, #12
 80048bc:	601a      	str	r2, [r3, #0]
    return (void *)-1;
 80048be:	f04f 33ff 	mov.w	r3, #4294967295
 80048c2:	e009      	b.n	80048d8 <_sbrk+0x54>
  }

  prev_heap_end = __sbrk_heap_end;
 80048c4:	4b08      	ldr	r3, [pc, #32]	@ (80048e8 <_sbrk+0x64>)
 80048c6:	681b      	ldr	r3, [r3, #0]
 80048c8:	60fb      	str	r3, [r7, #12]
  __sbrk_heap_end += incr;
 80048ca:	4b07      	ldr	r3, [pc, #28]	@ (80048e8 <_sbrk+0x64>)
 80048cc:	681a      	ldr	r2, [r3, #0]
 80048ce:	687b      	ldr	r3, [r7, #4]
 80048d0:	4413      	add	r3, r2
 80048d2:	4a05      	ldr	r2, [pc, #20]	@ (80048e8 <_sbrk+0x64>)
 80048d4:	6013      	str	r3, [r2, #0]

  return (void *)prev_heap_end;
 80048d6:	68fb      	ldr	r3, [r7, #12]
}
 80048d8:	4618      	mov	r0, r3
 80048da:	3718      	adds	r7, #24
 80048dc:	46bd      	mov	sp, r7
 80048de:	bd80      	pop	{r7, pc}
 80048e0:	20020000 	.word	0x20020000
 80048e4:	00000400 	.word	0x00000400
 80048e8:	20006940 	.word	0x20006940
 80048ec:	20006d48 	.word	0x20006d48

080048f0 <SystemInit>:
  * @param  None
  * @retval None
  */

void SystemInit(void)
{
 80048f0:	b480      	push	{r7}
 80048f2:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << (10*2))|(3UL << (11*2)));  /* set CP10 and CP11 Full Access */
 80048f4:	4b06      	ldr	r3, [pc, #24]	@ (8004910 <SystemInit+0x20>)
 80048f6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 80048fa:	4a05      	ldr	r2, [pc, #20]	@ (8004910 <SystemInit+0x20>)
 80048fc:	f443 0370 	orr.w	r3, r3, #15728640	@ 0xf00000
 8004900:	f8c2 3088 	str.w	r3, [r2, #136]	@ 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8004904:	bf00      	nop
 8004906:	46bd      	mov	sp, r7
 8004908:	f85d 7b04 	ldr.w	r7, [sp], #4
 800490c:	4770      	bx	lr
 800490e:	bf00      	nop
 8004910:	e000ed00 	.word	0xe000ed00

08004914 <MX_TIM1_Init>:
TIM_HandleTypeDef htim5;
DMA_HandleTypeDef hdma_tim4_up;

/* TIM1 init function */
void MX_TIM1_Init(void)
{
 8004914:	b580      	push	{r7, lr}
 8004916:	b08c      	sub	sp, #48	@ 0x30
 8004918:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM1_Init 0 */

  /* USER CODE END TIM1_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 800491a:	f107 030c 	add.w	r3, r7, #12
 800491e:	2224      	movs	r2, #36	@ 0x24
 8004920:	2100      	movs	r1, #0
 8004922:	4618      	mov	r0, r3
 8004924:	f00d fc5d 	bl	80121e2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004928:	463b      	mov	r3, r7
 800492a:	2200      	movs	r2, #0
 800492c:	601a      	str	r2, [r3, #0]
 800492e:	605a      	str	r2, [r3, #4]
 8004930:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM1_Init 1 */

  /* USER CODE END TIM1_Init 1 */
  htim1.Instance = TIM1;
 8004932:	4b23      	ldr	r3, [pc, #140]	@ (80049c0 <MX_TIM1_Init+0xac>)
 8004934:	4a23      	ldr	r2, [pc, #140]	@ (80049c4 <MX_TIM1_Init+0xb0>)
 8004936:	601a      	str	r2, [r3, #0]
  htim1.Init.Prescaler = 0;
 8004938:	4b21      	ldr	r3, [pc, #132]	@ (80049c0 <MX_TIM1_Init+0xac>)
 800493a:	2200      	movs	r2, #0
 800493c:	605a      	str	r2, [r3, #4]
  htim1.Init.CounterMode = TIM_COUNTERMODE_UP;
 800493e:	4b20      	ldr	r3, [pc, #128]	@ (80049c0 <MX_TIM1_Init+0xac>)
 8004940:	2200      	movs	r2, #0
 8004942:	609a      	str	r2, [r3, #8]
  htim1.Init.Period = 65535;
 8004944:	4b1e      	ldr	r3, [pc, #120]	@ (80049c0 <MX_TIM1_Init+0xac>)
 8004946:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 800494a:	60da      	str	r2, [r3, #12]
  htim1.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 800494c:	4b1c      	ldr	r3, [pc, #112]	@ (80049c0 <MX_TIM1_Init+0xac>)
 800494e:	2200      	movs	r2, #0
 8004950:	611a      	str	r2, [r3, #16]
  htim1.Init.RepetitionCounter = 0;
 8004952:	4b1b      	ldr	r3, [pc, #108]	@ (80049c0 <MX_TIM1_Init+0xac>)
 8004954:	2200      	movs	r2, #0
 8004956:	615a      	str	r2, [r3, #20]
  htim1.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004958:	4b19      	ldr	r3, [pc, #100]	@ (80049c0 <MX_TIM1_Init+0xac>)
 800495a:	2200      	movs	r2, #0
 800495c:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 800495e:	2303      	movs	r3, #3
 8004960:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004962:	2300      	movs	r3, #0
 8004964:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004966:	2301      	movs	r3, #1
 8004968:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 800496a:	2300      	movs	r3, #0
 800496c:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 800496e:	2303      	movs	r3, #3
 8004970:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004972:	2300      	movs	r3, #0
 8004974:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004976:	2301      	movs	r3, #1
 8004978:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 800497a:	2300      	movs	r3, #0
 800497c:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 800497e:	2303      	movs	r3, #3
 8004980:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim1, &sConfig) != HAL_OK)
 8004982:	f107 030c 	add.w	r3, r7, #12
 8004986:	4619      	mov	r1, r3
 8004988:	480d      	ldr	r0, [pc, #52]	@ (80049c0 <MX_TIM1_Init+0xac>)
 800498a:	f005 fa1f 	bl	8009dcc <HAL_TIM_Encoder_Init>
 800498e:	4603      	mov	r3, r0
 8004990:	2b00      	cmp	r3, #0
 8004992:	d001      	beq.n	8004998 <MX_TIM1_Init+0x84>
  {
    Error_Handler();
 8004994:	f7fe feea 	bl	800376c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004998:	2300      	movs	r3, #0
 800499a:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterOutputTrigger2 = TIM_TRGO2_RESET;
 800499c:	2300      	movs	r3, #0
 800499e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80049a0:	2300      	movs	r3, #0
 80049a2:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim1, &sMasterConfig) != HAL_OK)
 80049a4:	463b      	mov	r3, r7
 80049a6:	4619      	mov	r1, r3
 80049a8:	4805      	ldr	r0, [pc, #20]	@ (80049c0 <MX_TIM1_Init+0xac>)
 80049aa:	f006 fb85 	bl	800b0b8 <HAL_TIMEx_MasterConfigSynchronization>
 80049ae:	4603      	mov	r3, r0
 80049b0:	2b00      	cmp	r3, #0
 80049b2:	d001      	beq.n	80049b8 <MX_TIM1_Init+0xa4>
  {
    Error_Handler();
 80049b4:	f7fe feda 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN TIM1_Init 2 */

  /* USER CODE END TIM1_Init 2 */

}
 80049b8:	bf00      	nop
 80049ba:	3730      	adds	r7, #48	@ 0x30
 80049bc:	46bd      	mov	sp, r7
 80049be:	bd80      	pop	{r7, pc}
 80049c0:	20006944 	.word	0x20006944
 80049c4:	40012c00 	.word	0x40012c00

080049c8 <MX_TIM2_Init>:
/* TIM2 init function */
void MX_TIM2_Init(void)
{
 80049c8:	b580      	push	{r7, lr}
 80049ca:	b08e      	sub	sp, #56	@ 0x38
 80049cc:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM2_Init 0 */

  /* USER CODE END TIM2_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 80049ce:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 80049d2:	2200      	movs	r2, #0
 80049d4:	601a      	str	r2, [r3, #0]
 80049d6:	605a      	str	r2, [r3, #4]
 80049d8:	609a      	str	r2, [r3, #8]
 80049da:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 80049dc:	f107 031c 	add.w	r3, r7, #28
 80049e0:	2200      	movs	r2, #0
 80049e2:	601a      	str	r2, [r3, #0]
 80049e4:	605a      	str	r2, [r3, #4]
 80049e6:	609a      	str	r2, [r3, #8]
  TIM_OC_InitTypeDef sConfigOC = {0};
 80049e8:	463b      	mov	r3, r7
 80049ea:	2200      	movs	r2, #0
 80049ec:	601a      	str	r2, [r3, #0]
 80049ee:	605a      	str	r2, [r3, #4]
 80049f0:	609a      	str	r2, [r3, #8]
 80049f2:	60da      	str	r2, [r3, #12]
 80049f4:	611a      	str	r2, [r3, #16]
 80049f6:	615a      	str	r2, [r3, #20]
 80049f8:	619a      	str	r2, [r3, #24]

  /* USER CODE BEGIN TIM2_Init 1 */

  /* USER CODE END TIM2_Init 1 */
  htim2.Instance = TIM2;
 80049fa:	4b33      	ldr	r3, [pc, #204]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 80049fc:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8004a00:	601a      	str	r2, [r3, #0]
  htim2.Init.Prescaler = 169;
 8004a02:	4b31      	ldr	r3, [pc, #196]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a04:	22a9      	movs	r2, #169	@ 0xa9
 8004a06:	605a      	str	r2, [r3, #4]
  htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004a08:	4b2f      	ldr	r3, [pc, #188]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a0a:	2200      	movs	r2, #0
 8004a0c:	609a      	str	r2, [r3, #8]
  htim2.Init.Period = 999;
 8004a0e:	4b2e      	ldr	r3, [pc, #184]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a10:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004a14:	60da      	str	r2, [r3, #12]
  htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004a16:	4b2c      	ldr	r3, [pc, #176]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a18:	2200      	movs	r2, #0
 8004a1a:	611a      	str	r2, [r3, #16]
  htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004a1c:	4b2a      	ldr	r3, [pc, #168]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a1e:	2200      	movs	r2, #0
 8004a20:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim2) != HAL_OK)
 8004a22:	4829      	ldr	r0, [pc, #164]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a24:	f004 ff8e 	bl	8009944 <HAL_TIM_Base_Init>
 8004a28:	4603      	mov	r3, r0
 8004a2a:	2b00      	cmp	r3, #0
 8004a2c:	d001      	beq.n	8004a32 <MX_TIM2_Init+0x6a>
  {
    Error_Handler();
 8004a2e:	f7fe fe9d 	bl	800376c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004a32:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004a36:	62bb      	str	r3, [r7, #40]	@ 0x28
  if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK)
 8004a38:	f107 0328 	add.w	r3, r7, #40	@ 0x28
 8004a3c:	4619      	mov	r1, r3
 8004a3e:	4822      	ldr	r0, [pc, #136]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a40:	f005 fd5c 	bl	800a4fc <HAL_TIM_ConfigClockSource>
 8004a44:	4603      	mov	r3, r0
 8004a46:	2b00      	cmp	r3, #0
 8004a48:	d001      	beq.n	8004a4e <MX_TIM2_Init+0x86>
  {
    Error_Handler();
 8004a4a:	f7fe fe8f 	bl	800376c <Error_Handler>
  }
  if (HAL_TIM_PWM_Init(&htim2) != HAL_OK)
 8004a4e:	481e      	ldr	r0, [pc, #120]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a50:	f005 f848 	bl	8009ae4 <HAL_TIM_PWM_Init>
 8004a54:	4603      	mov	r3, r0
 8004a56:	2b00      	cmp	r3, #0
 8004a58:	d001      	beq.n	8004a5e <MX_TIM2_Init+0x96>
  {
    Error_Handler();
 8004a5a:	f7fe fe87 	bl	800376c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004a5e:	2300      	movs	r3, #0
 8004a60:	61fb      	str	r3, [r7, #28]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004a62:	2300      	movs	r3, #0
 8004a64:	627b      	str	r3, [r7, #36]	@ 0x24
  if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig) != HAL_OK)
 8004a66:	f107 031c 	add.w	r3, r7, #28
 8004a6a:	4619      	mov	r1, r3
 8004a6c:	4816      	ldr	r0, [pc, #88]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a6e:	f006 fb23 	bl	800b0b8 <HAL_TIMEx_MasterConfigSynchronization>
 8004a72:	4603      	mov	r3, r0
 8004a74:	2b00      	cmp	r3, #0
 8004a76:	d001      	beq.n	8004a7c <MX_TIM2_Init+0xb4>
  {
    Error_Handler();
 8004a78:	f7fe fe78 	bl	800376c <Error_Handler>
  }
  sConfigOC.OCMode = TIM_OCMODE_PWM1;
 8004a7c:	2360      	movs	r3, #96	@ 0x60
 8004a7e:	603b      	str	r3, [r7, #0]
  sConfigOC.Pulse = 0;
 8004a80:	2300      	movs	r3, #0
 8004a82:	607b      	str	r3, [r7, #4]
  sConfigOC.OCPolarity = TIM_OCPOLARITY_HIGH;
 8004a84:	2300      	movs	r3, #0
 8004a86:	60bb      	str	r3, [r7, #8]
  sConfigOC.OCFastMode = TIM_OCFAST_DISABLE;
 8004a88:	2300      	movs	r3, #0
 8004a8a:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_1) != HAL_OK)
 8004a8c:	463b      	mov	r3, r7
 8004a8e:	2200      	movs	r2, #0
 8004a90:	4619      	mov	r1, r3
 8004a92:	480d      	ldr	r0, [pc, #52]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004a94:	f005 fc1e 	bl	800a2d4 <HAL_TIM_PWM_ConfigChannel>
 8004a98:	4603      	mov	r3, r0
 8004a9a:	2b00      	cmp	r3, #0
 8004a9c:	d001      	beq.n	8004aa2 <MX_TIM2_Init+0xda>
  {
    Error_Handler();
 8004a9e:	f7fe fe65 	bl	800376c <Error_Handler>
  }
  if (HAL_TIM_PWM_ConfigChannel(&htim2, &sConfigOC, TIM_CHANNEL_4) != HAL_OK)
 8004aa2:	463b      	mov	r3, r7
 8004aa4:	220c      	movs	r2, #12
 8004aa6:	4619      	mov	r1, r3
 8004aa8:	4807      	ldr	r0, [pc, #28]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004aaa:	f005 fc13 	bl	800a2d4 <HAL_TIM_PWM_ConfigChannel>
 8004aae:	4603      	mov	r3, r0
 8004ab0:	2b00      	cmp	r3, #0
 8004ab2:	d001      	beq.n	8004ab8 <MX_TIM2_Init+0xf0>
  {
    Error_Handler();
 8004ab4:	f7fe fe5a 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN TIM2_Init 2 */

  /* USER CODE END TIM2_Init 2 */
  HAL_TIM_MspPostInit(&htim2);
 8004ab8:	4803      	ldr	r0, [pc, #12]	@ (8004ac8 <MX_TIM2_Init+0x100>)
 8004aba:	f000 f9e9 	bl	8004e90 <HAL_TIM_MspPostInit>

}
 8004abe:	bf00      	nop
 8004ac0:	3738      	adds	r7, #56	@ 0x38
 8004ac2:	46bd      	mov	sp, r7
 8004ac4:	bd80      	pop	{r7, pc}
 8004ac6:	bf00      	nop
 8004ac8:	20006990 	.word	0x20006990

08004acc <MX_TIM3_Init>:
/* TIM3 init function */
void MX_TIM3_Init(void)
{
 8004acc:	b580      	push	{r7, lr}
 8004ace:	b088      	sub	sp, #32
 8004ad0:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM3_Init 0 */

  /* USER CODE END TIM3_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004ad2:	f107 0310 	add.w	r3, r7, #16
 8004ad6:	2200      	movs	r2, #0
 8004ad8:	601a      	str	r2, [r3, #0]
 8004ada:	605a      	str	r2, [r3, #4]
 8004adc:	609a      	str	r2, [r3, #8]
 8004ade:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004ae0:	1d3b      	adds	r3, r7, #4
 8004ae2:	2200      	movs	r2, #0
 8004ae4:	601a      	str	r2, [r3, #0]
 8004ae6:	605a      	str	r2, [r3, #4]
 8004ae8:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM3_Init 1 */

  /* USER CODE END TIM3_Init 1 */
  htim3.Instance = TIM3;
 8004aea:	4b1d      	ldr	r3, [pc, #116]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004aec:	4a1d      	ldr	r2, [pc, #116]	@ (8004b64 <MX_TIM3_Init+0x98>)
 8004aee:	601a      	str	r2, [r3, #0]
  htim3.Init.Prescaler = 169;
 8004af0:	4b1b      	ldr	r3, [pc, #108]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004af2:	22a9      	movs	r2, #169	@ 0xa9
 8004af4:	605a      	str	r2, [r3, #4]
  htim3.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004af6:	4b1a      	ldr	r3, [pc, #104]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004af8:	2200      	movs	r2, #0
 8004afa:	609a      	str	r2, [r3, #8]
  htim3.Init.Period = 65535;
 8004afc:	4b18      	ldr	r3, [pc, #96]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004afe:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b02:	60da      	str	r2, [r3, #12]
  htim3.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004b04:	4b16      	ldr	r3, [pc, #88]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004b06:	2200      	movs	r2, #0
 8004b08:	611a      	str	r2, [r3, #16]
  htim3.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004b0a:	4b15      	ldr	r3, [pc, #84]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004b0c:	2200      	movs	r2, #0
 8004b0e:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim3) != HAL_OK)
 8004b10:	4813      	ldr	r0, [pc, #76]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004b12:	f004 ff17 	bl	8009944 <HAL_TIM_Base_Init>
 8004b16:	4603      	mov	r3, r0
 8004b18:	2b00      	cmp	r3, #0
 8004b1a:	d001      	beq.n	8004b20 <MX_TIM3_Init+0x54>
  {
    Error_Handler();
 8004b1c:	f7fe fe26 	bl	800376c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004b20:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004b24:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim3, &sClockSourceConfig) != HAL_OK)
 8004b26:	f107 0310 	add.w	r3, r7, #16
 8004b2a:	4619      	mov	r1, r3
 8004b2c:	480c      	ldr	r0, [pc, #48]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004b2e:	f005 fce5 	bl	800a4fc <HAL_TIM_ConfigClockSource>
 8004b32:	4603      	mov	r3, r0
 8004b34:	2b00      	cmp	r3, #0
 8004b36:	d001      	beq.n	8004b3c <MX_TIM3_Init+0x70>
  {
    Error_Handler();
 8004b38:	f7fe fe18 	bl	800376c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004b3c:	2300      	movs	r3, #0
 8004b3e:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004b40:	2300      	movs	r3, #0
 8004b42:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim3, &sMasterConfig) != HAL_OK)
 8004b44:	1d3b      	adds	r3, r7, #4
 8004b46:	4619      	mov	r1, r3
 8004b48:	4805      	ldr	r0, [pc, #20]	@ (8004b60 <MX_TIM3_Init+0x94>)
 8004b4a:	f006 fab5 	bl	800b0b8 <HAL_TIMEx_MasterConfigSynchronization>
 8004b4e:	4603      	mov	r3, r0
 8004b50:	2b00      	cmp	r3, #0
 8004b52:	d001      	beq.n	8004b58 <MX_TIM3_Init+0x8c>
  {
    Error_Handler();
 8004b54:	f7fe fe0a 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN TIM3_Init 2 */

  /* USER CODE END TIM3_Init 2 */

}
 8004b58:	bf00      	nop
 8004b5a:	3720      	adds	r7, #32
 8004b5c:	46bd      	mov	sp, r7
 8004b5e:	bd80      	pop	{r7, pc}
 8004b60:	200069dc 	.word	0x200069dc
 8004b64:	40000400 	.word	0x40000400

08004b68 <MX_TIM4_Init>:
/* TIM4 init function */
void MX_TIM4_Init(void)
{
 8004b68:	b580      	push	{r7, lr}
 8004b6a:	b08c      	sub	sp, #48	@ 0x30
 8004b6c:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM4_Init 0 */

  /* USER CODE END TIM4_Init 0 */

  TIM_Encoder_InitTypeDef sConfig = {0};
 8004b6e:	f107 030c 	add.w	r3, r7, #12
 8004b72:	2224      	movs	r2, #36	@ 0x24
 8004b74:	2100      	movs	r1, #0
 8004b76:	4618      	mov	r0, r3
 8004b78:	f00d fb33 	bl	80121e2 <memset>
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004b7c:	463b      	mov	r3, r7
 8004b7e:	2200      	movs	r2, #0
 8004b80:	601a      	str	r2, [r3, #0]
 8004b82:	605a      	str	r2, [r3, #4]
 8004b84:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM4_Init 1 */

  /* USER CODE END TIM4_Init 1 */
  htim4.Instance = TIM4;
 8004b86:	4b21      	ldr	r3, [pc, #132]	@ (8004c0c <MX_TIM4_Init+0xa4>)
 8004b88:	4a21      	ldr	r2, [pc, #132]	@ (8004c10 <MX_TIM4_Init+0xa8>)
 8004b8a:	601a      	str	r2, [r3, #0]
  htim4.Init.Prescaler = 0;
 8004b8c:	4b1f      	ldr	r3, [pc, #124]	@ (8004c0c <MX_TIM4_Init+0xa4>)
 8004b8e:	2200      	movs	r2, #0
 8004b90:	605a      	str	r2, [r3, #4]
  htim4.Init.CounterMode = TIM_COUNTERMODE_UP;
 8004b92:	4b1e      	ldr	r3, [pc, #120]	@ (8004c0c <MX_TIM4_Init+0xa4>)
 8004b94:	2200      	movs	r2, #0
 8004b96:	609a      	str	r2, [r3, #8]
  htim4.Init.Period = 65535;
 8004b98:	4b1c      	ldr	r3, [pc, #112]	@ (8004c0c <MX_TIM4_Init+0xa4>)
 8004b9a:	f64f 72ff 	movw	r2, #65535	@ 0xffff
 8004b9e:	60da      	str	r2, [r3, #12]
  htim4.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004ba0:	4b1a      	ldr	r3, [pc, #104]	@ (8004c0c <MX_TIM4_Init+0xa4>)
 8004ba2:	2200      	movs	r2, #0
 8004ba4:	611a      	str	r2, [r3, #16]
  htim4.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004ba6:	4b19      	ldr	r3, [pc, #100]	@ (8004c0c <MX_TIM4_Init+0xa4>)
 8004ba8:	2200      	movs	r2, #0
 8004baa:	619a      	str	r2, [r3, #24]
  sConfig.EncoderMode = TIM_ENCODERMODE_TI12;
 8004bac:	2303      	movs	r3, #3
 8004bae:	60fb      	str	r3, [r7, #12]
  sConfig.IC1Polarity = TIM_ICPOLARITY_RISING;
 8004bb0:	2300      	movs	r3, #0
 8004bb2:	613b      	str	r3, [r7, #16]
  sConfig.IC1Selection = TIM_ICSELECTION_DIRECTTI;
 8004bb4:	2301      	movs	r3, #1
 8004bb6:	617b      	str	r3, [r7, #20]
  sConfig.IC1Prescaler = TIM_ICPSC_DIV1;
 8004bb8:	2300      	movs	r3, #0
 8004bba:	61bb      	str	r3, [r7, #24]
  sConfig.IC1Filter = 3;
 8004bbc:	2303      	movs	r3, #3
 8004bbe:	61fb      	str	r3, [r7, #28]
  sConfig.IC2Polarity = TIM_ICPOLARITY_RISING;
 8004bc0:	2300      	movs	r3, #0
 8004bc2:	623b      	str	r3, [r7, #32]
  sConfig.IC2Selection = TIM_ICSELECTION_DIRECTTI;
 8004bc4:	2301      	movs	r3, #1
 8004bc6:	627b      	str	r3, [r7, #36]	@ 0x24
  sConfig.IC2Prescaler = TIM_ICPSC_DIV1;
 8004bc8:	2300      	movs	r3, #0
 8004bca:	62bb      	str	r3, [r7, #40]	@ 0x28
  sConfig.IC2Filter = 3;
 8004bcc:	2303      	movs	r3, #3
 8004bce:	62fb      	str	r3, [r7, #44]	@ 0x2c
  if (HAL_TIM_Encoder_Init(&htim4, &sConfig) != HAL_OK)
 8004bd0:	f107 030c 	add.w	r3, r7, #12
 8004bd4:	4619      	mov	r1, r3
 8004bd6:	480d      	ldr	r0, [pc, #52]	@ (8004c0c <MX_TIM4_Init+0xa4>)
 8004bd8:	f005 f8f8 	bl	8009dcc <HAL_TIM_Encoder_Init>
 8004bdc:	4603      	mov	r3, r0
 8004bde:	2b00      	cmp	r3, #0
 8004be0:	d001      	beq.n	8004be6 <MX_TIM4_Init+0x7e>
  {
    Error_Handler();
 8004be2:	f7fe fdc3 	bl	800376c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004be6:	2300      	movs	r3, #0
 8004be8:	603b      	str	r3, [r7, #0]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004bea:	2300      	movs	r3, #0
 8004bec:	60bb      	str	r3, [r7, #8]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim4, &sMasterConfig) != HAL_OK)
 8004bee:	463b      	mov	r3, r7
 8004bf0:	4619      	mov	r1, r3
 8004bf2:	4806      	ldr	r0, [pc, #24]	@ (8004c0c <MX_TIM4_Init+0xa4>)
 8004bf4:	f006 fa60 	bl	800b0b8 <HAL_TIMEx_MasterConfigSynchronization>
 8004bf8:	4603      	mov	r3, r0
 8004bfa:	2b00      	cmp	r3, #0
 8004bfc:	d001      	beq.n	8004c02 <MX_TIM4_Init+0x9a>
  {
    Error_Handler();
 8004bfe:	f7fe fdb5 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN TIM4_Init 2 */

  /* USER CODE END TIM4_Init 2 */

}
 8004c02:	bf00      	nop
 8004c04:	3730      	adds	r7, #48	@ 0x30
 8004c06:	46bd      	mov	sp, r7
 8004c08:	bd80      	pop	{r7, pc}
 8004c0a:	bf00      	nop
 8004c0c:	20006a28 	.word	0x20006a28
 8004c10:	40000800 	.word	0x40000800

08004c14 <MX_TIM5_Init>:
/* TIM5 init function */
void MX_TIM5_Init(void)
{
 8004c14:	b580      	push	{r7, lr}
 8004c16:	b088      	sub	sp, #32
 8004c18:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN TIM5_Init 0 */

  /* USER CODE END TIM5_Init 0 */

  TIM_ClockConfigTypeDef sClockSourceConfig = {0};
 8004c1a:	f107 0310 	add.w	r3, r7, #16
 8004c1e:	2200      	movs	r2, #0
 8004c20:	601a      	str	r2, [r3, #0]
 8004c22:	605a      	str	r2, [r3, #4]
 8004c24:	609a      	str	r2, [r3, #8]
 8004c26:	60da      	str	r2, [r3, #12]
  TIM_MasterConfigTypeDef sMasterConfig = {0};
 8004c28:	1d3b      	adds	r3, r7, #4
 8004c2a:	2200      	movs	r2, #0
 8004c2c:	601a      	str	r2, [r3, #0]
 8004c2e:	605a      	str	r2, [r3, #4]
 8004c30:	609a      	str	r2, [r3, #8]

  /* USER CODE BEGIN TIM5_Init 1 */

  /* USER CODE END TIM5_Init 1 */
  htim5.Instance = TIM5;
 8004c32:	4b1d      	ldr	r3, [pc, #116]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c34:	4a1d      	ldr	r2, [pc, #116]	@ (8004cac <MX_TIM5_Init+0x98>)
 8004c36:	601a      	str	r2, [r3, #0]
  htim5.Init.Prescaler = 169;
 8004c38:	4b1b      	ldr	r3, [pc, #108]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c3a:	22a9      	movs	r2, #169	@ 0xa9
 8004c3c:	605a      	str	r2, [r3, #4]
  htim5.Init.CounterMode = TIM_COUNTERMODE_DOWN;
 8004c3e:	4b1a      	ldr	r3, [pc, #104]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c40:	2210      	movs	r2, #16
 8004c42:	609a      	str	r2, [r3, #8]
  htim5.Init.Period = 999;
 8004c44:	4b18      	ldr	r3, [pc, #96]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c46:	f240 32e7 	movw	r2, #999	@ 0x3e7
 8004c4a:	60da      	str	r2, [r3, #12]
  htim5.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8004c4c:	4b16      	ldr	r3, [pc, #88]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c4e:	2200      	movs	r2, #0
 8004c50:	611a      	str	r2, [r3, #16]
  htim5.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 8004c52:	4b15      	ldr	r3, [pc, #84]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c54:	2200      	movs	r2, #0
 8004c56:	619a      	str	r2, [r3, #24]
  if (HAL_TIM_Base_Init(&htim5) != HAL_OK)
 8004c58:	4813      	ldr	r0, [pc, #76]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c5a:	f004 fe73 	bl	8009944 <HAL_TIM_Base_Init>
 8004c5e:	4603      	mov	r3, r0
 8004c60:	2b00      	cmp	r3, #0
 8004c62:	d001      	beq.n	8004c68 <MX_TIM5_Init+0x54>
  {
    Error_Handler();
 8004c64:	f7fe fd82 	bl	800376c <Error_Handler>
  }
  sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 8004c68:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 8004c6c:	613b      	str	r3, [r7, #16]
  if (HAL_TIM_ConfigClockSource(&htim5, &sClockSourceConfig) != HAL_OK)
 8004c6e:	f107 0310 	add.w	r3, r7, #16
 8004c72:	4619      	mov	r1, r3
 8004c74:	480c      	ldr	r0, [pc, #48]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c76:	f005 fc41 	bl	800a4fc <HAL_TIM_ConfigClockSource>
 8004c7a:	4603      	mov	r3, r0
 8004c7c:	2b00      	cmp	r3, #0
 8004c7e:	d001      	beq.n	8004c84 <MX_TIM5_Init+0x70>
  {
    Error_Handler();
 8004c80:	f7fe fd74 	bl	800376c <Error_Handler>
  }
  sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 8004c84:	2300      	movs	r3, #0
 8004c86:	607b      	str	r3, [r7, #4]
  sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 8004c88:	2300      	movs	r3, #0
 8004c8a:	60fb      	str	r3, [r7, #12]
  if (HAL_TIMEx_MasterConfigSynchronization(&htim5, &sMasterConfig) != HAL_OK)
 8004c8c:	1d3b      	adds	r3, r7, #4
 8004c8e:	4619      	mov	r1, r3
 8004c90:	4805      	ldr	r0, [pc, #20]	@ (8004ca8 <MX_TIM5_Init+0x94>)
 8004c92:	f006 fa11 	bl	800b0b8 <HAL_TIMEx_MasterConfigSynchronization>
 8004c96:	4603      	mov	r3, r0
 8004c98:	2b00      	cmp	r3, #0
 8004c9a:	d001      	beq.n	8004ca0 <MX_TIM5_Init+0x8c>
  {
    Error_Handler();
 8004c9c:	f7fe fd66 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN TIM5_Init 2 */

  /* USER CODE END TIM5_Init 2 */

}
 8004ca0:	bf00      	nop
 8004ca2:	3720      	adds	r7, #32
 8004ca4:	46bd      	mov	sp, r7
 8004ca6:	bd80      	pop	{r7, pc}
 8004ca8:	20006a74 	.word	0x20006a74
 8004cac:	40000c00 	.word	0x40000c00

08004cb0 <HAL_TIM_Encoder_MspInit>:

void HAL_TIM_Encoder_MspInit(TIM_HandleTypeDef* tim_encoderHandle)
{
 8004cb0:	b580      	push	{r7, lr}
 8004cb2:	b08c      	sub	sp, #48	@ 0x30
 8004cb4:	af00      	add	r7, sp, #0
 8004cb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004cb8:	f107 031c 	add.w	r3, r7, #28
 8004cbc:	2200      	movs	r2, #0
 8004cbe:	601a      	str	r2, [r3, #0]
 8004cc0:	605a      	str	r2, [r3, #4]
 8004cc2:	609a      	str	r2, [r3, #8]
 8004cc4:	60da      	str	r2, [r3, #12]
 8004cc6:	611a      	str	r2, [r3, #16]
  if(tim_encoderHandle->Instance==TIM1)
 8004cc8:	687b      	ldr	r3, [r7, #4]
 8004cca:	681b      	ldr	r3, [r3, #0]
 8004ccc:	4a44      	ldr	r2, [pc, #272]	@ (8004de0 <HAL_TIM_Encoder_MspInit+0x130>)
 8004cce:	4293      	cmp	r3, r2
 8004cd0:	d128      	bne.n	8004d24 <HAL_TIM_Encoder_MspInit+0x74>
  {
  /* USER CODE BEGIN TIM1_MspInit 0 */

  /* USER CODE END TIM1_MspInit 0 */
    /* TIM1 clock enable */
    __HAL_RCC_TIM1_CLK_ENABLE();
 8004cd2:	4b44      	ldr	r3, [pc, #272]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004cd4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004cd6:	4a43      	ldr	r2, [pc, #268]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004cd8:	f443 6300 	orr.w	r3, r3, #2048	@ 0x800
 8004cdc:	6613      	str	r3, [r2, #96]	@ 0x60
 8004cde:	4b41      	ldr	r3, [pc, #260]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004ce0:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8004ce2:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8004ce6:	61bb      	str	r3, [r7, #24]
 8004ce8:	69bb      	ldr	r3, [r7, #24]

    __HAL_RCC_GPIOC_CLK_ENABLE();
 8004cea:	4b3e      	ldr	r3, [pc, #248]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004cec:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cee:	4a3d      	ldr	r2, [pc, #244]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004cf0:	f043 0304 	orr.w	r3, r3, #4
 8004cf4:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004cf6:	4b3b      	ldr	r3, [pc, #236]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004cf8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004cfa:	f003 0304 	and.w	r3, r3, #4
 8004cfe:	617b      	str	r3, [r7, #20]
 8004d00:	697b      	ldr	r3, [r7, #20]
    /**TIM1 GPIO Configuration
    PC0     ------> TIM1_CH1
    PC1     ------> TIM1_CH2
    */
    GPIO_InitStruct.Pin = ENCODER_R_1_Pin|ENCODER_R_2_Pin;
 8004d02:	2303      	movs	r3, #3
 8004d04:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d06:	2302      	movs	r3, #2
 8004d08:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d0a:	2300      	movs	r3, #0
 8004d0c:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d0e:	2300      	movs	r3, #0
 8004d10:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF2_TIM1;
 8004d12:	2302      	movs	r3, #2
 8004d14:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8004d16:	f107 031c 	add.w	r3, r7, #28
 8004d1a:	4619      	mov	r1, r3
 8004d1c:	4832      	ldr	r0, [pc, #200]	@ (8004de8 <HAL_TIM_Encoder_MspInit+0x138>)
 8004d1e:	f002 fa09 	bl	8007134 <HAL_GPIO_Init>

  /* USER CODE BEGIN TIM4_MspInit 1 */

  /* USER CODE END TIM4_MspInit 1 */
  }
}
 8004d22:	e059      	b.n	8004dd8 <HAL_TIM_Encoder_MspInit+0x128>
  else if(tim_encoderHandle->Instance==TIM4)
 8004d24:	687b      	ldr	r3, [r7, #4]
 8004d26:	681b      	ldr	r3, [r3, #0]
 8004d28:	4a30      	ldr	r2, [pc, #192]	@ (8004dec <HAL_TIM_Encoder_MspInit+0x13c>)
 8004d2a:	4293      	cmp	r3, r2
 8004d2c:	d154      	bne.n	8004dd8 <HAL_TIM_Encoder_MspInit+0x128>
    __HAL_RCC_TIM4_CLK_ENABLE();
 8004d2e:	4b2d      	ldr	r3, [pc, #180]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004d30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d32:	4a2c      	ldr	r2, [pc, #176]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004d34:	f043 0304 	orr.w	r3, r3, #4
 8004d38:	6593      	str	r3, [r2, #88]	@ 0x58
 8004d3a:	4b2a      	ldr	r3, [pc, #168]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004d3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004d3e:	f003 0304 	and.w	r3, r3, #4
 8004d42:	613b      	str	r3, [r7, #16]
 8004d44:	693b      	ldr	r3, [r7, #16]
    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004d46:	4b27      	ldr	r3, [pc, #156]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004d48:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d4a:	4a26      	ldr	r2, [pc, #152]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004d4c:	f043 0301 	orr.w	r3, r3, #1
 8004d50:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004d52:	4b24      	ldr	r3, [pc, #144]	@ (8004de4 <HAL_TIM_Encoder_MspInit+0x134>)
 8004d54:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004d56:	f003 0301 	and.w	r3, r3, #1
 8004d5a:	60fb      	str	r3, [r7, #12]
 8004d5c:	68fb      	ldr	r3, [r7, #12]
    GPIO_InitStruct.Pin = ENCODER_L_1_Pin|ENCODER_L_2_Pin;
 8004d5e:	f44f 53c0 	mov.w	r3, #6144	@ 0x1800
 8004d62:	61fb      	str	r3, [r7, #28]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004d64:	2302      	movs	r3, #2
 8004d66:	623b      	str	r3, [r7, #32]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004d68:	2300      	movs	r3, #0
 8004d6a:	627b      	str	r3, [r7, #36]	@ 0x24
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004d6c:	2300      	movs	r3, #0
 8004d6e:	62bb      	str	r3, [r7, #40]	@ 0x28
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM4;
 8004d70:	230a      	movs	r3, #10
 8004d72:	62fb      	str	r3, [r7, #44]	@ 0x2c
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8004d74:	f107 031c 	add.w	r3, r7, #28
 8004d78:	4619      	mov	r1, r3
 8004d7a:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004d7e:	f002 f9d9 	bl	8007134 <HAL_GPIO_Init>
    hdma_tim4_up.Instance = DMA1_Channel2;
 8004d82:	4b1b      	ldr	r3, [pc, #108]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004d84:	4a1b      	ldr	r2, [pc, #108]	@ (8004df4 <HAL_TIM_Encoder_MspInit+0x144>)
 8004d86:	601a      	str	r2, [r3, #0]
    hdma_tim4_up.Init.Request = DMA_REQUEST_TIM4_UP;
 8004d88:	4b19      	ldr	r3, [pc, #100]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004d8a:	2247      	movs	r2, #71	@ 0x47
 8004d8c:	605a      	str	r2, [r3, #4]
    hdma_tim4_up.Init.Direction = DMA_PERIPH_TO_MEMORY;
 8004d8e:	4b18      	ldr	r3, [pc, #96]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004d90:	2200      	movs	r2, #0
 8004d92:	609a      	str	r2, [r3, #8]
    hdma_tim4_up.Init.PeriphInc = DMA_PINC_DISABLE;
 8004d94:	4b16      	ldr	r3, [pc, #88]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004d96:	2200      	movs	r2, #0
 8004d98:	60da      	str	r2, [r3, #12]
    hdma_tim4_up.Init.MemInc = DMA_MINC_DISABLE;
 8004d9a:	4b15      	ldr	r3, [pc, #84]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004d9c:	2200      	movs	r2, #0
 8004d9e:	611a      	str	r2, [r3, #16]
    hdma_tim4_up.Init.PeriphDataAlignment = DMA_PDATAALIGN_WORD;
 8004da0:	4b13      	ldr	r3, [pc, #76]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004da2:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8004da6:	615a      	str	r2, [r3, #20]
    hdma_tim4_up.Init.MemDataAlignment = DMA_MDATAALIGN_WORD;
 8004da8:	4b11      	ldr	r3, [pc, #68]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004daa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 8004dae:	619a      	str	r2, [r3, #24]
    hdma_tim4_up.Init.Mode = DMA_CIRCULAR;
 8004db0:	4b0f      	ldr	r3, [pc, #60]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004db2:	2220      	movs	r2, #32
 8004db4:	61da      	str	r2, [r3, #28]
    hdma_tim4_up.Init.Priority = DMA_PRIORITY_LOW;
 8004db6:	4b0e      	ldr	r3, [pc, #56]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004db8:	2200      	movs	r2, #0
 8004dba:	621a      	str	r2, [r3, #32]
    if (HAL_DMA_Init(&hdma_tim4_up) != HAL_OK)
 8004dbc:	480c      	ldr	r0, [pc, #48]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004dbe:	f001 fe87 	bl	8006ad0 <HAL_DMA_Init>
 8004dc2:	4603      	mov	r3, r0
 8004dc4:	2b00      	cmp	r3, #0
 8004dc6:	d001      	beq.n	8004dcc <HAL_TIM_Encoder_MspInit+0x11c>
      Error_Handler();
 8004dc8:	f7fe fcd0 	bl	800376c <Error_Handler>
    __HAL_LINKDMA(tim_encoderHandle,hdma[TIM_DMA_ID_UPDATE],hdma_tim4_up);
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	4a08      	ldr	r2, [pc, #32]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004dd0:	621a      	str	r2, [r3, #32]
 8004dd2:	4a07      	ldr	r2, [pc, #28]	@ (8004df0 <HAL_TIM_Encoder_MspInit+0x140>)
 8004dd4:	687b      	ldr	r3, [r7, #4]
 8004dd6:	6293      	str	r3, [r2, #40]	@ 0x28
}
 8004dd8:	bf00      	nop
 8004dda:	3730      	adds	r7, #48	@ 0x30
 8004ddc:	46bd      	mov	sp, r7
 8004dde:	bd80      	pop	{r7, pc}
 8004de0:	40012c00 	.word	0x40012c00
 8004de4:	40021000 	.word	0x40021000
 8004de8:	48000800 	.word	0x48000800
 8004dec:	40000800 	.word	0x40000800
 8004df0:	20006ac0 	.word	0x20006ac0
 8004df4:	4002001c 	.word	0x4002001c

08004df8 <HAL_TIM_Base_MspInit>:

void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* tim_baseHandle)
{
 8004df8:	b580      	push	{r7, lr}
 8004dfa:	b086      	sub	sp, #24
 8004dfc:	af00      	add	r7, sp, #0
 8004dfe:	6078      	str	r0, [r7, #4]

  if(tim_baseHandle->Instance==TIM2)
 8004e00:	687b      	ldr	r3, [r7, #4]
 8004e02:	681b      	ldr	r3, [r3, #0]
 8004e04:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004e08:	d10c      	bne.n	8004e24 <HAL_TIM_Base_MspInit+0x2c>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* TIM2 clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 8004e0a:	4b1e      	ldr	r3, [pc, #120]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e0c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e0e:	4a1d      	ldr	r2, [pc, #116]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e10:	f043 0301 	orr.w	r3, r3, #1
 8004e14:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e16:	4b1b      	ldr	r3, [pc, #108]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e18:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e1a:	f003 0301 	and.w	r3, r3, #1
 8004e1e:	617b      	str	r3, [r7, #20]
 8004e20:	697b      	ldr	r3, [r7, #20]
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
  /* USER CODE BEGIN TIM5_MspInit 1 */

  /* USER CODE END TIM5_MspInit 1 */
  }
}
 8004e22:	e02a      	b.n	8004e7a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM3)
 8004e24:	687b      	ldr	r3, [r7, #4]
 8004e26:	681b      	ldr	r3, [r3, #0]
 8004e28:	4a17      	ldr	r2, [pc, #92]	@ (8004e88 <HAL_TIM_Base_MspInit+0x90>)
 8004e2a:	4293      	cmp	r3, r2
 8004e2c:	d10c      	bne.n	8004e48 <HAL_TIM_Base_MspInit+0x50>
    __HAL_RCC_TIM3_CLK_ENABLE();
 8004e2e:	4b15      	ldr	r3, [pc, #84]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e30:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e32:	4a14      	ldr	r2, [pc, #80]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e34:	f043 0302 	orr.w	r3, r3, #2
 8004e38:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e3a:	4b12      	ldr	r3, [pc, #72]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e3c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e3e:	f003 0302 	and.w	r3, r3, #2
 8004e42:	613b      	str	r3, [r7, #16]
 8004e44:	693b      	ldr	r3, [r7, #16]
}
 8004e46:	e018      	b.n	8004e7a <HAL_TIM_Base_MspInit+0x82>
  else if(tim_baseHandle->Instance==TIM5)
 8004e48:	687b      	ldr	r3, [r7, #4]
 8004e4a:	681b      	ldr	r3, [r3, #0]
 8004e4c:	4a0f      	ldr	r2, [pc, #60]	@ (8004e8c <HAL_TIM_Base_MspInit+0x94>)
 8004e4e:	4293      	cmp	r3, r2
 8004e50:	d113      	bne.n	8004e7a <HAL_TIM_Base_MspInit+0x82>
    __HAL_RCC_TIM5_CLK_ENABLE();
 8004e52:	4b0c      	ldr	r3, [pc, #48]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e54:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e56:	4a0b      	ldr	r2, [pc, #44]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e58:	f043 0308 	orr.w	r3, r3, #8
 8004e5c:	6593      	str	r3, [r2, #88]	@ 0x58
 8004e5e:	4b09      	ldr	r3, [pc, #36]	@ (8004e84 <HAL_TIM_Base_MspInit+0x8c>)
 8004e60:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8004e62:	f003 0308 	and.w	r3, r3, #8
 8004e66:	60fb      	str	r3, [r7, #12]
 8004e68:	68fb      	ldr	r3, [r7, #12]
    HAL_NVIC_SetPriority(TIM5_IRQn, 0, 0);
 8004e6a:	2200      	movs	r2, #0
 8004e6c:	2100      	movs	r1, #0
 8004e6e:	2032      	movs	r0, #50	@ 0x32
 8004e70:	f001 fdf9 	bl	8006a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM5_IRQn);
 8004e74:	2032      	movs	r0, #50	@ 0x32
 8004e76:	f001 fe10 	bl	8006a9a <HAL_NVIC_EnableIRQ>
}
 8004e7a:	bf00      	nop
 8004e7c:	3718      	adds	r7, #24
 8004e7e:	46bd      	mov	sp, r7
 8004e80:	bd80      	pop	{r7, pc}
 8004e82:	bf00      	nop
 8004e84:	40021000 	.word	0x40021000
 8004e88:	40000400 	.word	0x40000400
 8004e8c:	40000c00 	.word	0x40000c00

08004e90 <HAL_TIM_MspPostInit>:
void HAL_TIM_MspPostInit(TIM_HandleTypeDef* timHandle)
{
 8004e90:	b580      	push	{r7, lr}
 8004e92:	b088      	sub	sp, #32
 8004e94:	af00      	add	r7, sp, #0
 8004e96:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004e98:	f107 030c 	add.w	r3, r7, #12
 8004e9c:	2200      	movs	r2, #0
 8004e9e:	601a      	str	r2, [r3, #0]
 8004ea0:	605a      	str	r2, [r3, #4]
 8004ea2:	609a      	str	r2, [r3, #8]
 8004ea4:	60da      	str	r2, [r3, #12]
 8004ea6:	611a      	str	r2, [r3, #16]
  if(timHandle->Instance==TIM2)
 8004ea8:	687b      	ldr	r3, [r7, #4]
 8004eaa:	681b      	ldr	r3, [r3, #0]
 8004eac:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8004eb0:	d12e      	bne.n	8004f10 <HAL_TIM_MspPostInit+0x80>
  {
  /* USER CODE BEGIN TIM2_MspPostInit 0 */

  /* USER CODE END TIM2_MspPostInit 0 */

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8004eb2:	4b19      	ldr	r3, [pc, #100]	@ (8004f18 <HAL_TIM_MspPostInit+0x88>)
 8004eb4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004eb6:	4a18      	ldr	r2, [pc, #96]	@ (8004f18 <HAL_TIM_MspPostInit+0x88>)
 8004eb8:	f043 0301 	orr.w	r3, r3, #1
 8004ebc:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8004ebe:	4b16      	ldr	r3, [pc, #88]	@ (8004f18 <HAL_TIM_MspPostInit+0x88>)
 8004ec0:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8004ec2:	f003 0301 	and.w	r3, r3, #1
 8004ec6:	60bb      	str	r3, [r7, #8]
 8004ec8:	68bb      	ldr	r3, [r7, #8]
    /**TIM2 GPIO Configuration
    PA0     ------> TIM2_CH1
    PA10     ------> TIM2_CH4
    */
    GPIO_InitStruct.Pin = PWM_R_Pin;
 8004eca:	2301      	movs	r3, #1
 8004ecc:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ece:	2302      	movs	r3, #2
 8004ed0:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ed2:	2300      	movs	r3, #0
 8004ed4:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004ed6:	2300      	movs	r3, #0
 8004ed8:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF1_TIM2;
 8004eda:	2301      	movs	r3, #1
 8004edc:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_R_GPIO_Port, &GPIO_InitStruct);
 8004ede:	f107 030c 	add.w	r3, r7, #12
 8004ee2:	4619      	mov	r1, r3
 8004ee4:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004ee8:	f002 f924 	bl	8007134 <HAL_GPIO_Init>

    GPIO_InitStruct.Pin = PWM_L_Pin;
 8004eec:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8004ef0:	60fb      	str	r3, [r7, #12]
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8004ef2:	2302      	movs	r3, #2
 8004ef4:	613b      	str	r3, [r7, #16]
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8004ef6:	2300      	movs	r3, #0
 8004ef8:	617b      	str	r3, [r7, #20]
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8004efa:	2300      	movs	r3, #0
 8004efc:	61bb      	str	r3, [r7, #24]
    GPIO_InitStruct.Alternate = GPIO_AF10_TIM2;
 8004efe:	230a      	movs	r3, #10
 8004f00:	61fb      	str	r3, [r7, #28]
    HAL_GPIO_Init(PWM_L_GPIO_Port, &GPIO_InitStruct);
 8004f02:	f107 030c 	add.w	r3, r7, #12
 8004f06:	4619      	mov	r1, r3
 8004f08:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 8004f0c:	f002 f912 	bl	8007134 <HAL_GPIO_Init>
  /* USER CODE BEGIN TIM2_MspPostInit 1 */

  /* USER CODE END TIM2_MspPostInit 1 */
  }

}
 8004f10:	bf00      	nop
 8004f12:	3720      	adds	r7, #32
 8004f14:	46bd      	mov	sp, r7
 8004f16:	bd80      	pop	{r7, pc}
 8004f18:	40021000 	.word	0x40021000

08004f1c <MX_LPUART1_UART_Init>:
UART_HandleTypeDef hlpuart1;

/* LPUART1 init function */

void MX_LPUART1_UART_Init(void)
{
 8004f1c:	b580      	push	{r7, lr}
 8004f1e:	af00      	add	r7, sp, #0
  /* USER CODE END LPUART1_Init 0 */

  /* USER CODE BEGIN LPUART1_Init 1 */

  /* USER CODE END LPUART1_Init 1 */
  hlpuart1.Instance = LPUART1;
 8004f20:	4b21      	ldr	r3, [pc, #132]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f22:	4a22      	ldr	r2, [pc, #136]	@ (8004fac <MX_LPUART1_UART_Init+0x90>)
 8004f24:	601a      	str	r2, [r3, #0]
  hlpuart1.Init.BaudRate = 9600;
 8004f26:	4b20      	ldr	r3, [pc, #128]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f28:	f44f 5216 	mov.w	r2, #9600	@ 0x2580
 8004f2c:	605a      	str	r2, [r3, #4]
  hlpuart1.Init.WordLength = UART_WORDLENGTH_8B;
 8004f2e:	4b1e      	ldr	r3, [pc, #120]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f30:	2200      	movs	r2, #0
 8004f32:	609a      	str	r2, [r3, #8]
  hlpuart1.Init.StopBits = UART_STOPBITS_1;
 8004f34:	4b1c      	ldr	r3, [pc, #112]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f36:	2200      	movs	r2, #0
 8004f38:	60da      	str	r2, [r3, #12]
  hlpuart1.Init.Parity = UART_PARITY_NONE;
 8004f3a:	4b1b      	ldr	r3, [pc, #108]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f3c:	2200      	movs	r2, #0
 8004f3e:	611a      	str	r2, [r3, #16]
  hlpuart1.Init.Mode = UART_MODE_TX_RX;
 8004f40:	4b19      	ldr	r3, [pc, #100]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f42:	220c      	movs	r2, #12
 8004f44:	615a      	str	r2, [r3, #20]
  hlpuart1.Init.HwFlowCtl = UART_HWCONTROL_NONE;
 8004f46:	4b18      	ldr	r3, [pc, #96]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f48:	2200      	movs	r2, #0
 8004f4a:	619a      	str	r2, [r3, #24]
  hlpuart1.Init.OneBitSampling = UART_ONE_BIT_SAMPLE_DISABLE;
 8004f4c:	4b16      	ldr	r3, [pc, #88]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f4e:	2200      	movs	r2, #0
 8004f50:	621a      	str	r2, [r3, #32]
  hlpuart1.Init.ClockPrescaler = UART_PRESCALER_DIV1;
 8004f52:	4b15      	ldr	r3, [pc, #84]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f54:	2200      	movs	r2, #0
 8004f56:	625a      	str	r2, [r3, #36]	@ 0x24
  hlpuart1.AdvancedInit.AdvFeatureInit = UART_ADVFEATURE_NO_INIT;
 8004f58:	4b13      	ldr	r3, [pc, #76]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f5a:	2200      	movs	r2, #0
 8004f5c:	629a      	str	r2, [r3, #40]	@ 0x28
  if (HAL_UART_Init(&hlpuart1) != HAL_OK)
 8004f5e:	4812      	ldr	r0, [pc, #72]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f60:	f006 f986 	bl	800b270 <HAL_UART_Init>
 8004f64:	4603      	mov	r3, r0
 8004f66:	2b00      	cmp	r3, #0
 8004f68:	d001      	beq.n	8004f6e <MX_LPUART1_UART_Init+0x52>
  {
    Error_Handler();
 8004f6a:	f7fe fbff 	bl	800376c <Error_Handler>
  }
  if (HAL_UARTEx_SetTxFifoThreshold(&hlpuart1, UART_TXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004f6e:	2100      	movs	r1, #0
 8004f70:	480d      	ldr	r0, [pc, #52]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f72:	f008 f9fc 	bl	800d36e <HAL_UARTEx_SetTxFifoThreshold>
 8004f76:	4603      	mov	r3, r0
 8004f78:	2b00      	cmp	r3, #0
 8004f7a:	d001      	beq.n	8004f80 <MX_LPUART1_UART_Init+0x64>
  {
    Error_Handler();
 8004f7c:	f7fe fbf6 	bl	800376c <Error_Handler>
  }
  if (HAL_UARTEx_SetRxFifoThreshold(&hlpuart1, UART_RXFIFO_THRESHOLD_1_8) != HAL_OK)
 8004f80:	2100      	movs	r1, #0
 8004f82:	4809      	ldr	r0, [pc, #36]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f84:	f008 fa31 	bl	800d3ea <HAL_UARTEx_SetRxFifoThreshold>
 8004f88:	4603      	mov	r3, r0
 8004f8a:	2b00      	cmp	r3, #0
 8004f8c:	d001      	beq.n	8004f92 <MX_LPUART1_UART_Init+0x76>
  {
    Error_Handler();
 8004f8e:	f7fe fbed 	bl	800376c <Error_Handler>
  }
  if (HAL_UARTEx_DisableFifoMode(&hlpuart1) != HAL_OK)
 8004f92:	4805      	ldr	r0, [pc, #20]	@ (8004fa8 <MX_LPUART1_UART_Init+0x8c>)
 8004f94:	f008 f9b2 	bl	800d2fc <HAL_UARTEx_DisableFifoMode>
 8004f98:	4603      	mov	r3, r0
 8004f9a:	2b00      	cmp	r3, #0
 8004f9c:	d001      	beq.n	8004fa2 <MX_LPUART1_UART_Init+0x86>
  {
    Error_Handler();
 8004f9e:	f7fe fbe5 	bl	800376c <Error_Handler>
  }
  /* USER CODE BEGIN LPUART1_Init 2 */

  /* USER CODE END LPUART1_Init 2 */

}
 8004fa2:	bf00      	nop
 8004fa4:	bd80      	pop	{r7, pc}
 8004fa6:	bf00      	nop
 8004fa8:	20006b20 	.word	0x20006b20
 8004fac:	40008000 	.word	0x40008000

08004fb0 <HAL_UART_MspInit>:

void HAL_UART_MspInit(UART_HandleTypeDef* uartHandle)
{
 8004fb0:	b580      	push	{r7, lr}
 8004fb2:	b09e      	sub	sp, #120	@ 0x78
 8004fb4:	af00      	add	r7, sp, #0
 8004fb6:	6078      	str	r0, [r7, #4]

  GPIO_InitTypeDef GPIO_InitStruct = {0};
 8004fb8:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8004fbc:	2200      	movs	r2, #0
 8004fbe:	601a      	str	r2, [r3, #0]
 8004fc0:	605a      	str	r2, [r3, #4]
 8004fc2:	609a      	str	r2, [r3, #8]
 8004fc4:	60da      	str	r2, [r3, #12]
 8004fc6:	611a      	str	r2, [r3, #16]
  RCC_PeriphCLKInitTypeDef PeriphClkInit = {0};
 8004fc8:	f107 0310 	add.w	r3, r7, #16
 8004fcc:	2254      	movs	r2, #84	@ 0x54
 8004fce:	2100      	movs	r1, #0
 8004fd0:	4618      	mov	r0, r3
 8004fd2:	f00d f906 	bl	80121e2 <memset>
  if(uartHandle->Instance==LPUART1)
 8004fd6:	687b      	ldr	r3, [r7, #4]
 8004fd8:	681b      	ldr	r3, [r3, #0]
 8004fda:	4a23      	ldr	r2, [pc, #140]	@ (8005068 <HAL_UART_MspInit+0xb8>)
 8004fdc:	4293      	cmp	r3, r2
 8004fde:	d13f      	bne.n	8005060 <HAL_UART_MspInit+0xb0>

  /* USER CODE END LPUART1_MspInit 0 */

  /** Initializes the peripherals clocks
  */
    PeriphClkInit.PeriphClockSelection = RCC_PERIPHCLK_LPUART1;
 8004fe0:	2320      	movs	r3, #32
 8004fe2:	613b      	str	r3, [r7, #16]
    PeriphClkInit.Lpuart1ClockSelection = RCC_LPUART1CLKSOURCE_LSE;
 8004fe4:	f44f 6340 	mov.w	r3, #3072	@ 0xc00
 8004fe8:	62bb      	str	r3, [r7, #40]	@ 0x28
    if (HAL_RCCEx_PeriphCLKConfig(&PeriphClkInit) != HAL_OK)
 8004fea:	f107 0310 	add.w	r3, r7, #16
 8004fee:	4618      	mov	r0, r3
 8004ff0:	f003 fe2c 	bl	8008c4c <HAL_RCCEx_PeriphCLKConfig>
 8004ff4:	4603      	mov	r3, r0
 8004ff6:	2b00      	cmp	r3, #0
 8004ff8:	d001      	beq.n	8004ffe <HAL_UART_MspInit+0x4e>
    {
      Error_Handler();
 8004ffa:	f7fe fbb7 	bl	800376c <Error_Handler>
    }

    /* LPUART1 clock enable */
    __HAL_RCC_LPUART1_CLK_ENABLE();
 8004ffe:	4b1b      	ldr	r3, [pc, #108]	@ (800506c <HAL_UART_MspInit+0xbc>)
 8005000:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005002:	4a1a      	ldr	r2, [pc, #104]	@ (800506c <HAL_UART_MspInit+0xbc>)
 8005004:	f043 0301 	orr.w	r3, r3, #1
 8005008:	65d3      	str	r3, [r2, #92]	@ 0x5c
 800500a:	4b18      	ldr	r3, [pc, #96]	@ (800506c <HAL_UART_MspInit+0xbc>)
 800500c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800500e:	f003 0301 	and.w	r3, r3, #1
 8005012:	60fb      	str	r3, [r7, #12]
 8005014:	68fb      	ldr	r3, [r7, #12]

    __HAL_RCC_GPIOA_CLK_ENABLE();
 8005016:	4b15      	ldr	r3, [pc, #84]	@ (800506c <HAL_UART_MspInit+0xbc>)
 8005018:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 800501a:	4a14      	ldr	r2, [pc, #80]	@ (800506c <HAL_UART_MspInit+0xbc>)
 800501c:	f043 0301 	orr.w	r3, r3, #1
 8005020:	64d3      	str	r3, [r2, #76]	@ 0x4c
 8005022:	4b12      	ldr	r3, [pc, #72]	@ (800506c <HAL_UART_MspInit+0xbc>)
 8005024:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8005026:	f003 0301 	and.w	r3, r3, #1
 800502a:	60bb      	str	r3, [r7, #8]
 800502c:	68bb      	ldr	r3, [r7, #8]
    /**LPUART1 GPIO Configuration
    PA2     ------> LPUART1_TX
    PA3     ------> LPUART1_RX
    */
    GPIO_InitStruct.Pin = LPUART1_TX_Pin|LPUART1_RX_Pin;
 800502e:	230c      	movs	r3, #12
 8005030:	667b      	str	r3, [r7, #100]	@ 0x64
    GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8005032:	2302      	movs	r3, #2
 8005034:	66bb      	str	r3, [r7, #104]	@ 0x68
    GPIO_InitStruct.Pull = GPIO_NOPULL;
 8005036:	2300      	movs	r3, #0
 8005038:	66fb      	str	r3, [r7, #108]	@ 0x6c
    GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800503a:	2300      	movs	r3, #0
 800503c:	673b      	str	r3, [r7, #112]	@ 0x70
    GPIO_InitStruct.Alternate = GPIO_AF12_LPUART1;
 800503e:	230c      	movs	r3, #12
 8005040:	677b      	str	r3, [r7, #116]	@ 0x74
    HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8005042:	f107 0364 	add.w	r3, r7, #100	@ 0x64
 8005046:	4619      	mov	r1, r3
 8005048:	f04f 4090 	mov.w	r0, #1207959552	@ 0x48000000
 800504c:	f002 f872 	bl	8007134 <HAL_GPIO_Init>

    /* LPUART1 interrupt Init */
    HAL_NVIC_SetPriority(LPUART1_IRQn, 0, 0);
 8005050:	2200      	movs	r2, #0
 8005052:	2100      	movs	r1, #0
 8005054:	205b      	movs	r0, #91	@ 0x5b
 8005056:	f001 fd06 	bl	8006a66 <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(LPUART1_IRQn);
 800505a:	205b      	movs	r0, #91	@ 0x5b
 800505c:	f001 fd1d 	bl	8006a9a <HAL_NVIC_EnableIRQ>
  /* USER CODE BEGIN LPUART1_MspInit 1 */

  /* USER CODE END LPUART1_MspInit 1 */
  }
}
 8005060:	bf00      	nop
 8005062:	3778      	adds	r7, #120	@ 0x78
 8005064:	46bd      	mov	sp, r7
 8005066:	bd80      	pop	{r7, pc}
 8005068:	40008000 	.word	0x40008000
 800506c:	40021000 	.word	0x40021000

08005070 <Reset_Handler>:
    .section	.text.Reset_Handler
	.weak	Reset_Handler
	.type	Reset_Handler, %function
Reset_Handler:

  ldr   r0, =_estack
 8005070:	480d      	ldr	r0, [pc, #52]	@ (80050a8 <LoopForever+0x2>)
  mov   sp, r0          /* set stack pointer */
 8005072:	4685      	mov	sp, r0

/* Call the clock system initialization function.*/
    bl  SystemInit
 8005074:	f7ff fc3c 	bl	80048f0 <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8005078:	480c      	ldr	r0, [pc, #48]	@ (80050ac <LoopForever+0x6>)
  ldr r1, =_edata
 800507a:	490d      	ldr	r1, [pc, #52]	@ (80050b0 <LoopForever+0xa>)
  ldr r2, =_sidata
 800507c:	4a0d      	ldr	r2, [pc, #52]	@ (80050b4 <LoopForever+0xe>)
  movs r3, #0
 800507e:	2300      	movs	r3, #0
  b	LoopCopyDataInit
 8005080:	e002      	b.n	8005088 <LoopCopyDataInit>

08005082 <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8005082:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8005084:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8005086:	3304      	adds	r3, #4

08005088 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8005088:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 800508a:	428c      	cmp	r4, r1
  bcc CopyDataInit
 800508c:	d3f9      	bcc.n	8005082 <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 800508e:	4a0a      	ldr	r2, [pc, #40]	@ (80050b8 <LoopForever+0x12>)
  ldr r4, =_ebss
 8005090:	4c0a      	ldr	r4, [pc, #40]	@ (80050bc <LoopForever+0x16>)
  movs r3, #0
 8005092:	2300      	movs	r3, #0
  b LoopFillZerobss
 8005094:	e001      	b.n	800509a <LoopFillZerobss>

08005096 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8005096:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8005098:	3204      	adds	r2, #4

0800509a <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 800509a:	42a2      	cmp	r2, r4
  bcc FillZerobss
 800509c:	d3fb      	bcc.n	8005096 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 800509e:	f00d f967 	bl	8012370 <__libc_init_array>
/* Call the application's entry point.*/
	bl	main
 80050a2:	f7fd fb37 	bl	8002714 <main>

080050a6 <LoopForever>:

LoopForever:
    b LoopForever
 80050a6:	e7fe      	b.n	80050a6 <LoopForever>
  ldr   r0, =_estack
 80050a8:	20020000 	.word	0x20020000
  ldr r0, =_sdata
 80050ac:	20000000 	.word	0x20000000
  ldr r1, =_edata
 80050b0:	200001f0 	.word	0x200001f0
  ldr r2, =_sidata
 80050b4:	08016694 	.word	0x08016694
  ldr r2, =_sbss
 80050b8:	200001f0 	.word	0x200001f0
  ldr r4, =_ebss
 80050bc:	20006d48 	.word	0x20006d48

080050c0 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section	.text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
	b	Infinite_Loop
 80050c0:	e7fe      	b.n	80050c0 <ADC1_2_IRQHandler>

080050c2 <HAL_Init>:
  *         each 1ms in the SysTick_Handler() interrupt handler.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 80050c2:	b580      	push	{r7, lr}
 80050c4:	b082      	sub	sp, #8
 80050c6:	af00      	add	r7, sp, #0
  HAL_StatusTypeDef  status = HAL_OK;
 80050c8:	2300      	movs	r3, #0
 80050ca:	71fb      	strb	r3, [r7, #7]
#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 80050cc:	2003      	movs	r0, #3
 80050ce:	f001 fcbf 	bl	8006a50 <HAL_NVIC_SetPriorityGrouping>

  /* Use SysTick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  if (HAL_InitTick(TICK_INT_PRIORITY) != HAL_OK)
 80050d2:	2000      	movs	r0, #0
 80050d4:	f000 f80e 	bl	80050f4 <HAL_InitTick>
 80050d8:	4603      	mov	r3, r0
 80050da:	2b00      	cmp	r3, #0
 80050dc:	d002      	beq.n	80050e4 <HAL_Init+0x22>
  {
    status = HAL_ERROR;
 80050de:	2301      	movs	r3, #1
 80050e0:	71fb      	strb	r3, [r7, #7]
 80050e2:	e001      	b.n	80050e8 <HAL_Init+0x26>
  }
  else
  {
    /* Init the low level hardware */
    HAL_MspInit();
 80050e4:	f7ff fac2 	bl	800466c <HAL_MspInit>
  }

  /* Return function status */
  return status;
 80050e8:	79fb      	ldrb	r3, [r7, #7]

}
 80050ea:	4618      	mov	r0, r3
 80050ec:	3708      	adds	r7, #8
 80050ee:	46bd      	mov	sp, r7
 80050f0:	bd80      	pop	{r7, pc}
	...

080050f4 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 80050f4:	b580      	push	{r7, lr}
 80050f6:	b084      	sub	sp, #16
 80050f8:	af00      	add	r7, sp, #0
 80050fa:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef  status = HAL_OK;
 80050fc:	2300      	movs	r3, #0
 80050fe:	73fb      	strb	r3, [r7, #15]

  if (uwTickFreq != 0U)
 8005100:	4b16      	ldr	r3, [pc, #88]	@ (800515c <HAL_InitTick+0x68>)
 8005102:	681b      	ldr	r3, [r3, #0]
 8005104:	2b00      	cmp	r3, #0
 8005106:	d022      	beq.n	800514e <HAL_InitTick+0x5a>
  {
    /* Configure the SysTick to have interrupt in 1ms time basis*/
    if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) == 0U)
 8005108:	4b15      	ldr	r3, [pc, #84]	@ (8005160 <HAL_InitTick+0x6c>)
 800510a:	681a      	ldr	r2, [r3, #0]
 800510c:	4b13      	ldr	r3, [pc, #76]	@ (800515c <HAL_InitTick+0x68>)
 800510e:	681b      	ldr	r3, [r3, #0]
 8005110:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8005114:	fbb1 f3f3 	udiv	r3, r1, r3
 8005118:	fbb2 f3f3 	udiv	r3, r2, r3
 800511c:	4618      	mov	r0, r3
 800511e:	f001 fcca 	bl	8006ab6 <HAL_SYSTICK_Config>
 8005122:	4603      	mov	r3, r0
 8005124:	2b00      	cmp	r3, #0
 8005126:	d10f      	bne.n	8005148 <HAL_InitTick+0x54>
    {
      /* Configure the SysTick IRQ priority */
      if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8005128:	687b      	ldr	r3, [r7, #4]
 800512a:	2b0f      	cmp	r3, #15
 800512c:	d809      	bhi.n	8005142 <HAL_InitTick+0x4e>
      {
        HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 800512e:	2200      	movs	r2, #0
 8005130:	6879      	ldr	r1, [r7, #4]
 8005132:	f04f 30ff 	mov.w	r0, #4294967295
 8005136:	f001 fc96 	bl	8006a66 <HAL_NVIC_SetPriority>
        uwTickPrio = TickPriority;
 800513a:	4a0a      	ldr	r2, [pc, #40]	@ (8005164 <HAL_InitTick+0x70>)
 800513c:	687b      	ldr	r3, [r7, #4]
 800513e:	6013      	str	r3, [r2, #0]
 8005140:	e007      	b.n	8005152 <HAL_InitTick+0x5e>
      }
      else
      {
        status = HAL_ERROR;
 8005142:	2301      	movs	r3, #1
 8005144:	73fb      	strb	r3, [r7, #15]
 8005146:	e004      	b.n	8005152 <HAL_InitTick+0x5e>
      }
    }
    else
    {
      status = HAL_ERROR;
 8005148:	2301      	movs	r3, #1
 800514a:	73fb      	strb	r3, [r7, #15]
 800514c:	e001      	b.n	8005152 <HAL_InitTick+0x5e>
    }
  }
  else
  {
    status = HAL_ERROR;
 800514e:	2301      	movs	r3, #1
 8005150:	73fb      	strb	r3, [r7, #15]
  }

  /* Return function status */
  return status;
 8005152:	7bfb      	ldrb	r3, [r7, #15]
}
 8005154:	4618      	mov	r0, r3
 8005156:	3710      	adds	r7, #16
 8005158:	46bd      	mov	sp, r7
 800515a:	bd80      	pop	{r7, pc}
 800515c:	2000000c 	.word	0x2000000c
 8005160:	20000004 	.word	0x20000004
 8005164:	20000008 	.word	0x20000008

08005168 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8005168:	b480      	push	{r7}
 800516a:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 800516c:	4b05      	ldr	r3, [pc, #20]	@ (8005184 <HAL_IncTick+0x1c>)
 800516e:	681a      	ldr	r2, [r3, #0]
 8005170:	4b05      	ldr	r3, [pc, #20]	@ (8005188 <HAL_IncTick+0x20>)
 8005172:	681b      	ldr	r3, [r3, #0]
 8005174:	4413      	add	r3, r2
 8005176:	4a03      	ldr	r2, [pc, #12]	@ (8005184 <HAL_IncTick+0x1c>)
 8005178:	6013      	str	r3, [r2, #0]
}
 800517a:	bf00      	nop
 800517c:	46bd      	mov	sp, r7
 800517e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005182:	4770      	bx	lr
 8005184:	20006bb4 	.word	0x20006bb4
 8005188:	2000000c 	.word	0x2000000c

0800518c <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 800518c:	b480      	push	{r7}
 800518e:	af00      	add	r7, sp, #0
  return uwTick;
 8005190:	4b03      	ldr	r3, [pc, #12]	@ (80051a0 <HAL_GetTick+0x14>)
 8005192:	681b      	ldr	r3, [r3, #0]
}
 8005194:	4618      	mov	r0, r3
 8005196:	46bd      	mov	sp, r7
 8005198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800519c:	4770      	bx	lr
 800519e:	bf00      	nop
 80051a0:	20006bb4 	.word	0x20006bb4

080051a4 <HAL_Delay>:
  *       implementations in user file.
  * @param Delay specifies the delay time length, in milliseconds.
  * @retval None
  */
__weak void HAL_Delay(uint32_t Delay)
{
 80051a4:	b580      	push	{r7, lr}
 80051a6:	b084      	sub	sp, #16
 80051a8:	af00      	add	r7, sp, #0
 80051aa:	6078      	str	r0, [r7, #4]
  uint32_t tickstart = HAL_GetTick();
 80051ac:	f7ff ffee 	bl	800518c <HAL_GetTick>
 80051b0:	60b8      	str	r0, [r7, #8]
  uint32_t wait = Delay;
 80051b2:	687b      	ldr	r3, [r7, #4]
 80051b4:	60fb      	str	r3, [r7, #12]

  /* Add a freq to guarantee minimum wait */
  if (wait < HAL_MAX_DELAY)
 80051b6:	68fb      	ldr	r3, [r7, #12]
 80051b8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80051bc:	d004      	beq.n	80051c8 <HAL_Delay+0x24>
  {
    wait += (uint32_t)(uwTickFreq);
 80051be:	4b09      	ldr	r3, [pc, #36]	@ (80051e4 <HAL_Delay+0x40>)
 80051c0:	681b      	ldr	r3, [r3, #0]
 80051c2:	68fa      	ldr	r2, [r7, #12]
 80051c4:	4413      	add	r3, r2
 80051c6:	60fb      	str	r3, [r7, #12]
  }

  while ((HAL_GetTick() - tickstart) < wait)
 80051c8:	bf00      	nop
 80051ca:	f7ff ffdf 	bl	800518c <HAL_GetTick>
 80051ce:	4602      	mov	r2, r0
 80051d0:	68bb      	ldr	r3, [r7, #8]
 80051d2:	1ad3      	subs	r3, r2, r3
 80051d4:	68fa      	ldr	r2, [r7, #12]
 80051d6:	429a      	cmp	r2, r3
 80051d8:	d8f7      	bhi.n	80051ca <HAL_Delay+0x26>
  {
  }
}
 80051da:	bf00      	nop
 80051dc:	bf00      	nop
 80051de:	3710      	adds	r7, #16
 80051e0:	46bd      	mov	sp, r7
 80051e2:	bd80      	pop	{r7, pc}
 80051e4:	2000000c 	.word	0x2000000c

080051e8 <LL_ADC_SetCommonClock>:
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV128
  *         @arg @ref LL_ADC_CLOCK_ASYNC_DIV256
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonClock(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t CommonClock)
{
 80051e8:	b480      	push	{r7}
 80051ea:	b083      	sub	sp, #12
 80051ec:	af00      	add	r7, sp, #0
 80051ee:	6078      	str	r0, [r7, #4]
 80051f0:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_CKMODE | ADC_CCR_PRESC, CommonClock);
 80051f2:	687b      	ldr	r3, [r7, #4]
 80051f4:	689b      	ldr	r3, [r3, #8]
 80051f6:	f423 127c 	bic.w	r2, r3, #4128768	@ 0x3f0000
 80051fa:	683b      	ldr	r3, [r7, #0]
 80051fc:	431a      	orrs	r2, r3
 80051fe:	687b      	ldr	r3, [r7, #4]
 8005200:	609a      	str	r2, [r3, #8]
}
 8005202:	bf00      	nop
 8005204:	370c      	adds	r7, #12
 8005206:	46bd      	mov	sp, r7
 8005208:	f85d 7b04 	ldr.w	r7, [sp], #4
 800520c:	4770      	bx	lr

0800520e <LL_ADC_SetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetCommonPathInternalCh(ADC_Common_TypeDef *ADCxy_COMMON, uint32_t PathInternal)
{
 800520e:	b480      	push	{r7}
 8005210:	b083      	sub	sp, #12
 8005212:	af00      	add	r7, sp, #0
 8005214:	6078      	str	r0, [r7, #4]
 8005216:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL, PathInternal);
 8005218:	687b      	ldr	r3, [r7, #4]
 800521a:	689b      	ldr	r3, [r3, #8]
 800521c:	f023 72e0 	bic.w	r2, r3, #29360128	@ 0x1c00000
 8005220:	683b      	ldr	r3, [r7, #0]
 8005222:	431a      	orrs	r2, r3
 8005224:	687b      	ldr	r3, [r7, #4]
 8005226:	609a      	str	r2, [r3, #8]
}
 8005228:	bf00      	nop
 800522a:	370c      	adds	r7, #12
 800522c:	46bd      	mov	sp, r7
 800522e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005232:	4770      	bx	lr

08005234 <LL_ADC_GetCommonPathInternalCh>:
  *         @arg @ref LL_ADC_PATH_INTERNAL_VREFINT
  *         @arg @ref LL_ADC_PATH_INTERNAL_TEMPSENSOR
  *         @arg @ref LL_ADC_PATH_INTERNAL_VBAT
  */
__STATIC_INLINE uint32_t LL_ADC_GetCommonPathInternalCh(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 8005234:	b480      	push	{r7}
 8005236:	b083      	sub	sp, #12
 8005238:	af00      	add	r7, sp, #0
 800523a:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_VREFEN | ADC_CCR_VSENSESEL | ADC_CCR_VBATSEL));
 800523c:	687b      	ldr	r3, [r7, #4]
 800523e:	689b      	ldr	r3, [r3, #8]
 8005240:	f003 73e0 	and.w	r3, r3, #29360128	@ 0x1c00000
}
 8005244:	4618      	mov	r0, r3
 8005246:	370c      	adds	r7, #12
 8005248:	46bd      	mov	sp, r7
 800524a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800524e:	4770      	bx	lr

08005250 <LL_ADC_SetOffset>:
  *             (fADC) to convert in 12-bit resolution.\n
  * @param  OffsetLevel Value between Min_Data=0x000 and Max_Data=0xFFF
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffset(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t Channel, uint32_t OffsetLevel)
{
 8005250:	b480      	push	{r7}
 8005252:	b087      	sub	sp, #28
 8005254:	af00      	add	r7, sp, #0
 8005256:	60f8      	str	r0, [r7, #12]
 8005258:	60b9      	str	r1, [r7, #8]
 800525a:	607a      	str	r2, [r7, #4]
 800525c:	603b      	str	r3, [r7, #0]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800525e:	68fb      	ldr	r3, [r7, #12]
 8005260:	3360      	adds	r3, #96	@ 0x60
 8005262:	461a      	mov	r2, r3
 8005264:	68bb      	ldr	r3, [r7, #8]
 8005266:	009b      	lsls	r3, r3, #2
 8005268:	4413      	add	r3, r2
 800526a:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800526c:	697b      	ldr	r3, [r7, #20]
 800526e:	681a      	ldr	r2, [r3, #0]
 8005270:	4b08      	ldr	r3, [pc, #32]	@ (8005294 <LL_ADC_SetOffset+0x44>)
 8005272:	4013      	ands	r3, r2
 8005274:	687a      	ldr	r2, [r7, #4]
 8005276:	f002 41f8 	and.w	r1, r2, #2080374784	@ 0x7c000000
 800527a:	683a      	ldr	r2, [r7, #0]
 800527c:	430a      	orrs	r2, r1
 800527e:	4313      	orrs	r3, r2
 8005280:	f043 4200 	orr.w	r2, r3, #2147483648	@ 0x80000000
 8005284:	697b      	ldr	r3, [r7, #20]
 8005286:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN | ADC_OFR1_OFFSET1_CH | ADC_OFR1_OFFSET1,
             ADC_OFR1_OFFSET1_EN | (Channel & ADC_CHANNEL_ID_NUMBER_MASK) | OffsetLevel);
}
 8005288:	bf00      	nop
 800528a:	371c      	adds	r7, #28
 800528c:	46bd      	mov	sp, r7
 800528e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005292:	4770      	bx	lr
 8005294:	03fff000 	.word	0x03fff000

08005298 <LL_ADC_GetOffsetChannel>:
  *         (1, 2, 3, 4, 5, 7) For ADC channel read back from ADC register,
  *                      comparison with internal channel parameter to be done
  *                      using helper macro @ref __LL_ADC_CHANNEL_INTERNAL_TO_EXTERNAL().
  */
__STATIC_INLINE uint32_t LL_ADC_GetOffsetChannel(const ADC_TypeDef *ADCx, uint32_t Offsety)
{
 8005298:	b480      	push	{r7}
 800529a:	b085      	sub	sp, #20
 800529c:	af00      	add	r7, sp, #0
 800529e:	6078      	str	r0, [r7, #4]
 80052a0:	6039      	str	r1, [r7, #0]
  const __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052a2:	687b      	ldr	r3, [r7, #4]
 80052a4:	3360      	adds	r3, #96	@ 0x60
 80052a6:	461a      	mov	r2, r3
 80052a8:	683b      	ldr	r3, [r7, #0]
 80052aa:	009b      	lsls	r3, r3, #2
 80052ac:	4413      	add	r3, r2
 80052ae:	60fb      	str	r3, [r7, #12]

  return (uint32_t) READ_BIT(*preg, ADC_OFR1_OFFSET1_CH);
 80052b0:	68fb      	ldr	r3, [r7, #12]
 80052b2:	681b      	ldr	r3, [r3, #0]
 80052b4:	f003 43f8 	and.w	r3, r3, #2080374784	@ 0x7c000000
}
 80052b8:	4618      	mov	r0, r3
 80052ba:	3714      	adds	r7, #20
 80052bc:	46bd      	mov	sp, r7
 80052be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052c2:	4770      	bx	lr

080052c4 <LL_ADC_SetOffsetState>:
  *         @arg @ref LL_ADC_OFFSET_DISABLE
  *         @arg @ref LL_ADC_OFFSET_ENABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetState(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetState)
{
 80052c4:	b480      	push	{r7}
 80052c6:	b087      	sub	sp, #28
 80052c8:	af00      	add	r7, sp, #0
 80052ca:	60f8      	str	r0, [r7, #12]
 80052cc:	60b9      	str	r1, [r7, #8]
 80052ce:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 80052d0:	68fb      	ldr	r3, [r7, #12]
 80052d2:	3360      	adds	r3, #96	@ 0x60
 80052d4:	461a      	mov	r2, r3
 80052d6:	68bb      	ldr	r3, [r7, #8]
 80052d8:	009b      	lsls	r3, r3, #2
 80052da:	4413      	add	r3, r2
 80052dc:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 80052de:	697b      	ldr	r3, [r7, #20]
 80052e0:	681b      	ldr	r3, [r3, #0]
 80052e2:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 80052e6:	687b      	ldr	r3, [r7, #4]
 80052e8:	431a      	orrs	r2, r3
 80052ea:	697b      	ldr	r3, [r7, #20]
 80052ec:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSET1_EN,
             OffsetState);
}
 80052ee:	bf00      	nop
 80052f0:	371c      	adds	r7, #28
 80052f2:	46bd      	mov	sp, r7
 80052f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80052f8:	4770      	bx	lr

080052fa <LL_ADC_SetOffsetSign>:
  *         @arg @ref LL_ADC_OFFSET_SIGN_NEGATIVE
  *         @arg @ref LL_ADC_OFFSET_SIGN_POSITIVE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSign(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSign)
{
 80052fa:	b480      	push	{r7}
 80052fc:	b087      	sub	sp, #28
 80052fe:	af00      	add	r7, sp, #0
 8005300:	60f8      	str	r0, [r7, #12]
 8005302:	60b9      	str	r1, [r7, #8]
 8005304:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 8005306:	68fb      	ldr	r3, [r7, #12]
 8005308:	3360      	adds	r3, #96	@ 0x60
 800530a:	461a      	mov	r2, r3
 800530c:	68bb      	ldr	r3, [r7, #8]
 800530e:	009b      	lsls	r3, r3, #2
 8005310:	4413      	add	r3, r2
 8005312:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 8005314:	697b      	ldr	r3, [r7, #20]
 8005316:	681b      	ldr	r3, [r3, #0]
 8005318:	f023 7280 	bic.w	r2, r3, #16777216	@ 0x1000000
 800531c:	687b      	ldr	r3, [r7, #4]
 800531e:	431a      	orrs	r2, r3
 8005320:	697b      	ldr	r3, [r7, #20]
 8005322:	601a      	str	r2, [r3, #0]
             ADC_OFR1_OFFSETPOS,
             OffsetSign);
}
 8005324:	bf00      	nop
 8005326:	371c      	adds	r7, #28
 8005328:	46bd      	mov	sp, r7
 800532a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800532e:	4770      	bx	lr

08005330 <LL_ADC_SetOffsetSaturation>:
  *         @arg @ref LL_ADC_OFFSET_SATURATION_ENABLE
  *         @arg @ref LL_ADC_OFFSET_SATURATION_DISABLE
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetOffsetSaturation(ADC_TypeDef *ADCx, uint32_t Offsety, uint32_t OffsetSaturation)
{
 8005330:	b480      	push	{r7}
 8005332:	b087      	sub	sp, #28
 8005334:	af00      	add	r7, sp, #0
 8005336:	60f8      	str	r0, [r7, #12]
 8005338:	60b9      	str	r1, [r7, #8]
 800533a:	607a      	str	r2, [r7, #4]
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->OFR1, Offsety);
 800533c:	68fb      	ldr	r3, [r7, #12]
 800533e:	3360      	adds	r3, #96	@ 0x60
 8005340:	461a      	mov	r2, r3
 8005342:	68bb      	ldr	r3, [r7, #8]
 8005344:	009b      	lsls	r3, r3, #2
 8005346:	4413      	add	r3, r2
 8005348:	617b      	str	r3, [r7, #20]

  MODIFY_REG(*preg,
 800534a:	697b      	ldr	r3, [r7, #20]
 800534c:	681b      	ldr	r3, [r3, #0]
 800534e:	f023 7200 	bic.w	r2, r3, #33554432	@ 0x2000000
 8005352:	687b      	ldr	r3, [r7, #4]
 8005354:	431a      	orrs	r2, r3
 8005356:	697b      	ldr	r3, [r7, #20]
 8005358:	601a      	str	r2, [r3, #0]
             ADC_OFR1_SATEN,
             OffsetSaturation);
}
 800535a:	bf00      	nop
 800535c:	371c      	adds	r7, #28
 800535e:	46bd      	mov	sp, r7
 8005360:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005364:	4770      	bx	lr

08005366 <LL_ADC_SetSamplingTimeCommonConfig>:
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_DEFAULT
  *         @arg @ref LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetSamplingTimeCommonConfig(ADC_TypeDef *ADCx, uint32_t SamplingTimeCommonConfig)
{
 8005366:	b480      	push	{r7}
 8005368:	b083      	sub	sp, #12
 800536a:	af00      	add	r7, sp, #0
 800536c:	6078      	str	r0, [r7, #4]
 800536e:	6039      	str	r1, [r7, #0]
  MODIFY_REG(ADCx->SMPR1, ADC_SMPR1_SMPPLUS, SamplingTimeCommonConfig);
 8005370:	687b      	ldr	r3, [r7, #4]
 8005372:	695b      	ldr	r3, [r3, #20]
 8005374:	f023 4200 	bic.w	r2, r3, #2147483648	@ 0x80000000
 8005378:	683b      	ldr	r3, [r7, #0]
 800537a:	431a      	orrs	r2, r3
 800537c:	687b      	ldr	r3, [r7, #4]
 800537e:	615a      	str	r2, [r3, #20]
}
 8005380:	bf00      	nop
 8005382:	370c      	adds	r7, #12
 8005384:	46bd      	mov	sp, r7
 8005386:	f85d 7b04 	ldr.w	r7, [sp], #4
 800538a:	4770      	bx	lr

0800538c <LL_ADC_REG_IsTriggerSourceSWStart>:
  * @param  ADCx ADC instance
  * @retval Value "0" if trigger source external trigger
  *         Value "1" if trigger source SW start.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsTriggerSourceSWStart(const ADC_TypeDef *ADCx)
{
 800538c:	b480      	push	{r7}
 800538e:	b083      	sub	sp, #12
 8005390:	af00      	add	r7, sp, #0
 8005392:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CFGR, ADC_CFGR_EXTEN) == (LL_ADC_REG_TRIG_SOFTWARE & ADC_CFGR_EXTEN)) ? 1UL : 0UL);
 8005394:	687b      	ldr	r3, [r7, #4]
 8005396:	68db      	ldr	r3, [r3, #12]
 8005398:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800539c:	2b00      	cmp	r3, #0
 800539e:	d101      	bne.n	80053a4 <LL_ADC_REG_IsTriggerSourceSWStart+0x18>
 80053a0:	2301      	movs	r3, #1
 80053a2:	e000      	b.n	80053a6 <LL_ADC_REG_IsTriggerSourceSWStart+0x1a>
 80053a4:	2300      	movs	r3, #0
}
 80053a6:	4618      	mov	r0, r3
 80053a8:	370c      	adds	r7, #12
 80053aa:	46bd      	mov	sp, r7
 80053ac:	f85d 7b04 	ldr.w	r7, [sp], #4
 80053b0:	4770      	bx	lr

080053b2 <LL_ADC_REG_SetSequencerRanks>:
  *             Other channels are slow channels  allows: 6.5 (sampling) + 12.5 (conversion) = 19 ADC clock cycles
  *             (fADC) to convert in 12-bit resolution.\n
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_SetSequencerRanks(ADC_TypeDef *ADCx, uint32_t Rank, uint32_t Channel)
{
 80053b2:	b480      	push	{r7}
 80053b4:	b087      	sub	sp, #28
 80053b6:	af00      	add	r7, sp, #0
 80053b8:	60f8      	str	r0, [r7, #12]
 80053ba:	60b9      	str	r1, [r7, #8]
 80053bc:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "Channel" with bits position          */
  /* in register and register position depending on parameter "Rank".         */
  /* Parameters "Rank" and "Channel" are used with masks because containing   */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SQR1,
 80053be:	68fb      	ldr	r3, [r7, #12]
 80053c0:	3330      	adds	r3, #48	@ 0x30
 80053c2:	461a      	mov	r2, r3
 80053c4:	68bb      	ldr	r3, [r7, #8]
 80053c6:	0a1b      	lsrs	r3, r3, #8
 80053c8:	009b      	lsls	r3, r3, #2
 80053ca:	f003 030c 	and.w	r3, r3, #12
 80053ce:	4413      	add	r3, r2
 80053d0:	617b      	str	r3, [r7, #20]
                                             ((Rank & ADC_REG_SQRX_REGOFFSET_MASK) >> ADC_SQRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 80053d2:	697b      	ldr	r3, [r7, #20]
 80053d4:	681a      	ldr	r2, [r3, #0]
 80053d6:	68bb      	ldr	r3, [r7, #8]
 80053d8:	f003 031f 	and.w	r3, r3, #31
 80053dc:	211f      	movs	r1, #31
 80053de:	fa01 f303 	lsl.w	r3, r1, r3
 80053e2:	43db      	mvns	r3, r3
 80053e4:	401a      	ands	r2, r3
 80053e6:	687b      	ldr	r3, [r7, #4]
 80053e8:	0e9b      	lsrs	r3, r3, #26
 80053ea:	f003 011f 	and.w	r1, r3, #31
 80053ee:	68bb      	ldr	r3, [r7, #8]
 80053f0:	f003 031f 	and.w	r3, r3, #31
 80053f4:	fa01 f303 	lsl.w	r3, r1, r3
 80053f8:	431a      	orrs	r2, r3
 80053fa:	697b      	ldr	r3, [r7, #20]
 80053fc:	601a      	str	r2, [r3, #0]
             ADC_CHANNEL_ID_NUMBER_MASK_POSBIT0 << (Rank & ADC_REG_RANK_ID_SQRX_MASK),
             ((Channel & ADC_CHANNEL_ID_NUMBER_MASK) >> ADC_CHANNEL_ID_NUMBER_BITOFFSET_POS)
             << (Rank & ADC_REG_RANK_ID_SQRX_MASK));
}
 80053fe:	bf00      	nop
 8005400:	371c      	adds	r7, #28
 8005402:	46bd      	mov	sp, r7
 8005404:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005408:	4770      	bx	lr

0800540a <LL_ADC_SetChannelSamplingTime>:
  *             can be replaced by 3.5 ADC clock cycles.
  *             Refer to function @ref LL_ADC_SetSamplingTimeCommonConfig().
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSamplingTime(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SamplingTime)
{
 800540a:	b480      	push	{r7}
 800540c:	b087      	sub	sp, #28
 800540e:	af00      	add	r7, sp, #0
 8005410:	60f8      	str	r0, [r7, #12]
 8005412:	60b9      	str	r1, [r7, #8]
 8005414:	607a      	str	r2, [r7, #4]
  /* Set bits with content of parameter "SamplingTime" with bits position     */
  /* in register and register position depending on parameter "Channel".      */
  /* Parameter "Channel" is used with masks because containing                */
  /* other bits reserved for other purpose.                                   */
  __IO uint32_t *preg = __ADC_PTR_REG_OFFSET(ADCx->SMPR1,
 8005416:	68fb      	ldr	r3, [r7, #12]
 8005418:	3314      	adds	r3, #20
 800541a:	461a      	mov	r2, r3
 800541c:	68bb      	ldr	r3, [r7, #8]
 800541e:	0e5b      	lsrs	r3, r3, #25
 8005420:	009b      	lsls	r3, r3, #2
 8005422:	f003 0304 	and.w	r3, r3, #4
 8005426:	4413      	add	r3, r2
 8005428:	617b      	str	r3, [r7, #20]
                                             ((Channel & ADC_CHANNEL_SMPRX_REGOFFSET_MASK) >> ADC_SMPRX_REGOFFSET_POS));

  MODIFY_REG(*preg,
 800542a:	697b      	ldr	r3, [r7, #20]
 800542c:	681a      	ldr	r2, [r3, #0]
 800542e:	68bb      	ldr	r3, [r7, #8]
 8005430:	0d1b      	lsrs	r3, r3, #20
 8005432:	f003 031f 	and.w	r3, r3, #31
 8005436:	2107      	movs	r1, #7
 8005438:	fa01 f303 	lsl.w	r3, r1, r3
 800543c:	43db      	mvns	r3, r3
 800543e:	401a      	ands	r2, r3
 8005440:	68bb      	ldr	r3, [r7, #8]
 8005442:	0d1b      	lsrs	r3, r3, #20
 8005444:	f003 031f 	and.w	r3, r3, #31
 8005448:	6879      	ldr	r1, [r7, #4]
 800544a:	fa01 f303 	lsl.w	r3, r1, r3
 800544e:	431a      	orrs	r2, r3
 8005450:	697b      	ldr	r3, [r7, #20]
 8005452:	601a      	str	r2, [r3, #0]
             ADC_SMPR1_SMP0 << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS),
             SamplingTime   << ((Channel & ADC_CHANNEL_SMPx_BITOFFSET_MASK) >> ADC_CHANNEL_SMPx_BITOFFSET_POS));
}
 8005454:	bf00      	nop
 8005456:	371c      	adds	r7, #28
 8005458:	46bd      	mov	sp, r7
 800545a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800545e:	4770      	bx	lr

08005460 <LL_ADC_SetChannelSingleDiff>:
  *         @arg @ref LL_ADC_SINGLE_ENDED
  *         @arg @ref LL_ADC_DIFFERENTIAL_ENDED
  * @retval None
  */
__STATIC_INLINE void LL_ADC_SetChannelSingleDiff(ADC_TypeDef *ADCx, uint32_t Channel, uint32_t SingleDiff)
{
 8005460:	b480      	push	{r7}
 8005462:	b085      	sub	sp, #20
 8005464:	af00      	add	r7, sp, #0
 8005466:	60f8      	str	r0, [r7, #12]
 8005468:	60b9      	str	r1, [r7, #8]
 800546a:	607a      	str	r2, [r7, #4]
  /* Bits of channels in single or differential mode are set only for         */
  /* differential mode (for single mode, mask of bits allowed to be set is    */
  /* shifted out of range of bits of channels in single or differential mode. */
  MODIFY_REG(ADCx->DIFSEL,
 800546c:	68fb      	ldr	r3, [r7, #12]
 800546e:	f8d3 20b0 	ldr.w	r2, [r3, #176]	@ 0xb0
 8005472:	68bb      	ldr	r3, [r7, #8]
 8005474:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005478:	43db      	mvns	r3, r3
 800547a:	401a      	ands	r2, r3
 800547c:	687b      	ldr	r3, [r7, #4]
 800547e:	f003 0318 	and.w	r3, r3, #24
 8005482:	4908      	ldr	r1, [pc, #32]	@ (80054a4 <LL_ADC_SetChannelSingleDiff+0x44>)
 8005484:	40d9      	lsrs	r1, r3
 8005486:	68bb      	ldr	r3, [r7, #8]
 8005488:	400b      	ands	r3, r1
 800548a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800548e:	431a      	orrs	r2, r3
 8005490:	68fb      	ldr	r3, [r7, #12]
 8005492:	f8c3 20b0 	str.w	r2, [r3, #176]	@ 0xb0
             Channel & ADC_SINGLEDIFF_CHANNEL_MASK,
             (Channel & ADC_SINGLEDIFF_CHANNEL_MASK)
             & (ADC_DIFSEL_DIFSEL >> (SingleDiff & ADC_SINGLEDIFF_CHANNEL_SHIFT_MASK)));
}
 8005496:	bf00      	nop
 8005498:	3714      	adds	r7, #20
 800549a:	46bd      	mov	sp, r7
 800549c:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054a0:	4770      	bx	lr
 80054a2:	bf00      	nop
 80054a4:	0007ffff 	.word	0x0007ffff

080054a8 <LL_ADC_GetMultimode>:
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_SIM
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_SIM_INJ_ALT
  *         @arg @ref LL_ADC_MULTI_DUAL_REG_INT_INJ_SIM
  */
__STATIC_INLINE uint32_t LL_ADC_GetMultimode(const ADC_Common_TypeDef *ADCxy_COMMON)
{
 80054a8:	b480      	push	{r7}
 80054aa:	b083      	sub	sp, #12
 80054ac:	af00      	add	r7, sp, #0
 80054ae:	6078      	str	r0, [r7, #4]
  return (uint32_t)(READ_BIT(ADCxy_COMMON->CCR, ADC_CCR_DUAL));
 80054b0:	687b      	ldr	r3, [r7, #4]
 80054b2:	689b      	ldr	r3, [r3, #8]
 80054b4:	f003 031f 	and.w	r3, r3, #31
}
 80054b8:	4618      	mov	r0, r3
 80054ba:	370c      	adds	r7, #12
 80054bc:	46bd      	mov	sp, r7
 80054be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054c2:	4770      	bx	lr

080054c4 <LL_ADC_DisableDeepPowerDown>:
  * @rmtoll CR       DEEPPWD        LL_ADC_DisableDeepPowerDown
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_DisableDeepPowerDown(ADC_TypeDef *ADCx)
{
 80054c4:	b480      	push	{r7}
 80054c6:	b083      	sub	sp, #12
 80054c8:	af00      	add	r7, sp, #0
 80054ca:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  CLEAR_BIT(ADCx->CR, (ADC_CR_DEEPPWD | ADC_CR_BITS_PROPERTY_RS));
 80054cc:	687b      	ldr	r3, [r7, #4]
 80054ce:	689b      	ldr	r3, [r3, #8]
 80054d0:	f023 4320 	bic.w	r3, r3, #2684354560	@ 0xa0000000
 80054d4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80054d8:	687a      	ldr	r2, [r7, #4]
 80054da:	6093      	str	r3, [r2, #8]
}
 80054dc:	bf00      	nop
 80054de:	370c      	adds	r7, #12
 80054e0:	46bd      	mov	sp, r7
 80054e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 80054e6:	4770      	bx	lr

080054e8 <LL_ADC_IsDeepPowerDownEnabled>:
  * @rmtoll CR       DEEPPWD        LL_ADC_IsDeepPowerDownEnabled
  * @param  ADCx ADC instance
  * @retval 0: deep power down is disabled, 1: deep power down is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsDeepPowerDownEnabled(const ADC_TypeDef *ADCx)
{
 80054e8:	b480      	push	{r7}
 80054ea:	b083      	sub	sp, #12
 80054ec:	af00      	add	r7, sp, #0
 80054ee:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_DEEPPWD) == (ADC_CR_DEEPPWD)) ? 1UL : 0UL);
 80054f0:	687b      	ldr	r3, [r7, #4]
 80054f2:	689b      	ldr	r3, [r3, #8]
 80054f4:	f003 5300 	and.w	r3, r3, #536870912	@ 0x20000000
 80054f8:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 80054fc:	d101      	bne.n	8005502 <LL_ADC_IsDeepPowerDownEnabled+0x1a>
 80054fe:	2301      	movs	r3, #1
 8005500:	e000      	b.n	8005504 <LL_ADC_IsDeepPowerDownEnabled+0x1c>
 8005502:	2300      	movs	r3, #0
}
 8005504:	4618      	mov	r0, r3
 8005506:	370c      	adds	r7, #12
 8005508:	46bd      	mov	sp, r7
 800550a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800550e:	4770      	bx	lr

08005510 <LL_ADC_EnableInternalRegulator>:
  * @rmtoll CR       ADVREGEN       LL_ADC_EnableInternalRegulator
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_EnableInternalRegulator(ADC_TypeDef *ADCx)
{
 8005510:	b480      	push	{r7}
 8005512:	b083      	sub	sp, #12
 8005514:	af00      	add	r7, sp, #0
 8005516:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005518:	687b      	ldr	r3, [r7, #4]
 800551a:	689b      	ldr	r3, [r3, #8]
 800551c:	f023 4310 	bic.w	r3, r3, #2415919104	@ 0x90000000
 8005520:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005524:	f043 5280 	orr.w	r2, r3, #268435456	@ 0x10000000
 8005528:	687b      	ldr	r3, [r7, #4]
 800552a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADVREGEN);
}
 800552c:	bf00      	nop
 800552e:	370c      	adds	r7, #12
 8005530:	46bd      	mov	sp, r7
 8005532:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005536:	4770      	bx	lr

08005538 <LL_ADC_IsInternalRegulatorEnabled>:
  * @rmtoll CR       ADVREGEN       LL_ADC_IsInternalRegulatorEnabled
  * @param  ADCx ADC instance
  * @retval 0: internal regulator is disabled, 1: internal regulator is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsInternalRegulatorEnabled(const ADC_TypeDef *ADCx)
{
 8005538:	b480      	push	{r7}
 800553a:	b083      	sub	sp, #12
 800553c:	af00      	add	r7, sp, #0
 800553e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADVREGEN) == (ADC_CR_ADVREGEN)) ? 1UL : 0UL);
 8005540:	687b      	ldr	r3, [r7, #4]
 8005542:	689b      	ldr	r3, [r3, #8]
 8005544:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8005548:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800554c:	d101      	bne.n	8005552 <LL_ADC_IsInternalRegulatorEnabled+0x1a>
 800554e:	2301      	movs	r3, #1
 8005550:	e000      	b.n	8005554 <LL_ADC_IsInternalRegulatorEnabled+0x1c>
 8005552:	2300      	movs	r3, #0
}
 8005554:	4618      	mov	r0, r3
 8005556:	370c      	adds	r7, #12
 8005558:	46bd      	mov	sp, r7
 800555a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800555e:	4770      	bx	lr

08005560 <LL_ADC_Enable>:
  * @rmtoll CR       ADEN           LL_ADC_Enable
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_Enable(ADC_TypeDef *ADCx)
{
 8005560:	b480      	push	{r7}
 8005562:	b083      	sub	sp, #12
 8005564:	af00      	add	r7, sp, #0
 8005566:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 8005568:	687b      	ldr	r3, [r7, #4]
 800556a:	689b      	ldr	r3, [r3, #8]
 800556c:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8005570:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005574:	f043 0201 	orr.w	r2, r3, #1
 8005578:	687b      	ldr	r3, [r7, #4]
 800557a:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADEN);
}
 800557c:	bf00      	nop
 800557e:	370c      	adds	r7, #12
 8005580:	46bd      	mov	sp, r7
 8005582:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005586:	4770      	bx	lr

08005588 <LL_ADC_IsEnabled>:
  * @rmtoll CR       ADEN           LL_ADC_IsEnabled
  * @param  ADCx ADC instance
  * @retval 0: ADC is disabled, 1: ADC is enabled.
  */
__STATIC_INLINE uint32_t LL_ADC_IsEnabled(const ADC_TypeDef *ADCx)
{
 8005588:	b480      	push	{r7}
 800558a:	b083      	sub	sp, #12
 800558c:	af00      	add	r7, sp, #0
 800558e:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 8005590:	687b      	ldr	r3, [r7, #4]
 8005592:	689b      	ldr	r3, [r3, #8]
 8005594:	f003 0301 	and.w	r3, r3, #1
 8005598:	2b01      	cmp	r3, #1
 800559a:	d101      	bne.n	80055a0 <LL_ADC_IsEnabled+0x18>
 800559c:	2301      	movs	r3, #1
 800559e:	e000      	b.n	80055a2 <LL_ADC_IsEnabled+0x1a>
 80055a0:	2300      	movs	r3, #0
}
 80055a2:	4618      	mov	r0, r3
 80055a4:	370c      	adds	r7, #12
 80055a6:	46bd      	mov	sp, r7
 80055a8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055ac:	4770      	bx	lr

080055ae <LL_ADC_REG_StartConversion>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_StartConversion
  * @param  ADCx ADC instance
  * @retval None
  */
__STATIC_INLINE void LL_ADC_REG_StartConversion(ADC_TypeDef *ADCx)
{
 80055ae:	b480      	push	{r7}
 80055b0:	b083      	sub	sp, #12
 80055b2:	af00      	add	r7, sp, #0
 80055b4:	6078      	str	r0, [r7, #4]
  /* Note: Write register with some additional bits forced to state reset     */
  /*       instead of modifying only the selected bit for this function,      */
  /*       to not interfere with bits with HW property "rs".                  */
  MODIFY_REG(ADCx->CR,
 80055b6:	687b      	ldr	r3, [r7, #4]
 80055b8:	689b      	ldr	r3, [r3, #8]
 80055ba:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 80055be:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80055c2:	f043 0204 	orr.w	r2, r3, #4
 80055c6:	687b      	ldr	r3, [r7, #4]
 80055c8:	609a      	str	r2, [r3, #8]
             ADC_CR_BITS_PROPERTY_RS,
             ADC_CR_ADSTART);
}
 80055ca:	bf00      	nop
 80055cc:	370c      	adds	r7, #12
 80055ce:	46bd      	mov	sp, r7
 80055d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055d4:	4770      	bx	lr

080055d6 <LL_ADC_REG_IsConversionOngoing>:
  * @rmtoll CR       ADSTART        LL_ADC_REG_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group regular.
  */
__STATIC_INLINE uint32_t LL_ADC_REG_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80055d6:	b480      	push	{r7}
 80055d8:	b083      	sub	sp, #12
 80055da:	af00      	add	r7, sp, #0
 80055dc:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 80055de:	687b      	ldr	r3, [r7, #4]
 80055e0:	689b      	ldr	r3, [r3, #8]
 80055e2:	f003 0304 	and.w	r3, r3, #4
 80055e6:	2b04      	cmp	r3, #4
 80055e8:	d101      	bne.n	80055ee <LL_ADC_REG_IsConversionOngoing+0x18>
 80055ea:	2301      	movs	r3, #1
 80055ec:	e000      	b.n	80055f0 <LL_ADC_REG_IsConversionOngoing+0x1a>
 80055ee:	2300      	movs	r3, #0
}
 80055f0:	4618      	mov	r0, r3
 80055f2:	370c      	adds	r7, #12
 80055f4:	46bd      	mov	sp, r7
 80055f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 80055fa:	4770      	bx	lr

080055fc <LL_ADC_INJ_IsConversionOngoing>:
  * @rmtoll CR       JADSTART       LL_ADC_INJ_IsConversionOngoing
  * @param  ADCx ADC instance
  * @retval 0: no conversion is on going on ADC group injected.
  */
__STATIC_INLINE uint32_t LL_ADC_INJ_IsConversionOngoing(const ADC_TypeDef *ADCx)
{
 80055fc:	b480      	push	{r7}
 80055fe:	b083      	sub	sp, #12
 8005600:	af00      	add	r7, sp, #0
 8005602:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_JADSTART) == (ADC_CR_JADSTART)) ? 1UL : 0UL);
 8005604:	687b      	ldr	r3, [r7, #4]
 8005606:	689b      	ldr	r3, [r3, #8]
 8005608:	f003 0308 	and.w	r3, r3, #8
 800560c:	2b08      	cmp	r3, #8
 800560e:	d101      	bne.n	8005614 <LL_ADC_INJ_IsConversionOngoing+0x18>
 8005610:	2301      	movs	r3, #1
 8005612:	e000      	b.n	8005616 <LL_ADC_INJ_IsConversionOngoing+0x1a>
 8005614:	2300      	movs	r3, #0
}
 8005616:	4618      	mov	r0, r3
 8005618:	370c      	adds	r7, #12
 800561a:	46bd      	mov	sp, r7
 800561c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005620:	4770      	bx	lr
	...

08005624 <HAL_ADC_Init>:
  *         without  disabling the other ADCs.
  * @param hadc ADC handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_Init(ADC_HandleTypeDef *hadc)
{
 8005624:	b590      	push	{r4, r7, lr}
 8005626:	b089      	sub	sp, #36	@ 0x24
 8005628:	af00      	add	r7, sp, #0
 800562a:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 800562c:	2300      	movs	r3, #0
 800562e:	77fb      	strb	r3, [r7, #31]
  uint32_t tmp_cfgr;
  uint32_t tmp_adc_is_conversion_on_going_regular;
  uint32_t tmp_adc_is_conversion_on_going_injected;
  __IO uint32_t wait_loop_index = 0UL;
 8005630:	2300      	movs	r3, #0
 8005632:	60fb      	str	r3, [r7, #12]

  /* Check ADC handle */
  if (hadc == NULL)
 8005634:	687b      	ldr	r3, [r7, #4]
 8005636:	2b00      	cmp	r3, #0
 8005638:	d101      	bne.n	800563e <HAL_ADC_Init+0x1a>
  {
    return HAL_ERROR;
 800563a:	2301      	movs	r3, #1
 800563c:	e1a9      	b.n	8005992 <HAL_ADC_Init+0x36e>
  assert_param(IS_ADC_EOC_SELECTION(hadc->Init.EOCSelection));
  assert_param(IS_ADC_OVERRUN(hadc->Init.Overrun));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.LowPowerAutoWait));
  assert_param(IS_FUNCTIONAL_STATE(hadc->Init.OversamplingMode));

  if (hadc->Init.ScanConvMode != ADC_SCAN_DISABLE)
 800563e:	687b      	ldr	r3, [r7, #4]
 8005640:	695b      	ldr	r3, [r3, #20]
 8005642:	2b00      	cmp	r3, #0
  /* DISCEN and CONT bits cannot be set at the same time */
  assert_param(!((hadc->Init.DiscontinuousConvMode == ENABLE) && (hadc->Init.ContinuousConvMode == ENABLE)));

  /* Actions performed only if ADC is coming from state reset:                */
  /* - Initialization of ADC MSP                                              */
  if (hadc->State == HAL_ADC_STATE_RESET)
 8005644:	687b      	ldr	r3, [r7, #4]
 8005646:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005648:	2b00      	cmp	r3, #0
 800564a:	d109      	bne.n	8005660 <HAL_ADC_Init+0x3c>

    /* Init the low level hardware */
    hadc->MspInitCallback(hadc);
#else
    /* Init the low level hardware */
    HAL_ADC_MspInit(hadc);
 800564c:	6878      	ldr	r0, [r7, #4]
 800564e:	f7fc fe4b 	bl	80022e8 <HAL_ADC_MspInit>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */

    /* Set ADC error code to none */
    ADC_CLEAR_ERRORCODE(hadc);
 8005652:	687b      	ldr	r3, [r7, #4]
 8005654:	2200      	movs	r2, #0
 8005656:	661a      	str	r2, [r3, #96]	@ 0x60

    /* Initialize Lock */
    hadc->Lock = HAL_UNLOCKED;
 8005658:	687b      	ldr	r3, [r7, #4]
 800565a:	2200      	movs	r2, #0
 800565c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  }

  /* - Exit from deep-power-down mode and ADC voltage regulator enable        */
  if (LL_ADC_IsDeepPowerDownEnabled(hadc->Instance) != 0UL)
 8005660:	687b      	ldr	r3, [r7, #4]
 8005662:	681b      	ldr	r3, [r3, #0]
 8005664:	4618      	mov	r0, r3
 8005666:	f7ff ff3f 	bl	80054e8 <LL_ADC_IsDeepPowerDownEnabled>
 800566a:	4603      	mov	r3, r0
 800566c:	2b00      	cmp	r3, #0
 800566e:	d004      	beq.n	800567a <HAL_ADC_Init+0x56>
  {
    /* Disable ADC deep power down mode */
    LL_ADC_DisableDeepPowerDown(hadc->Instance);
 8005670:	687b      	ldr	r3, [r7, #4]
 8005672:	681b      	ldr	r3, [r3, #0]
 8005674:	4618      	mov	r0, r3
 8005676:	f7ff ff25 	bl	80054c4 <LL_ADC_DisableDeepPowerDown>
    /* System was in deep power down mode, calibration must
     be relaunched or a previously saved calibration factor
     re-applied once the ADC voltage regulator is enabled */
  }

  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 800567a:	687b      	ldr	r3, [r7, #4]
 800567c:	681b      	ldr	r3, [r3, #0]
 800567e:	4618      	mov	r0, r3
 8005680:	f7ff ff5a 	bl	8005538 <LL_ADC_IsInternalRegulatorEnabled>
 8005684:	4603      	mov	r3, r0
 8005686:	2b00      	cmp	r3, #0
 8005688:	d115      	bne.n	80056b6 <HAL_ADC_Init+0x92>
  {
    /* Enable ADC internal voltage regulator */
    LL_ADC_EnableInternalRegulator(hadc->Instance);
 800568a:	687b      	ldr	r3, [r7, #4]
 800568c:	681b      	ldr	r3, [r3, #0]
 800568e:	4618      	mov	r0, r3
 8005690:	f7ff ff3e 	bl	8005510 <LL_ADC_EnableInternalRegulator>

    /* Note: Variable divided by 2 to compensate partially              */
    /*       CPU processing cycles, scaling in us split to not          */
    /*       exceed 32 bits register capacity and handle low frequency. */
    wait_loop_index = ((LL_ADC_DELAY_INTERNAL_REGUL_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 8005694:	4b9c      	ldr	r3, [pc, #624]	@ (8005908 <HAL_ADC_Init+0x2e4>)
 8005696:	681b      	ldr	r3, [r3, #0]
 8005698:	099b      	lsrs	r3, r3, #6
 800569a:	4a9c      	ldr	r2, [pc, #624]	@ (800590c <HAL_ADC_Init+0x2e8>)
 800569c:	fba2 2303 	umull	r2, r3, r2, r3
 80056a0:	099b      	lsrs	r3, r3, #6
 80056a2:	3301      	adds	r3, #1
 80056a4:	005b      	lsls	r3, r3, #1
 80056a6:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80056a8:	e002      	b.n	80056b0 <HAL_ADC_Init+0x8c>
    {
      wait_loop_index--;
 80056aa:	68fb      	ldr	r3, [r7, #12]
 80056ac:	3b01      	subs	r3, #1
 80056ae:	60fb      	str	r3, [r7, #12]
    while (wait_loop_index != 0UL)
 80056b0:	68fb      	ldr	r3, [r7, #12]
 80056b2:	2b00      	cmp	r3, #0
 80056b4:	d1f9      	bne.n	80056aa <HAL_ADC_Init+0x86>
  }

  /* Verification that ADC voltage regulator is correctly enabled, whether    */
  /* or not ADC is coming from state reset (if any potential problem of       */
  /* clocking, voltage regulator would not be enabled).                       */
  if (LL_ADC_IsInternalRegulatorEnabled(hadc->Instance) == 0UL)
 80056b6:	687b      	ldr	r3, [r7, #4]
 80056b8:	681b      	ldr	r3, [r3, #0]
 80056ba:	4618      	mov	r0, r3
 80056bc:	f7ff ff3c 	bl	8005538 <LL_ADC_IsInternalRegulatorEnabled>
 80056c0:	4603      	mov	r3, r0
 80056c2:	2b00      	cmp	r3, #0
 80056c4:	d10d      	bne.n	80056e2 <HAL_ADC_Init+0xbe>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80056c6:	687b      	ldr	r3, [r7, #4]
 80056c8:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056ca:	f043 0210 	orr.w	r2, r3, #16
 80056ce:	687b      	ldr	r3, [r7, #4]
 80056d0:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Set ADC error code to ADC peripheral internal error */
    SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80056d2:	687b      	ldr	r3, [r7, #4]
 80056d4:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80056d6:	f043 0201 	orr.w	r2, r3, #1
 80056da:	687b      	ldr	r3, [r7, #4]
 80056dc:	661a      	str	r2, [r3, #96]	@ 0x60

    tmp_hal_status = HAL_ERROR;
 80056de:	2301      	movs	r3, #1
 80056e0:	77fb      	strb	r3, [r7, #31]

  /* Configuration of ADC parameters if previous preliminary actions are      */
  /* correctly completed and if there is no conversion on going on regular    */
  /* group (ADC may already be enabled at this point if HAL_ADC_Init() is     */
  /* called to update a parameter on the fly).                                */
  tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 80056e2:	687b      	ldr	r3, [r7, #4]
 80056e4:	681b      	ldr	r3, [r3, #0]
 80056e6:	4618      	mov	r0, r3
 80056e8:	f7ff ff75 	bl	80055d6 <LL_ADC_REG_IsConversionOngoing>
 80056ec:	6178      	str	r0, [r7, #20]

  if (((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) == 0UL)
 80056ee:	687b      	ldr	r3, [r7, #4]
 80056f0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80056f2:	f003 0310 	and.w	r3, r3, #16
 80056f6:	2b00      	cmp	r3, #0
 80056f8:	f040 8142 	bne.w	8005980 <HAL_ADC_Init+0x35c>
      && (tmp_adc_is_conversion_on_going_regular == 0UL)
 80056fc:	697b      	ldr	r3, [r7, #20]
 80056fe:	2b00      	cmp	r3, #0
 8005700:	f040 813e 	bne.w	8005980 <HAL_ADC_Init+0x35c>
     )
  {
    /* Set ADC state */
    ADC_STATE_CLR_SET(hadc->State,
 8005704:	687b      	ldr	r3, [r7, #4]
 8005706:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005708:	f423 7381 	bic.w	r3, r3, #258	@ 0x102
 800570c:	f043 0202 	orr.w	r2, r3, #2
 8005710:	687b      	ldr	r3, [r7, #4]
 8005712:	65da      	str	r2, [r3, #92]	@ 0x5c
    /* Configuration of common ADC parameters                                 */

    /* Parameters update conditioned to ADC state:                            */
    /* Parameters that can be updated only when ADC is disabled:              */
    /*  - clock configuration                                                 */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005714:	687b      	ldr	r3, [r7, #4]
 8005716:	681b      	ldr	r3, [r3, #0]
 8005718:	4618      	mov	r0, r3
 800571a:	f7ff ff35 	bl	8005588 <LL_ADC_IsEnabled>
 800571e:	4603      	mov	r3, r0
 8005720:	2b00      	cmp	r3, #0
 8005722:	d141      	bne.n	80057a8 <HAL_ADC_Init+0x184>
    {
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8005724:	687b      	ldr	r3, [r7, #4]
 8005726:	681b      	ldr	r3, [r3, #0]
 8005728:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800572c:	d004      	beq.n	8005738 <HAL_ADC_Init+0x114>
 800572e:	687b      	ldr	r3, [r7, #4]
 8005730:	681b      	ldr	r3, [r3, #0]
 8005732:	4a77      	ldr	r2, [pc, #476]	@ (8005910 <HAL_ADC_Init+0x2ec>)
 8005734:	4293      	cmp	r3, r2
 8005736:	d10f      	bne.n	8005758 <HAL_ADC_Init+0x134>
 8005738:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800573c:	f7ff ff24 	bl	8005588 <LL_ADC_IsEnabled>
 8005740:	4604      	mov	r4, r0
 8005742:	4873      	ldr	r0, [pc, #460]	@ (8005910 <HAL_ADC_Init+0x2ec>)
 8005744:	f7ff ff20 	bl	8005588 <LL_ADC_IsEnabled>
 8005748:	4603      	mov	r3, r0
 800574a:	4323      	orrs	r3, r4
 800574c:	2b00      	cmp	r3, #0
 800574e:	bf0c      	ite	eq
 8005750:	2301      	moveq	r3, #1
 8005752:	2300      	movne	r3, #0
 8005754:	b2db      	uxtb	r3, r3
 8005756:	e012      	b.n	800577e <HAL_ADC_Init+0x15a>
 8005758:	486e      	ldr	r0, [pc, #440]	@ (8005914 <HAL_ADC_Init+0x2f0>)
 800575a:	f7ff ff15 	bl	8005588 <LL_ADC_IsEnabled>
 800575e:	4604      	mov	r4, r0
 8005760:	486d      	ldr	r0, [pc, #436]	@ (8005918 <HAL_ADC_Init+0x2f4>)
 8005762:	f7ff ff11 	bl	8005588 <LL_ADC_IsEnabled>
 8005766:	4603      	mov	r3, r0
 8005768:	431c      	orrs	r4, r3
 800576a:	486c      	ldr	r0, [pc, #432]	@ (800591c <HAL_ADC_Init+0x2f8>)
 800576c:	f7ff ff0c 	bl	8005588 <LL_ADC_IsEnabled>
 8005770:	4603      	mov	r3, r0
 8005772:	4323      	orrs	r3, r4
 8005774:	2b00      	cmp	r3, #0
 8005776:	bf0c      	ite	eq
 8005778:	2301      	moveq	r3, #1
 800577a:	2300      	movne	r3, #0
 800577c:	b2db      	uxtb	r3, r3
 800577e:	2b00      	cmp	r3, #0
 8005780:	d012      	beq.n	80057a8 <HAL_ADC_Init+0x184>
        /*     parameters: MDMA, DMACFG, DELAY, DUAL (set by API                */
        /*     HAL_ADCEx_MultiModeConfigChannel() )                             */
        /*   - internal measurement paths: Vbat, temperature sensor, Vref       */
        /*     (set into HAL_ADC_ConfigChannel() or                             */
        /*     HAL_ADCEx_InjectedConfigChannel() )                              */
        LL_ADC_SetCommonClock(__LL_ADC_COMMON_INSTANCE(hadc->Instance), hadc->Init.ClockPrescaler);
 8005782:	687b      	ldr	r3, [r7, #4]
 8005784:	681b      	ldr	r3, [r3, #0]
 8005786:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800578a:	d004      	beq.n	8005796 <HAL_ADC_Init+0x172>
 800578c:	687b      	ldr	r3, [r7, #4]
 800578e:	681b      	ldr	r3, [r3, #0]
 8005790:	4a5f      	ldr	r2, [pc, #380]	@ (8005910 <HAL_ADC_Init+0x2ec>)
 8005792:	4293      	cmp	r3, r2
 8005794:	d101      	bne.n	800579a <HAL_ADC_Init+0x176>
 8005796:	4a62      	ldr	r2, [pc, #392]	@ (8005920 <HAL_ADC_Init+0x2fc>)
 8005798:	e000      	b.n	800579c <HAL_ADC_Init+0x178>
 800579a:	4a62      	ldr	r2, [pc, #392]	@ (8005924 <HAL_ADC_Init+0x300>)
 800579c:	687b      	ldr	r3, [r7, #4]
 800579e:	685b      	ldr	r3, [r3, #4]
 80057a0:	4619      	mov	r1, r3
 80057a2:	4610      	mov	r0, r2
 80057a4:	f7ff fd20 	bl	80051e8 <LL_ADC_SetCommonClock>
    /*  - external trigger polarity                Init.ExternalTrigConvEdge  */
    /*  - continuous conversion mode               Init.ContinuousConvMode    */
    /*  - overrun                                  Init.Overrun               */
    /*  - discontinuous mode                       Init.DiscontinuousConvMode */
    /*  - discontinuous mode channel count         Init.NbrOfDiscConversion   */
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80057a8:	687b      	ldr	r3, [r7, #4]
 80057aa:	7f5b      	ldrb	r3, [r3, #29]
 80057ac:	035a      	lsls	r2, r3, #13
                 hadc->Init.Overrun                                                     |
 80057ae:	687b      	ldr	r3, [r7, #4]
 80057b0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80057b2:	431a      	orrs	r2, r3
                 hadc->Init.DataAlign                                                   |
 80057b4:	687b      	ldr	r3, [r7, #4]
 80057b6:	68db      	ldr	r3, [r3, #12]
                 hadc->Init.Overrun                                                     |
 80057b8:	431a      	orrs	r2, r3
                 hadc->Init.Resolution                                                  |
 80057ba:	687b      	ldr	r3, [r7, #4]
 80057bc:	689b      	ldr	r3, [r3, #8]
                 hadc->Init.DataAlign                                                   |
 80057be:	431a      	orrs	r2, r3
                 ADC_CFGR_REG_DISCONTINUOUS((uint32_t)hadc->Init.DiscontinuousConvMode));
 80057c0:	687b      	ldr	r3, [r7, #4]
 80057c2:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80057c6:	041b      	lsls	r3, r3, #16
    tmp_cfgr  = (ADC_CFGR_CONTINUOUS((uint32_t)hadc->Init.ContinuousConvMode)           |
 80057c8:	4313      	orrs	r3, r2
 80057ca:	61bb      	str	r3, [r7, #24]

    if (hadc->Init.DiscontinuousConvMode == ENABLE)
 80057cc:	687b      	ldr	r3, [r7, #4]
 80057ce:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 80057d2:	2b01      	cmp	r3, #1
 80057d4:	d106      	bne.n	80057e4 <HAL_ADC_Init+0x1c0>
    {
      tmp_cfgr |= ADC_CFGR_DISCONTINUOUS_NUM(hadc->Init.NbrOfDiscConversion);
 80057d6:	687b      	ldr	r3, [r7, #4]
 80057d8:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80057da:	3b01      	subs	r3, #1
 80057dc:	045b      	lsls	r3, r3, #17
 80057de:	69ba      	ldr	r2, [r7, #24]
 80057e0:	4313      	orrs	r3, r2
 80057e2:	61bb      	str	r3, [r7, #24]
    /* Enable external trigger if trigger selection is different of software  */
    /* start.                                                                 */
    /* Note: This configuration keeps the hardware feature of parameter       */
    /*       ExternalTrigConvEdge "trigger edge none" equivalent to           */
    /*       software start.                                                  */
    if (hadc->Init.ExternalTrigConv != ADC_SOFTWARE_START)
 80057e4:	687b      	ldr	r3, [r7, #4]
 80057e6:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057e8:	2b00      	cmp	r3, #0
 80057ea:	d009      	beq.n	8005800 <HAL_ADC_Init+0x1dc>
    {
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80057ec:	687b      	ldr	r3, [r7, #4]
 80057ee:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80057f0:	f403 7278 	and.w	r2, r3, #992	@ 0x3e0
                   | hadc->Init.ExternalTrigConvEdge
 80057f4:	687b      	ldr	r3, [r7, #4]
 80057f6:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80057f8:	4313      	orrs	r3, r2
      tmp_cfgr |= ((hadc->Init.ExternalTrigConv & ADC_CFGR_EXTSEL)
 80057fa:	69ba      	ldr	r2, [r7, #24]
 80057fc:	4313      	orrs	r3, r2
 80057fe:	61bb      	str	r3, [r7, #24]
                  );
    }

    /* Update Configuration Register CFGR */
    MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_1, tmp_cfgr);
 8005800:	687b      	ldr	r3, [r7, #4]
 8005802:	681b      	ldr	r3, [r3, #0]
 8005804:	68da      	ldr	r2, [r3, #12]
 8005806:	4b48      	ldr	r3, [pc, #288]	@ (8005928 <HAL_ADC_Init+0x304>)
 8005808:	4013      	ands	r3, r2
 800580a:	687a      	ldr	r2, [r7, #4]
 800580c:	6812      	ldr	r2, [r2, #0]
 800580e:	69b9      	ldr	r1, [r7, #24]
 8005810:	430b      	orrs	r3, r1
 8005812:	60d3      	str	r3, [r2, #12]

    /* Configuration of sampling mode */
    MODIFY_REG(hadc->Instance->CFGR2, ADC_CFGR2_BULB | ADC_CFGR2_SMPTRIG, hadc->Init.SamplingMode);
 8005814:	687b      	ldr	r3, [r7, #4]
 8005816:	681b      	ldr	r3, [r3, #0]
 8005818:	691b      	ldr	r3, [r3, #16]
 800581a:	f023 6140 	bic.w	r1, r3, #201326592	@ 0xc000000
 800581e:	687b      	ldr	r3, [r7, #4]
 8005820:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 8005822:	687b      	ldr	r3, [r7, #4]
 8005824:	681b      	ldr	r3, [r3, #0]
 8005826:	430a      	orrs	r2, r1
 8005828:	611a      	str	r2, [r3, #16]
    /* conversion on going on regular and injected groups:                    */
    /*  - Gain Compensation               Init.GainCompensation               */
    /*  - DMA continuous request          Init.DMAContinuousRequests          */
    /*  - LowPowerAutoWait feature        Init.LowPowerAutoWait               */
    /*  - Oversampling parameters         Init.Oversampling                   */
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 800582a:	687b      	ldr	r3, [r7, #4]
 800582c:	681b      	ldr	r3, [r3, #0]
 800582e:	4618      	mov	r0, r3
 8005830:	f7ff fee4 	bl	80055fc <LL_ADC_INJ_IsConversionOngoing>
 8005834:	6138      	str	r0, [r7, #16]
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005836:	697b      	ldr	r3, [r7, #20]
 8005838:	2b00      	cmp	r3, #0
 800583a:	d17f      	bne.n	800593c <HAL_ADC_Init+0x318>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 800583c:	693b      	ldr	r3, [r7, #16]
 800583e:	2b00      	cmp	r3, #0
 8005840:	d17c      	bne.n	800593c <HAL_ADC_Init+0x318>
       )
    {
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
                   ADC_CFGR_AUTOWAIT((uint32_t)hadc->Init.LowPowerAutoWait)        |
 8005842:	687b      	ldr	r3, [r7, #4]
 8005844:	7f1b      	ldrb	r3, [r3, #28]
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005846:	039a      	lsls	r2, r3, #14
                   ADC_CFGR_DMACONTREQ((uint32_t)hadc->Init.DMAContinuousRequests));
 8005848:	687b      	ldr	r3, [r7, #4]
 800584a:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800584e:	005b      	lsls	r3, r3, #1
      tmp_cfgr = (ADC_CFGR_DFSDM(hadc)                                            |
 8005850:	4313      	orrs	r3, r2
 8005852:	61bb      	str	r3, [r7, #24]

      MODIFY_REG(hadc->Instance->CFGR, ADC_CFGR_FIELDS_2, tmp_cfgr);
 8005854:	687b      	ldr	r3, [r7, #4]
 8005856:	681b      	ldr	r3, [r3, #0]
 8005858:	68db      	ldr	r3, [r3, #12]
 800585a:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800585e:	f023 0302 	bic.w	r3, r3, #2
 8005862:	687a      	ldr	r2, [r7, #4]
 8005864:	6812      	ldr	r2, [r2, #0]
 8005866:	69b9      	ldr	r1, [r7, #24]
 8005868:	430b      	orrs	r3, r1
 800586a:	60d3      	str	r3, [r2, #12]

      if (hadc->Init.GainCompensation != 0UL)
 800586c:	687b      	ldr	r3, [r7, #4]
 800586e:	691b      	ldr	r3, [r3, #16]
 8005870:	2b00      	cmp	r3, #0
 8005872:	d017      	beq.n	80058a4 <HAL_ADC_Init+0x280>
      {
        SET_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 8005874:	687b      	ldr	r3, [r7, #4]
 8005876:	681b      	ldr	r3, [r3, #0]
 8005878:	691a      	ldr	r2, [r3, #16]
 800587a:	687b      	ldr	r3, [r7, #4]
 800587c:	681b      	ldr	r3, [r3, #0]
 800587e:	f442 3280 	orr.w	r2, r2, #65536	@ 0x10000
 8005882:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, hadc->Init.GainCompensation);
 8005884:	687b      	ldr	r3, [r7, #4]
 8005886:	681b      	ldr	r3, [r3, #0]
 8005888:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 800588c:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 8005890:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 8005894:	687a      	ldr	r2, [r7, #4]
 8005896:	6911      	ldr	r1, [r2, #16]
 8005898:	687a      	ldr	r2, [r7, #4]
 800589a:	6812      	ldr	r2, [r2, #0]
 800589c:	430b      	orrs	r3, r1
 800589e:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
 80058a2:	e013      	b.n	80058cc <HAL_ADC_Init+0x2a8>
      }
      else
      {
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_GCOMP);
 80058a4:	687b      	ldr	r3, [r7, #4]
 80058a6:	681b      	ldr	r3, [r3, #0]
 80058a8:	691a      	ldr	r2, [r3, #16]
 80058aa:	687b      	ldr	r3, [r7, #4]
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	f422 3280 	bic.w	r2, r2, #65536	@ 0x10000
 80058b2:	611a      	str	r2, [r3, #16]
        MODIFY_REG(hadc->Instance->GCOMP, ADC_GCOMP_GCOMPCOEFF, 0UL);
 80058b4:	687b      	ldr	r3, [r7, #4]
 80058b6:	681b      	ldr	r3, [r3, #0]
 80058b8:	f8d3 30c0 	ldr.w	r3, [r3, #192]	@ 0xc0
 80058bc:	687a      	ldr	r2, [r7, #4]
 80058be:	6812      	ldr	r2, [r2, #0]
 80058c0:	f423 537f 	bic.w	r3, r3, #16320	@ 0x3fc0
 80058c4:	f023 033f 	bic.w	r3, r3, #63	@ 0x3f
 80058c8:	f8c2 30c0 	str.w	r3, [r2, #192]	@ 0xc0
      }

      if (hadc->Init.OversamplingMode == ENABLE)
 80058cc:	687b      	ldr	r3, [r7, #4]
 80058ce:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80058d2:	2b01      	cmp	r3, #1
 80058d4:	d12a      	bne.n	800592c <HAL_ADC_Init+0x308>
        /* Configuration of Oversampler:                                      */
        /*  - Oversampling Ratio                                              */
        /*  - Right bit shift                                                 */
        /*  - Triggered mode                                                  */
        /*  - Oversampling mode (continued/resumed)                           */
        MODIFY_REG(hadc->Instance->CFGR2,
 80058d6:	687b      	ldr	r3, [r7, #4]
 80058d8:	681b      	ldr	r3, [r3, #0]
 80058da:	691b      	ldr	r3, [r3, #16]
 80058dc:	f423 63ff 	bic.w	r3, r3, #2040	@ 0x7f8
 80058e0:	f023 0304 	bic.w	r3, r3, #4
 80058e4:	687a      	ldr	r2, [r7, #4]
 80058e6:	6c51      	ldr	r1, [r2, #68]	@ 0x44
 80058e8:	687a      	ldr	r2, [r7, #4]
 80058ea:	6c92      	ldr	r2, [r2, #72]	@ 0x48
 80058ec:	4311      	orrs	r1, r2
 80058ee:	687a      	ldr	r2, [r7, #4]
 80058f0:	6cd2      	ldr	r2, [r2, #76]	@ 0x4c
 80058f2:	4311      	orrs	r1, r2
 80058f4:	687a      	ldr	r2, [r7, #4]
 80058f6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 80058f8:	430a      	orrs	r2, r1
 80058fa:	431a      	orrs	r2, r3
 80058fc:	687b      	ldr	r3, [r7, #4]
 80058fe:	681b      	ldr	r3, [r3, #0]
 8005900:	f042 0201 	orr.w	r2, r2, #1
 8005904:	611a      	str	r2, [r3, #16]
 8005906:	e019      	b.n	800593c <HAL_ADC_Init+0x318>
 8005908:	20000004 	.word	0x20000004
 800590c:	053e2d63 	.word	0x053e2d63
 8005910:	50000100 	.word	0x50000100
 8005914:	50000400 	.word	0x50000400
 8005918:	50000500 	.word	0x50000500
 800591c:	50000600 	.word	0x50000600
 8005920:	50000300 	.word	0x50000300
 8005924:	50000700 	.word	0x50000700
 8005928:	fff04007 	.word	0xfff04007
                  );
      }
      else
      {
        /* Disable ADC oversampling scope on ADC group regular */
        CLEAR_BIT(hadc->Instance->CFGR2, ADC_CFGR2_ROVSE);
 800592c:	687b      	ldr	r3, [r7, #4]
 800592e:	681b      	ldr	r3, [r3, #0]
 8005930:	691a      	ldr	r2, [r3, #16]
 8005932:	687b      	ldr	r3, [r7, #4]
 8005934:	681b      	ldr	r3, [r3, #0]
 8005936:	f022 0201 	bic.w	r2, r2, #1
 800593a:	611a      	str	r2, [r3, #16]
    /*   Note: Scan mode is not present by hardware on this device, but       */
    /*   emulated by software for alignment over all STM32 devices.           */
    /* - if scan mode is enabled, regular channels sequence length is set to  */
    /*   parameter "NbrOfConversion".                                         */

    if (hadc->Init.ScanConvMode == ADC_SCAN_ENABLE)
 800593c:	687b      	ldr	r3, [r7, #4]
 800593e:	695b      	ldr	r3, [r3, #20]
 8005940:	2b01      	cmp	r3, #1
 8005942:	d10c      	bne.n	800595e <HAL_ADC_Init+0x33a>
    {
      /* Set number of ranks in regular group sequencer */
      MODIFY_REG(hadc->Instance->SQR1, ADC_SQR1_L, (hadc->Init.NbrOfConversion - (uint8_t)1));
 8005944:	687b      	ldr	r3, [r7, #4]
 8005946:	681b      	ldr	r3, [r3, #0]
 8005948:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 800594a:	f023 010f 	bic.w	r1, r3, #15
 800594e:	687b      	ldr	r3, [r7, #4]
 8005950:	6a1b      	ldr	r3, [r3, #32]
 8005952:	1e5a      	subs	r2, r3, #1
 8005954:	687b      	ldr	r3, [r7, #4]
 8005956:	681b      	ldr	r3, [r3, #0]
 8005958:	430a      	orrs	r2, r1
 800595a:	631a      	str	r2, [r3, #48]	@ 0x30
 800595c:	e007      	b.n	800596e <HAL_ADC_Init+0x34a>
    }
    else
    {
      CLEAR_BIT(hadc->Instance->SQR1, ADC_SQR1_L);
 800595e:	687b      	ldr	r3, [r7, #4]
 8005960:	681b      	ldr	r3, [r3, #0]
 8005962:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 8005964:	687b      	ldr	r3, [r7, #4]
 8005966:	681b      	ldr	r3, [r3, #0]
 8005968:	f022 020f 	bic.w	r2, r2, #15
 800596c:	631a      	str	r2, [r3, #48]	@ 0x30
    }

    /* Initialize the ADC state */
    /* Clear HAL_ADC_STATE_BUSY_INTERNAL bit, set HAL_ADC_STATE_READY bit */
    ADC_STATE_CLR_SET(hadc->State, HAL_ADC_STATE_BUSY_INTERNAL, HAL_ADC_STATE_READY);
 800596e:	687b      	ldr	r3, [r7, #4]
 8005970:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005972:	f023 0303 	bic.w	r3, r3, #3
 8005976:	f043 0201 	orr.w	r2, r3, #1
 800597a:	687b      	ldr	r3, [r7, #4]
 800597c:	65da      	str	r2, [r3, #92]	@ 0x5c
 800597e:	e007      	b.n	8005990 <HAL_ADC_Init+0x36c>
  }
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 8005980:	687b      	ldr	r3, [r7, #4]
 8005982:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005984:	f043 0210 	orr.w	r2, r3, #16
 8005988:	687b      	ldr	r3, [r7, #4]
 800598a:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 800598c:	2301      	movs	r3, #1
 800598e:	77fb      	strb	r3, [r7, #31]
  }

  /* Return function status */
  return tmp_hal_status;
 8005990:	7ffb      	ldrb	r3, [r7, #31]
}
 8005992:	4618      	mov	r0, r3
 8005994:	3724      	adds	r7, #36	@ 0x24
 8005996:	46bd      	mov	sp, r7
 8005998:	bd90      	pop	{r4, r7, pc}
 800599a:	bf00      	nop

0800599c <HAL_ADC_Start_DMA>:
  * @param pData Destination Buffer address.
  * @param Length Number of data to be transferred from ADC peripheral to memory
  * @retval HAL status.
  */
HAL_StatusTypeDef HAL_ADC_Start_DMA(ADC_HandleTypeDef *hadc, uint32_t *pData, uint32_t Length)
{
 800599c:	b580      	push	{r7, lr}
 800599e:	b086      	sub	sp, #24
 80059a0:	af00      	add	r7, sp, #0
 80059a2:	60f8      	str	r0, [r7, #12]
 80059a4:	60b9      	str	r1, [r7, #8]
 80059a6:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef tmp_hal_status;
#if defined(ADC_MULTIMODE_SUPPORT)
  uint32_t tmp_multimode_config = LL_ADC_GetMultimode(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 80059a8:	68fb      	ldr	r3, [r7, #12]
 80059aa:	681b      	ldr	r3, [r3, #0]
 80059ac:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80059b0:	d004      	beq.n	80059bc <HAL_ADC_Start_DMA+0x20>
 80059b2:	68fb      	ldr	r3, [r7, #12]
 80059b4:	681b      	ldr	r3, [r3, #0]
 80059b6:	4a5a      	ldr	r2, [pc, #360]	@ (8005b20 <HAL_ADC_Start_DMA+0x184>)
 80059b8:	4293      	cmp	r3, r2
 80059ba:	d101      	bne.n	80059c0 <HAL_ADC_Start_DMA+0x24>
 80059bc:	4b59      	ldr	r3, [pc, #356]	@ (8005b24 <HAL_ADC_Start_DMA+0x188>)
 80059be:	e000      	b.n	80059c2 <HAL_ADC_Start_DMA+0x26>
 80059c0:	4b59      	ldr	r3, [pc, #356]	@ (8005b28 <HAL_ADC_Start_DMA+0x18c>)
 80059c2:	4618      	mov	r0, r3
 80059c4:	f7ff fd70 	bl	80054a8 <LL_ADC_GetMultimode>
 80059c8:	6138      	str	r0, [r7, #16]

  /* Check the parameters */
  assert_param(IS_ADC_ALL_INSTANCE(hadc->Instance));

  /* Perform ADC enable and conversion start if no conversion is on going */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 80059ca:	68fb      	ldr	r3, [r7, #12]
 80059cc:	681b      	ldr	r3, [r3, #0]
 80059ce:	4618      	mov	r0, r3
 80059d0:	f7ff fe01 	bl	80055d6 <LL_ADC_REG_IsConversionOngoing>
 80059d4:	4603      	mov	r3, r0
 80059d6:	2b00      	cmp	r3, #0
 80059d8:	f040 809b 	bne.w	8005b12 <HAL_ADC_Start_DMA+0x176>
  {
    /* Process locked */
    __HAL_LOCK(hadc);
 80059dc:	68fb      	ldr	r3, [r7, #12]
 80059de:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80059e2:	2b01      	cmp	r3, #1
 80059e4:	d101      	bne.n	80059ea <HAL_ADC_Start_DMA+0x4e>
 80059e6:	2302      	movs	r3, #2
 80059e8:	e096      	b.n	8005b18 <HAL_ADC_Start_DMA+0x17c>
 80059ea:	68fb      	ldr	r3, [r7, #12]
 80059ec:	2201      	movs	r2, #1
 80059ee:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

#if defined(ADC_MULTIMODE_SUPPORT)
    /* Ensure that multimode regular conversions are not enabled.   */
    /* Otherwise, dedicated API HAL_ADCEx_MultiModeStart_DMA() must be used.  */
    if ((ADC_IS_INDEPENDENT(hadc) != RESET)
 80059f2:	68fb      	ldr	r3, [r7, #12]
 80059f4:	681b      	ldr	r3, [r3, #0]
 80059f6:	4a4d      	ldr	r2, [pc, #308]	@ (8005b2c <HAL_ADC_Start_DMA+0x190>)
 80059f8:	4293      	cmp	r3, r2
 80059fa:	d008      	beq.n	8005a0e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 80059fc:	693b      	ldr	r3, [r7, #16]
 80059fe:	2b00      	cmp	r3, #0
 8005a00:	d005      	beq.n	8005a0e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_SIMULT)
 8005a02:	693b      	ldr	r3, [r7, #16]
 8005a04:	2b05      	cmp	r3, #5
 8005a06:	d002      	beq.n	8005a0e <HAL_ADC_Start_DMA+0x72>
        || (tmp_multimode_config == LL_ADC_MULTI_DUAL_INJ_ALTERN)
 8005a08:	693b      	ldr	r3, [r7, #16]
 8005a0a:	2b09      	cmp	r3, #9
 8005a0c:	d17a      	bne.n	8005b04 <HAL_ADC_Start_DMA+0x168>
       )
#endif /* ADC_MULTIMODE_SUPPORT */
    {
      /* Enable the ADC peripheral */
      tmp_hal_status = ADC_Enable(hadc);
 8005a0e:	68f8      	ldr	r0, [r7, #12]
 8005a10:	f000 fcf6 	bl	8006400 <ADC_Enable>
 8005a14:	4603      	mov	r3, r0
 8005a16:	75fb      	strb	r3, [r7, #23]

      /* Start conversion if ADC is effectively enabled */
      if (tmp_hal_status == HAL_OK)
 8005a18:	7dfb      	ldrb	r3, [r7, #23]
 8005a1a:	2b00      	cmp	r3, #0
 8005a1c:	d16d      	bne.n	8005afa <HAL_ADC_Start_DMA+0x15e>
      {
        /* Set ADC state                                                        */
        /* - Clear state bitfield related to regular group conversion results   */
        /* - Set state bitfield related to regular operation                    */
        ADC_STATE_CLR_SET(hadc->State,
 8005a1e:	68fb      	ldr	r3, [r7, #12]
 8005a20:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a22:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8005a26:	f023 0301 	bic.w	r3, r3, #1
 8005a2a:	f443 7280 	orr.w	r2, r3, #256	@ 0x100
 8005a2e:	68fb      	ldr	r3, [r7, #12]
 8005a30:	65da      	str	r2, [r3, #92]	@ 0x5c

#if defined(ADC_MULTIMODE_SUPPORT)
        /* Reset HAL_ADC_STATE_MULTIMODE_SLAVE bit
          - if ADC instance is master or if multimode feature is not available
          - if multimode setting is disabled (ADC instance slave in independent mode) */
        if ((__LL_ADC_MULTI_INSTANCE_MASTER(hadc->Instance) == hadc->Instance)
 8005a32:	68fb      	ldr	r3, [r7, #12]
 8005a34:	681b      	ldr	r3, [r3, #0]
 8005a36:	4a3a      	ldr	r2, [pc, #232]	@ (8005b20 <HAL_ADC_Start_DMA+0x184>)
 8005a38:	4293      	cmp	r3, r2
 8005a3a:	d009      	beq.n	8005a50 <HAL_ADC_Start_DMA+0xb4>
 8005a3c:	68fb      	ldr	r3, [r7, #12]
 8005a3e:	681b      	ldr	r3, [r3, #0]
 8005a40:	4a3b      	ldr	r2, [pc, #236]	@ (8005b30 <HAL_ADC_Start_DMA+0x194>)
 8005a42:	4293      	cmp	r3, r2
 8005a44:	d002      	beq.n	8005a4c <HAL_ADC_Start_DMA+0xb0>
 8005a46:	68fb      	ldr	r3, [r7, #12]
 8005a48:	681b      	ldr	r3, [r3, #0]
 8005a4a:	e003      	b.n	8005a54 <HAL_ADC_Start_DMA+0xb8>
 8005a4c:	4b39      	ldr	r3, [pc, #228]	@ (8005b34 <HAL_ADC_Start_DMA+0x198>)
 8005a4e:	e001      	b.n	8005a54 <HAL_ADC_Start_DMA+0xb8>
 8005a50:	f04f 43a0 	mov.w	r3, #1342177280	@ 0x50000000
 8005a54:	68fa      	ldr	r2, [r7, #12]
 8005a56:	6812      	ldr	r2, [r2, #0]
 8005a58:	4293      	cmp	r3, r2
 8005a5a:	d002      	beq.n	8005a62 <HAL_ADC_Start_DMA+0xc6>
            || (tmp_multimode_config == LL_ADC_MULTI_INDEPENDENT)
 8005a5c:	693b      	ldr	r3, [r7, #16]
 8005a5e:	2b00      	cmp	r3, #0
 8005a60:	d105      	bne.n	8005a6e <HAL_ADC_Start_DMA+0xd2>
           )
        {
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_MULTIMODE_SLAVE);
 8005a62:	68fb      	ldr	r3, [r7, #12]
 8005a64:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a66:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 8005a6a:	68fb      	ldr	r3, [r7, #12]
 8005a6c:	65da      	str	r2, [r3, #92]	@ 0x5c
        }
#endif /* ADC_MULTIMODE_SUPPORT */

        /* Check if a conversion is on going on ADC group injected */
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) != 0UL)
 8005a6e:	68fb      	ldr	r3, [r7, #12]
 8005a70:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8005a72:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8005a76:	2b00      	cmp	r3, #0
 8005a78:	d006      	beq.n	8005a88 <HAL_ADC_Start_DMA+0xec>
        {
          /* Reset ADC error code fields related to regular conversions only */
          CLEAR_BIT(hadc->ErrorCode, (HAL_ADC_ERROR_OVR | HAL_ADC_ERROR_DMA));
 8005a7a:	68fb      	ldr	r3, [r7, #12]
 8005a7c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8005a7e:	f023 0206 	bic.w	r2, r3, #6
 8005a82:	68fb      	ldr	r3, [r7, #12]
 8005a84:	661a      	str	r2, [r3, #96]	@ 0x60
 8005a86:	e002      	b.n	8005a8e <HAL_ADC_Start_DMA+0xf2>
        }
        else
        {
          /* Reset all ADC error code fields */
          ADC_CLEAR_ERRORCODE(hadc);
 8005a88:	68fb      	ldr	r3, [r7, #12]
 8005a8a:	2200      	movs	r2, #0
 8005a8c:	661a      	str	r2, [r3, #96]	@ 0x60
        }

        /* Set the DMA transfer complete callback */
        hadc->DMA_Handle->XferCpltCallback = ADC_DMAConvCplt;
 8005a8e:	68fb      	ldr	r3, [r7, #12]
 8005a90:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a92:	4a29      	ldr	r2, [pc, #164]	@ (8005b38 <HAL_ADC_Start_DMA+0x19c>)
 8005a94:	62da      	str	r2, [r3, #44]	@ 0x2c

        /* Set the DMA half transfer complete callback */
        hadc->DMA_Handle->XferHalfCpltCallback = ADC_DMAHalfConvCplt;
 8005a96:	68fb      	ldr	r3, [r7, #12]
 8005a98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005a9a:	4a28      	ldr	r2, [pc, #160]	@ (8005b3c <HAL_ADC_Start_DMA+0x1a0>)
 8005a9c:	631a      	str	r2, [r3, #48]	@ 0x30

        /* Set the DMA error callback */
        hadc->DMA_Handle->XferErrorCallback = ADC_DMAError;
 8005a9e:	68fb      	ldr	r3, [r7, #12]
 8005aa0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8005aa2:	4a27      	ldr	r2, [pc, #156]	@ (8005b40 <HAL_ADC_Start_DMA+0x1a4>)
 8005aa4:	635a      	str	r2, [r3, #52]	@ 0x34
        /* ADC start (in case of SW start):                                   */

        /* Clear regular group conversion flag and overrun flag               */
        /* (To ensure of no unknown state from potential previous ADC         */
        /* operations)                                                        */
        __HAL_ADC_CLEAR_FLAG(hadc, (ADC_FLAG_EOC | ADC_FLAG_EOS | ADC_FLAG_OVR));
 8005aa6:	68fb      	ldr	r3, [r7, #12]
 8005aa8:	681b      	ldr	r3, [r3, #0]
 8005aaa:	221c      	movs	r2, #28
 8005aac:	601a      	str	r2, [r3, #0]

        /* Process unlocked */
        /* Unlock before starting ADC conversions: in case of potential         */
        /* interruption, to let the process to ADC IRQ Handler.                 */
        __HAL_UNLOCK(hadc);
 8005aae:	68fb      	ldr	r3, [r7, #12]
 8005ab0:	2200      	movs	r2, #0
 8005ab2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

        /* With DMA, overrun event is always considered as an error even if
           hadc->Init.Overrun is set to ADC_OVR_DATA_OVERWRITTEN. Therefore,
           ADC_IT_OVR is enabled. */
        __HAL_ADC_ENABLE_IT(hadc, ADC_IT_OVR);
 8005ab6:	68fb      	ldr	r3, [r7, #12]
 8005ab8:	681b      	ldr	r3, [r3, #0]
 8005aba:	685a      	ldr	r2, [r3, #4]
 8005abc:	68fb      	ldr	r3, [r7, #12]
 8005abe:	681b      	ldr	r3, [r3, #0]
 8005ac0:	f042 0210 	orr.w	r2, r2, #16
 8005ac4:	605a      	str	r2, [r3, #4]

        /* Enable ADC DMA mode */
        SET_BIT(hadc->Instance->CFGR, ADC_CFGR_DMAEN);
 8005ac6:	68fb      	ldr	r3, [r7, #12]
 8005ac8:	681b      	ldr	r3, [r3, #0]
 8005aca:	68da      	ldr	r2, [r3, #12]
 8005acc:	68fb      	ldr	r3, [r7, #12]
 8005ace:	681b      	ldr	r3, [r3, #0]
 8005ad0:	f042 0201 	orr.w	r2, r2, #1
 8005ad4:	60da      	str	r2, [r3, #12]

        /* Start the DMA channel */
        tmp_hal_status = HAL_DMA_Start_IT(hadc->DMA_Handle, (uint32_t)&hadc->Instance->DR, (uint32_t)pData, Length);
 8005ad6:	68fb      	ldr	r3, [r7, #12]
 8005ad8:	6d58      	ldr	r0, [r3, #84]	@ 0x54
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	681b      	ldr	r3, [r3, #0]
 8005ade:	3340      	adds	r3, #64	@ 0x40
 8005ae0:	4619      	mov	r1, r3
 8005ae2:	68ba      	ldr	r2, [r7, #8]
 8005ae4:	687b      	ldr	r3, [r7, #4]
 8005ae6:	f001 f89b 	bl	8006c20 <HAL_DMA_Start_IT>
 8005aea:	4603      	mov	r3, r0
 8005aec:	75fb      	strb	r3, [r7, #23]
        /* Enable conversion of regular group.                                  */
        /* If software start has been selected, conversion starts immediately.  */
        /* If external trigger has been selected, conversion will start at next */
        /* trigger event.                                                       */
        /* Start ADC group regular conversion */
        LL_ADC_REG_StartConversion(hadc->Instance);
 8005aee:	68fb      	ldr	r3, [r7, #12]
 8005af0:	681b      	ldr	r3, [r3, #0]
 8005af2:	4618      	mov	r0, r3
 8005af4:	f7ff fd5b 	bl	80055ae <LL_ADC_REG_StartConversion>
      if (tmp_hal_status == HAL_OK)
 8005af8:	e00d      	b.n	8005b16 <HAL_ADC_Start_DMA+0x17a>
      }
      else
      {
        /* Process unlocked */
        __HAL_UNLOCK(hadc);
 8005afa:	68fb      	ldr	r3, [r7, #12]
 8005afc:	2200      	movs	r2, #0
 8005afe:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
      if (tmp_hal_status == HAL_OK)
 8005b02:	e008      	b.n	8005b16 <HAL_ADC_Start_DMA+0x17a>

    }
#if defined(ADC_MULTIMODE_SUPPORT)
    else
    {
      tmp_hal_status = HAL_ERROR;
 8005b04:	2301      	movs	r3, #1
 8005b06:	75fb      	strb	r3, [r7, #23]
      /* Process unlocked */
      __HAL_UNLOCK(hadc);
 8005b08:	68fb      	ldr	r3, [r7, #12]
 8005b0a:	2200      	movs	r2, #0
 8005b0c:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
 8005b10:	e001      	b.n	8005b16 <HAL_ADC_Start_DMA+0x17a>
    }
#endif /* ADC_MULTIMODE_SUPPORT */
  }
  else
  {
    tmp_hal_status = HAL_BUSY;
 8005b12:	2302      	movs	r3, #2
 8005b14:	75fb      	strb	r3, [r7, #23]
  }

  /* Return function status */
  return tmp_hal_status;
 8005b16:	7dfb      	ldrb	r3, [r7, #23]
}
 8005b18:	4618      	mov	r0, r3
 8005b1a:	3718      	adds	r7, #24
 8005b1c:	46bd      	mov	sp, r7
 8005b1e:	bd80      	pop	{r7, pc}
 8005b20:	50000100 	.word	0x50000100
 8005b24:	50000300 	.word	0x50000300
 8005b28:	50000700 	.word	0x50000700
 8005b2c:	50000600 	.word	0x50000600
 8005b30:	50000500 	.word	0x50000500
 8005b34:	50000400 	.word	0x50000400
 8005b38:	0800652d 	.word	0x0800652d
 8005b3c:	08006605 	.word	0x08006605
 8005b40:	08006621 	.word	0x08006621

08005b44 <HAL_ADC_ConvCpltCallback>:
  * @brief  Conversion complete callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005b44:	b480      	push	{r7}
 8005b46:	b083      	sub	sp, #12
 8005b48:	af00      	add	r7, sp, #0
 8005b4a:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvCpltCallback must be implemented in the user file.
   */
}
 8005b4c:	bf00      	nop
 8005b4e:	370c      	adds	r7, #12
 8005b50:	46bd      	mov	sp, r7
 8005b52:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b56:	4770      	bx	lr

08005b58 <HAL_ADC_ConvHalfCpltCallback>:
  * @brief  Conversion DMA half-transfer callback in non-blocking mode.
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ConvHalfCpltCallback(ADC_HandleTypeDef *hadc)
{
 8005b58:	b480      	push	{r7}
 8005b5a:	b083      	sub	sp, #12
 8005b5c:	af00      	add	r7, sp, #0
 8005b5e:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ConvHalfCpltCallback must be implemented in the user file.
  */
}
 8005b60:	bf00      	nop
 8005b62:	370c      	adds	r7, #12
 8005b64:	46bd      	mov	sp, r7
 8005b66:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b6a:	4770      	bx	lr

08005b6c <HAL_ADC_ErrorCallback>:
  *           (this function is also clearing overrun flag)
  * @param hadc ADC handle
  * @retval None
  */
__weak void HAL_ADC_ErrorCallback(ADC_HandleTypeDef *hadc)
{
 8005b6c:	b480      	push	{r7}
 8005b6e:	b083      	sub	sp, #12
 8005b70:	af00      	add	r7, sp, #0
 8005b72:	6078      	str	r0, [r7, #4]
  UNUSED(hadc);

  /* NOTE : This function should not be modified. When the callback is needed,
            function HAL_ADC_ErrorCallback must be implemented in the user file.
  */
}
 8005b74:	bf00      	nop
 8005b76:	370c      	adds	r7, #12
 8005b78:	46bd      	mov	sp, r7
 8005b7a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8005b7e:	4770      	bx	lr

08005b80 <HAL_ADC_ConfigChannel>:
  * @param hadc ADC handle
  * @param pConfig Structure of ADC channel assigned to ADC group regular.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADC_ConfigChannel(ADC_HandleTypeDef *hadc, const ADC_ChannelConfTypeDef *pConfig)
{
 8005b80:	b580      	push	{r7, lr}
 8005b82:	b0b6      	sub	sp, #216	@ 0xd8
 8005b84:	af00      	add	r7, sp, #0
 8005b86:	6078      	str	r0, [r7, #4]
 8005b88:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 8005b8a:	2300      	movs	r3, #0
 8005b8c:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
  uint32_t tmpOffsetShifted;
  uint32_t tmp_config_internal_channel;
  __IO uint32_t wait_loop_index = 0UL;
 8005b90:	2300      	movs	r3, #0
 8005b92:	60fb      	str	r3, [r7, #12]
  {
    assert_param(IS_ADC_DIFF_CHANNEL(hadc, pConfig->Channel));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 8005b94:	687b      	ldr	r3, [r7, #4]
 8005b96:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 8005b9a:	2b01      	cmp	r3, #1
 8005b9c:	d102      	bne.n	8005ba4 <HAL_ADC_ConfigChannel+0x24>
 8005b9e:	2302      	movs	r3, #2
 8005ba0:	f000 bc13 	b.w	80063ca <HAL_ADC_ConfigChannel+0x84a>
 8005ba4:	687b      	ldr	r3, [r7, #4]
 8005ba6:	2201      	movs	r2, #1
 8005ba8:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Channel number                                                        */
  /*  - Channel rank                                                          */
  if (LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 8005bac:	687b      	ldr	r3, [r7, #4]
 8005bae:	681b      	ldr	r3, [r3, #0]
 8005bb0:	4618      	mov	r0, r3
 8005bb2:	f7ff fd10 	bl	80055d6 <LL_ADC_REG_IsConversionOngoing>
 8005bb6:	4603      	mov	r3, r0
 8005bb8:	2b00      	cmp	r3, #0
 8005bba:	f040 83f3 	bne.w	80063a4 <HAL_ADC_ConfigChannel+0x824>
  {
    /* Set ADC group regular sequence: channel on the selected scan sequence rank */
    LL_ADC_REG_SetSequencerRanks(hadc->Instance, pConfig->Rank, pConfig->Channel);
 8005bbe:	687b      	ldr	r3, [r7, #4]
 8005bc0:	6818      	ldr	r0, [r3, #0]
 8005bc2:	683b      	ldr	r3, [r7, #0]
 8005bc4:	6859      	ldr	r1, [r3, #4]
 8005bc6:	683b      	ldr	r3, [r7, #0]
 8005bc8:	681b      	ldr	r3, [r3, #0]
 8005bca:	461a      	mov	r2, r3
 8005bcc:	f7ff fbf1 	bl	80053b2 <LL_ADC_REG_SetSequencerRanks>
    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated when ADC is disabled or enabled without   */
    /* conversion on going on regular group:                                    */
    /*  - Channel sampling time                                                 */
    /*  - Channel offset                                                        */
    tmp_adc_is_conversion_on_going_regular = LL_ADC_REG_IsConversionOngoing(hadc->Instance);
 8005bd0:	687b      	ldr	r3, [r7, #4]
 8005bd2:	681b      	ldr	r3, [r3, #0]
 8005bd4:	4618      	mov	r0, r3
 8005bd6:	f7ff fcfe 	bl	80055d6 <LL_ADC_REG_IsConversionOngoing>
 8005bda:	f8c7 00d0 	str.w	r0, [r7, #208]	@ 0xd0
    tmp_adc_is_conversion_on_going_injected = LL_ADC_INJ_IsConversionOngoing(hadc->Instance);
 8005bde:	687b      	ldr	r3, [r7, #4]
 8005be0:	681b      	ldr	r3, [r3, #0]
 8005be2:	4618      	mov	r0, r3
 8005be4:	f7ff fd0a 	bl	80055fc <LL_ADC_INJ_IsConversionOngoing>
 8005be8:	f8c7 00cc 	str.w	r0, [r7, #204]	@ 0xcc
    if ((tmp_adc_is_conversion_on_going_regular == 0UL)
 8005bec:	f8d7 30d0 	ldr.w	r3, [r7, #208]	@ 0xd0
 8005bf0:	2b00      	cmp	r3, #0
 8005bf2:	f040 81d9 	bne.w	8005fa8 <HAL_ADC_ConfigChannel+0x428>
        && (tmp_adc_is_conversion_on_going_injected == 0UL)
 8005bf6:	f8d7 30cc 	ldr.w	r3, [r7, #204]	@ 0xcc
 8005bfa:	2b00      	cmp	r3, #0
 8005bfc:	f040 81d4 	bne.w	8005fa8 <HAL_ADC_ConfigChannel+0x428>
       )
    {
      /* Manage specific case of sampling time 3.5 cycles replacing 2.5 cyles */
      if (pConfig->SamplingTime == ADC_SAMPLETIME_3CYCLES_5)
 8005c00:	683b      	ldr	r3, [r7, #0]
 8005c02:	689b      	ldr	r3, [r3, #8]
 8005c04:	f1b3 4f00 	cmp.w	r3, #2147483648	@ 0x80000000
 8005c08:	d10f      	bne.n	8005c2a <HAL_ADC_ConfigChannel+0xaa>
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, LL_ADC_SAMPLINGTIME_2CYCLES_5);
 8005c0a:	687b      	ldr	r3, [r7, #4]
 8005c0c:	6818      	ldr	r0, [r3, #0]
 8005c0e:	683b      	ldr	r3, [r7, #0]
 8005c10:	681b      	ldr	r3, [r3, #0]
 8005c12:	2200      	movs	r2, #0
 8005c14:	4619      	mov	r1, r3
 8005c16:	f7ff fbf8 	bl	800540a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_3C5_REPL_2C5);
 8005c1a:	687b      	ldr	r3, [r7, #4]
 8005c1c:	681b      	ldr	r3, [r3, #0]
 8005c1e:	f04f 4100 	mov.w	r1, #2147483648	@ 0x80000000
 8005c22:	4618      	mov	r0, r3
 8005c24:	f7ff fb9f 	bl	8005366 <LL_ADC_SetSamplingTimeCommonConfig>
 8005c28:	e00e      	b.n	8005c48 <HAL_ADC_ConfigChannel+0xc8>
      }
      else
      {
        /* Set sampling time of the selected ADC channel */
        LL_ADC_SetChannelSamplingTime(hadc->Instance, pConfig->Channel, pConfig->SamplingTime);
 8005c2a:	687b      	ldr	r3, [r7, #4]
 8005c2c:	6818      	ldr	r0, [r3, #0]
 8005c2e:	683b      	ldr	r3, [r7, #0]
 8005c30:	6819      	ldr	r1, [r3, #0]
 8005c32:	683b      	ldr	r3, [r7, #0]
 8005c34:	689b      	ldr	r3, [r3, #8]
 8005c36:	461a      	mov	r2, r3
 8005c38:	f7ff fbe7 	bl	800540a <LL_ADC_SetChannelSamplingTime>

        /* Set ADC sampling time common configuration */
        LL_ADC_SetSamplingTimeCommonConfig(hadc->Instance, LL_ADC_SAMPLINGTIME_COMMON_DEFAULT);
 8005c3c:	687b      	ldr	r3, [r7, #4]
 8005c3e:	681b      	ldr	r3, [r3, #0]
 8005c40:	2100      	movs	r1, #0
 8005c42:	4618      	mov	r0, r3
 8005c44:	f7ff fb8f 	bl	8005366 <LL_ADC_SetSamplingTimeCommonConfig>

      /* Configure the offset: offset enable/disable, channel, offset value */

      /* Shift the offset with respect to the selected ADC resolution. */
      /* Offset has to be left-aligned on bit 11, the LSB (right bits) are set to 0 */
      tmpOffsetShifted = ADC_OFFSET_SHIFT_RESOLUTION(hadc, (uint32_t)pConfig->Offset);
 8005c48:	683b      	ldr	r3, [r7, #0]
 8005c4a:	695a      	ldr	r2, [r3, #20]
 8005c4c:	687b      	ldr	r3, [r7, #4]
 8005c4e:	681b      	ldr	r3, [r3, #0]
 8005c50:	68db      	ldr	r3, [r3, #12]
 8005c52:	08db      	lsrs	r3, r3, #3
 8005c54:	f003 0303 	and.w	r3, r3, #3
 8005c58:	005b      	lsls	r3, r3, #1
 8005c5a:	fa02 f303 	lsl.w	r3, r2, r3
 8005c5e:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8

      if (pConfig->OffsetNumber != ADC_OFFSET_NONE)
 8005c62:	683b      	ldr	r3, [r7, #0]
 8005c64:	691b      	ldr	r3, [r3, #16]
 8005c66:	2b04      	cmp	r3, #4
 8005c68:	d022      	beq.n	8005cb0 <HAL_ADC_ConfigChannel+0x130>
      {
        /* Set ADC selected offset number */
        LL_ADC_SetOffset(hadc->Instance, pConfig->OffsetNumber, pConfig->Channel, tmpOffsetShifted);
 8005c6a:	687b      	ldr	r3, [r7, #4]
 8005c6c:	6818      	ldr	r0, [r3, #0]
 8005c6e:	683b      	ldr	r3, [r7, #0]
 8005c70:	6919      	ldr	r1, [r3, #16]
 8005c72:	683b      	ldr	r3, [r7, #0]
 8005c74:	681a      	ldr	r2, [r3, #0]
 8005c76:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 8005c7a:	f7ff fae9 	bl	8005250 <LL_ADC_SetOffset>

        assert_param(IS_ADC_OFFSET_SIGN(pConfig->OffsetSign));
        assert_param(IS_FUNCTIONAL_STATE(pConfig->OffsetSaturation));
        /* Set ADC selected offset sign & saturation */
        LL_ADC_SetOffsetSign(hadc->Instance, pConfig->OffsetNumber, pConfig->OffsetSign);
 8005c7e:	687b      	ldr	r3, [r7, #4]
 8005c80:	6818      	ldr	r0, [r3, #0]
 8005c82:	683b      	ldr	r3, [r7, #0]
 8005c84:	6919      	ldr	r1, [r3, #16]
 8005c86:	683b      	ldr	r3, [r7, #0]
 8005c88:	699b      	ldr	r3, [r3, #24]
 8005c8a:	461a      	mov	r2, r3
 8005c8c:	f7ff fb35 	bl	80052fa <LL_ADC_SetOffsetSign>
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005c90:	687b      	ldr	r3, [r7, #4]
 8005c92:	6818      	ldr	r0, [r3, #0]
 8005c94:	683b      	ldr	r3, [r7, #0]
 8005c96:	6919      	ldr	r1, [r3, #16]
                                   (pConfig->OffsetSaturation == ENABLE) ?
 8005c98:	683b      	ldr	r3, [r7, #0]
 8005c9a:	7f1b      	ldrb	r3, [r3, #28]
        LL_ADC_SetOffsetSaturation(hadc->Instance, pConfig->OffsetNumber,
 8005c9c:	2b01      	cmp	r3, #1
 8005c9e:	d102      	bne.n	8005ca6 <HAL_ADC_ConfigChannel+0x126>
 8005ca0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8005ca4:	e000      	b.n	8005ca8 <HAL_ADC_ConfigChannel+0x128>
 8005ca6:	2300      	movs	r3, #0
 8005ca8:	461a      	mov	r2, r3
 8005caa:	f7ff fb41 	bl	8005330 <LL_ADC_SetOffsetSaturation>
 8005cae:	e17b      	b.n	8005fa8 <HAL_ADC_ConfigChannel+0x428>
      }
      else
      {
        /* Scan each offset register to check if the selected channel is targeted. */
        /* If this is the case, the corresponding offset number is disabled.       */
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005cb0:	687b      	ldr	r3, [r7, #4]
 8005cb2:	681b      	ldr	r3, [r3, #0]
 8005cb4:	2100      	movs	r1, #0
 8005cb6:	4618      	mov	r0, r3
 8005cb8:	f7ff faee 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005cbc:	4603      	mov	r3, r0
 8005cbe:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005cc2:	2b00      	cmp	r3, #0
 8005cc4:	d10a      	bne.n	8005cdc <HAL_ADC_ConfigChannel+0x15c>
 8005cc6:	687b      	ldr	r3, [r7, #4]
 8005cc8:	681b      	ldr	r3, [r3, #0]
 8005cca:	2100      	movs	r1, #0
 8005ccc:	4618      	mov	r0, r3
 8005cce:	f7ff fae3 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005cd2:	4603      	mov	r3, r0
 8005cd4:	0e9b      	lsrs	r3, r3, #26
 8005cd6:	f003 021f 	and.w	r2, r3, #31
 8005cda:	e01e      	b.n	8005d1a <HAL_ADC_ConfigChannel+0x19a>
 8005cdc:	687b      	ldr	r3, [r7, #4]
 8005cde:	681b      	ldr	r3, [r3, #0]
 8005ce0:	2100      	movs	r1, #0
 8005ce2:	4618      	mov	r0, r3
 8005ce4:	f7ff fad8 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005ce8:	4603      	mov	r3, r0
 8005cea:	f8c7 30bc 	str.w	r3, [r7, #188]	@ 0xbc
  uint32_t result;

#if ((defined (__ARM_ARCH_7M__      ) && (__ARM_ARCH_7M__      == 1)) || \
     (defined (__ARM_ARCH_7EM__     ) && (__ARM_ARCH_7EM__     == 1)) || \
     (defined (__ARM_ARCH_8M_MAIN__ ) && (__ARM_ARCH_8M_MAIN__ == 1))    )
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005cee:	f8d7 30bc 	ldr.w	r3, [r7, #188]	@ 0xbc
 8005cf2:	fa93 f3a3 	rbit	r3, r3
 8005cf6:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
    result |= value & 1U;
    s--;
  }
  result <<= s;                        /* shift when v's highest bits are zero */
#endif
  return result;
 8005cfa:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 8005cfe:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
     optimisations using the logic "value was passed to __builtin_clz, so it
     is non-zero".
     ARM GCC 7.3 and possibly earlier will optimise this test away, leaving a
     single CLZ instruction.
   */
  if (value == 0U)
 8005d02:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005d06:	2b00      	cmp	r3, #0
 8005d08:	d101      	bne.n	8005d0e <HAL_ADC_ConfigChannel+0x18e>
  {
    return 32U;
 8005d0a:	2320      	movs	r3, #32
 8005d0c:	e004      	b.n	8005d18 <HAL_ADC_ConfigChannel+0x198>
  }
  return __builtin_clz(value);
 8005d0e:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 8005d12:	fab3 f383 	clz	r3, r3
 8005d16:	b2db      	uxtb	r3, r3
 8005d18:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005d1a:	683b      	ldr	r3, [r7, #0]
 8005d1c:	681b      	ldr	r3, [r3, #0]
 8005d1e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d22:	2b00      	cmp	r3, #0
 8005d24:	d105      	bne.n	8005d32 <HAL_ADC_ConfigChannel+0x1b2>
 8005d26:	683b      	ldr	r3, [r7, #0]
 8005d28:	681b      	ldr	r3, [r3, #0]
 8005d2a:	0e9b      	lsrs	r3, r3, #26
 8005d2c:	f003 031f 	and.w	r3, r3, #31
 8005d30:	e018      	b.n	8005d64 <HAL_ADC_ConfigChannel+0x1e4>
 8005d32:	683b      	ldr	r3, [r7, #0]
 8005d34:	681b      	ldr	r3, [r3, #0]
 8005d36:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005d3a:	f8d7 30b0 	ldr.w	r3, [r7, #176]	@ 0xb0
 8005d3e:	fa93 f3a3 	rbit	r3, r3
 8005d42:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  return result;
 8005d46:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 8005d4a:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  if (value == 0U)
 8005d4e:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d52:	2b00      	cmp	r3, #0
 8005d54:	d101      	bne.n	8005d5a <HAL_ADC_ConfigChannel+0x1da>
    return 32U;
 8005d56:	2320      	movs	r3, #32
 8005d58:	e004      	b.n	8005d64 <HAL_ADC_ConfigChannel+0x1e4>
  return __builtin_clz(value);
 8005d5a:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 8005d5e:	fab3 f383 	clz	r3, r3
 8005d62:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_1))
 8005d64:	429a      	cmp	r2, r3
 8005d66:	d106      	bne.n	8005d76 <HAL_ADC_ConfigChannel+0x1f6>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_1, LL_ADC_OFFSET_DISABLE);
 8005d68:	687b      	ldr	r3, [r7, #4]
 8005d6a:	681b      	ldr	r3, [r3, #0]
 8005d6c:	2200      	movs	r2, #0
 8005d6e:	2100      	movs	r1, #0
 8005d70:	4618      	mov	r0, r3
 8005d72:	f7ff faa7 	bl	80052c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005d76:	687b      	ldr	r3, [r7, #4]
 8005d78:	681b      	ldr	r3, [r3, #0]
 8005d7a:	2101      	movs	r1, #1
 8005d7c:	4618      	mov	r0, r3
 8005d7e:	f7ff fa8b 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005d82:	4603      	mov	r3, r0
 8005d84:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005d88:	2b00      	cmp	r3, #0
 8005d8a:	d10a      	bne.n	8005da2 <HAL_ADC_ConfigChannel+0x222>
 8005d8c:	687b      	ldr	r3, [r7, #4]
 8005d8e:	681b      	ldr	r3, [r3, #0]
 8005d90:	2101      	movs	r1, #1
 8005d92:	4618      	mov	r0, r3
 8005d94:	f7ff fa80 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005d98:	4603      	mov	r3, r0
 8005d9a:	0e9b      	lsrs	r3, r3, #26
 8005d9c:	f003 021f 	and.w	r2, r3, #31
 8005da0:	e01e      	b.n	8005de0 <HAL_ADC_ConfigChannel+0x260>
 8005da2:	687b      	ldr	r3, [r7, #4]
 8005da4:	681b      	ldr	r3, [r3, #0]
 8005da6:	2101      	movs	r1, #1
 8005da8:	4618      	mov	r0, r3
 8005daa:	f7ff fa75 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005dae:	4603      	mov	r3, r0
 8005db0:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005db4:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8005db8:	fa93 f3a3 	rbit	r3, r3
 8005dbc:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
  return result;
 8005dc0:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 8005dc4:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8
  if (value == 0U)
 8005dc8:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005dcc:	2b00      	cmp	r3, #0
 8005dce:	d101      	bne.n	8005dd4 <HAL_ADC_ConfigChannel+0x254>
    return 32U;
 8005dd0:	2320      	movs	r3, #32
 8005dd2:	e004      	b.n	8005dde <HAL_ADC_ConfigChannel+0x25e>
  return __builtin_clz(value);
 8005dd4:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 8005dd8:	fab3 f383 	clz	r3, r3
 8005ddc:	b2db      	uxtb	r3, r3
 8005dde:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005de0:	683b      	ldr	r3, [r7, #0]
 8005de2:	681b      	ldr	r3, [r3, #0]
 8005de4:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005de8:	2b00      	cmp	r3, #0
 8005dea:	d105      	bne.n	8005df8 <HAL_ADC_ConfigChannel+0x278>
 8005dec:	683b      	ldr	r3, [r7, #0]
 8005dee:	681b      	ldr	r3, [r3, #0]
 8005df0:	0e9b      	lsrs	r3, r3, #26
 8005df2:	f003 031f 	and.w	r3, r3, #31
 8005df6:	e018      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x2aa>
 8005df8:	683b      	ldr	r3, [r7, #0]
 8005dfa:	681b      	ldr	r3, [r3, #0]
 8005dfc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e00:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 8005e04:	fa93 f3a3 	rbit	r3, r3
 8005e08:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
  return result;
 8005e0c:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 8005e10:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
  if (value == 0U)
 8005e14:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005e18:	2b00      	cmp	r3, #0
 8005e1a:	d101      	bne.n	8005e20 <HAL_ADC_ConfigChannel+0x2a0>
    return 32U;
 8005e1c:	2320      	movs	r3, #32
 8005e1e:	e004      	b.n	8005e2a <HAL_ADC_ConfigChannel+0x2aa>
  return __builtin_clz(value);
 8005e20:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 8005e24:	fab3 f383 	clz	r3, r3
 8005e28:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_2))
 8005e2a:	429a      	cmp	r2, r3
 8005e2c:	d106      	bne.n	8005e3c <HAL_ADC_ConfigChannel+0x2bc>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_2, LL_ADC_OFFSET_DISABLE);
 8005e2e:	687b      	ldr	r3, [r7, #4]
 8005e30:	681b      	ldr	r3, [r3, #0]
 8005e32:	2200      	movs	r2, #0
 8005e34:	2101      	movs	r1, #1
 8005e36:	4618      	mov	r0, r3
 8005e38:	f7ff fa44 	bl	80052c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005e3c:	687b      	ldr	r3, [r7, #4]
 8005e3e:	681b      	ldr	r3, [r3, #0]
 8005e40:	2102      	movs	r1, #2
 8005e42:	4618      	mov	r0, r3
 8005e44:	f7ff fa28 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005e48:	4603      	mov	r3, r0
 8005e4a:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005e4e:	2b00      	cmp	r3, #0
 8005e50:	d10a      	bne.n	8005e68 <HAL_ADC_ConfigChannel+0x2e8>
 8005e52:	687b      	ldr	r3, [r7, #4]
 8005e54:	681b      	ldr	r3, [r3, #0]
 8005e56:	2102      	movs	r1, #2
 8005e58:	4618      	mov	r0, r3
 8005e5a:	f7ff fa1d 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005e5e:	4603      	mov	r3, r0
 8005e60:	0e9b      	lsrs	r3, r3, #26
 8005e62:	f003 021f 	and.w	r2, r3, #31
 8005e66:	e01e      	b.n	8005ea6 <HAL_ADC_ConfigChannel+0x326>
 8005e68:	687b      	ldr	r3, [r7, #4]
 8005e6a:	681b      	ldr	r3, [r3, #0]
 8005e6c:	2102      	movs	r1, #2
 8005e6e:	4618      	mov	r0, r3
 8005e70:	f7ff fa12 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005e74:	4603      	mov	r3, r0
 8005e76:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005e7a:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8005e7e:	fa93 f3a3 	rbit	r3, r3
 8005e82:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
  return result;
 8005e86:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 8005e8a:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
  if (value == 0U)
 8005e8e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005e92:	2b00      	cmp	r3, #0
 8005e94:	d101      	bne.n	8005e9a <HAL_ADC_ConfigChannel+0x31a>
    return 32U;
 8005e96:	2320      	movs	r3, #32
 8005e98:	e004      	b.n	8005ea4 <HAL_ADC_ConfigChannel+0x324>
  return __builtin_clz(value);
 8005e9a:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8005e9e:	fab3 f383 	clz	r3, r3
 8005ea2:	b2db      	uxtb	r3, r3
 8005ea4:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005ea6:	683b      	ldr	r3, [r7, #0]
 8005ea8:	681b      	ldr	r3, [r3, #0]
 8005eaa:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005eae:	2b00      	cmp	r3, #0
 8005eb0:	d105      	bne.n	8005ebe <HAL_ADC_ConfigChannel+0x33e>
 8005eb2:	683b      	ldr	r3, [r7, #0]
 8005eb4:	681b      	ldr	r3, [r3, #0]
 8005eb6:	0e9b      	lsrs	r3, r3, #26
 8005eb8:	f003 031f 	and.w	r3, r3, #31
 8005ebc:	e016      	b.n	8005eec <HAL_ADC_ConfigChannel+0x36c>
 8005ebe:	683b      	ldr	r3, [r7, #0]
 8005ec0:	681b      	ldr	r3, [r3, #0]
 8005ec2:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005ec6:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 8005eca:	fa93 f3a3 	rbit	r3, r3
 8005ece:	67fb      	str	r3, [r7, #124]	@ 0x7c
  return result;
 8005ed0:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 8005ed2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
  if (value == 0U)
 8005ed6:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005eda:	2b00      	cmp	r3, #0
 8005edc:	d101      	bne.n	8005ee2 <HAL_ADC_ConfigChannel+0x362>
    return 32U;
 8005ede:	2320      	movs	r3, #32
 8005ee0:	e004      	b.n	8005eec <HAL_ADC_ConfigChannel+0x36c>
  return __builtin_clz(value);
 8005ee2:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8005ee6:	fab3 f383 	clz	r3, r3
 8005eea:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_3))
 8005eec:	429a      	cmp	r2, r3
 8005eee:	d106      	bne.n	8005efe <HAL_ADC_ConfigChannel+0x37e>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_3, LL_ADC_OFFSET_DISABLE);
 8005ef0:	687b      	ldr	r3, [r7, #4]
 8005ef2:	681b      	ldr	r3, [r3, #0]
 8005ef4:	2200      	movs	r2, #0
 8005ef6:	2102      	movs	r1, #2
 8005ef8:	4618      	mov	r0, r3
 8005efa:	f7ff f9e3 	bl	80052c4 <LL_ADC_SetOffsetState>
        }
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005efe:	687b      	ldr	r3, [r7, #4]
 8005f00:	681b      	ldr	r3, [r3, #0]
 8005f02:	2103      	movs	r1, #3
 8005f04:	4618      	mov	r0, r3
 8005f06:	f7ff f9c7 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005f0a:	4603      	mov	r3, r0
 8005f0c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f10:	2b00      	cmp	r3, #0
 8005f12:	d10a      	bne.n	8005f2a <HAL_ADC_ConfigChannel+0x3aa>
 8005f14:	687b      	ldr	r3, [r7, #4]
 8005f16:	681b      	ldr	r3, [r3, #0]
 8005f18:	2103      	movs	r1, #3
 8005f1a:	4618      	mov	r0, r3
 8005f1c:	f7ff f9bc 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005f20:	4603      	mov	r3, r0
 8005f22:	0e9b      	lsrs	r3, r3, #26
 8005f24:	f003 021f 	and.w	r2, r3, #31
 8005f28:	e017      	b.n	8005f5a <HAL_ADC_ConfigChannel+0x3da>
 8005f2a:	687b      	ldr	r3, [r7, #4]
 8005f2c:	681b      	ldr	r3, [r3, #0]
 8005f2e:	2103      	movs	r1, #3
 8005f30:	4618      	mov	r0, r3
 8005f32:	f7ff f9b1 	bl	8005298 <LL_ADC_GetOffsetChannel>
 8005f36:	4603      	mov	r3, r0
 8005f38:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f3a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8005f3c:	fa93 f3a3 	rbit	r3, r3
 8005f40:	673b      	str	r3, [r7, #112]	@ 0x70
  return result;
 8005f42:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 8005f44:	67bb      	str	r3, [r7, #120]	@ 0x78
  if (value == 0U)
 8005f46:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f48:	2b00      	cmp	r3, #0
 8005f4a:	d101      	bne.n	8005f50 <HAL_ADC_ConfigChannel+0x3d0>
    return 32U;
 8005f4c:	2320      	movs	r3, #32
 8005f4e:	e003      	b.n	8005f58 <HAL_ADC_ConfigChannel+0x3d8>
  return __builtin_clz(value);
 8005f50:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8005f52:	fab3 f383 	clz	r3, r3
 8005f56:	b2db      	uxtb	r3, r3
 8005f58:	461a      	mov	r2, r3
            == __LL_ADC_CHANNEL_TO_DECIMAL_NB(pConfig->Channel))
 8005f5a:	683b      	ldr	r3, [r7, #0]
 8005f5c:	681b      	ldr	r3, [r3, #0]
 8005f5e:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005f62:	2b00      	cmp	r3, #0
 8005f64:	d105      	bne.n	8005f72 <HAL_ADC_ConfigChannel+0x3f2>
 8005f66:	683b      	ldr	r3, [r7, #0]
 8005f68:	681b      	ldr	r3, [r3, #0]
 8005f6a:	0e9b      	lsrs	r3, r3, #26
 8005f6c:	f003 031f 	and.w	r3, r3, #31
 8005f70:	e011      	b.n	8005f96 <HAL_ADC_ConfigChannel+0x416>
 8005f72:	683b      	ldr	r3, [r7, #0]
 8005f74:	681b      	ldr	r3, [r3, #0]
 8005f76:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8005f78:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 8005f7a:	fa93 f3a3 	rbit	r3, r3
 8005f7e:	667b      	str	r3, [r7, #100]	@ 0x64
  return result;
 8005f80:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 8005f82:	66fb      	str	r3, [r7, #108]	@ 0x6c
  if (value == 0U)
 8005f84:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f86:	2b00      	cmp	r3, #0
 8005f88:	d101      	bne.n	8005f8e <HAL_ADC_ConfigChannel+0x40e>
    return 32U;
 8005f8a:	2320      	movs	r3, #32
 8005f8c:	e003      	b.n	8005f96 <HAL_ADC_ConfigChannel+0x416>
  return __builtin_clz(value);
 8005f8e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 8005f90:	fab3 f383 	clz	r3, r3
 8005f94:	b2db      	uxtb	r3, r3
        if (__LL_ADC_CHANNEL_TO_DECIMAL_NB(LL_ADC_GetOffsetChannel(hadc->Instance, LL_ADC_OFFSET_4))
 8005f96:	429a      	cmp	r2, r3
 8005f98:	d106      	bne.n	8005fa8 <HAL_ADC_ConfigChannel+0x428>
        {
          LL_ADC_SetOffsetState(hadc->Instance, LL_ADC_OFFSET_4, LL_ADC_OFFSET_DISABLE);
 8005f9a:	687b      	ldr	r3, [r7, #4]
 8005f9c:	681b      	ldr	r3, [r3, #0]
 8005f9e:	2200      	movs	r2, #0
 8005fa0:	2103      	movs	r1, #3
 8005fa2:	4618      	mov	r0, r3
 8005fa4:	f7ff f98e 	bl	80052c4 <LL_ADC_SetOffsetState>
    }

    /* Parameters update conditioned to ADC state:                              */
    /* Parameters that can be updated only when ADC is disabled:                */
    /*  - Single or differential mode                                           */
    if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 8005fa8:	687b      	ldr	r3, [r7, #4]
 8005faa:	681b      	ldr	r3, [r3, #0]
 8005fac:	4618      	mov	r0, r3
 8005fae:	f7ff faeb 	bl	8005588 <LL_ADC_IsEnabled>
 8005fb2:	4603      	mov	r3, r0
 8005fb4:	2b00      	cmp	r3, #0
 8005fb6:	f040 813d 	bne.w	8006234 <HAL_ADC_ConfigChannel+0x6b4>
    {
      /* Set mode single-ended or differential input of the selected ADC channel */
      LL_ADC_SetChannelSingleDiff(hadc->Instance, pConfig->Channel, pConfig->SingleDiff);
 8005fba:	687b      	ldr	r3, [r7, #4]
 8005fbc:	6818      	ldr	r0, [r3, #0]
 8005fbe:	683b      	ldr	r3, [r7, #0]
 8005fc0:	6819      	ldr	r1, [r3, #0]
 8005fc2:	683b      	ldr	r3, [r7, #0]
 8005fc4:	68db      	ldr	r3, [r3, #12]
 8005fc6:	461a      	mov	r2, r3
 8005fc8:	f7ff fa4a 	bl	8005460 <LL_ADC_SetChannelSingleDiff>

      /* Configuration of differential mode */
      if (pConfig->SingleDiff == ADC_DIFFERENTIAL_ENDED)
 8005fcc:	683b      	ldr	r3, [r7, #0]
 8005fce:	68db      	ldr	r3, [r3, #12]
 8005fd0:	4aa2      	ldr	r2, [pc, #648]	@ (800625c <HAL_ADC_ConfigChannel+0x6dc>)
 8005fd2:	4293      	cmp	r3, r2
 8005fd4:	f040 812e 	bne.w	8006234 <HAL_ADC_ConfigChannel+0x6b4>
      {
        /* Set sampling time of the selected ADC channel */
        /* Note: ADC channel number masked with value "0x1F" to ensure shift value within 32 bits range */
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8005fd8:	687b      	ldr	r3, [r7, #4]
 8005fda:	6818      	ldr	r0, [r3, #0]
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8005fdc:	683b      	ldr	r3, [r7, #0]
 8005fde:	681b      	ldr	r3, [r3, #0]
 8005fe0:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8005fe4:	2b00      	cmp	r3, #0
 8005fe6:	d10b      	bne.n	8006000 <HAL_ADC_ConfigChannel+0x480>
 8005fe8:	683b      	ldr	r3, [r7, #0]
 8005fea:	681b      	ldr	r3, [r3, #0]
 8005fec:	0e9b      	lsrs	r3, r3, #26
 8005fee:	3301      	adds	r3, #1
 8005ff0:	f003 031f 	and.w	r3, r3, #31
 8005ff4:	2b09      	cmp	r3, #9
 8005ff6:	bf94      	ite	ls
 8005ff8:	2301      	movls	r3, #1
 8005ffa:	2300      	movhi	r3, #0
 8005ffc:	b2db      	uxtb	r3, r3
 8005ffe:	e019      	b.n	8006034 <HAL_ADC_ConfigChannel+0x4b4>
 8006000:	683b      	ldr	r3, [r7, #0]
 8006002:	681b      	ldr	r3, [r3, #0]
 8006004:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 8006006:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 8006008:	fa93 f3a3 	rbit	r3, r3
 800600c:	65bb      	str	r3, [r7, #88]	@ 0x58
  return result;
 800600e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 8006010:	663b      	str	r3, [r7, #96]	@ 0x60
  if (value == 0U)
 8006012:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 8006014:	2b00      	cmp	r3, #0
 8006016:	d101      	bne.n	800601c <HAL_ADC_ConfigChannel+0x49c>
    return 32U;
 8006018:	2320      	movs	r3, #32
 800601a:	e003      	b.n	8006024 <HAL_ADC_ConfigChannel+0x4a4>
  return __builtin_clz(value);
 800601c:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800601e:	fab3 f383 	clz	r3, r3
 8006022:	b2db      	uxtb	r3, r3
 8006024:	3301      	adds	r3, #1
 8006026:	f003 031f 	and.w	r3, r3, #31
 800602a:	2b09      	cmp	r3, #9
 800602c:	bf94      	ite	ls
 800602e:	2301      	movls	r3, #1
 8006030:	2300      	movhi	r3, #0
 8006032:	b2db      	uxtb	r3, r3
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006034:	2b00      	cmp	r3, #0
 8006036:	d079      	beq.n	800612c <HAL_ADC_ConfigChannel+0x5ac>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 8006038:	683b      	ldr	r3, [r7, #0]
 800603a:	681b      	ldr	r3, [r3, #0]
 800603c:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006040:	2b00      	cmp	r3, #0
 8006042:	d107      	bne.n	8006054 <HAL_ADC_ConfigChannel+0x4d4>
 8006044:	683b      	ldr	r3, [r7, #0]
 8006046:	681b      	ldr	r3, [r3, #0]
 8006048:	0e9b      	lsrs	r3, r3, #26
 800604a:	3301      	adds	r3, #1
 800604c:	069b      	lsls	r3, r3, #26
 800604e:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006052:	e015      	b.n	8006080 <HAL_ADC_ConfigChannel+0x500>
 8006054:	683b      	ldr	r3, [r7, #0]
 8006056:	681b      	ldr	r3, [r3, #0]
 8006058:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800605a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800605c:	fa93 f3a3 	rbit	r3, r3
 8006060:	64fb      	str	r3, [r7, #76]	@ 0x4c
  return result;
 8006062:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 8006064:	657b      	str	r3, [r7, #84]	@ 0x54
  if (value == 0U)
 8006066:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006068:	2b00      	cmp	r3, #0
 800606a:	d101      	bne.n	8006070 <HAL_ADC_ConfigChannel+0x4f0>
    return 32U;
 800606c:	2320      	movs	r3, #32
 800606e:	e003      	b.n	8006078 <HAL_ADC_ConfigChannel+0x4f8>
  return __builtin_clz(value);
 8006070:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 8006072:	fab3 f383 	clz	r3, r3
 8006076:	b2db      	uxtb	r3, r3
 8006078:	3301      	adds	r3, #1
 800607a:	069b      	lsls	r3, r3, #26
 800607c:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006080:	683b      	ldr	r3, [r7, #0]
 8006082:	681b      	ldr	r3, [r3, #0]
 8006084:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006088:	2b00      	cmp	r3, #0
 800608a:	d109      	bne.n	80060a0 <HAL_ADC_ConfigChannel+0x520>
 800608c:	683b      	ldr	r3, [r7, #0]
 800608e:	681b      	ldr	r3, [r3, #0]
 8006090:	0e9b      	lsrs	r3, r3, #26
 8006092:	3301      	adds	r3, #1
 8006094:	f003 031f 	and.w	r3, r3, #31
 8006098:	2101      	movs	r1, #1
 800609a:	fa01 f303 	lsl.w	r3, r1, r3
 800609e:	e017      	b.n	80060d0 <HAL_ADC_ConfigChannel+0x550>
 80060a0:	683b      	ldr	r3, [r7, #0]
 80060a2:	681b      	ldr	r3, [r3, #0]
 80060a4:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060a6:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 80060a8:	fa93 f3a3 	rbit	r3, r3
 80060ac:	643b      	str	r3, [r7, #64]	@ 0x40
  return result;
 80060ae:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 80060b0:	64bb      	str	r3, [r7, #72]	@ 0x48
  if (value == 0U)
 80060b2:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060b4:	2b00      	cmp	r3, #0
 80060b6:	d101      	bne.n	80060bc <HAL_ADC_ConfigChannel+0x53c>
    return 32U;
 80060b8:	2320      	movs	r3, #32
 80060ba:	e003      	b.n	80060c4 <HAL_ADC_ConfigChannel+0x544>
  return __builtin_clz(value);
 80060bc:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 80060be:	fab3 f383 	clz	r3, r3
 80060c2:	b2db      	uxtb	r3, r3
 80060c4:	3301      	adds	r3, #1
 80060c6:	f003 031f 	and.w	r3, r3, #31
 80060ca:	2101      	movs	r1, #1
 80060cc:	fa01 f303 	lsl.w	r3, r1, r3
 80060d0:	ea42 0103 	orr.w	r1, r2, r3
 80060d4:	683b      	ldr	r3, [r7, #0]
 80060d6:	681b      	ldr	r3, [r3, #0]
 80060d8:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80060dc:	2b00      	cmp	r3, #0
 80060de:	d10a      	bne.n	80060f6 <HAL_ADC_ConfigChannel+0x576>
 80060e0:	683b      	ldr	r3, [r7, #0]
 80060e2:	681b      	ldr	r3, [r3, #0]
 80060e4:	0e9b      	lsrs	r3, r3, #26
 80060e6:	3301      	adds	r3, #1
 80060e8:	f003 021f 	and.w	r2, r3, #31
 80060ec:	4613      	mov	r3, r2
 80060ee:	005b      	lsls	r3, r3, #1
 80060f0:	4413      	add	r3, r2
 80060f2:	051b      	lsls	r3, r3, #20
 80060f4:	e018      	b.n	8006128 <HAL_ADC_ConfigChannel+0x5a8>
 80060f6:	683b      	ldr	r3, [r7, #0]
 80060f8:	681b      	ldr	r3, [r3, #0]
 80060fa:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80060fc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 80060fe:	fa93 f3a3 	rbit	r3, r3
 8006102:	637b      	str	r3, [r7, #52]	@ 0x34
  return result;
 8006104:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 8006106:	63fb      	str	r3, [r7, #60]	@ 0x3c
  if (value == 0U)
 8006108:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800610a:	2b00      	cmp	r3, #0
 800610c:	d101      	bne.n	8006112 <HAL_ADC_ConfigChannel+0x592>
    return 32U;
 800610e:	2320      	movs	r3, #32
 8006110:	e003      	b.n	800611a <HAL_ADC_ConfigChannel+0x59a>
  return __builtin_clz(value);
 8006112:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 8006114:	fab3 f383 	clz	r3, r3
 8006118:	b2db      	uxtb	r3, r3
 800611a:	3301      	adds	r3, #1
 800611c:	f003 021f 	and.w	r2, r3, #31
 8006120:	4613      	mov	r3, r2
 8006122:	005b      	lsls	r3, r3, #1
 8006124:	4413      	add	r3, r2
 8006126:	051b      	lsls	r3, r3, #20
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006128:	430b      	orrs	r3, r1
 800612a:	e07e      	b.n	800622a <HAL_ADC_ConfigChannel+0x6aa>
                                      (uint32_t)(__LL_ADC_DECIMAL_NB_TO_CHANNEL(
 800612c:	683b      	ldr	r3, [r7, #0]
 800612e:	681b      	ldr	r3, [r3, #0]
 8006130:	f3c3 0312 	ubfx	r3, r3, #0, #19
 8006134:	2b00      	cmp	r3, #0
 8006136:	d107      	bne.n	8006148 <HAL_ADC_ConfigChannel+0x5c8>
 8006138:	683b      	ldr	r3, [r7, #0]
 800613a:	681b      	ldr	r3, [r3, #0]
 800613c:	0e9b      	lsrs	r3, r3, #26
 800613e:	3301      	adds	r3, #1
 8006140:	069b      	lsls	r3, r3, #26
 8006142:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006146:	e015      	b.n	8006174 <HAL_ADC_ConfigChannel+0x5f4>
 8006148:	683b      	ldr	r3, [r7, #0]
 800614a:	681b      	ldr	r3, [r3, #0]
 800614c:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800614e:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8006150:	fa93 f3a3 	rbit	r3, r3
 8006154:	62bb      	str	r3, [r7, #40]	@ 0x28
  return result;
 8006156:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8006158:	633b      	str	r3, [r7, #48]	@ 0x30
  if (value == 0U)
 800615a:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800615c:	2b00      	cmp	r3, #0
 800615e:	d101      	bne.n	8006164 <HAL_ADC_ConfigChannel+0x5e4>
    return 32U;
 8006160:	2320      	movs	r3, #32
 8006162:	e003      	b.n	800616c <HAL_ADC_ConfigChannel+0x5ec>
  return __builtin_clz(value);
 8006164:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8006166:	fab3 f383 	clz	r3, r3
 800616a:	b2db      	uxtb	r3, r3
 800616c:	3301      	adds	r3, #1
 800616e:	069b      	lsls	r3, r3, #26
 8006170:	f003 42f8 	and.w	r2, r3, #2080374784	@ 0x7c000000
 8006174:	683b      	ldr	r3, [r7, #0]
 8006176:	681b      	ldr	r3, [r3, #0]
 8006178:	f3c3 0312 	ubfx	r3, r3, #0, #19
 800617c:	2b00      	cmp	r3, #0
 800617e:	d109      	bne.n	8006194 <HAL_ADC_ConfigChannel+0x614>
 8006180:	683b      	ldr	r3, [r7, #0]
 8006182:	681b      	ldr	r3, [r3, #0]
 8006184:	0e9b      	lsrs	r3, r3, #26
 8006186:	3301      	adds	r3, #1
 8006188:	f003 031f 	and.w	r3, r3, #31
 800618c:	2101      	movs	r1, #1
 800618e:	fa01 f303 	lsl.w	r3, r1, r3
 8006192:	e017      	b.n	80061c4 <HAL_ADC_ConfigChannel+0x644>
 8006194:	683b      	ldr	r3, [r7, #0]
 8006196:	681b      	ldr	r3, [r3, #0]
 8006198:	623b      	str	r3, [r7, #32]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 800619a:	6a3b      	ldr	r3, [r7, #32]
 800619c:	fa93 f3a3 	rbit	r3, r3
 80061a0:	61fb      	str	r3, [r7, #28]
  return result;
 80061a2:	69fb      	ldr	r3, [r7, #28]
 80061a4:	627b      	str	r3, [r7, #36]	@ 0x24
  if (value == 0U)
 80061a6:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061a8:	2b00      	cmp	r3, #0
 80061aa:	d101      	bne.n	80061b0 <HAL_ADC_ConfigChannel+0x630>
    return 32U;
 80061ac:	2320      	movs	r3, #32
 80061ae:	e003      	b.n	80061b8 <HAL_ADC_ConfigChannel+0x638>
  return __builtin_clz(value);
 80061b0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80061b2:	fab3 f383 	clz	r3, r3
 80061b6:	b2db      	uxtb	r3, r3
 80061b8:	3301      	adds	r3, #1
 80061ba:	f003 031f 	and.w	r3, r3, #31
 80061be:	2101      	movs	r1, #1
 80061c0:	fa01 f303 	lsl.w	r3, r1, r3
 80061c4:	ea42 0103 	orr.w	r1, r2, r3
 80061c8:	683b      	ldr	r3, [r7, #0]
 80061ca:	681b      	ldr	r3, [r3, #0]
 80061cc:	f3c3 0312 	ubfx	r3, r3, #0, #19
 80061d0:	2b00      	cmp	r3, #0
 80061d2:	d10d      	bne.n	80061f0 <HAL_ADC_ConfigChannel+0x670>
 80061d4:	683b      	ldr	r3, [r7, #0]
 80061d6:	681b      	ldr	r3, [r3, #0]
 80061d8:	0e9b      	lsrs	r3, r3, #26
 80061da:	3301      	adds	r3, #1
 80061dc:	f003 021f 	and.w	r2, r3, #31
 80061e0:	4613      	mov	r3, r2
 80061e2:	005b      	lsls	r3, r3, #1
 80061e4:	4413      	add	r3, r2
 80061e6:	3b1e      	subs	r3, #30
 80061e8:	051b      	lsls	r3, r3, #20
 80061ea:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 80061ee:	e01b      	b.n	8006228 <HAL_ADC_ConfigChannel+0x6a8>
 80061f0:	683b      	ldr	r3, [r7, #0]
 80061f2:	681b      	ldr	r3, [r3, #0]
 80061f4:	617b      	str	r3, [r7, #20]
   __ASM volatile ("rbit %0, %1" : "=r" (result) : "r" (value) );
 80061f6:	697b      	ldr	r3, [r7, #20]
 80061f8:	fa93 f3a3 	rbit	r3, r3
 80061fc:	613b      	str	r3, [r7, #16]
  return result;
 80061fe:	693b      	ldr	r3, [r7, #16]
 8006200:	61bb      	str	r3, [r7, #24]
  if (value == 0U)
 8006202:	69bb      	ldr	r3, [r7, #24]
 8006204:	2b00      	cmp	r3, #0
 8006206:	d101      	bne.n	800620c <HAL_ADC_ConfigChannel+0x68c>
    return 32U;
 8006208:	2320      	movs	r3, #32
 800620a:	e003      	b.n	8006214 <HAL_ADC_ConfigChannel+0x694>
  return __builtin_clz(value);
 800620c:	69bb      	ldr	r3, [r7, #24]
 800620e:	fab3 f383 	clz	r3, r3
 8006212:	b2db      	uxtb	r3, r3
 8006214:	3301      	adds	r3, #1
 8006216:	f003 021f 	and.w	r2, r3, #31
 800621a:	4613      	mov	r3, r2
 800621c:	005b      	lsls	r3, r3, #1
 800621e:	4413      	add	r3, r2
 8006220:	3b1e      	subs	r3, #30
 8006222:	051b      	lsls	r3, r3, #20
 8006224:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 8006228:	430b      	orrs	r3, r1
                                                   (__LL_ADC_CHANNEL_TO_DECIMAL_NB((uint32_t)pConfig->Channel)
                                                    + 1UL) & 0x1FUL)),
                                      pConfig->SamplingTime);
 800622a:	683a      	ldr	r2, [r7, #0]
 800622c:	6892      	ldr	r2, [r2, #8]
        LL_ADC_SetChannelSamplingTime(hadc->Instance,
 800622e:	4619      	mov	r1, r3
 8006230:	f7ff f8eb 	bl	800540a <LL_ADC_SetChannelSamplingTime>
    /* If internal channel selected, enable dedicated internal buffers and    */
    /* paths.                                                                 */
    /* Note: these internal measurement paths can be disabled using           */
    /* HAL_ADC_DeInit().                                                      */

    if (__LL_ADC_IS_CHANNEL_INTERNAL(pConfig->Channel))
 8006234:	683b      	ldr	r3, [r7, #0]
 8006236:	681a      	ldr	r2, [r3, #0]
 8006238:	4b09      	ldr	r3, [pc, #36]	@ (8006260 <HAL_ADC_ConfigChannel+0x6e0>)
 800623a:	4013      	ands	r3, r2
 800623c:	2b00      	cmp	r3, #0
 800623e:	f000 80be 	beq.w	80063be <HAL_ADC_ConfigChannel+0x83e>
    {
      tmp_config_internal_channel = LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance));
 8006242:	687b      	ldr	r3, [r7, #4]
 8006244:	681b      	ldr	r3, [r3, #0]
 8006246:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800624a:	d004      	beq.n	8006256 <HAL_ADC_ConfigChannel+0x6d6>
 800624c:	687b      	ldr	r3, [r7, #4]
 800624e:	681b      	ldr	r3, [r3, #0]
 8006250:	4a04      	ldr	r2, [pc, #16]	@ (8006264 <HAL_ADC_ConfigChannel+0x6e4>)
 8006252:	4293      	cmp	r3, r2
 8006254:	d10a      	bne.n	800626c <HAL_ADC_ConfigChannel+0x6ec>
 8006256:	4b04      	ldr	r3, [pc, #16]	@ (8006268 <HAL_ADC_ConfigChannel+0x6e8>)
 8006258:	e009      	b.n	800626e <HAL_ADC_ConfigChannel+0x6ee>
 800625a:	bf00      	nop
 800625c:	407f0000 	.word	0x407f0000
 8006260:	80080000 	.word	0x80080000
 8006264:	50000100 	.word	0x50000100
 8006268:	50000300 	.word	0x50000300
 800626c:	4b59      	ldr	r3, [pc, #356]	@ (80063d4 <HAL_ADC_ConfigChannel+0x854>)
 800626e:	4618      	mov	r0, r3
 8006270:	f7fe ffe0 	bl	8005234 <LL_ADC_GetCommonPathInternalCh>
 8006274:	f8c7 00c4 	str.w	r0, [r7, #196]	@ 0xc4

      /* If the requested internal measurement path has already been enabled, */
      /* bypass the configuration processing.                                 */
      if (((pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC1) || (pConfig->Channel == ADC_CHANNEL_TEMPSENSOR_ADC5))
 8006278:	683b      	ldr	r3, [r7, #0]
 800627a:	681b      	ldr	r3, [r3, #0]
 800627c:	4a56      	ldr	r2, [pc, #344]	@ (80063d8 <HAL_ADC_ConfigChannel+0x858>)
 800627e:	4293      	cmp	r3, r2
 8006280:	d004      	beq.n	800628c <HAL_ADC_ConfigChannel+0x70c>
 8006282:	683b      	ldr	r3, [r7, #0]
 8006284:	681b      	ldr	r3, [r3, #0]
 8006286:	4a55      	ldr	r2, [pc, #340]	@ (80063dc <HAL_ADC_ConfigChannel+0x85c>)
 8006288:	4293      	cmp	r3, r2
 800628a:	d13a      	bne.n	8006302 <HAL_ADC_ConfigChannel+0x782>
          && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_TEMPSENSOR) == 0UL))
 800628c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006290:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 8006294:	2b00      	cmp	r3, #0
 8006296:	d134      	bne.n	8006302 <HAL_ADC_ConfigChannel+0x782>
      {
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006298:	687b      	ldr	r3, [r7, #4]
 800629a:	681b      	ldr	r3, [r3, #0]
 800629c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062a0:	d005      	beq.n	80062ae <HAL_ADC_ConfigChannel+0x72e>
 80062a2:	687b      	ldr	r3, [r7, #4]
 80062a4:	681b      	ldr	r3, [r3, #0]
 80062a6:	4a4e      	ldr	r2, [pc, #312]	@ (80063e0 <HAL_ADC_ConfigChannel+0x860>)
 80062a8:	4293      	cmp	r3, r2
 80062aa:	f040 8085 	bne.w	80063b8 <HAL_ADC_ConfigChannel+0x838>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 80062ae:	687b      	ldr	r3, [r7, #4]
 80062b0:	681b      	ldr	r3, [r3, #0]
 80062b2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80062b6:	d004      	beq.n	80062c2 <HAL_ADC_ConfigChannel+0x742>
 80062b8:	687b      	ldr	r3, [r7, #4]
 80062ba:	681b      	ldr	r3, [r3, #0]
 80062bc:	4a49      	ldr	r2, [pc, #292]	@ (80063e4 <HAL_ADC_ConfigChannel+0x864>)
 80062be:	4293      	cmp	r3, r2
 80062c0:	d101      	bne.n	80062c6 <HAL_ADC_ConfigChannel+0x746>
 80062c2:	4a49      	ldr	r2, [pc, #292]	@ (80063e8 <HAL_ADC_ConfigChannel+0x868>)
 80062c4:	e000      	b.n	80062c8 <HAL_ADC_ConfigChannel+0x748>
 80062c6:	4a43      	ldr	r2, [pc, #268]	@ (80063d4 <HAL_ADC_ConfigChannel+0x854>)
 80062c8:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 80062cc:	f443 0300 	orr.w	r3, r3, #8388608	@ 0x800000
 80062d0:	4619      	mov	r1, r3
 80062d2:	4610      	mov	r0, r2
 80062d4:	f7fe ff9b 	bl	800520e <LL_ADC_SetCommonPathInternalCh>
          /* Delay for temperature sensor stabilization time */
          /* Wait loop initialization and execution */
          /* Note: Variable divided by 2 to compensate partially              */
          /*       CPU processing cycles, scaling in us split to not          */
          /*       exceed 32 bits register capacity and handle low frequency. */
          wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 80062d8:	4b44      	ldr	r3, [pc, #272]	@ (80063ec <HAL_ADC_ConfigChannel+0x86c>)
 80062da:	681b      	ldr	r3, [r3, #0]
 80062dc:	099b      	lsrs	r3, r3, #6
 80062de:	4a44      	ldr	r2, [pc, #272]	@ (80063f0 <HAL_ADC_ConfigChannel+0x870>)
 80062e0:	fba2 2303 	umull	r2, r3, r2, r3
 80062e4:	099b      	lsrs	r3, r3, #6
 80062e6:	1c5a      	adds	r2, r3, #1
 80062e8:	4613      	mov	r3, r2
 80062ea:	005b      	lsls	r3, r3, #1
 80062ec:	4413      	add	r3, r2
 80062ee:	009b      	lsls	r3, r3, #2
 80062f0:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80062f2:	e002      	b.n	80062fa <HAL_ADC_ConfigChannel+0x77a>
          {
            wait_loop_index--;
 80062f4:	68fb      	ldr	r3, [r7, #12]
 80062f6:	3b01      	subs	r3, #1
 80062f8:	60fb      	str	r3, [r7, #12]
          while (wait_loop_index != 0UL)
 80062fa:	68fb      	ldr	r3, [r7, #12]
 80062fc:	2b00      	cmp	r3, #0
 80062fe:	d1f9      	bne.n	80062f4 <HAL_ADC_ConfigChannel+0x774>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 8006300:	e05a      	b.n	80063b8 <HAL_ADC_ConfigChannel+0x838>
          }
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VBAT)
 8006302:	683b      	ldr	r3, [r7, #0]
 8006304:	681b      	ldr	r3, [r3, #0]
 8006306:	4a3b      	ldr	r2, [pc, #236]	@ (80063f4 <HAL_ADC_ConfigChannel+0x874>)
 8006308:	4293      	cmp	r3, r2
 800630a:	d125      	bne.n	8006358 <HAL_ADC_ConfigChannel+0x7d8>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VBAT) == 0UL))
 800630c:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006310:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 8006314:	2b00      	cmp	r3, #0
 8006316:	d11f      	bne.n	8006358 <HAL_ADC_ConfigChannel+0x7d8>
      {
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006318:	687b      	ldr	r3, [r7, #4]
 800631a:	681b      	ldr	r3, [r3, #0]
 800631c:	4a31      	ldr	r2, [pc, #196]	@ (80063e4 <HAL_ADC_ConfigChannel+0x864>)
 800631e:	4293      	cmp	r3, r2
 8006320:	d104      	bne.n	800632c <HAL_ADC_ConfigChannel+0x7ac>
 8006322:	687b      	ldr	r3, [r7, #4]
 8006324:	681b      	ldr	r3, [r3, #0]
 8006326:	4a34      	ldr	r2, [pc, #208]	@ (80063f8 <HAL_ADC_ConfigChannel+0x878>)
 8006328:	4293      	cmp	r3, r2
 800632a:	d047      	beq.n	80063bc <HAL_ADC_ConfigChannel+0x83c>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 800632c:	687b      	ldr	r3, [r7, #4]
 800632e:	681b      	ldr	r3, [r3, #0]
 8006330:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006334:	d004      	beq.n	8006340 <HAL_ADC_ConfigChannel+0x7c0>
 8006336:	687b      	ldr	r3, [r7, #4]
 8006338:	681b      	ldr	r3, [r3, #0]
 800633a:	4a2a      	ldr	r2, [pc, #168]	@ (80063e4 <HAL_ADC_ConfigChannel+0x864>)
 800633c:	4293      	cmp	r3, r2
 800633e:	d101      	bne.n	8006344 <HAL_ADC_ConfigChannel+0x7c4>
 8006340:	4a29      	ldr	r2, [pc, #164]	@ (80063e8 <HAL_ADC_ConfigChannel+0x868>)
 8006342:	e000      	b.n	8006346 <HAL_ADC_ConfigChannel+0x7c6>
 8006344:	4a23      	ldr	r2, [pc, #140]	@ (80063d4 <HAL_ADC_ConfigChannel+0x854>)
 8006346:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 800634a:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800634e:	4619      	mov	r1, r3
 8006350:	4610      	mov	r0, r2
 8006352:	f7fe ff5c 	bl	800520e <LL_ADC_SetCommonPathInternalCh>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 8006356:	e031      	b.n	80063bc <HAL_ADC_ConfigChannel+0x83c>
                                         LL_ADC_PATH_INTERNAL_VBAT | tmp_config_internal_channel);
        }
      }
      else if ((pConfig->Channel == ADC_CHANNEL_VREFINT)
 8006358:	683b      	ldr	r3, [r7, #0]
 800635a:	681b      	ldr	r3, [r3, #0]
 800635c:	4a27      	ldr	r2, [pc, #156]	@ (80063fc <HAL_ADC_ConfigChannel+0x87c>)
 800635e:	4293      	cmp	r3, r2
 8006360:	d12d      	bne.n	80063be <HAL_ADC_ConfigChannel+0x83e>
               && ((tmp_config_internal_channel & LL_ADC_PATH_INTERNAL_VREFINT) == 0UL))
 8006362:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006366:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800636a:	2b00      	cmp	r3, #0
 800636c:	d127      	bne.n	80063be <HAL_ADC_ConfigChannel+0x83e>
      {
        if (ADC_VREFINT_INSTANCE(hadc))
 800636e:	687b      	ldr	r3, [r7, #4]
 8006370:	681b      	ldr	r3, [r3, #0]
 8006372:	4a1c      	ldr	r2, [pc, #112]	@ (80063e4 <HAL_ADC_ConfigChannel+0x864>)
 8006374:	4293      	cmp	r3, r2
 8006376:	d022      	beq.n	80063be <HAL_ADC_ConfigChannel+0x83e>
        {
          LL_ADC_SetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance),
 8006378:	687b      	ldr	r3, [r7, #4]
 800637a:	681b      	ldr	r3, [r3, #0]
 800637c:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006380:	d004      	beq.n	800638c <HAL_ADC_ConfigChannel+0x80c>
 8006382:	687b      	ldr	r3, [r7, #4]
 8006384:	681b      	ldr	r3, [r3, #0]
 8006386:	4a17      	ldr	r2, [pc, #92]	@ (80063e4 <HAL_ADC_ConfigChannel+0x864>)
 8006388:	4293      	cmp	r3, r2
 800638a:	d101      	bne.n	8006390 <HAL_ADC_ConfigChannel+0x810>
 800638c:	4a16      	ldr	r2, [pc, #88]	@ (80063e8 <HAL_ADC_ConfigChannel+0x868>)
 800638e:	e000      	b.n	8006392 <HAL_ADC_ConfigChannel+0x812>
 8006390:	4a10      	ldr	r2, [pc, #64]	@ (80063d4 <HAL_ADC_ConfigChannel+0x854>)
 8006392:	f8d7 30c4 	ldr.w	r3, [r7, #196]	@ 0xc4
 8006396:	f443 0380 	orr.w	r3, r3, #4194304	@ 0x400000
 800639a:	4619      	mov	r1, r3
 800639c:	4610      	mov	r0, r2
 800639e:	f7fe ff36 	bl	800520e <LL_ADC_SetCommonPathInternalCh>
 80063a2:	e00c      	b.n	80063be <HAL_ADC_ConfigChannel+0x83e>
  /* channel could be done on neither of the channel configuration structure  */
  /* parameters.                                                              */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80063a4:	687b      	ldr	r3, [r7, #4]
 80063a6:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80063a8:	f043 0220 	orr.w	r2, r3, #32
 80063ac:	687b      	ldr	r3, [r7, #4]
 80063ae:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 80063b0:	2301      	movs	r3, #1
 80063b2:	f887 30d7 	strb.w	r3, [r7, #215]	@ 0xd7
 80063b6:	e002      	b.n	80063be <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_TEMPERATURE_SENSOR_INSTANCE(hadc))
 80063b8:	bf00      	nop
 80063ba:	e000      	b.n	80063be <HAL_ADC_ConfigChannel+0x83e>
        if (ADC_BATTERY_VOLTAGE_INSTANCE(hadc))
 80063bc:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 80063be:	687b      	ldr	r3, [r7, #4]
 80063c0:	2200      	movs	r2, #0
 80063c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 80063c6:	f897 30d7 	ldrb.w	r3, [r7, #215]	@ 0xd7
}
 80063ca:	4618      	mov	r0, r3
 80063cc:	37d8      	adds	r7, #216	@ 0xd8
 80063ce:	46bd      	mov	sp, r7
 80063d0:	bd80      	pop	{r7, pc}
 80063d2:	bf00      	nop
 80063d4:	50000700 	.word	0x50000700
 80063d8:	c3210000 	.word	0xc3210000
 80063dc:	90c00010 	.word	0x90c00010
 80063e0:	50000600 	.word	0x50000600
 80063e4:	50000100 	.word	0x50000100
 80063e8:	50000300 	.word	0x50000300
 80063ec:	20000004 	.word	0x20000004
 80063f0:	053e2d63 	.word	0x053e2d63
 80063f4:	c7520000 	.word	0xc7520000
 80063f8:	50000500 	.word	0x50000500
 80063fc:	cb840000 	.word	0xcb840000

08006400 <ADC_Enable>:
  *         and voltage regulator must be enabled (done into HAL_ADC_Init()).
  * @param hadc ADC handle
  * @retval HAL status.
  */
HAL_StatusTypeDef ADC_Enable(ADC_HandleTypeDef *hadc)
{
 8006400:	b580      	push	{r7, lr}
 8006402:	b084      	sub	sp, #16
 8006404:	af00      	add	r7, sp, #0
 8006406:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  __IO uint32_t wait_loop_index = 0UL;
 8006408:	2300      	movs	r3, #0
 800640a:	60bb      	str	r3, [r7, #8]

  /* ADC enable and wait for ADC ready (in case of ADC is disabled or         */
  /* enabling phase not yet completed: flag ADC ready not yet set).           */
  /* Timeout implemented to not be stuck if ADC cannot be enabled (possible   */
  /* causes: ADC clock not running, ...).                                     */
  if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 800640c:	687b      	ldr	r3, [r7, #4]
 800640e:	681b      	ldr	r3, [r3, #0]
 8006410:	4618      	mov	r0, r3
 8006412:	f7ff f8b9 	bl	8005588 <LL_ADC_IsEnabled>
 8006416:	4603      	mov	r3, r0
 8006418:	2b00      	cmp	r3, #0
 800641a:	d176      	bne.n	800650a <ADC_Enable+0x10a>
  {
    /* Check if conditions to enable the ADC are fulfilled */
    if ((hadc->Instance->CR & (ADC_CR_ADCAL | ADC_CR_JADSTP | ADC_CR_ADSTP | ADC_CR_JADSTART | ADC_CR_ADSTART
 800641c:	687b      	ldr	r3, [r7, #4]
 800641e:	681b      	ldr	r3, [r3, #0]
 8006420:	689a      	ldr	r2, [r3, #8]
 8006422:	4b3c      	ldr	r3, [pc, #240]	@ (8006514 <ADC_Enable+0x114>)
 8006424:	4013      	ands	r3, r2
 8006426:	2b00      	cmp	r3, #0
 8006428:	d00d      	beq.n	8006446 <ADC_Enable+0x46>
                               | ADC_CR_ADDIS | ADC_CR_ADEN)) != 0UL)
    {
      /* Update ADC state machine to error */
      SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 800642a:	687b      	ldr	r3, [r7, #4]
 800642c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800642e:	f043 0210 	orr.w	r2, r3, #16
 8006432:	687b      	ldr	r3, [r7, #4]
 8006434:	65da      	str	r2, [r3, #92]	@ 0x5c

      /* Set ADC error code to ADC peripheral internal error */
      SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 8006436:	687b      	ldr	r3, [r7, #4]
 8006438:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800643a:	f043 0201 	orr.w	r2, r3, #1
 800643e:	687b      	ldr	r3, [r7, #4]
 8006440:	661a      	str	r2, [r3, #96]	@ 0x60

      return HAL_ERROR;
 8006442:	2301      	movs	r3, #1
 8006444:	e062      	b.n	800650c <ADC_Enable+0x10c>
    }

    /* Enable the ADC peripheral */
    LL_ADC_Enable(hadc->Instance);
 8006446:	687b      	ldr	r3, [r7, #4]
 8006448:	681b      	ldr	r3, [r3, #0]
 800644a:	4618      	mov	r0, r3
 800644c:	f7ff f888 	bl	8005560 <LL_ADC_Enable>

    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006450:	687b      	ldr	r3, [r7, #4]
 8006452:	681b      	ldr	r3, [r3, #0]
 8006454:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006458:	d004      	beq.n	8006464 <ADC_Enable+0x64>
 800645a:	687b      	ldr	r3, [r7, #4]
 800645c:	681b      	ldr	r3, [r3, #0]
 800645e:	4a2e      	ldr	r2, [pc, #184]	@ (8006518 <ADC_Enable+0x118>)
 8006460:	4293      	cmp	r3, r2
 8006462:	d101      	bne.n	8006468 <ADC_Enable+0x68>
 8006464:	4b2d      	ldr	r3, [pc, #180]	@ (800651c <ADC_Enable+0x11c>)
 8006466:	e000      	b.n	800646a <ADC_Enable+0x6a>
 8006468:	4b2d      	ldr	r3, [pc, #180]	@ (8006520 <ADC_Enable+0x120>)
 800646a:	4618      	mov	r0, r3
 800646c:	f7fe fee2 	bl	8005234 <LL_ADC_GetCommonPathInternalCh>
 8006470:	4603      	mov	r3, r0
         & LL_ADC_PATH_INTERNAL_TEMPSENSOR) != 0UL)
 8006472:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
    if ((LL_ADC_GetCommonPathInternalCh(__LL_ADC_COMMON_INSTANCE(hadc->Instance))
 8006476:	2b00      	cmp	r3, #0
 8006478:	d013      	beq.n	80064a2 <ADC_Enable+0xa2>

      /* Wait loop initialization and execution */
      /* Note: Variable divided by 2 to compensate partially              */
      /*       CPU processing cycles, scaling in us split to not          */
      /*       exceed 32 bits register capacity and handle low frequency. */
      wait_loop_index = ((LL_ADC_DELAY_TEMPSENSOR_STAB_US / 10UL) * ((SystemCoreClock / (100000UL * 2UL)) + 1UL));
 800647a:	4b2a      	ldr	r3, [pc, #168]	@ (8006524 <ADC_Enable+0x124>)
 800647c:	681b      	ldr	r3, [r3, #0]
 800647e:	099b      	lsrs	r3, r3, #6
 8006480:	4a29      	ldr	r2, [pc, #164]	@ (8006528 <ADC_Enable+0x128>)
 8006482:	fba2 2303 	umull	r2, r3, r2, r3
 8006486:	099b      	lsrs	r3, r3, #6
 8006488:	1c5a      	adds	r2, r3, #1
 800648a:	4613      	mov	r3, r2
 800648c:	005b      	lsls	r3, r3, #1
 800648e:	4413      	add	r3, r2
 8006490:	009b      	lsls	r3, r3, #2
 8006492:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 8006494:	e002      	b.n	800649c <ADC_Enable+0x9c>
      {
        wait_loop_index--;
 8006496:	68bb      	ldr	r3, [r7, #8]
 8006498:	3b01      	subs	r3, #1
 800649a:	60bb      	str	r3, [r7, #8]
      while (wait_loop_index != 0UL)
 800649c:	68bb      	ldr	r3, [r7, #8]
 800649e:	2b00      	cmp	r3, #0
 80064a0:	d1f9      	bne.n	8006496 <ADC_Enable+0x96>
      }
    }

    /* Wait for ADC effectively enabled */
    tickstart = HAL_GetTick();
 80064a2:	f7fe fe73 	bl	800518c <HAL_GetTick>
 80064a6:	60f8      	str	r0, [r7, #12]

    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80064a8:	e028      	b.n	80064fc <ADC_Enable+0xfc>
          The workaround is to continue setting ADEN until ADRDY is becomes 1.
          Additionally, ADC_ENABLE_TIMEOUT is defined to encompass this
          4 ADC clock cycle duration */
      /* Note: Test of ADC enabled required due to hardware constraint to     */
      /*       not enable ADC if already enabled.                             */
      if (LL_ADC_IsEnabled(hadc->Instance) == 0UL)
 80064aa:	687b      	ldr	r3, [r7, #4]
 80064ac:	681b      	ldr	r3, [r3, #0]
 80064ae:	4618      	mov	r0, r3
 80064b0:	f7ff f86a 	bl	8005588 <LL_ADC_IsEnabled>
 80064b4:	4603      	mov	r3, r0
 80064b6:	2b00      	cmp	r3, #0
 80064b8:	d104      	bne.n	80064c4 <ADC_Enable+0xc4>
      {
        LL_ADC_Enable(hadc->Instance);
 80064ba:	687b      	ldr	r3, [r7, #4]
 80064bc:	681b      	ldr	r3, [r3, #0]
 80064be:	4618      	mov	r0, r3
 80064c0:	f7ff f84e 	bl	8005560 <LL_ADC_Enable>
      }

      if ((HAL_GetTick() - tickstart) > ADC_ENABLE_TIMEOUT)
 80064c4:	f7fe fe62 	bl	800518c <HAL_GetTick>
 80064c8:	4602      	mov	r2, r0
 80064ca:	68fb      	ldr	r3, [r7, #12]
 80064cc:	1ad3      	subs	r3, r2, r3
 80064ce:	2b02      	cmp	r3, #2
 80064d0:	d914      	bls.n	80064fc <ADC_Enable+0xfc>
      {
        /* New check to avoid false timeout detection in case of preemption */
        if (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80064d2:	687b      	ldr	r3, [r7, #4]
 80064d4:	681b      	ldr	r3, [r3, #0]
 80064d6:	681b      	ldr	r3, [r3, #0]
 80064d8:	f003 0301 	and.w	r3, r3, #1
 80064dc:	2b01      	cmp	r3, #1
 80064de:	d00d      	beq.n	80064fc <ADC_Enable+0xfc>
        {
          /* Update ADC state machine to error */
          SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_INTERNAL);
 80064e0:	687b      	ldr	r3, [r7, #4]
 80064e2:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80064e4:	f043 0210 	orr.w	r2, r3, #16
 80064e8:	687b      	ldr	r3, [r7, #4]
 80064ea:	65da      	str	r2, [r3, #92]	@ 0x5c

          /* Set ADC error code to ADC peripheral internal error */
          SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_INTERNAL);
 80064ec:	687b      	ldr	r3, [r7, #4]
 80064ee:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80064f0:	f043 0201 	orr.w	r2, r3, #1
 80064f4:	687b      	ldr	r3, [r7, #4]
 80064f6:	661a      	str	r2, [r3, #96]	@ 0x60

          return HAL_ERROR;
 80064f8:	2301      	movs	r3, #1
 80064fa:	e007      	b.n	800650c <ADC_Enable+0x10c>
    while (__HAL_ADC_GET_FLAG(hadc, ADC_FLAG_RDY) == 0UL)
 80064fc:	687b      	ldr	r3, [r7, #4]
 80064fe:	681b      	ldr	r3, [r3, #0]
 8006500:	681b      	ldr	r3, [r3, #0]
 8006502:	f003 0301 	and.w	r3, r3, #1
 8006506:	2b01      	cmp	r3, #1
 8006508:	d1cf      	bne.n	80064aa <ADC_Enable+0xaa>
      }
    }
  }

  /* Return HAL status */
  return HAL_OK;
 800650a:	2300      	movs	r3, #0
}
 800650c:	4618      	mov	r0, r3
 800650e:	3710      	adds	r7, #16
 8006510:	46bd      	mov	sp, r7
 8006512:	bd80      	pop	{r7, pc}
 8006514:	8000003f 	.word	0x8000003f
 8006518:	50000100 	.word	0x50000100
 800651c:	50000300 	.word	0x50000300
 8006520:	50000700 	.word	0x50000700
 8006524:	20000004 	.word	0x20000004
 8006528:	053e2d63 	.word	0x053e2d63

0800652c <ADC_DMAConvCplt>:
  * @brief  DMA transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAConvCplt(DMA_HandleTypeDef *hdma)
{
 800652c:	b580      	push	{r7, lr}
 800652e:	b084      	sub	sp, #16
 8006530:	af00      	add	r7, sp, #0
 8006532:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006534:	687b      	ldr	r3, [r7, #4]
 8006536:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006538:	60fb      	str	r3, [r7, #12]

  /* Update state machine on conversion status if not in error state */
  if ((hadc->State & (HAL_ADC_STATE_ERROR_INTERNAL | HAL_ADC_STATE_ERROR_DMA)) == 0UL)
 800653a:	68fb      	ldr	r3, [r7, #12]
 800653c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800653e:	f003 0350 	and.w	r3, r3, #80	@ 0x50
 8006542:	2b00      	cmp	r3, #0
 8006544:	d14b      	bne.n	80065de <ADC_DMAConvCplt+0xb2>
  {
    /* Set ADC state */
    SET_BIT(hadc->State, HAL_ADC_STATE_REG_EOC);
 8006546:	68fb      	ldr	r3, [r7, #12]
 8006548:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800654a:	f443 7200 	orr.w	r2, r3, #512	@ 0x200
 800654e:	68fb      	ldr	r3, [r7, #12]
 8006550:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Determine whether any further conversion upcoming on group regular     */
    /* by external trigger, continuous mode or scan sequence on going         */
    /* to disable interruption.                                               */
    /* Is it the end of the regular sequence ? */
    if ((hadc->Instance->ISR & ADC_FLAG_EOS) != 0UL)
 8006552:	68fb      	ldr	r3, [r7, #12]
 8006554:	681b      	ldr	r3, [r3, #0]
 8006556:	681b      	ldr	r3, [r3, #0]
 8006558:	f003 0308 	and.w	r3, r3, #8
 800655c:	2b00      	cmp	r3, #0
 800655e:	d021      	beq.n	80065a4 <ADC_DMAConvCplt+0x78>
    {
      /* Are conversions software-triggered ? */
      if (LL_ADC_REG_IsTriggerSourceSWStart(hadc->Instance) != 0UL)
 8006560:	68fb      	ldr	r3, [r7, #12]
 8006562:	681b      	ldr	r3, [r3, #0]
 8006564:	4618      	mov	r0, r3
 8006566:	f7fe ff11 	bl	800538c <LL_ADC_REG_IsTriggerSourceSWStart>
 800656a:	4603      	mov	r3, r0
 800656c:	2b00      	cmp	r3, #0
 800656e:	d032      	beq.n	80065d6 <ADC_DMAConvCplt+0xaa>
      {
        /* Is CONT bit set ? */
        if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_CONT) == 0UL)
 8006570:	68fb      	ldr	r3, [r7, #12]
 8006572:	681b      	ldr	r3, [r3, #0]
 8006574:	68db      	ldr	r3, [r3, #12]
 8006576:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 800657a:	2b00      	cmp	r3, #0
 800657c:	d12b      	bne.n	80065d6 <ADC_DMAConvCplt+0xaa>
        {
          /* CONT bit is not set, no more conversions expected */
          CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 800657e:	68fb      	ldr	r3, [r7, #12]
 8006580:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006582:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 8006586:	68fb      	ldr	r3, [r7, #12]
 8006588:	65da      	str	r2, [r3, #92]	@ 0x5c
          if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 800658a:	68fb      	ldr	r3, [r7, #12]
 800658c:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800658e:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8006592:	2b00      	cmp	r3, #0
 8006594:	d11f      	bne.n	80065d6 <ADC_DMAConvCplt+0xaa>
          {
            SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 8006596:	68fb      	ldr	r3, [r7, #12]
 8006598:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 800659a:	f043 0201 	orr.w	r2, r3, #1
 800659e:	68fb      	ldr	r3, [r7, #12]
 80065a0:	65da      	str	r2, [r3, #92]	@ 0x5c
 80065a2:	e018      	b.n	80065d6 <ADC_DMAConvCplt+0xaa>
    }
    else
    {
      /* DMA End of Transfer interrupt was triggered but conversions sequence
         is not over. If DMACFG is set to 0, conversions are stopped. */
      if (READ_BIT(hadc->Instance->CFGR, ADC_CFGR_DMACFG) == 0UL)
 80065a4:	68fb      	ldr	r3, [r7, #12]
 80065a6:	681b      	ldr	r3, [r3, #0]
 80065a8:	68db      	ldr	r3, [r3, #12]
 80065aa:	f003 0302 	and.w	r3, r3, #2
 80065ae:	2b00      	cmp	r3, #0
 80065b0:	d111      	bne.n	80065d6 <ADC_DMAConvCplt+0xaa>
      {
        /* DMACFG bit is not set, conversions are stopped. */
        CLEAR_BIT(hadc->State, HAL_ADC_STATE_REG_BUSY);
 80065b2:	68fb      	ldr	r3, [r7, #12]
 80065b4:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065b6:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 80065ba:	68fb      	ldr	r3, [r7, #12]
 80065bc:	65da      	str	r2, [r3, #92]	@ 0x5c
        if ((hadc->State & HAL_ADC_STATE_INJ_BUSY) == 0UL)
 80065be:	68fb      	ldr	r3, [r7, #12]
 80065c0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065c2:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 80065c6:	2b00      	cmp	r3, #0
 80065c8:	d105      	bne.n	80065d6 <ADC_DMAConvCplt+0xaa>
        {
          SET_BIT(hadc->State, HAL_ADC_STATE_READY);
 80065ca:	68fb      	ldr	r3, [r7, #12]
 80065cc:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065ce:	f043 0201 	orr.w	r2, r3, #1
 80065d2:	68fb      	ldr	r3, [r7, #12]
 80065d4:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Conversion complete callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
    hadc->ConvCpltCallback(hadc);
#else
    HAL_ADC_ConvCpltCallback(hadc);
 80065d6:	68f8      	ldr	r0, [r7, #12]
 80065d8:	f7ff fab4 	bl	8005b44 <HAL_ADC_ConvCpltCallback>
    {
      /* Call ADC DMA error callback */
      hadc->DMA_Handle->XferErrorCallback(hdma);
    }
  }
}
 80065dc:	e00e      	b.n	80065fc <ADC_DMAConvCplt+0xd0>
    if ((hadc->State & HAL_ADC_STATE_ERROR_INTERNAL) != 0UL)
 80065de:	68fb      	ldr	r3, [r7, #12]
 80065e0:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80065e2:	f003 0310 	and.w	r3, r3, #16
 80065e6:	2b00      	cmp	r3, #0
 80065e8:	d003      	beq.n	80065f2 <ADC_DMAConvCplt+0xc6>
      HAL_ADC_ErrorCallback(hadc);
 80065ea:	68f8      	ldr	r0, [r7, #12]
 80065ec:	f7ff fabe 	bl	8005b6c <HAL_ADC_ErrorCallback>
}
 80065f0:	e004      	b.n	80065fc <ADC_DMAConvCplt+0xd0>
      hadc->DMA_Handle->XferErrorCallback(hdma);
 80065f2:	68fb      	ldr	r3, [r7, #12]
 80065f4:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 80065f6:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80065f8:	6878      	ldr	r0, [r7, #4]
 80065fa:	4798      	blx	r3
}
 80065fc:	bf00      	nop
 80065fe:	3710      	adds	r7, #16
 8006600:	46bd      	mov	sp, r7
 8006602:	bd80      	pop	{r7, pc}

08006604 <ADC_DMAHalfConvCplt>:
  * @brief  DMA half transfer complete callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAHalfConvCplt(DMA_HandleTypeDef *hdma)
{
 8006604:	b580      	push	{r7, lr}
 8006606:	b084      	sub	sp, #16
 8006608:	af00      	add	r7, sp, #0
 800660a:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 800660c:	687b      	ldr	r3, [r7, #4]
 800660e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8006610:	60fb      	str	r3, [r7, #12]

  /* Half conversion callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ConvHalfCpltCallback(hadc);
#else
  HAL_ADC_ConvHalfCpltCallback(hadc);
 8006612:	68f8      	ldr	r0, [r7, #12]
 8006614:	f7ff faa0 	bl	8005b58 <HAL_ADC_ConvHalfCpltCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 8006618:	bf00      	nop
 800661a:	3710      	adds	r7, #16
 800661c:	46bd      	mov	sp, r7
 800661e:	bd80      	pop	{r7, pc}

08006620 <ADC_DMAError>:
  * @brief  DMA error callback.
  * @param hdma pointer to DMA handle.
  * @retval None
  */
void ADC_DMAError(DMA_HandleTypeDef *hdma)
{
 8006620:	b580      	push	{r7, lr}
 8006622:	b084      	sub	sp, #16
 8006624:	af00      	add	r7, sp, #0
 8006626:	6078      	str	r0, [r7, #4]
  /* Retrieve ADC handle corresponding to current DMA handle */
  ADC_HandleTypeDef *hadc = (ADC_HandleTypeDef *)((DMA_HandleTypeDef *)hdma)->Parent;
 8006628:	687b      	ldr	r3, [r7, #4]
 800662a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800662c:	60fb      	str	r3, [r7, #12]

  /* Set ADC state */
  SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_DMA);
 800662e:	68fb      	ldr	r3, [r7, #12]
 8006630:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006632:	f043 0240 	orr.w	r2, r3, #64	@ 0x40
 8006636:	68fb      	ldr	r3, [r7, #12]
 8006638:	65da      	str	r2, [r3, #92]	@ 0x5c

  /* Set ADC error code to DMA error */
  SET_BIT(hadc->ErrorCode, HAL_ADC_ERROR_DMA);
 800663a:	68fb      	ldr	r3, [r7, #12]
 800663c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800663e:	f043 0204 	orr.w	r2, r3, #4
 8006642:	68fb      	ldr	r3, [r7, #12]
 8006644:	661a      	str	r2, [r3, #96]	@ 0x60

  /* Error callback */
#if (USE_HAL_ADC_REGISTER_CALLBACKS == 1)
  hadc->ErrorCallback(hadc);
#else
  HAL_ADC_ErrorCallback(hadc);
 8006646:	68f8      	ldr	r0, [r7, #12]
 8006648:	f7ff fa90 	bl	8005b6c <HAL_ADC_ErrorCallback>
#endif /* USE_HAL_ADC_REGISTER_CALLBACKS */
}
 800664c:	bf00      	nop
 800664e:	3710      	adds	r7, #16
 8006650:	46bd      	mov	sp, r7
 8006652:	bd80      	pop	{r7, pc}

08006654 <LL_ADC_IsEnabled>:
{
 8006654:	b480      	push	{r7}
 8006656:	b083      	sub	sp, #12
 8006658:	af00      	add	r7, sp, #0
 800665a:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADEN) == (ADC_CR_ADEN)) ? 1UL : 0UL);
 800665c:	687b      	ldr	r3, [r7, #4]
 800665e:	689b      	ldr	r3, [r3, #8]
 8006660:	f003 0301 	and.w	r3, r3, #1
 8006664:	2b01      	cmp	r3, #1
 8006666:	d101      	bne.n	800666c <LL_ADC_IsEnabled+0x18>
 8006668:	2301      	movs	r3, #1
 800666a:	e000      	b.n	800666e <LL_ADC_IsEnabled+0x1a>
 800666c:	2300      	movs	r3, #0
}
 800666e:	4618      	mov	r0, r3
 8006670:	370c      	adds	r7, #12
 8006672:	46bd      	mov	sp, r7
 8006674:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006678:	4770      	bx	lr

0800667a <LL_ADC_REG_IsConversionOngoing>:
{
 800667a:	b480      	push	{r7}
 800667c:	b083      	sub	sp, #12
 800667e:	af00      	add	r7, sp, #0
 8006680:	6078      	str	r0, [r7, #4]
  return ((READ_BIT(ADCx->CR, ADC_CR_ADSTART) == (ADC_CR_ADSTART)) ? 1UL : 0UL);
 8006682:	687b      	ldr	r3, [r7, #4]
 8006684:	689b      	ldr	r3, [r3, #8]
 8006686:	f003 0304 	and.w	r3, r3, #4
 800668a:	2b04      	cmp	r3, #4
 800668c:	d101      	bne.n	8006692 <LL_ADC_REG_IsConversionOngoing+0x18>
 800668e:	2301      	movs	r3, #1
 8006690:	e000      	b.n	8006694 <LL_ADC_REG_IsConversionOngoing+0x1a>
 8006692:	2300      	movs	r3, #0
}
 8006694:	4618      	mov	r0, r3
 8006696:	370c      	adds	r7, #12
 8006698:	46bd      	mov	sp, r7
 800669a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800669e:	4770      	bx	lr

080066a0 <HAL_ADCEx_MultiModeConfigChannel>:
  * @param hadc Master ADC handle
  * @param pMultimode Structure of ADC multimode configuration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_ADCEx_MultiModeConfigChannel(ADC_HandleTypeDef *hadc, const ADC_MultiModeTypeDef *pMultimode)
{
 80066a0:	b590      	push	{r4, r7, lr}
 80066a2:	b0a1      	sub	sp, #132	@ 0x84
 80066a4:	af00      	add	r7, sp, #0
 80066a6:	6078      	str	r0, [r7, #4]
 80066a8:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef tmp_hal_status = HAL_OK;
 80066aa:	2300      	movs	r3, #0
 80066ac:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
    assert_param(IS_ADC_DMA_ACCESS_MULTIMODE(pMultimode->DMAAccessMode));
    assert_param(IS_ADC_SAMPLING_DELAY(pMultimode->TwoSamplingDelay));
  }

  /* Process locked */
  __HAL_LOCK(hadc);
 80066b0:	687b      	ldr	r3, [r7, #4]
 80066b2:	f893 3058 	ldrb.w	r3, [r3, #88]	@ 0x58
 80066b6:	2b01      	cmp	r3, #1
 80066b8:	d101      	bne.n	80066be <HAL_ADCEx_MultiModeConfigChannel+0x1e>
 80066ba:	2302      	movs	r3, #2
 80066bc:	e0e7      	b.n	800688e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
 80066be:	687b      	ldr	r3, [r7, #4]
 80066c0:	2201      	movs	r2, #1
 80066c2:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Temporary handle minimum initialization */
  __HAL_ADC_RESET_HANDLE_STATE(&tmp_hadc_slave);
 80066c6:	2300      	movs	r3, #0
 80066c8:	667b      	str	r3, [r7, #100]	@ 0x64
  ADC_CLEAR_ERRORCODE(&tmp_hadc_slave);
 80066ca:	2300      	movs	r3, #0
 80066cc:	66bb      	str	r3, [r7, #104]	@ 0x68

  ADC_MULTI_SLAVE(hadc, &tmp_hadc_slave);
 80066ce:	687b      	ldr	r3, [r7, #4]
 80066d0:	681b      	ldr	r3, [r3, #0]
 80066d2:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 80066d6:	d102      	bne.n	80066de <HAL_ADCEx_MultiModeConfigChannel+0x3e>
 80066d8:	4b6f      	ldr	r3, [pc, #444]	@ (8006898 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 80066da:	60bb      	str	r3, [r7, #8]
 80066dc:	e009      	b.n	80066f2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80066de:	687b      	ldr	r3, [r7, #4]
 80066e0:	681b      	ldr	r3, [r3, #0]
 80066e2:	4a6e      	ldr	r2, [pc, #440]	@ (800689c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80066e4:	4293      	cmp	r3, r2
 80066e6:	d102      	bne.n	80066ee <HAL_ADCEx_MultiModeConfigChannel+0x4e>
 80066e8:	4b6d      	ldr	r3, [pc, #436]	@ (80068a0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80066ea:	60bb      	str	r3, [r7, #8]
 80066ec:	e001      	b.n	80066f2 <HAL_ADCEx_MultiModeConfigChannel+0x52>
 80066ee:	2300      	movs	r3, #0
 80066f0:	60bb      	str	r3, [r7, #8]

  if (tmp_hadc_slave.Instance == NULL)
 80066f2:	68bb      	ldr	r3, [r7, #8]
 80066f4:	2b00      	cmp	r3, #0
 80066f6:	d10b      	bne.n	8006710 <HAL_ADCEx_MultiModeConfigChannel+0x70>
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 80066f8:	687b      	ldr	r3, [r7, #4]
 80066fa:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 80066fc:	f043 0220 	orr.w	r2, r3, #32
 8006700:	687b      	ldr	r3, [r7, #4]
 8006702:	65da      	str	r2, [r3, #92]	@ 0x5c

    /* Process unlocked */
    __HAL_UNLOCK(hadc);
 8006704:	687b      	ldr	r3, [r7, #4]
 8006706:	2200      	movs	r2, #0
 8006708:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

    return HAL_ERROR;
 800670c:	2301      	movs	r3, #1
 800670e:	e0be      	b.n	800688e <HAL_ADCEx_MultiModeConfigChannel+0x1ee>
  /* Parameters update conditioned to ADC state:                              */
  /* Parameters that can be updated when ADC is disabled or enabled without   */
  /* conversion on going on regular group:                                    */
  /*  - Multimode DMA configuration                                           */
  /*  - Multimode DMA mode                                                    */
  tmp_hadc_slave_conversion_on_going = LL_ADC_REG_IsConversionOngoing((&tmp_hadc_slave)->Instance);
 8006710:	68bb      	ldr	r3, [r7, #8]
 8006712:	4618      	mov	r0, r3
 8006714:	f7ff ffb1 	bl	800667a <LL_ADC_REG_IsConversionOngoing>
 8006718:	67b8      	str	r0, [r7, #120]	@ 0x78
  if ((LL_ADC_REG_IsConversionOngoing(hadc->Instance) == 0UL)
 800671a:	687b      	ldr	r3, [r7, #4]
 800671c:	681b      	ldr	r3, [r3, #0]
 800671e:	4618      	mov	r0, r3
 8006720:	f7ff ffab 	bl	800667a <LL_ADC_REG_IsConversionOngoing>
 8006724:	4603      	mov	r3, r0
 8006726:	2b00      	cmp	r3, #0
 8006728:	f040 80a0 	bne.w	800686c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
      && (tmp_hadc_slave_conversion_on_going == 0UL))
 800672c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800672e:	2b00      	cmp	r3, #0
 8006730:	f040 809c 	bne.w	800686c <HAL_ADCEx_MultiModeConfigChannel+0x1cc>
  {
    /* Pointer to the common control register */
    tmpADC_Common = __LL_ADC_COMMON_INSTANCE(hadc->Instance);
 8006734:	687b      	ldr	r3, [r7, #4]
 8006736:	681b      	ldr	r3, [r3, #0]
 8006738:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800673c:	d004      	beq.n	8006748 <HAL_ADCEx_MultiModeConfigChannel+0xa8>
 800673e:	687b      	ldr	r3, [r7, #4]
 8006740:	681b      	ldr	r3, [r3, #0]
 8006742:	4a55      	ldr	r2, [pc, #340]	@ (8006898 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006744:	4293      	cmp	r3, r2
 8006746:	d101      	bne.n	800674c <HAL_ADCEx_MultiModeConfigChannel+0xac>
 8006748:	4b56      	ldr	r3, [pc, #344]	@ (80068a4 <HAL_ADCEx_MultiModeConfigChannel+0x204>)
 800674a:	e000      	b.n	800674e <HAL_ADCEx_MultiModeConfigChannel+0xae>
 800674c:	4b56      	ldr	r3, [pc, #344]	@ (80068a8 <HAL_ADCEx_MultiModeConfigChannel+0x208>)
 800674e:	677b      	str	r3, [r7, #116]	@ 0x74

    /* If multimode is selected, configure all multimode parameters.          */
    /* Otherwise, reset multimode parameters (can be used in case of          */
    /* transition from multimode to independent mode).                        */
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006750:	683b      	ldr	r3, [r7, #0]
 8006752:	681b      	ldr	r3, [r3, #0]
 8006754:	2b00      	cmp	r3, #0
 8006756:	d04b      	beq.n	80067f0 <HAL_ADCEx_MultiModeConfigChannel+0x150>
    {
      MODIFY_REG(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG,
 8006758:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800675a:	689b      	ldr	r3, [r3, #8]
 800675c:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 8006760:	683b      	ldr	r3, [r7, #0]
 8006762:	6859      	ldr	r1, [r3, #4]
 8006764:	687b      	ldr	r3, [r7, #4]
 8006766:	f893 3038 	ldrb.w	r3, [r3, #56]	@ 0x38
 800676a:	035b      	lsls	r3, r3, #13
 800676c:	430b      	orrs	r3, r1
 800676e:	431a      	orrs	r2, r3
 8006770:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 8006772:	609a      	str	r2, [r3, #8]
      /*      from 1 to 10 clock cycles for 10 bits,                              */
      /*      from 1 to 8 clock cycles for 8 bits                                 */
      /*      from 1 to 6 clock cycles for 6 bits                                 */
      /*    If a higher delay is selected, it will be clipped to maximum delay    */
      /*    range                                                                 */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 8006774:	687b      	ldr	r3, [r7, #4]
 8006776:	681b      	ldr	r3, [r3, #0]
 8006778:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 800677c:	d004      	beq.n	8006788 <HAL_ADCEx_MultiModeConfigChannel+0xe8>
 800677e:	687b      	ldr	r3, [r7, #4]
 8006780:	681b      	ldr	r3, [r3, #0]
 8006782:	4a45      	ldr	r2, [pc, #276]	@ (8006898 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006784:	4293      	cmp	r3, r2
 8006786:	d10f      	bne.n	80067a8 <HAL_ADCEx_MultiModeConfigChannel+0x108>
 8006788:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 800678c:	f7ff ff62 	bl	8006654 <LL_ADC_IsEnabled>
 8006790:	4604      	mov	r4, r0
 8006792:	4841      	ldr	r0, [pc, #260]	@ (8006898 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 8006794:	f7ff ff5e 	bl	8006654 <LL_ADC_IsEnabled>
 8006798:	4603      	mov	r3, r0
 800679a:	4323      	orrs	r3, r4
 800679c:	2b00      	cmp	r3, #0
 800679e:	bf0c      	ite	eq
 80067a0:	2301      	moveq	r3, #1
 80067a2:	2300      	movne	r3, #0
 80067a4:	b2db      	uxtb	r3, r3
 80067a6:	e012      	b.n	80067ce <HAL_ADCEx_MultiModeConfigChannel+0x12e>
 80067a8:	483c      	ldr	r0, [pc, #240]	@ (800689c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 80067aa:	f7ff ff53 	bl	8006654 <LL_ADC_IsEnabled>
 80067ae:	4604      	mov	r4, r0
 80067b0:	483b      	ldr	r0, [pc, #236]	@ (80068a0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 80067b2:	f7ff ff4f 	bl	8006654 <LL_ADC_IsEnabled>
 80067b6:	4603      	mov	r3, r0
 80067b8:	431c      	orrs	r4, r3
 80067ba:	483c      	ldr	r0, [pc, #240]	@ (80068ac <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 80067bc:	f7ff ff4a 	bl	8006654 <LL_ADC_IsEnabled>
 80067c0:	4603      	mov	r3, r0
 80067c2:	4323      	orrs	r3, r4
 80067c4:	2b00      	cmp	r3, #0
 80067c6:	bf0c      	ite	eq
 80067c8:	2301      	moveq	r3, #1
 80067ca:	2300      	movne	r3, #0
 80067cc:	b2db      	uxtb	r3, r3
 80067ce:	2b00      	cmp	r3, #0
 80067d0:	d056      	beq.n	8006880 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        MODIFY_REG(tmpADC_Common->CCR,
 80067d2:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067d4:	689b      	ldr	r3, [r3, #8]
 80067d6:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 80067da:	f023 030f 	bic.w	r3, r3, #15
 80067de:	683a      	ldr	r2, [r7, #0]
 80067e0:	6811      	ldr	r1, [r2, #0]
 80067e2:	683a      	ldr	r2, [r7, #0]
 80067e4:	6892      	ldr	r2, [r2, #8]
 80067e6:	430a      	orrs	r2, r1
 80067e8:	431a      	orrs	r2, r3
 80067ea:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067ec:	609a      	str	r2, [r3, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 80067ee:	e047      	b.n	8006880 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
                  );
      }
    }
    else /* ADC_MODE_INDEPENDENT */
    {
      CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_MDMA | ADC_CCR_DMACFG);
 80067f0:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067f2:	689b      	ldr	r3, [r3, #8]
 80067f4:	f423 4260 	bic.w	r2, r3, #57344	@ 0xe000
 80067f8:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 80067fa:	609a      	str	r2, [r3, #8]

      /* Parameters that can be updated only when ADC is disabled:                */
      /*  - Multimode mode selection                                              */
      /*  - Multimode delay                                                       */
      if (__LL_ADC_IS_ENABLED_ALL_COMMON_INSTANCE(__LL_ADC_COMMON_INSTANCE(hadc->Instance)) == 0UL)
 80067fc:	687b      	ldr	r3, [r7, #4]
 80067fe:	681b      	ldr	r3, [r3, #0]
 8006800:	f1b3 4fa0 	cmp.w	r3, #1342177280	@ 0x50000000
 8006804:	d004      	beq.n	8006810 <HAL_ADCEx_MultiModeConfigChannel+0x170>
 8006806:	687b      	ldr	r3, [r7, #4]
 8006808:	681b      	ldr	r3, [r3, #0]
 800680a:	4a23      	ldr	r2, [pc, #140]	@ (8006898 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800680c:	4293      	cmp	r3, r2
 800680e:	d10f      	bne.n	8006830 <HAL_ADCEx_MultiModeConfigChannel+0x190>
 8006810:	f04f 40a0 	mov.w	r0, #1342177280	@ 0x50000000
 8006814:	f7ff ff1e 	bl	8006654 <LL_ADC_IsEnabled>
 8006818:	4604      	mov	r4, r0
 800681a:	481f      	ldr	r0, [pc, #124]	@ (8006898 <HAL_ADCEx_MultiModeConfigChannel+0x1f8>)
 800681c:	f7ff ff1a 	bl	8006654 <LL_ADC_IsEnabled>
 8006820:	4603      	mov	r3, r0
 8006822:	4323      	orrs	r3, r4
 8006824:	2b00      	cmp	r3, #0
 8006826:	bf0c      	ite	eq
 8006828:	2301      	moveq	r3, #1
 800682a:	2300      	movne	r3, #0
 800682c:	b2db      	uxtb	r3, r3
 800682e:	e012      	b.n	8006856 <HAL_ADCEx_MultiModeConfigChannel+0x1b6>
 8006830:	481a      	ldr	r0, [pc, #104]	@ (800689c <HAL_ADCEx_MultiModeConfigChannel+0x1fc>)
 8006832:	f7ff ff0f 	bl	8006654 <LL_ADC_IsEnabled>
 8006836:	4604      	mov	r4, r0
 8006838:	4819      	ldr	r0, [pc, #100]	@ (80068a0 <HAL_ADCEx_MultiModeConfigChannel+0x200>)
 800683a:	f7ff ff0b 	bl	8006654 <LL_ADC_IsEnabled>
 800683e:	4603      	mov	r3, r0
 8006840:	431c      	orrs	r4, r3
 8006842:	481a      	ldr	r0, [pc, #104]	@ (80068ac <HAL_ADCEx_MultiModeConfigChannel+0x20c>)
 8006844:	f7ff ff06 	bl	8006654 <LL_ADC_IsEnabled>
 8006848:	4603      	mov	r3, r0
 800684a:	4323      	orrs	r3, r4
 800684c:	2b00      	cmp	r3, #0
 800684e:	bf0c      	ite	eq
 8006850:	2301      	moveq	r3, #1
 8006852:	2300      	movne	r3, #0
 8006854:	b2db      	uxtb	r3, r3
 8006856:	2b00      	cmp	r3, #0
 8006858:	d012      	beq.n	8006880 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
      {
        CLEAR_BIT(tmpADC_Common->CCR, ADC_CCR_DUAL | ADC_CCR_DELAY);
 800685a:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800685c:	689b      	ldr	r3, [r3, #8]
 800685e:	f423 6371 	bic.w	r3, r3, #3856	@ 0xf10
 8006862:	f023 030f 	bic.w	r3, r3, #15
 8006866:	6f7a      	ldr	r2, [r7, #116]	@ 0x74
 8006868:	6093      	str	r3, [r2, #8]
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 800686a:	e009      	b.n	8006880 <HAL_ADCEx_MultiModeConfigChannel+0x1e0>
  /* If one of the ADC sharing the same common group is enabled, no update    */
  /* could be done on neither of the multimode structure parameters.          */
  else
  {
    /* Update ADC state machine to error */
    SET_BIT(hadc->State, HAL_ADC_STATE_ERROR_CONFIG);
 800686c:	687b      	ldr	r3, [r7, #4]
 800686e:	6ddb      	ldr	r3, [r3, #92]	@ 0x5c
 8006870:	f043 0220 	orr.w	r2, r3, #32
 8006874:	687b      	ldr	r3, [r7, #4]
 8006876:	65da      	str	r2, [r3, #92]	@ 0x5c

    tmp_hal_status = HAL_ERROR;
 8006878:	2301      	movs	r3, #1
 800687a:	f887 307f 	strb.w	r3, [r7, #127]	@ 0x7f
 800687e:	e000      	b.n	8006882 <HAL_ADCEx_MultiModeConfigChannel+0x1e2>
    if (pMultimode->Mode != ADC_MODE_INDEPENDENT)
 8006880:	bf00      	nop
  }

  /* Process unlocked */
  __HAL_UNLOCK(hadc);
 8006882:	687b      	ldr	r3, [r7, #4]
 8006884:	2200      	movs	r2, #0
 8006886:	f883 2058 	strb.w	r2, [r3, #88]	@ 0x58

  /* Return function status */
  return tmp_hal_status;
 800688a:	f897 307f 	ldrb.w	r3, [r7, #127]	@ 0x7f
}
 800688e:	4618      	mov	r0, r3
 8006890:	3784      	adds	r7, #132	@ 0x84
 8006892:	46bd      	mov	sp, r7
 8006894:	bd90      	pop	{r4, r7, pc}
 8006896:	bf00      	nop
 8006898:	50000100 	.word	0x50000100
 800689c:	50000400 	.word	0x50000400
 80068a0:	50000500 	.word	0x50000500
 80068a4:	50000300 	.word	0x50000300
 80068a8:	50000700 	.word	0x50000700
 80068ac:	50000600 	.word	0x50000600

080068b0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 80068b0:	b480      	push	{r7}
 80068b2:	b085      	sub	sp, #20
 80068b4:	af00      	add	r7, sp, #0
 80068b6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 80068b8:	687b      	ldr	r3, [r7, #4]
 80068ba:	f003 0307 	and.w	r3, r3, #7
 80068be:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 80068c0:	4b0c      	ldr	r3, [pc, #48]	@ (80068f4 <__NVIC_SetPriorityGrouping+0x44>)
 80068c2:	68db      	ldr	r3, [r3, #12]
 80068c4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 80068c6:	68ba      	ldr	r2, [r7, #8]
 80068c8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 80068cc:	4013      	ands	r3, r2
 80068ce:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 80068d0:	68fb      	ldr	r3, [r7, #12]
 80068d2:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 80068d4:	68bb      	ldr	r3, [r7, #8]
 80068d6:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 80068d8:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 80068dc:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 80068e0:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 80068e2:	4a04      	ldr	r2, [pc, #16]	@ (80068f4 <__NVIC_SetPriorityGrouping+0x44>)
 80068e4:	68bb      	ldr	r3, [r7, #8]
 80068e6:	60d3      	str	r3, [r2, #12]
}
 80068e8:	bf00      	nop
 80068ea:	3714      	adds	r7, #20
 80068ec:	46bd      	mov	sp, r7
 80068ee:	f85d 7b04 	ldr.w	r7, [sp], #4
 80068f2:	4770      	bx	lr
 80068f4:	e000ed00 	.word	0xe000ed00

080068f8 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 80068f8:	b480      	push	{r7}
 80068fa:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 80068fc:	4b04      	ldr	r3, [pc, #16]	@ (8006910 <__NVIC_GetPriorityGrouping+0x18>)
 80068fe:	68db      	ldr	r3, [r3, #12]
 8006900:	0a1b      	lsrs	r3, r3, #8
 8006902:	f003 0307 	and.w	r3, r3, #7
}
 8006906:	4618      	mov	r0, r3
 8006908:	46bd      	mov	sp, r7
 800690a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800690e:	4770      	bx	lr
 8006910:	e000ed00 	.word	0xe000ed00

08006914 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006914:	b480      	push	{r7}
 8006916:	b083      	sub	sp, #12
 8006918:	af00      	add	r7, sp, #0
 800691a:	4603      	mov	r3, r0
 800691c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800691e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006922:	2b00      	cmp	r3, #0
 8006924:	db0b      	blt.n	800693e <__NVIC_EnableIRQ+0x2a>
  {
    __COMPILER_BARRIER();
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8006926:	79fb      	ldrb	r3, [r7, #7]
 8006928:	f003 021f 	and.w	r2, r3, #31
 800692c:	4907      	ldr	r1, [pc, #28]	@ (800694c <__NVIC_EnableIRQ+0x38>)
 800692e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006932:	095b      	lsrs	r3, r3, #5
 8006934:	2001      	movs	r0, #1
 8006936:	fa00 f202 	lsl.w	r2, r0, r2
 800693a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
    __COMPILER_BARRIER();
  }
}
 800693e:	bf00      	nop
 8006940:	370c      	adds	r7, #12
 8006942:	46bd      	mov	sp, r7
 8006944:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006948:	4770      	bx	lr
 800694a:	bf00      	nop
 800694c:	e000e100 	.word	0xe000e100

08006950 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8006950:	b480      	push	{r7}
 8006952:	b083      	sub	sp, #12
 8006954:	af00      	add	r7, sp, #0
 8006956:	4603      	mov	r3, r0
 8006958:	6039      	str	r1, [r7, #0]
 800695a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 800695c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006960:	2b00      	cmp	r3, #0
 8006962:	db0a      	blt.n	800697a <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8006964:	683b      	ldr	r3, [r7, #0]
 8006966:	b2da      	uxtb	r2, r3
 8006968:	490c      	ldr	r1, [pc, #48]	@ (800699c <__NVIC_SetPriority+0x4c>)
 800696a:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800696e:	0112      	lsls	r2, r2, #4
 8006970:	b2d2      	uxtb	r2, r2
 8006972:	440b      	add	r3, r1
 8006974:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8006978:	e00a      	b.n	8006990 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 800697a:	683b      	ldr	r3, [r7, #0]
 800697c:	b2da      	uxtb	r2, r3
 800697e:	4908      	ldr	r1, [pc, #32]	@ (80069a0 <__NVIC_SetPriority+0x50>)
 8006980:	79fb      	ldrb	r3, [r7, #7]
 8006982:	f003 030f 	and.w	r3, r3, #15
 8006986:	3b04      	subs	r3, #4
 8006988:	0112      	lsls	r2, r2, #4
 800698a:	b2d2      	uxtb	r2, r2
 800698c:	440b      	add	r3, r1
 800698e:	761a      	strb	r2, [r3, #24]
}
 8006990:	bf00      	nop
 8006992:	370c      	adds	r7, #12
 8006994:	46bd      	mov	sp, r7
 8006996:	f85d 7b04 	ldr.w	r7, [sp], #4
 800699a:	4770      	bx	lr
 800699c:	e000e100 	.word	0xe000e100
 80069a0:	e000ed00 	.word	0xe000ed00

080069a4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 80069a4:	b480      	push	{r7}
 80069a6:	b089      	sub	sp, #36	@ 0x24
 80069a8:	af00      	add	r7, sp, #0
 80069aa:	60f8      	str	r0, [r7, #12]
 80069ac:	60b9      	str	r1, [r7, #8]
 80069ae:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 80069b0:	68fb      	ldr	r3, [r7, #12]
 80069b2:	f003 0307 	and.w	r3, r3, #7
 80069b6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 80069b8:	69fb      	ldr	r3, [r7, #28]
 80069ba:	f1c3 0307 	rsb	r3, r3, #7
 80069be:	2b04      	cmp	r3, #4
 80069c0:	bf28      	it	cs
 80069c2:	2304      	movcs	r3, #4
 80069c4:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 80069c6:	69fb      	ldr	r3, [r7, #28]
 80069c8:	3304      	adds	r3, #4
 80069ca:	2b06      	cmp	r3, #6
 80069cc:	d902      	bls.n	80069d4 <NVIC_EncodePriority+0x30>
 80069ce:	69fb      	ldr	r3, [r7, #28]
 80069d0:	3b03      	subs	r3, #3
 80069d2:	e000      	b.n	80069d6 <NVIC_EncodePriority+0x32>
 80069d4:	2300      	movs	r3, #0
 80069d6:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069d8:	f04f 32ff 	mov.w	r2, #4294967295
 80069dc:	69bb      	ldr	r3, [r7, #24]
 80069de:	fa02 f303 	lsl.w	r3, r2, r3
 80069e2:	43da      	mvns	r2, r3
 80069e4:	68bb      	ldr	r3, [r7, #8]
 80069e6:	401a      	ands	r2, r3
 80069e8:	697b      	ldr	r3, [r7, #20]
 80069ea:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 80069ec:	f04f 31ff 	mov.w	r1, #4294967295
 80069f0:	697b      	ldr	r3, [r7, #20]
 80069f2:	fa01 f303 	lsl.w	r3, r1, r3
 80069f6:	43d9      	mvns	r1, r3
 80069f8:	687b      	ldr	r3, [r7, #4]
 80069fa:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 80069fc:	4313      	orrs	r3, r2
         );
}
 80069fe:	4618      	mov	r0, r3
 8006a00:	3724      	adds	r7, #36	@ 0x24
 8006a02:	46bd      	mov	sp, r7
 8006a04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006a08:	4770      	bx	lr
	...

08006a0c <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8006a0c:	b580      	push	{r7, lr}
 8006a0e:	b082      	sub	sp, #8
 8006a10:	af00      	add	r7, sp, #0
 8006a12:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8006a14:	687b      	ldr	r3, [r7, #4]
 8006a16:	3b01      	subs	r3, #1
 8006a18:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8006a1c:	d301      	bcc.n	8006a22 <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8006a1e:	2301      	movs	r3, #1
 8006a20:	e00f      	b.n	8006a42 <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8006a22:	4a0a      	ldr	r2, [pc, #40]	@ (8006a4c <SysTick_Config+0x40>)
 8006a24:	687b      	ldr	r3, [r7, #4]
 8006a26:	3b01      	subs	r3, #1
 8006a28:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8006a2a:	210f      	movs	r1, #15
 8006a2c:	f04f 30ff 	mov.w	r0, #4294967295
 8006a30:	f7ff ff8e 	bl	8006950 <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8006a34:	4b05      	ldr	r3, [pc, #20]	@ (8006a4c <SysTick_Config+0x40>)
 8006a36:	2200      	movs	r2, #0
 8006a38:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8006a3a:	4b04      	ldr	r3, [pc, #16]	@ (8006a4c <SysTick_Config+0x40>)
 8006a3c:	2207      	movs	r2, #7
 8006a3e:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8006a40:	2300      	movs	r3, #0
}
 8006a42:	4618      	mov	r0, r3
 8006a44:	3708      	adds	r7, #8
 8006a46:	46bd      	mov	sp, r7
 8006a48:	bd80      	pop	{r7, pc}
 8006a4a:	bf00      	nop
 8006a4c:	e000e010 	.word	0xe000e010

08006a50 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ pre-emption is no more possible.
  *         The pending IRQ priority will be managed only by the subpriority.
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8006a50:	b580      	push	{r7, lr}
 8006a52:	b082      	sub	sp, #8
 8006a54:	af00      	add	r7, sp, #0
 8006a56:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));

  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8006a58:	6878      	ldr	r0, [r7, #4]
 8006a5a:	f7ff ff29 	bl	80068b0 <__NVIC_SetPriorityGrouping>
}
 8006a5e:	bf00      	nop
 8006a60:	3708      	adds	r7, #8
 8006a62:	46bd      	mov	sp, r7
 8006a64:	bd80      	pop	{r7, pc}

08006a66 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8006a66:	b580      	push	{r7, lr}
 8006a68:	b086      	sub	sp, #24
 8006a6a:	af00      	add	r7, sp, #0
 8006a6c:	4603      	mov	r3, r0
 8006a6e:	60b9      	str	r1, [r7, #8]
 8006a70:	607a      	str	r2, [r7, #4]
 8006a72:	73fb      	strb	r3, [r7, #15]

  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));

  prioritygroup = NVIC_GetPriorityGrouping();
 8006a74:	f7ff ff40 	bl	80068f8 <__NVIC_GetPriorityGrouping>
 8006a78:	6178      	str	r0, [r7, #20]

  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8006a7a:	687a      	ldr	r2, [r7, #4]
 8006a7c:	68b9      	ldr	r1, [r7, #8]
 8006a7e:	6978      	ldr	r0, [r7, #20]
 8006a80:	f7ff ff90 	bl	80069a4 <NVIC_EncodePriority>
 8006a84:	4602      	mov	r2, r0
 8006a86:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8006a8a:	4611      	mov	r1, r2
 8006a8c:	4618      	mov	r0, r3
 8006a8e:	f7ff ff5f 	bl	8006950 <__NVIC_SetPriority>
}
 8006a92:	bf00      	nop
 8006a94:	3718      	adds	r7, #24
 8006a96:	46bd      	mov	sp, r7
 8006a98:	bd80      	pop	{r7, pc}

08006a9a <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32g4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8006a9a:	b580      	push	{r7, lr}
 8006a9c:	b082      	sub	sp, #8
 8006a9e:	af00      	add	r7, sp, #0
 8006aa0:	4603      	mov	r3, r0
 8006aa2:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8006aa4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8006aa8:	4618      	mov	r0, r3
 8006aaa:	f7ff ff33 	bl	8006914 <__NVIC_EnableIRQ>
}
 8006aae:	bf00      	nop
 8006ab0:	3708      	adds	r7, #8
 8006ab2:	46bd      	mov	sp, r7
 8006ab4:	bd80      	pop	{r7, pc}

08006ab6 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8006ab6:	b580      	push	{r7, lr}
 8006ab8:	b082      	sub	sp, #8
 8006aba:	af00      	add	r7, sp, #0
 8006abc:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8006abe:	6878      	ldr	r0, [r7, #4]
 8006ac0:	f7ff ffa4 	bl	8006a0c <SysTick_Config>
 8006ac4:	4603      	mov	r3, r0
}
 8006ac6:	4618      	mov	r0, r3
 8006ac8:	3708      	adds	r7, #8
 8006aca:	46bd      	mov	sp, r7
 8006acc:	bd80      	pop	{r7, pc}
	...

08006ad0 <HAL_DMA_Init>:
  * @param  hdma Pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Init(DMA_HandleTypeDef *hdma)
{
 8006ad0:	b580      	push	{r7, lr}
 8006ad2:	b084      	sub	sp, #16
 8006ad4:	af00      	add	r7, sp, #0
 8006ad6:	6078      	str	r0, [r7, #4]
  uint32_t tmp;

  /* Check the DMA handle allocation */
  if (hdma == NULL)
 8006ad8:	687b      	ldr	r3, [r7, #4]
 8006ada:	2b00      	cmp	r3, #0
 8006adc:	d101      	bne.n	8006ae2 <HAL_DMA_Init+0x12>
  {
    return HAL_ERROR;
 8006ade:	2301      	movs	r3, #1
 8006ae0:	e08d      	b.n	8006bfe <HAL_DMA_Init+0x12e>
  assert_param(IS_DMA_PRIORITY(hdma->Init.Priority));

  assert_param(IS_DMA_ALL_REQUEST(hdma->Init.Request));

  /* Compute the channel index */
  if ((uint32_t)(hdma->Instance) < (uint32_t)(DMA2_Channel1))
 8006ae2:	687b      	ldr	r3, [r7, #4]
 8006ae4:	681b      	ldr	r3, [r3, #0]
 8006ae6:	461a      	mov	r2, r3
 8006ae8:	4b47      	ldr	r3, [pc, #284]	@ (8006c08 <HAL_DMA_Init+0x138>)
 8006aea:	429a      	cmp	r2, r3
 8006aec:	d80f      	bhi.n	8006b0e <HAL_DMA_Init+0x3e>
  {
    /* DMA1 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA1_Channel1) / ((uint32_t)DMA1_Channel2 - (uint32_t)DMA1_Channel1)) << 2;
 8006aee:	687b      	ldr	r3, [r7, #4]
 8006af0:	681b      	ldr	r3, [r3, #0]
 8006af2:	461a      	mov	r2, r3
 8006af4:	4b45      	ldr	r3, [pc, #276]	@ (8006c0c <HAL_DMA_Init+0x13c>)
 8006af6:	4413      	add	r3, r2
 8006af8:	4a45      	ldr	r2, [pc, #276]	@ (8006c10 <HAL_DMA_Init+0x140>)
 8006afa:	fba2 2303 	umull	r2, r3, r2, r3
 8006afe:	091b      	lsrs	r3, r3, #4
 8006b00:	009a      	lsls	r2, r3, #2
 8006b02:	687b      	ldr	r3, [r7, #4]
 8006b04:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA1;
 8006b06:	687b      	ldr	r3, [r7, #4]
 8006b08:	4a42      	ldr	r2, [pc, #264]	@ (8006c14 <HAL_DMA_Init+0x144>)
 8006b0a:	641a      	str	r2, [r3, #64]	@ 0x40
 8006b0c:	e00e      	b.n	8006b2c <HAL_DMA_Init+0x5c>
  }
  else
  {
    /* DMA2 */
    hdma->ChannelIndex = (((uint32_t)hdma->Instance - (uint32_t)DMA2_Channel1) / ((uint32_t)DMA2_Channel2 - (uint32_t)DMA2_Channel1)) << 2;
 8006b0e:	687b      	ldr	r3, [r7, #4]
 8006b10:	681b      	ldr	r3, [r3, #0]
 8006b12:	461a      	mov	r2, r3
 8006b14:	4b40      	ldr	r3, [pc, #256]	@ (8006c18 <HAL_DMA_Init+0x148>)
 8006b16:	4413      	add	r3, r2
 8006b18:	4a3d      	ldr	r2, [pc, #244]	@ (8006c10 <HAL_DMA_Init+0x140>)
 8006b1a:	fba2 2303 	umull	r2, r3, r2, r3
 8006b1e:	091b      	lsrs	r3, r3, #4
 8006b20:	009a      	lsls	r2, r3, #2
 8006b22:	687b      	ldr	r3, [r7, #4]
 8006b24:	645a      	str	r2, [r3, #68]	@ 0x44
    hdma->DmaBaseAddress = DMA2;
 8006b26:	687b      	ldr	r3, [r7, #4]
 8006b28:	4a3c      	ldr	r2, [pc, #240]	@ (8006c1c <HAL_DMA_Init+0x14c>)
 8006b2a:	641a      	str	r2, [r3, #64]	@ 0x40
  }

  /* Change DMA peripheral state */
  hdma->State = HAL_DMA_STATE_BUSY;
 8006b2c:	687b      	ldr	r3, [r7, #4]
 8006b2e:	2202      	movs	r2, #2
 8006b30:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Get the CR register value */
  tmp = hdma->Instance->CCR;
 8006b34:	687b      	ldr	r3, [r7, #4]
 8006b36:	681b      	ldr	r3, [r3, #0]
 8006b38:	681b      	ldr	r3, [r3, #0]
 8006b3a:	60fb      	str	r3, [r7, #12]

  /* Clear PL, MSIZE, PSIZE, MINC, PINC, CIRC, DIR and MEM2MEM bits */
  tmp &= ((uint32_t)~(DMA_CCR_PL    | DMA_CCR_MSIZE  | DMA_CCR_PSIZE  |
 8006b3c:	68fb      	ldr	r3, [r7, #12]
 8006b3e:	f423 43ff 	bic.w	r3, r3, #32640	@ 0x7f80
 8006b42:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8006b46:	60fb      	str	r3, [r7, #12]
                      DMA_CCR_MINC  | DMA_CCR_PINC   | DMA_CCR_CIRC   |
                      DMA_CCR_DIR   | DMA_CCR_MEM2MEM));

  /* Prepare the DMA Channel configuration */
  tmp |=  hdma->Init.Direction        |
 8006b48:	687b      	ldr	r3, [r7, #4]
 8006b4a:	689a      	ldr	r2, [r3, #8]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b4c:	687b      	ldr	r3, [r7, #4]
 8006b4e:	68db      	ldr	r3, [r3, #12]
  tmp |=  hdma->Init.Direction        |
 8006b50:	431a      	orrs	r2, r3
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b52:	687b      	ldr	r3, [r7, #4]
 8006b54:	691b      	ldr	r3, [r3, #16]
 8006b56:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b58:	687b      	ldr	r3, [r7, #4]
 8006b5a:	695b      	ldr	r3, [r3, #20]
          hdma->Init.PeriphInc           | hdma->Init.MemInc           |
 8006b5c:	431a      	orrs	r2, r3
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b5e:	687b      	ldr	r3, [r7, #4]
 8006b60:	699b      	ldr	r3, [r3, #24]
 8006b62:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b64:	687b      	ldr	r3, [r7, #4]
 8006b66:	69db      	ldr	r3, [r3, #28]
          hdma->Init.PeriphDataAlignment | hdma->Init.MemDataAlignment |
 8006b68:	431a      	orrs	r2, r3
          hdma->Init.Mode                | hdma->Init.Priority;
 8006b6a:	687b      	ldr	r3, [r7, #4]
 8006b6c:	6a1b      	ldr	r3, [r3, #32]
 8006b6e:	4313      	orrs	r3, r2
  tmp |=  hdma->Init.Direction        |
 8006b70:	68fa      	ldr	r2, [r7, #12]
 8006b72:	4313      	orrs	r3, r2
 8006b74:	60fb      	str	r3, [r7, #12]

  /* Write to DMA Channel CR register */
  hdma->Instance->CCR = tmp;
 8006b76:	687b      	ldr	r3, [r7, #4]
 8006b78:	681b      	ldr	r3, [r3, #0]
 8006b7a:	68fa      	ldr	r2, [r7, #12]
 8006b7c:	601a      	str	r2, [r3, #0]

  /* Initialize parameters for DMAMUX channel :
     DMAmuxChannel, DMAmuxChannelStatus and DMAmuxChannelStatusMask
  */
  DMA_CalcDMAMUXChannelBaseAndMask(hdma);
 8006b7e:	6878      	ldr	r0, [r7, #4]
 8006b80:	f000 fa76 	bl	8007070 <DMA_CalcDMAMUXChannelBaseAndMask>

  if (hdma->Init.Direction == DMA_MEMORY_TO_MEMORY)
 8006b84:	687b      	ldr	r3, [r7, #4]
 8006b86:	689b      	ldr	r3, [r3, #8]
 8006b88:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8006b8c:	d102      	bne.n	8006b94 <HAL_DMA_Init+0xc4>
  {
    /* if memory to memory force the request to 0*/
    hdma->Init.Request = DMA_REQUEST_MEM2MEM;
 8006b8e:	687b      	ldr	r3, [r7, #4]
 8006b90:	2200      	movs	r2, #0
 8006b92:	605a      	str	r2, [r3, #4]
  }

  /* Set peripheral request  to DMAMUX channel */
  hdma->DMAmuxChannel->CCR = (hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID);
 8006b94:	687b      	ldr	r3, [r7, #4]
 8006b96:	685a      	ldr	r2, [r3, #4]
 8006b98:	687b      	ldr	r3, [r7, #4]
 8006b9a:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006b9c:	b2d2      	uxtb	r2, r2
 8006b9e:	601a      	str	r2, [r3, #0]

  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006ba0:	687b      	ldr	r3, [r7, #4]
 8006ba2:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006ba4:	687a      	ldr	r2, [r7, #4]
 8006ba6:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006ba8:	605a      	str	r2, [r3, #4]

  if (((hdma->Init.Request >  0U) && (hdma->Init.Request <= DMA_REQUEST_GENERATOR3)))
 8006baa:	687b      	ldr	r3, [r7, #4]
 8006bac:	685b      	ldr	r3, [r3, #4]
 8006bae:	2b00      	cmp	r3, #0
 8006bb0:	d010      	beq.n	8006bd4 <HAL_DMA_Init+0x104>
 8006bb2:	687b      	ldr	r3, [r7, #4]
 8006bb4:	685b      	ldr	r3, [r3, #4]
 8006bb6:	2b04      	cmp	r3, #4
 8006bb8:	d80c      	bhi.n	8006bd4 <HAL_DMA_Init+0x104>
  {
    /* Initialize parameters for DMAMUX request generator :
       DMAmuxRequestGen, DMAmuxRequestGenStatus and DMAmuxRequestGenStatusMask
    */
    DMA_CalcDMAMUXRequestGenBaseAndMask(hdma);
 8006bba:	6878      	ldr	r0, [r7, #4]
 8006bbc:	f000 fa96 	bl	80070ec <DMA_CalcDMAMUXRequestGenBaseAndMask>

    /* Reset the DMAMUX request generator register*/
    hdma->DMAmuxRequestGen->RGCR = 0U;
 8006bc0:	687b      	ldr	r3, [r7, #4]
 8006bc2:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006bc4:	2200      	movs	r2, #0
 8006bc6:	601a      	str	r2, [r3, #0]

    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006bc8:	687b      	ldr	r3, [r7, #4]
 8006bca:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006bcc:	687a      	ldr	r2, [r7, #4]
 8006bce:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006bd0:	605a      	str	r2, [r3, #4]
 8006bd2:	e008      	b.n	8006be6 <HAL_DMA_Init+0x116>
  }
  else
  {
    hdma->DMAmuxRequestGen = 0U;
 8006bd4:	687b      	ldr	r3, [r7, #4]
 8006bd6:	2200      	movs	r2, #0
 8006bd8:	655a      	str	r2, [r3, #84]	@ 0x54
    hdma->DMAmuxRequestGenStatus = 0U;
 8006bda:	687b      	ldr	r3, [r7, #4]
 8006bdc:	2200      	movs	r2, #0
 8006bde:	659a      	str	r2, [r3, #88]	@ 0x58
    hdma->DMAmuxRequestGenStatusMask = 0U;
 8006be0:	687b      	ldr	r3, [r7, #4]
 8006be2:	2200      	movs	r2, #0
 8006be4:	65da      	str	r2, [r3, #92]	@ 0x5c
  }

  /* Initialize the error code */
  hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006be6:	687b      	ldr	r3, [r7, #4]
 8006be8:	2200      	movs	r2, #0
 8006bea:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Initialize the DMA state*/
  hdma->State  = HAL_DMA_STATE_READY;
 8006bec:	687b      	ldr	r3, [r7, #4]
 8006bee:	2201      	movs	r2, #1
 8006bf0:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Allocate lock resource and initialize it */
  hdma->Lock = HAL_UNLOCKED;
 8006bf4:	687b      	ldr	r3, [r7, #4]
 8006bf6:	2200      	movs	r2, #0
 8006bf8:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return HAL_OK;
 8006bfc:	2300      	movs	r3, #0
}
 8006bfe:	4618      	mov	r0, r3
 8006c00:	3710      	adds	r7, #16
 8006c02:	46bd      	mov	sp, r7
 8006c04:	bd80      	pop	{r7, pc}
 8006c06:	bf00      	nop
 8006c08:	40020407 	.word	0x40020407
 8006c0c:	bffdfff8 	.word	0xbffdfff8
 8006c10:	cccccccd 	.word	0xcccccccd
 8006c14:	40020000 	.word	0x40020000
 8006c18:	bffdfbf8 	.word	0xbffdfbf8
 8006c1c:	40020400 	.word	0x40020400

08006c20 <HAL_DMA_Start_IT>:
  * @param  DataLength The length of data to be transferred from source to destination (up to 256Kbytes-1)
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Start_IT(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress,
                                   uint32_t DataLength)
{
 8006c20:	b580      	push	{r7, lr}
 8006c22:	b086      	sub	sp, #24
 8006c24:	af00      	add	r7, sp, #0
 8006c26:	60f8      	str	r0, [r7, #12]
 8006c28:	60b9      	str	r1, [r7, #8]
 8006c2a:	607a      	str	r2, [r7, #4]
 8006c2c:	603b      	str	r3, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8006c2e:	2300      	movs	r3, #0
 8006c30:	75fb      	strb	r3, [r7, #23]

  /* Check the parameters */
  assert_param(IS_DMA_BUFFER_SIZE(DataLength));

  /* Process locked */
  __HAL_LOCK(hdma);
 8006c32:	68fb      	ldr	r3, [r7, #12]
 8006c34:	f893 3024 	ldrb.w	r3, [r3, #36]	@ 0x24
 8006c38:	2b01      	cmp	r3, #1
 8006c3a:	d101      	bne.n	8006c40 <HAL_DMA_Start_IT+0x20>
 8006c3c:	2302      	movs	r3, #2
 8006c3e:	e066      	b.n	8006d0e <HAL_DMA_Start_IT+0xee>
 8006c40:	68fb      	ldr	r3, [r7, #12]
 8006c42:	2201      	movs	r2, #1
 8006c44:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  if (HAL_DMA_STATE_READY == hdma->State)
 8006c48:	68fb      	ldr	r3, [r7, #12]
 8006c4a:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006c4e:	b2db      	uxtb	r3, r3
 8006c50:	2b01      	cmp	r3, #1
 8006c52:	d155      	bne.n	8006d00 <HAL_DMA_Start_IT+0xe0>
  {
    /* Change DMA peripheral state */
    hdma->State = HAL_DMA_STATE_BUSY;
 8006c54:	68fb      	ldr	r3, [r7, #12]
 8006c56:	2202      	movs	r2, #2
 8006c58:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    hdma->ErrorCode = HAL_DMA_ERROR_NONE;
 8006c5c:	68fb      	ldr	r3, [r7, #12]
 8006c5e:	2200      	movs	r2, #0
 8006c60:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Disable the peripheral */
    __HAL_DMA_DISABLE(hdma);
 8006c62:	68fb      	ldr	r3, [r7, #12]
 8006c64:	681b      	ldr	r3, [r3, #0]
 8006c66:	681a      	ldr	r2, [r3, #0]
 8006c68:	68fb      	ldr	r3, [r7, #12]
 8006c6a:	681b      	ldr	r3, [r3, #0]
 8006c6c:	f022 0201 	bic.w	r2, r2, #1
 8006c70:	601a      	str	r2, [r3, #0]

    /* Configure the source, destination address and the data length & clear flags*/
    DMA_SetConfig(hdma, SrcAddress, DstAddress, DataLength);
 8006c72:	683b      	ldr	r3, [r7, #0]
 8006c74:	687a      	ldr	r2, [r7, #4]
 8006c76:	68b9      	ldr	r1, [r7, #8]
 8006c78:	68f8      	ldr	r0, [r7, #12]
 8006c7a:	f000 f9bb 	bl	8006ff4 <DMA_SetConfig>

    /* Enable the transfer complete interrupt */
    /* Enable the transfer Error interrupt */
    if (NULL != hdma->XferHalfCpltCallback)
 8006c7e:	68fb      	ldr	r3, [r7, #12]
 8006c80:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006c82:	2b00      	cmp	r3, #0
 8006c84:	d008      	beq.n	8006c98 <HAL_DMA_Start_IT+0x78>
    {
      /* Enable the Half transfer complete interrupt as well */
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006c86:	68fb      	ldr	r3, [r7, #12]
 8006c88:	681b      	ldr	r3, [r3, #0]
 8006c8a:	681a      	ldr	r2, [r3, #0]
 8006c8c:	68fb      	ldr	r3, [r7, #12]
 8006c8e:	681b      	ldr	r3, [r3, #0]
 8006c90:	f042 020e 	orr.w	r2, r2, #14
 8006c94:	601a      	str	r2, [r3, #0]
 8006c96:	e00f      	b.n	8006cb8 <HAL_DMA_Start_IT+0x98>
    }
    else
    {
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006c98:	68fb      	ldr	r3, [r7, #12]
 8006c9a:	681b      	ldr	r3, [r3, #0]
 8006c9c:	681a      	ldr	r2, [r3, #0]
 8006c9e:	68fb      	ldr	r3, [r7, #12]
 8006ca0:	681b      	ldr	r3, [r3, #0]
 8006ca2:	f022 0204 	bic.w	r2, r2, #4
 8006ca6:	601a      	str	r2, [r3, #0]
      __HAL_DMA_ENABLE_IT(hdma, (DMA_IT_TC | DMA_IT_TE));
 8006ca8:	68fb      	ldr	r3, [r7, #12]
 8006caa:	681b      	ldr	r3, [r3, #0]
 8006cac:	681a      	ldr	r2, [r3, #0]
 8006cae:	68fb      	ldr	r3, [r7, #12]
 8006cb0:	681b      	ldr	r3, [r3, #0]
 8006cb2:	f042 020a 	orr.w	r2, r2, #10
 8006cb6:	601a      	str	r2, [r3, #0]
    }

    /* Check if DMAMUX Synchronization is enabled*/
    if ((hdma->DMAmuxChannel->CCR & DMAMUX_CxCR_SE) != 0U)
 8006cb8:	68fb      	ldr	r3, [r7, #12]
 8006cba:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cbc:	681b      	ldr	r3, [r3, #0]
 8006cbe:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8006cc2:	2b00      	cmp	r3, #0
 8006cc4:	d007      	beq.n	8006cd6 <HAL_DMA_Start_IT+0xb6>
    {
      /* Enable DMAMUX sync overrun IT*/
      hdma->DMAmuxChannel->CCR |= DMAMUX_CxCR_SOIE;
 8006cc6:	68fb      	ldr	r3, [r7, #12]
 8006cc8:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cca:	681a      	ldr	r2, [r3, #0]
 8006ccc:	68fb      	ldr	r3, [r7, #12]
 8006cce:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006cd0:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cd4:	601a      	str	r2, [r3, #0]
    }

    if (hdma->DMAmuxRequestGen != 0U)
 8006cd6:	68fb      	ldr	r3, [r7, #12]
 8006cd8:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006cda:	2b00      	cmp	r3, #0
 8006cdc:	d007      	beq.n	8006cee <HAL_DMA_Start_IT+0xce>
    {
      /* if using DMAMUX request generator, enable the DMAMUX request generator overrun IT*/
      /* enable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR |= DMAMUX_RGxCR_OIE;
 8006cde:	68fb      	ldr	r3, [r7, #12]
 8006ce0:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ce2:	681a      	ldr	r2, [r3, #0]
 8006ce4:	68fb      	ldr	r3, [r7, #12]
 8006ce6:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006ce8:	f442 7280 	orr.w	r2, r2, #256	@ 0x100
 8006cec:	601a      	str	r2, [r3, #0]
    }

    /* Enable the Peripheral */
    __HAL_DMA_ENABLE(hdma);
 8006cee:	68fb      	ldr	r3, [r7, #12]
 8006cf0:	681b      	ldr	r3, [r3, #0]
 8006cf2:	681a      	ldr	r2, [r3, #0]
 8006cf4:	68fb      	ldr	r3, [r7, #12]
 8006cf6:	681b      	ldr	r3, [r3, #0]
 8006cf8:	f042 0201 	orr.w	r2, r2, #1
 8006cfc:	601a      	str	r2, [r3, #0]
 8006cfe:	e005      	b.n	8006d0c <HAL_DMA_Start_IT+0xec>
  }
  else
  {
    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006d00:	68fb      	ldr	r3, [r7, #12]
 8006d02:	2200      	movs	r2, #0
 8006d04:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Remain BUSY */
    status = HAL_BUSY;
 8006d08:	2302      	movs	r3, #2
 8006d0a:	75fb      	strb	r3, [r7, #23]
  }
  return status;
 8006d0c:	7dfb      	ldrb	r3, [r7, #23]
}
 8006d0e:	4618      	mov	r0, r3
 8006d10:	3718      	adds	r7, #24
 8006d12:	46bd      	mov	sp, r7
 8006d14:	bd80      	pop	{r7, pc}

08006d16 <HAL_DMA_Abort>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
    * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort(DMA_HandleTypeDef *hdma)
{
 8006d16:	b480      	push	{r7}
 8006d18:	b085      	sub	sp, #20
 8006d1a:	af00      	add	r7, sp, #0
 8006d1c:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006d1e:	2300      	movs	r3, #0
 8006d20:	73fb      	strb	r3, [r7, #15]

  if(hdma->State != HAL_DMA_STATE_BUSY)
 8006d22:	687b      	ldr	r3, [r7, #4]
 8006d24:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006d28:	b2db      	uxtb	r3, r3
 8006d2a:	2b02      	cmp	r3, #2
 8006d2c:	d005      	beq.n	8006d3a <HAL_DMA_Abort+0x24>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006d2e:	687b      	ldr	r3, [r7, #4]
 8006d30:	2204      	movs	r2, #4
 8006d32:	63da      	str	r2, [r3, #60]	@ 0x3c

    status = HAL_ERROR;
 8006d34:	2301      	movs	r3, #1
 8006d36:	73fb      	strb	r3, [r7, #15]
 8006d38:	e037      	b.n	8006daa <HAL_DMA_Abort+0x94>
  }
  else
  {
     /* Disable DMA IT */
     __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006d3a:	687b      	ldr	r3, [r7, #4]
 8006d3c:	681b      	ldr	r3, [r3, #0]
 8006d3e:	681a      	ldr	r2, [r3, #0]
 8006d40:	687b      	ldr	r3, [r7, #4]
 8006d42:	681b      	ldr	r3, [r3, #0]
 8006d44:	f022 020e 	bic.w	r2, r2, #14
 8006d48:	601a      	str	r2, [r3, #0]
     
     /* disable the DMAMUX sync overrun IT*/
     hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006d4a:	687b      	ldr	r3, [r7, #4]
 8006d4c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d4e:	681a      	ldr	r2, [r3, #0]
 8006d50:	687b      	ldr	r3, [r7, #4]
 8006d52:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006d54:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d58:	601a      	str	r2, [r3, #0]
     
     /* Disable the channel */
     __HAL_DMA_DISABLE(hdma);
 8006d5a:	687b      	ldr	r3, [r7, #4]
 8006d5c:	681b      	ldr	r3, [r3, #0]
 8006d5e:	681a      	ldr	r2, [r3, #0]
 8006d60:	687b      	ldr	r3, [r7, #4]
 8006d62:	681b      	ldr	r3, [r3, #0]
 8006d64:	f022 0201 	bic.w	r2, r2, #1
 8006d68:	601a      	str	r2, [r3, #0]
     
     /* Clear all flags */
     hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006d6a:	687b      	ldr	r3, [r7, #4]
 8006d6c:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006d6e:	f003 021f 	and.w	r2, r3, #31
 8006d72:	687b      	ldr	r3, [r7, #4]
 8006d74:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006d76:	2101      	movs	r1, #1
 8006d78:	fa01 f202 	lsl.w	r2, r1, r2
 8006d7c:	605a      	str	r2, [r3, #4]
     
     /* Clear the DMAMUX synchro overrun flag */
     hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006d7e:	687b      	ldr	r3, [r7, #4]
 8006d80:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006d82:	687a      	ldr	r2, [r7, #4]
 8006d84:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006d86:	605a      	str	r2, [r3, #4]
     
     if (hdma->DMAmuxRequestGen != 0U)
 8006d88:	687b      	ldr	r3, [r7, #4]
 8006d8a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d8c:	2b00      	cmp	r3, #0
 8006d8e:	d00c      	beq.n	8006daa <HAL_DMA_Abort+0x94>
     {
       /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
       /* disable the request gen overrun IT*/
       hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006d90:	687b      	ldr	r3, [r7, #4]
 8006d92:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d94:	681a      	ldr	r2, [r3, #0]
 8006d96:	687b      	ldr	r3, [r7, #4]
 8006d98:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006d9a:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006d9e:	601a      	str	r2, [r3, #0]
     
       /* Clear the DMAMUX request generator overrun flag */
       hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006da0:	687b      	ldr	r3, [r7, #4]
 8006da2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006da4:	687a      	ldr	r2, [r7, #4]
 8006da6:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006da8:	605a      	str	r2, [r3, #4]
     }
  }  
  /* Change the DMA state */
  hdma->State = HAL_DMA_STATE_READY;
 8006daa:	687b      	ldr	r3, [r7, #4]
 8006dac:	2201      	movs	r2, #1
 8006dae:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

  /* Process Unlocked */
  __HAL_UNLOCK(hdma);
 8006db2:	687b      	ldr	r3, [r7, #4]
 8006db4:	2200      	movs	r2, #0
 8006db6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

  return status;
 8006dba:	7bfb      	ldrb	r3, [r7, #15]
}
 8006dbc:	4618      	mov	r0, r3
 8006dbe:	3714      	adds	r7, #20
 8006dc0:	46bd      	mov	sp, r7
 8006dc2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8006dc6:	4770      	bx	lr

08006dc8 <HAL_DMA_Abort_IT>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *              the configuration information for the specified DMA Channel.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_DMA_Abort_IT(DMA_HandleTypeDef *hdma)
{
 8006dc8:	b580      	push	{r7, lr}
 8006dca:	b084      	sub	sp, #16
 8006dcc:	af00      	add	r7, sp, #0
 8006dce:	6078      	str	r0, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8006dd0:	2300      	movs	r3, #0
 8006dd2:	73fb      	strb	r3, [r7, #15]

  if (HAL_DMA_STATE_BUSY != hdma->State)
 8006dd4:	687b      	ldr	r3, [r7, #4]
 8006dd6:	f893 3025 	ldrb.w	r3, [r3, #37]	@ 0x25
 8006dda:	b2db      	uxtb	r3, r3
 8006ddc:	2b02      	cmp	r3, #2
 8006dde:	d00d      	beq.n	8006dfc <HAL_DMA_Abort_IT+0x34>
  {
    /* no transfer ongoing */
    hdma->ErrorCode = HAL_DMA_ERROR_NO_XFER;
 8006de0:	687b      	ldr	r3, [r7, #4]
 8006de2:	2204      	movs	r2, #4
 8006de4:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006de6:	687b      	ldr	r3, [r7, #4]
 8006de8:	2201      	movs	r2, #1
 8006dea:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006dee:	687b      	ldr	r3, [r7, #4]
 8006df0:	2200      	movs	r2, #0
 8006df2:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    status = HAL_ERROR;
 8006df6:	2301      	movs	r3, #1
 8006df8:	73fb      	strb	r3, [r7, #15]
 8006dfa:	e047      	b.n	8006e8c <HAL_DMA_Abort_IT+0xc4>
  }
  else
  {
    /* Disable DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006dfc:	687b      	ldr	r3, [r7, #4]
 8006dfe:	681b      	ldr	r3, [r3, #0]
 8006e00:	681a      	ldr	r2, [r3, #0]
 8006e02:	687b      	ldr	r3, [r7, #4]
 8006e04:	681b      	ldr	r3, [r3, #0]
 8006e06:	f022 020e 	bic.w	r2, r2, #14
 8006e0a:	601a      	str	r2, [r3, #0]

    /* Disable the channel */
    __HAL_DMA_DISABLE(hdma);
 8006e0c:	687b      	ldr	r3, [r7, #4]
 8006e0e:	681b      	ldr	r3, [r3, #0]
 8006e10:	681a      	ldr	r2, [r3, #0]
 8006e12:	687b      	ldr	r3, [r7, #4]
 8006e14:	681b      	ldr	r3, [r3, #0]
 8006e16:	f022 0201 	bic.w	r2, r2, #1
 8006e1a:	601a      	str	r2, [r3, #0]

    /* disable the DMAMUX sync overrun IT*/
    hdma->DMAmuxChannel->CCR &= ~DMAMUX_CxCR_SOIE;
 8006e1c:	687b      	ldr	r3, [r7, #4]
 8006e1e:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e20:	681a      	ldr	r2, [r3, #0]
 8006e22:	687b      	ldr	r3, [r7, #4]
 8006e24:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8006e26:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e2a:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006e2c:	687b      	ldr	r3, [r7, #4]
 8006e2e:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006e30:	f003 021f 	and.w	r2, r3, #31
 8006e34:	687b      	ldr	r3, [r7, #4]
 8006e36:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006e38:	2101      	movs	r1, #1
 8006e3a:	fa01 f202 	lsl.w	r2, r1, r2
 8006e3e:	605a      	str	r2, [r3, #4]

    /* Clear the DMAMUX synchro overrun flag */
    hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8006e40:	687b      	ldr	r3, [r7, #4]
 8006e42:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8006e44:	687a      	ldr	r2, [r7, #4]
 8006e46:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 8006e48:	605a      	str	r2, [r3, #4]

    if (hdma->DMAmuxRequestGen != 0U)
 8006e4a:	687b      	ldr	r3, [r7, #4]
 8006e4c:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e4e:	2b00      	cmp	r3, #0
 8006e50:	d00c      	beq.n	8006e6c <HAL_DMA_Abort_IT+0xa4>
    {
      /* if using DMAMUX request generator, disable the DMAMUX request generator overrun IT*/
      /* disable the request gen overrun IT*/
      hdma->DMAmuxRequestGen->RGCR &= ~DMAMUX_RGxCR_OIE;
 8006e52:	687b      	ldr	r3, [r7, #4]
 8006e54:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e56:	681a      	ldr	r2, [r3, #0]
 8006e58:	687b      	ldr	r3, [r7, #4]
 8006e5a:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8006e5c:	f422 7280 	bic.w	r2, r2, #256	@ 0x100
 8006e60:	601a      	str	r2, [r3, #0]

      /* Clear the DMAMUX request generator overrun flag */
      hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8006e62:	687b      	ldr	r3, [r7, #4]
 8006e64:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8006e66:	687a      	ldr	r2, [r7, #4]
 8006e68:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 8006e6a:	605a      	str	r2, [r3, #4]
    }

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006e6c:	687b      	ldr	r3, [r7, #4]
 8006e6e:	2201      	movs	r2, #1
 8006e70:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006e74:	687b      	ldr	r3, [r7, #4]
 8006e76:	2200      	movs	r2, #0
 8006e78:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    /* Call User Abort callback */
    if (hdma->XferAbortCallback != NULL)
 8006e7c:	687b      	ldr	r3, [r7, #4]
 8006e7e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e80:	2b00      	cmp	r3, #0
 8006e82:	d003      	beq.n	8006e8c <HAL_DMA_Abort_IT+0xc4>
    {
      hdma->XferAbortCallback(hdma);
 8006e84:	687b      	ldr	r3, [r7, #4]
 8006e86:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8006e88:	6878      	ldr	r0, [r7, #4]
 8006e8a:	4798      	blx	r3
    }
  }
  return status;
 8006e8c:	7bfb      	ldrb	r3, [r7, #15]
}
 8006e8e:	4618      	mov	r0, r3
 8006e90:	3710      	adds	r7, #16
 8006e92:	46bd      	mov	sp, r7
 8006e94:	bd80      	pop	{r7, pc}

08006e96 <HAL_DMA_IRQHandler>:
  * @param  hdma pointer to a DMA_HandleTypeDef structure that contains
  *               the configuration information for the specified DMA Channel.
  * @retval None
  */
void HAL_DMA_IRQHandler(DMA_HandleTypeDef *hdma)
{
 8006e96:	b580      	push	{r7, lr}
 8006e98:	b084      	sub	sp, #16
 8006e9a:	af00      	add	r7, sp, #0
 8006e9c:	6078      	str	r0, [r7, #4]
  uint32_t flag_it = hdma->DmaBaseAddress->ISR;
 8006e9e:	687b      	ldr	r3, [r7, #4]
 8006ea0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ea2:	681b      	ldr	r3, [r3, #0]
 8006ea4:	60fb      	str	r3, [r7, #12]
  uint32_t source_it = hdma->Instance->CCR;
 8006ea6:	687b      	ldr	r3, [r7, #4]
 8006ea8:	681b      	ldr	r3, [r3, #0]
 8006eaa:	681b      	ldr	r3, [r3, #0]
 8006eac:	60bb      	str	r3, [r7, #8]

  /* Half Transfer Complete Interrupt management ******************************/
  if ((0U != (flag_it & ((uint32_t)DMA_FLAG_HT1 << (hdma->ChannelIndex & 0x1FU)))) && (0U != (source_it & DMA_IT_HT)))
 8006eae:	687b      	ldr	r3, [r7, #4]
 8006eb0:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eb2:	f003 031f 	and.w	r3, r3, #31
 8006eb6:	2204      	movs	r2, #4
 8006eb8:	409a      	lsls	r2, r3
 8006eba:	68fb      	ldr	r3, [r7, #12]
 8006ebc:	4013      	ands	r3, r2
 8006ebe:	2b00      	cmp	r3, #0
 8006ec0:	d026      	beq.n	8006f10 <HAL_DMA_IRQHandler+0x7a>
 8006ec2:	68bb      	ldr	r3, [r7, #8]
 8006ec4:	f003 0304 	and.w	r3, r3, #4
 8006ec8:	2b00      	cmp	r3, #0
 8006eca:	d021      	beq.n	8006f10 <HAL_DMA_IRQHandler+0x7a>
  {
    /* Disable the half transfer interrupt if the DMA mode is not CIRCULAR */
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006ecc:	687b      	ldr	r3, [r7, #4]
 8006ece:	681b      	ldr	r3, [r3, #0]
 8006ed0:	681b      	ldr	r3, [r3, #0]
 8006ed2:	f003 0320 	and.w	r3, r3, #32
 8006ed6:	2b00      	cmp	r3, #0
 8006ed8:	d107      	bne.n	8006eea <HAL_DMA_IRQHandler+0x54>
    {
      /* Disable the half transfer interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_HT);
 8006eda:	687b      	ldr	r3, [r7, #4]
 8006edc:	681b      	ldr	r3, [r3, #0]
 8006ede:	681a      	ldr	r2, [r3, #0]
 8006ee0:	687b      	ldr	r3, [r7, #4]
 8006ee2:	681b      	ldr	r3, [r3, #0]
 8006ee4:	f022 0204 	bic.w	r2, r2, #4
 8006ee8:	601a      	str	r2, [r3, #0]
    }
    /* Clear the half transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_HTIF1 << (hdma->ChannelIndex & 0x1FU));
 8006eea:	687b      	ldr	r3, [r7, #4]
 8006eec:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006eee:	f003 021f 	and.w	r2, r3, #31
 8006ef2:	687b      	ldr	r3, [r7, #4]
 8006ef4:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006ef6:	2104      	movs	r1, #4
 8006ef8:	fa01 f202 	lsl.w	r2, r1, r2
 8006efc:	605a      	str	r2, [r3, #4]

    /* DMA peripheral state is not updated in Half Transfer */
    /* but in Transfer Complete case */

    if (hdma->XferHalfCpltCallback != NULL)
 8006efe:	687b      	ldr	r3, [r7, #4]
 8006f00:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f02:	2b00      	cmp	r3, #0
 8006f04:	d071      	beq.n	8006fea <HAL_DMA_IRQHandler+0x154>
    {
      /* Half transfer callback */
      hdma->XferHalfCpltCallback(hdma);
 8006f06:	687b      	ldr	r3, [r7, #4]
 8006f08:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8006f0a:	6878      	ldr	r0, [r7, #4]
 8006f0c:	4798      	blx	r3
    if (hdma->XferHalfCpltCallback != NULL)
 8006f0e:	e06c      	b.n	8006fea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Complete Interrupt management ***********************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TC1 << (hdma->ChannelIndex & 0x1FU))))
 8006f10:	687b      	ldr	r3, [r7, #4]
 8006f12:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f14:	f003 031f 	and.w	r3, r3, #31
 8006f18:	2202      	movs	r2, #2
 8006f1a:	409a      	lsls	r2, r3
 8006f1c:	68fb      	ldr	r3, [r7, #12]
 8006f1e:	4013      	ands	r3, r2
 8006f20:	2b00      	cmp	r3, #0
 8006f22:	d02e      	beq.n	8006f82 <HAL_DMA_IRQHandler+0xec>
           && (0U != (source_it & DMA_IT_TC)))
 8006f24:	68bb      	ldr	r3, [r7, #8]
 8006f26:	f003 0302 	and.w	r3, r3, #2
 8006f2a:	2b00      	cmp	r3, #0
 8006f2c:	d029      	beq.n	8006f82 <HAL_DMA_IRQHandler+0xec>
  {
    if ((hdma->Instance->CCR & DMA_CCR_CIRC) == 0U)
 8006f2e:	687b      	ldr	r3, [r7, #4]
 8006f30:	681b      	ldr	r3, [r3, #0]
 8006f32:	681b      	ldr	r3, [r3, #0]
 8006f34:	f003 0320 	and.w	r3, r3, #32
 8006f38:	2b00      	cmp	r3, #0
 8006f3a:	d10b      	bne.n	8006f54 <HAL_DMA_IRQHandler+0xbe>
    {
      /* Disable the transfer complete and error interrupt */
      __HAL_DMA_DISABLE_IT(hdma, DMA_IT_TE | DMA_IT_TC);
 8006f3c:	687b      	ldr	r3, [r7, #4]
 8006f3e:	681b      	ldr	r3, [r3, #0]
 8006f40:	681a      	ldr	r2, [r3, #0]
 8006f42:	687b      	ldr	r3, [r7, #4]
 8006f44:	681b      	ldr	r3, [r3, #0]
 8006f46:	f022 020a 	bic.w	r2, r2, #10
 8006f4a:	601a      	str	r2, [r3, #0]

      /* Change the DMA state */
      hdma->State = HAL_DMA_STATE_READY;
 8006f4c:	687b      	ldr	r3, [r7, #4]
 8006f4e:	2201      	movs	r2, #1
 8006f50:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25
    }
    /* Clear the transfer complete flag */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_TCIF1 << (hdma->ChannelIndex & 0x1FU));
 8006f54:	687b      	ldr	r3, [r7, #4]
 8006f56:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f58:	f003 021f 	and.w	r2, r3, #31
 8006f5c:	687b      	ldr	r3, [r7, #4]
 8006f5e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006f60:	2102      	movs	r1, #2
 8006f62:	fa01 f202 	lsl.w	r2, r1, r2
 8006f66:	605a      	str	r2, [r3, #4]

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006f68:	687b      	ldr	r3, [r7, #4]
 8006f6a:	2200      	movs	r2, #0
 8006f6c:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferCpltCallback != NULL)
 8006f70:	687b      	ldr	r3, [r7, #4]
 8006f72:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f74:	2b00      	cmp	r3, #0
 8006f76:	d038      	beq.n	8006fea <HAL_DMA_IRQHandler+0x154>
    {
      /* Transfer complete callback */
      hdma->XferCpltCallback(hdma);
 8006f78:	687b      	ldr	r3, [r7, #4]
 8006f7a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8006f7c:	6878      	ldr	r0, [r7, #4]
 8006f7e:	4798      	blx	r3
    if (hdma->XferCpltCallback != NULL)
 8006f80:	e033      	b.n	8006fea <HAL_DMA_IRQHandler+0x154>
    }
  }
  /* Transfer Error Interrupt management **************************************/
  else if ((0U != (flag_it & ((uint32_t)DMA_FLAG_TE1 << (hdma->ChannelIndex & 0x1FU))))
 8006f82:	687b      	ldr	r3, [r7, #4]
 8006f84:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006f86:	f003 031f 	and.w	r3, r3, #31
 8006f8a:	2208      	movs	r2, #8
 8006f8c:	409a      	lsls	r2, r3
 8006f8e:	68fb      	ldr	r3, [r7, #12]
 8006f90:	4013      	ands	r3, r2
 8006f92:	2b00      	cmp	r3, #0
 8006f94:	d02a      	beq.n	8006fec <HAL_DMA_IRQHandler+0x156>
           && (0U != (source_it & DMA_IT_TE)))
 8006f96:	68bb      	ldr	r3, [r7, #8]
 8006f98:	f003 0308 	and.w	r3, r3, #8
 8006f9c:	2b00      	cmp	r3, #0
 8006f9e:	d025      	beq.n	8006fec <HAL_DMA_IRQHandler+0x156>
  {
    /* When a DMA transfer error occurs */
    /* A hardware clear of its EN bits is performed */
    /* Disable ALL DMA IT */
    __HAL_DMA_DISABLE_IT(hdma, (DMA_IT_TC | DMA_IT_HT | DMA_IT_TE));
 8006fa0:	687b      	ldr	r3, [r7, #4]
 8006fa2:	681b      	ldr	r3, [r3, #0]
 8006fa4:	681a      	ldr	r2, [r3, #0]
 8006fa6:	687b      	ldr	r3, [r7, #4]
 8006fa8:	681b      	ldr	r3, [r3, #0]
 8006faa:	f022 020e 	bic.w	r2, r2, #14
 8006fae:	601a      	str	r2, [r3, #0]

    /* Clear all flags */
    hdma->DmaBaseAddress->IFCR = ((uint32_t)DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 8006fb0:	687b      	ldr	r3, [r7, #4]
 8006fb2:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8006fb4:	f003 021f 	and.w	r2, r3, #31
 8006fb8:	687b      	ldr	r3, [r7, #4]
 8006fba:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8006fbc:	2101      	movs	r1, #1
 8006fbe:	fa01 f202 	lsl.w	r2, r1, r2
 8006fc2:	605a      	str	r2, [r3, #4]

    /* Update error code */
    hdma->ErrorCode = HAL_DMA_ERROR_TE;
 8006fc4:	687b      	ldr	r3, [r7, #4]
 8006fc6:	2201      	movs	r2, #1
 8006fc8:	63da      	str	r2, [r3, #60]	@ 0x3c

    /* Change the DMA state */
    hdma->State = HAL_DMA_STATE_READY;
 8006fca:	687b      	ldr	r3, [r7, #4]
 8006fcc:	2201      	movs	r2, #1
 8006fce:	f883 2025 	strb.w	r2, [r3, #37]	@ 0x25

    /* Process Unlocked */
    __HAL_UNLOCK(hdma);
 8006fd2:	687b      	ldr	r3, [r7, #4]
 8006fd4:	2200      	movs	r2, #0
 8006fd6:	f883 2024 	strb.w	r2, [r3, #36]	@ 0x24

    if (hdma->XferErrorCallback != NULL)
 8006fda:	687b      	ldr	r3, [r7, #4]
 8006fdc:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fde:	2b00      	cmp	r3, #0
 8006fe0:	d004      	beq.n	8006fec <HAL_DMA_IRQHandler+0x156>
    {
      /* Transfer error callback */
      hdma->XferErrorCallback(hdma);
 8006fe2:	687b      	ldr	r3, [r7, #4]
 8006fe4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8006fe6:	6878      	ldr	r0, [r7, #4]
 8006fe8:	4798      	blx	r3
  }
  else
  {
    /* Nothing To Do */
  }
  return;
 8006fea:	bf00      	nop
 8006fec:	bf00      	nop
}
 8006fee:	3710      	adds	r7, #16
 8006ff0:	46bd      	mov	sp, r7
 8006ff2:	bd80      	pop	{r7, pc}

08006ff4 <DMA_SetConfig>:
  * @param  DstAddress The destination memory Buffer address
  * @param  DataLength The length of data to be transferred from source to destination
  * @retval HAL status
  */
static void DMA_SetConfig(DMA_HandleTypeDef *hdma, uint32_t SrcAddress, uint32_t DstAddress, uint32_t DataLength)
{
 8006ff4:	b480      	push	{r7}
 8006ff6:	b085      	sub	sp, #20
 8006ff8:	af00      	add	r7, sp, #0
 8006ffa:	60f8      	str	r0, [r7, #12]
 8006ffc:	60b9      	str	r1, [r7, #8]
 8006ffe:	607a      	str	r2, [r7, #4]
 8007000:	603b      	str	r3, [r7, #0]
  /* Clear the DMAMUX synchro overrun flag */
  hdma->DMAmuxChannelStatus->CFR = hdma->DMAmuxChannelStatusMask;
 8007002:	68fb      	ldr	r3, [r7, #12]
 8007004:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 8007006:	68fa      	ldr	r2, [r7, #12]
 8007008:	6d12      	ldr	r2, [r2, #80]	@ 0x50
 800700a:	605a      	str	r2, [r3, #4]

  if (hdma->DMAmuxRequestGen != 0U)
 800700c:	68fb      	ldr	r3, [r7, #12]
 800700e:	6d5b      	ldr	r3, [r3, #84]	@ 0x54
 8007010:	2b00      	cmp	r3, #0
 8007012:	d004      	beq.n	800701e <DMA_SetConfig+0x2a>
  {
    /* Clear the DMAMUX request generator overrun flag */
    hdma->DMAmuxRequestGenStatus->RGCFR = hdma->DMAmuxRequestGenStatusMask;
 8007014:	68fb      	ldr	r3, [r7, #12]
 8007016:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8007018:	68fa      	ldr	r2, [r7, #12]
 800701a:	6dd2      	ldr	r2, [r2, #92]	@ 0x5c
 800701c:	605a      	str	r2, [r3, #4]
  }

  /* Clear all flags */
  hdma->DmaBaseAddress->IFCR = (DMA_ISR_GIF1 << (hdma->ChannelIndex & 0x1FU));
 800701e:	68fb      	ldr	r3, [r7, #12]
 8007020:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007022:	f003 021f 	and.w	r2, r3, #31
 8007026:	68fb      	ldr	r3, [r7, #12]
 8007028:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800702a:	2101      	movs	r1, #1
 800702c:	fa01 f202 	lsl.w	r2, r1, r2
 8007030:	605a      	str	r2, [r3, #4]

  /* Configure DMA Channel data length */
  hdma->Instance->CNDTR = DataLength;
 8007032:	68fb      	ldr	r3, [r7, #12]
 8007034:	681b      	ldr	r3, [r3, #0]
 8007036:	683a      	ldr	r2, [r7, #0]
 8007038:	605a      	str	r2, [r3, #4]

  /* Memory to Peripheral */
  if ((hdma->Init.Direction) == DMA_MEMORY_TO_PERIPH)
 800703a:	68fb      	ldr	r3, [r7, #12]
 800703c:	689b      	ldr	r3, [r3, #8]
 800703e:	2b10      	cmp	r3, #16
 8007040:	d108      	bne.n	8007054 <DMA_SetConfig+0x60>
  {
    /* Configure DMA Channel destination address */
    hdma->Instance->CPAR = DstAddress;
 8007042:	68fb      	ldr	r3, [r7, #12]
 8007044:	681b      	ldr	r3, [r3, #0]
 8007046:	687a      	ldr	r2, [r7, #4]
 8007048:	609a      	str	r2, [r3, #8]

    /* Configure DMA Channel source address */
    hdma->Instance->CMAR = SrcAddress;
 800704a:	68fb      	ldr	r3, [r7, #12]
 800704c:	681b      	ldr	r3, [r3, #0]
 800704e:	68ba      	ldr	r2, [r7, #8]
 8007050:	60da      	str	r2, [r3, #12]
    hdma->Instance->CPAR = SrcAddress;

    /* Configure DMA Channel destination address */
    hdma->Instance->CMAR = DstAddress;
  }
}
 8007052:	e007      	b.n	8007064 <DMA_SetConfig+0x70>
    hdma->Instance->CPAR = SrcAddress;
 8007054:	68fb      	ldr	r3, [r7, #12]
 8007056:	681b      	ldr	r3, [r3, #0]
 8007058:	68ba      	ldr	r2, [r7, #8]
 800705a:	609a      	str	r2, [r3, #8]
    hdma->Instance->CMAR = DstAddress;
 800705c:	68fb      	ldr	r3, [r7, #12]
 800705e:	681b      	ldr	r3, [r3, #0]
 8007060:	687a      	ldr	r2, [r7, #4]
 8007062:	60da      	str	r2, [r3, #12]
}
 8007064:	bf00      	nop
 8007066:	3714      	adds	r7, #20
 8007068:	46bd      	mov	sp, r7
 800706a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800706e:	4770      	bx	lr

08007070 <DMA_CalcDMAMUXChannelBaseAndMask>:
  * @param  hdma        pointer to a DMA_HandleTypeDef structure that contains
  *                     the configuration information for the specified DMA Stream.
  * @retval None
  */
static void DMA_CalcDMAMUXChannelBaseAndMask(DMA_HandleTypeDef *hdma)
{
 8007070:	b480      	push	{r7}
 8007072:	b087      	sub	sp, #28
 8007074:	af00      	add	r7, sp, #0
 8007076:	6078      	str	r0, [r7, #4]
  uint32_t dmamux_base_addr;
  uint32_t channel_number;
  DMAMUX_Channel_TypeDef *DMAMUX1_ChannelBase;

  /* check if instance is not outside the DMA channel range */
  if ((uint32_t)hdma->Instance < (uint32_t)DMA2_Channel1)
 8007078:	687b      	ldr	r3, [r7, #4]
 800707a:	681b      	ldr	r3, [r3, #0]
 800707c:	461a      	mov	r2, r3
 800707e:	4b16      	ldr	r3, [pc, #88]	@ (80070d8 <DMA_CalcDMAMUXChannelBaseAndMask+0x68>)
 8007080:	429a      	cmp	r2, r3
 8007082:	d802      	bhi.n	800708a <DMA_CalcDMAMUXChannelBaseAndMask+0x1a>
  {
    /* DMA1 */
    DMAMUX1_ChannelBase = DMAMUX1_Channel0;
 8007084:	4b15      	ldr	r3, [pc, #84]	@ (80070dc <DMA_CalcDMAMUXChannelBaseAndMask+0x6c>)
 8007086:	617b      	str	r3, [r7, #20]
 8007088:	e001      	b.n	800708e <DMA_CalcDMAMUXChannelBaseAndMask+0x1e>
  }
  else
  {
    /* DMA2 */
#if defined (STM32G471xx) || defined (STM32G473xx) || defined (STM32G474xx) || defined (STM32G414xx) || defined (STM32G483xx) || defined (STM32G484xx) || defined (STM32G491xx) || defined (STM32G4A1xx) || defined (STM32G411xC)
    DMAMUX1_ChannelBase = DMAMUX1_Channel8;
 800708a:	4b15      	ldr	r3, [pc, #84]	@ (80070e0 <DMA_CalcDMAMUXChannelBaseAndMask+0x70>)
 800708c:	617b      	str	r3, [r7, #20]
    DMAMUX1_ChannelBase = DMAMUX1_Channel6;
#else
    DMAMUX1_ChannelBase = DMAMUX1_Channel7;
#endif /* STM32G4x1xx) */
  }
  dmamux_base_addr = (uint32_t)DMAMUX1_ChannelBase;
 800708e:	697b      	ldr	r3, [r7, #20]
 8007090:	613b      	str	r3, [r7, #16]
  channel_number = (((uint32_t)hdma->Instance & 0xFFU) - 8U) / 20U;
 8007092:	687b      	ldr	r3, [r7, #4]
 8007094:	681b      	ldr	r3, [r3, #0]
 8007096:	b2db      	uxtb	r3, r3
 8007098:	3b08      	subs	r3, #8
 800709a:	4a12      	ldr	r2, [pc, #72]	@ (80070e4 <DMA_CalcDMAMUXChannelBaseAndMask+0x74>)
 800709c:	fba2 2303 	umull	r2, r3, r2, r3
 80070a0:	091b      	lsrs	r3, r3, #4
 80070a2:	60fb      	str	r3, [r7, #12]
  hdma->DMAmuxChannel = (DMAMUX_Channel_TypeDef *)(uint32_t)(dmamux_base_addr + ((hdma->ChannelIndex >> 2U) * ((uint32_t)DMAMUX1_Channel1 - (uint32_t)DMAMUX1_Channel0)));
 80070a4:	687b      	ldr	r3, [r7, #4]
 80070a6:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 80070a8:	089b      	lsrs	r3, r3, #2
 80070aa:	009a      	lsls	r2, r3, #2
 80070ac:	693b      	ldr	r3, [r7, #16]
 80070ae:	4413      	add	r3, r2
 80070b0:	461a      	mov	r2, r3
 80070b2:	687b      	ldr	r3, [r7, #4]
 80070b4:	649a      	str	r2, [r3, #72]	@ 0x48
  hdma->DMAmuxChannelStatus = DMAMUX1_ChannelStatus;
 80070b6:	687b      	ldr	r3, [r7, #4]
 80070b8:	4a0b      	ldr	r2, [pc, #44]	@ (80070e8 <DMA_CalcDMAMUXChannelBaseAndMask+0x78>)
 80070ba:	64da      	str	r2, [r3, #76]	@ 0x4c
  hdma->DMAmuxChannelStatusMask = 1UL << (channel_number & 0x1FU);
 80070bc:	68fb      	ldr	r3, [r7, #12]
 80070be:	f003 031f 	and.w	r3, r3, #31
 80070c2:	2201      	movs	r2, #1
 80070c4:	409a      	lsls	r2, r3
 80070c6:	687b      	ldr	r3, [r7, #4]
 80070c8:	651a      	str	r2, [r3, #80]	@ 0x50
}
 80070ca:	bf00      	nop
 80070cc:	371c      	adds	r7, #28
 80070ce:	46bd      	mov	sp, r7
 80070d0:	f85d 7b04 	ldr.w	r7, [sp], #4
 80070d4:	4770      	bx	lr
 80070d6:	bf00      	nop
 80070d8:	40020407 	.word	0x40020407
 80070dc:	40020800 	.word	0x40020800
 80070e0:	40020820 	.word	0x40020820
 80070e4:	cccccccd 	.word	0xcccccccd
 80070e8:	40020880 	.word	0x40020880

080070ec <DMA_CalcDMAMUXRequestGenBaseAndMask>:
  *                     the configuration information for the specified DMA Channel.
  * @retval None
  */

static void DMA_CalcDMAMUXRequestGenBaseAndMask(DMA_HandleTypeDef *hdma)
{
 80070ec:	b480      	push	{r7}
 80070ee:	b085      	sub	sp, #20
 80070f0:	af00      	add	r7, sp, #0
 80070f2:	6078      	str	r0, [r7, #4]
  uint32_t request =  hdma->Init.Request & DMAMUX_CxCR_DMAREQ_ID;
 80070f4:	687b      	ldr	r3, [r7, #4]
 80070f6:	685b      	ldr	r3, [r3, #4]
 80070f8:	b2db      	uxtb	r3, r3
 80070fa:	60fb      	str	r3, [r7, #12]

  /* DMA Channels are connected to DMAMUX1 request generator blocks*/
  hdma->DMAmuxRequestGen = (DMAMUX_RequestGen_TypeDef *)((uint32_t)(((uint32_t)DMAMUX1_RequestGenerator0) + ((request - 1U) * 4U)));
 80070fc:	68fa      	ldr	r2, [r7, #12]
 80070fe:	4b0b      	ldr	r3, [pc, #44]	@ (800712c <DMA_CalcDMAMUXRequestGenBaseAndMask+0x40>)
 8007100:	4413      	add	r3, r2
 8007102:	009b      	lsls	r3, r3, #2
 8007104:	461a      	mov	r2, r3
 8007106:	687b      	ldr	r3, [r7, #4]
 8007108:	655a      	str	r2, [r3, #84]	@ 0x54

  hdma->DMAmuxRequestGenStatus = DMAMUX1_RequestGenStatus;
 800710a:	687b      	ldr	r3, [r7, #4]
 800710c:	4a08      	ldr	r2, [pc, #32]	@ (8007130 <DMA_CalcDMAMUXRequestGenBaseAndMask+0x44>)
 800710e:	659a      	str	r2, [r3, #88]	@ 0x58

  hdma->DMAmuxRequestGenStatusMask = 1UL << ((request - 1U) & 0x1FU);
 8007110:	68fb      	ldr	r3, [r7, #12]
 8007112:	3b01      	subs	r3, #1
 8007114:	f003 031f 	and.w	r3, r3, #31
 8007118:	2201      	movs	r2, #1
 800711a:	409a      	lsls	r2, r3
 800711c:	687b      	ldr	r3, [r7, #4]
 800711e:	65da      	str	r2, [r3, #92]	@ 0x5c
}
 8007120:	bf00      	nop
 8007122:	3714      	adds	r7, #20
 8007124:	46bd      	mov	sp, r7
 8007126:	f85d 7b04 	ldr.w	r7, [sp], #4
 800712a:	4770      	bx	lr
 800712c:	1000823f 	.word	0x1000823f
 8007130:	40020940 	.word	0x40020940

08007134 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8007134:	b480      	push	{r7}
 8007136:	b087      	sub	sp, #28
 8007138:	af00      	add	r7, sp, #0
 800713a:	6078      	str	r0, [r7, #4]
 800713c:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00U;
 800713e:	2300      	movs	r3, #0
 8007140:	617b      	str	r3, [r7, #20]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0U)
 8007142:	e15a      	b.n	80073fa <HAL_GPIO_Init+0x2c6>
  {
    /* Get current io position */
    iocurrent = (GPIO_Init->Pin) & (1UL << position);
 8007144:	683b      	ldr	r3, [r7, #0]
 8007146:	681a      	ldr	r2, [r3, #0]
 8007148:	2101      	movs	r1, #1
 800714a:	697b      	ldr	r3, [r7, #20]
 800714c:	fa01 f303 	lsl.w	r3, r1, r3
 8007150:	4013      	ands	r3, r2
 8007152:	60fb      	str	r3, [r7, #12]

    if (iocurrent != 0x00u)
 8007154:	68fb      	ldr	r3, [r7, #12]
 8007156:	2b00      	cmp	r3, #0
 8007158:	f000 814c 	beq.w	80073f4 <HAL_GPIO_Init+0x2c0>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 800715c:	683b      	ldr	r3, [r7, #0]
 800715e:	685b      	ldr	r3, [r3, #4]
 8007160:	f003 0303 	and.w	r3, r3, #3
 8007164:	2b01      	cmp	r3, #1
 8007166:	d005      	beq.n	8007174 <HAL_GPIO_Init+0x40>
         ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF))
 8007168:	683b      	ldr	r3, [r7, #0]
 800716a:	685b      	ldr	r3, [r3, #4]
 800716c:	f003 0303 	and.w	r3, r3, #3
      if(((GPIO_Init->Mode & GPIO_MODE) == MODE_OUTPUT) ||
 8007170:	2b02      	cmp	r3, #2
 8007172:	d130      	bne.n	80071d6 <HAL_GPIO_Init+0xa2>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR;
 8007174:	687b      	ldr	r3, [r7, #4]
 8007176:	689b      	ldr	r3, [r3, #8]
 8007178:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OSPEEDR_OSPEED0 << (position * 2U));
 800717a:	697b      	ldr	r3, [r7, #20]
 800717c:	005b      	lsls	r3, r3, #1
 800717e:	2203      	movs	r2, #3
 8007180:	fa02 f303 	lsl.w	r3, r2, r3
 8007184:	43db      	mvns	r3, r3
 8007186:	693a      	ldr	r2, [r7, #16]
 8007188:	4013      	ands	r3, r2
 800718a:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_Init->Speed << (position * 2U));
 800718c:	683b      	ldr	r3, [r7, #0]
 800718e:	68da      	ldr	r2, [r3, #12]
 8007190:	697b      	ldr	r3, [r7, #20]
 8007192:	005b      	lsls	r3, r3, #1
 8007194:	fa02 f303 	lsl.w	r3, r2, r3
 8007198:	693a      	ldr	r2, [r7, #16]
 800719a:	4313      	orrs	r3, r2
 800719c:	613b      	str	r3, [r7, #16]
        GPIOx->OSPEEDR = temp;
 800719e:	687b      	ldr	r3, [r7, #4]
 80071a0:	693a      	ldr	r2, [r7, #16]
 80071a2:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 80071a4:	687b      	ldr	r3, [r7, #4]
 80071a6:	685b      	ldr	r3, [r3, #4]
 80071a8:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_OTYPER_OT0 << position) ;
 80071aa:	2201      	movs	r2, #1
 80071ac:	697b      	ldr	r3, [r7, #20]
 80071ae:	fa02 f303 	lsl.w	r3, r2, r3
 80071b2:	43db      	mvns	r3, r3
 80071b4:	693a      	ldr	r2, [r7, #16]
 80071b6:	4013      	ands	r3, r2
 80071b8:	613b      	str	r3, [r7, #16]
        temp |= (((GPIO_Init->Mode & OUTPUT_TYPE) >> OUTPUT_TYPE_Pos) << position);
 80071ba:	683b      	ldr	r3, [r7, #0]
 80071bc:	685b      	ldr	r3, [r3, #4]
 80071be:	091b      	lsrs	r3, r3, #4
 80071c0:	f003 0201 	and.w	r2, r3, #1
 80071c4:	697b      	ldr	r3, [r7, #20]
 80071c6:	fa02 f303 	lsl.w	r3, r2, r3
 80071ca:	693a      	ldr	r2, [r7, #16]
 80071cc:	4313      	orrs	r3, r2
 80071ce:	613b      	str	r3, [r7, #16]
        GPIOx->OTYPER = temp;
 80071d0:	687b      	ldr	r3, [r7, #4]
 80071d2:	693a      	ldr	r2, [r7, #16]
 80071d4:	605a      	str	r2, [r3, #4]
      }

      if ((GPIO_Init->Mode & GPIO_MODE) != MODE_ANALOG)
 80071d6:	683b      	ldr	r3, [r7, #0]
 80071d8:	685b      	ldr	r3, [r3, #4]
 80071da:	f003 0303 	and.w	r3, r3, #3
 80071de:	2b03      	cmp	r3, #3
 80071e0:	d017      	beq.n	8007212 <HAL_GPIO_Init+0xde>
      {
        /* Check the Pull parameter */
        assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

        /* Activate the Pull-up or Pull down resistor for the current IO */
        temp = GPIOx->PUPDR;
 80071e2:	687b      	ldr	r3, [r7, #4]
 80071e4:	68db      	ldr	r3, [r3, #12]
 80071e6:	613b      	str	r3, [r7, #16]
        temp &= ~(GPIO_PUPDR_PUPD0 << (position * 2U));
 80071e8:	697b      	ldr	r3, [r7, #20]
 80071ea:	005b      	lsls	r3, r3, #1
 80071ec:	2203      	movs	r2, #3
 80071ee:	fa02 f303 	lsl.w	r3, r2, r3
 80071f2:	43db      	mvns	r3, r3
 80071f4:	693a      	ldr	r2, [r7, #16]
 80071f6:	4013      	ands	r3, r2
 80071f8:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Pull) << (position * 2U));
 80071fa:	683b      	ldr	r3, [r7, #0]
 80071fc:	689a      	ldr	r2, [r3, #8]
 80071fe:	697b      	ldr	r3, [r7, #20]
 8007200:	005b      	lsls	r3, r3, #1
 8007202:	fa02 f303 	lsl.w	r3, r2, r3
 8007206:	693a      	ldr	r2, [r7, #16]
 8007208:	4313      	orrs	r3, r2
 800720a:	613b      	str	r3, [r7, #16]
        GPIOx->PUPDR = temp;
 800720c:	687b      	ldr	r3, [r7, #4]
 800720e:	693a      	ldr	r2, [r7, #16]
 8007210:	60da      	str	r2, [r3, #12]
      }

      /* In case of Alternate function mode selection */
      if ((GPIO_Init->Mode & GPIO_MODE) == MODE_AF)
 8007212:	683b      	ldr	r3, [r7, #0]
 8007214:	685b      	ldr	r3, [r3, #4]
 8007216:	f003 0303 	and.w	r3, r3, #3
 800721a:	2b02      	cmp	r3, #2
 800721c:	d123      	bne.n	8007266 <HAL_GPIO_Init+0x132>
        /* Check the Alternate function parameters */
        assert_param(IS_GPIO_AF_INSTANCE(GPIOx));
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));

        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 800721e:	697b      	ldr	r3, [r7, #20]
 8007220:	08da      	lsrs	r2, r3, #3
 8007222:	687b      	ldr	r3, [r7, #4]
 8007224:	3208      	adds	r2, #8
 8007226:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 800722a:	613b      	str	r3, [r7, #16]
        temp &= ~(0xFU << ((position & 0x07U) * 4U));
 800722c:	697b      	ldr	r3, [r7, #20]
 800722e:	f003 0307 	and.w	r3, r3, #7
 8007232:	009b      	lsls	r3, r3, #2
 8007234:	220f      	movs	r2, #15
 8007236:	fa02 f303 	lsl.w	r3, r2, r3
 800723a:	43db      	mvns	r3, r3
 800723c:	693a      	ldr	r2, [r7, #16]
 800723e:	4013      	ands	r3, r2
 8007240:	613b      	str	r3, [r7, #16]
        temp |= ((GPIO_Init->Alternate) << ((position & 0x07U) * 4U));
 8007242:	683b      	ldr	r3, [r7, #0]
 8007244:	691a      	ldr	r2, [r3, #16]
 8007246:	697b      	ldr	r3, [r7, #20]
 8007248:	f003 0307 	and.w	r3, r3, #7
 800724c:	009b      	lsls	r3, r3, #2
 800724e:	fa02 f303 	lsl.w	r3, r2, r3
 8007252:	693a      	ldr	r2, [r7, #16]
 8007254:	4313      	orrs	r3, r2
 8007256:	613b      	str	r3, [r7, #16]
        GPIOx->AFR[position >> 3U] = temp;
 8007258:	697b      	ldr	r3, [r7, #20]
 800725a:	08da      	lsrs	r2, r3, #3
 800725c:	687b      	ldr	r3, [r7, #4]
 800725e:	3208      	adds	r2, #8
 8007260:	6939      	ldr	r1, [r7, #16]
 8007262:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8007266:	687b      	ldr	r3, [r7, #4]
 8007268:	681b      	ldr	r3, [r3, #0]
 800726a:	613b      	str	r3, [r7, #16]
      temp &= ~(GPIO_MODER_MODE0 << (position * 2U));
 800726c:	697b      	ldr	r3, [r7, #20]
 800726e:	005b      	lsls	r3, r3, #1
 8007270:	2203      	movs	r2, #3
 8007272:	fa02 f303 	lsl.w	r3, r2, r3
 8007276:	43db      	mvns	r3, r3
 8007278:	693a      	ldr	r2, [r7, #16]
 800727a:	4013      	ands	r3, r2
 800727c:	613b      	str	r3, [r7, #16]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 800727e:	683b      	ldr	r3, [r7, #0]
 8007280:	685b      	ldr	r3, [r3, #4]
 8007282:	f003 0203 	and.w	r2, r3, #3
 8007286:	697b      	ldr	r3, [r7, #20]
 8007288:	005b      	lsls	r3, r3, #1
 800728a:	fa02 f303 	lsl.w	r3, r2, r3
 800728e:	693a      	ldr	r2, [r7, #16]
 8007290:	4313      	orrs	r3, r2
 8007292:	613b      	str	r3, [r7, #16]
      GPIOx->MODER = temp;
 8007294:	687b      	ldr	r3, [r7, #4]
 8007296:	693a      	ldr	r2, [r7, #16]
 8007298:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) != 0x00u)
 800729a:	683b      	ldr	r3, [r7, #0]
 800729c:	685b      	ldr	r3, [r3, #4]
 800729e:	f403 3340 	and.w	r3, r3, #196608	@ 0x30000
 80072a2:	2b00      	cmp	r3, #0
 80072a4:	f000 80a6 	beq.w	80073f4 <HAL_GPIO_Init+0x2c0>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 80072a8:	4b5b      	ldr	r3, [pc, #364]	@ (8007418 <HAL_GPIO_Init+0x2e4>)
 80072aa:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072ac:	4a5a      	ldr	r2, [pc, #360]	@ (8007418 <HAL_GPIO_Init+0x2e4>)
 80072ae:	f043 0301 	orr.w	r3, r3, #1
 80072b2:	6613      	str	r3, [r2, #96]	@ 0x60
 80072b4:	4b58      	ldr	r3, [pc, #352]	@ (8007418 <HAL_GPIO_Init+0x2e4>)
 80072b6:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80072b8:	f003 0301 	and.w	r3, r3, #1
 80072bc:	60bb      	str	r3, [r7, #8]
 80072be:	68bb      	ldr	r3, [r7, #8]

        temp = SYSCFG->EXTICR[position >> 2U];
 80072c0:	4a56      	ldr	r2, [pc, #344]	@ (800741c <HAL_GPIO_Init+0x2e8>)
 80072c2:	697b      	ldr	r3, [r7, #20]
 80072c4:	089b      	lsrs	r3, r3, #2
 80072c6:	3302      	adds	r3, #2
 80072c8:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80072cc:	613b      	str	r3, [r7, #16]
        temp &= ~(0x0FUL << (4U * (position & 0x03U)));
 80072ce:	697b      	ldr	r3, [r7, #20]
 80072d0:	f003 0303 	and.w	r3, r3, #3
 80072d4:	009b      	lsls	r3, r3, #2
 80072d6:	220f      	movs	r2, #15
 80072d8:	fa02 f303 	lsl.w	r3, r2, r3
 80072dc:	43db      	mvns	r3, r3
 80072de:	693a      	ldr	r2, [r7, #16]
 80072e0:	4013      	ands	r3, r2
 80072e2:	613b      	str	r3, [r7, #16]
        temp |= (GPIO_GET_INDEX(GPIOx) << (4U * (position & 0x03U)));
 80072e4:	687b      	ldr	r3, [r7, #4]
 80072e6:	f1b3 4f90 	cmp.w	r3, #1207959552	@ 0x48000000
 80072ea:	d01f      	beq.n	800732c <HAL_GPIO_Init+0x1f8>
 80072ec:	687b      	ldr	r3, [r7, #4]
 80072ee:	4a4c      	ldr	r2, [pc, #304]	@ (8007420 <HAL_GPIO_Init+0x2ec>)
 80072f0:	4293      	cmp	r3, r2
 80072f2:	d019      	beq.n	8007328 <HAL_GPIO_Init+0x1f4>
 80072f4:	687b      	ldr	r3, [r7, #4]
 80072f6:	4a4b      	ldr	r2, [pc, #300]	@ (8007424 <HAL_GPIO_Init+0x2f0>)
 80072f8:	4293      	cmp	r3, r2
 80072fa:	d013      	beq.n	8007324 <HAL_GPIO_Init+0x1f0>
 80072fc:	687b      	ldr	r3, [r7, #4]
 80072fe:	4a4a      	ldr	r2, [pc, #296]	@ (8007428 <HAL_GPIO_Init+0x2f4>)
 8007300:	4293      	cmp	r3, r2
 8007302:	d00d      	beq.n	8007320 <HAL_GPIO_Init+0x1ec>
 8007304:	687b      	ldr	r3, [r7, #4]
 8007306:	4a49      	ldr	r2, [pc, #292]	@ (800742c <HAL_GPIO_Init+0x2f8>)
 8007308:	4293      	cmp	r3, r2
 800730a:	d007      	beq.n	800731c <HAL_GPIO_Init+0x1e8>
 800730c:	687b      	ldr	r3, [r7, #4]
 800730e:	4a48      	ldr	r2, [pc, #288]	@ (8007430 <HAL_GPIO_Init+0x2fc>)
 8007310:	4293      	cmp	r3, r2
 8007312:	d101      	bne.n	8007318 <HAL_GPIO_Init+0x1e4>
 8007314:	2305      	movs	r3, #5
 8007316:	e00a      	b.n	800732e <HAL_GPIO_Init+0x1fa>
 8007318:	2306      	movs	r3, #6
 800731a:	e008      	b.n	800732e <HAL_GPIO_Init+0x1fa>
 800731c:	2304      	movs	r3, #4
 800731e:	e006      	b.n	800732e <HAL_GPIO_Init+0x1fa>
 8007320:	2303      	movs	r3, #3
 8007322:	e004      	b.n	800732e <HAL_GPIO_Init+0x1fa>
 8007324:	2302      	movs	r3, #2
 8007326:	e002      	b.n	800732e <HAL_GPIO_Init+0x1fa>
 8007328:	2301      	movs	r3, #1
 800732a:	e000      	b.n	800732e <HAL_GPIO_Init+0x1fa>
 800732c:	2300      	movs	r3, #0
 800732e:	697a      	ldr	r2, [r7, #20]
 8007330:	f002 0203 	and.w	r2, r2, #3
 8007334:	0092      	lsls	r2, r2, #2
 8007336:	4093      	lsls	r3, r2
 8007338:	693a      	ldr	r2, [r7, #16]
 800733a:	4313      	orrs	r3, r2
 800733c:	613b      	str	r3, [r7, #16]
        SYSCFG->EXTICR[position >> 2U] = temp;
 800733e:	4937      	ldr	r1, [pc, #220]	@ (800741c <HAL_GPIO_Init+0x2e8>)
 8007340:	697b      	ldr	r3, [r7, #20]
 8007342:	089b      	lsrs	r3, r3, #2
 8007344:	3302      	adds	r3, #2
 8007346:	693a      	ldr	r2, [r7, #16]
 8007348:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR1;
 800734c:	4b39      	ldr	r3, [pc, #228]	@ (8007434 <HAL_GPIO_Init+0x300>)
 800734e:	689b      	ldr	r3, [r3, #8]
 8007350:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 8007352:	68fb      	ldr	r3, [r7, #12]
 8007354:	43db      	mvns	r3, r3
 8007356:	693a      	ldr	r2, [r7, #16]
 8007358:	4013      	ands	r3, r2
 800735a:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_RISING) != 0x00U)
 800735c:	683b      	ldr	r3, [r7, #0]
 800735e:	685b      	ldr	r3, [r3, #4]
 8007360:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8007364:	2b00      	cmp	r3, #0
 8007366:	d003      	beq.n	8007370 <HAL_GPIO_Init+0x23c>
        {
          temp |= iocurrent;
 8007368:	693a      	ldr	r2, [r7, #16]
 800736a:	68fb      	ldr	r3, [r7, #12]
 800736c:	4313      	orrs	r3, r2
 800736e:	613b      	str	r3, [r7, #16]
        }
        EXTI->RTSR1 = temp;
 8007370:	4a30      	ldr	r2, [pc, #192]	@ (8007434 <HAL_GPIO_Init+0x300>)
 8007372:	693b      	ldr	r3, [r7, #16]
 8007374:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR1;
 8007376:	4b2f      	ldr	r3, [pc, #188]	@ (8007434 <HAL_GPIO_Init+0x300>)
 8007378:	68db      	ldr	r3, [r3, #12]
 800737a:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 800737c:	68fb      	ldr	r3, [r7, #12]
 800737e:	43db      	mvns	r3, r3
 8007380:	693a      	ldr	r2, [r7, #16]
 8007382:	4013      	ands	r3, r2
 8007384:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & TRIGGER_FALLING) != 0x00U)
 8007386:	683b      	ldr	r3, [r7, #0]
 8007388:	685b      	ldr	r3, [r3, #4]
 800738a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800738e:	2b00      	cmp	r3, #0
 8007390:	d003      	beq.n	800739a <HAL_GPIO_Init+0x266>
        {
          temp |= iocurrent;
 8007392:	693a      	ldr	r2, [r7, #16]
 8007394:	68fb      	ldr	r3, [r7, #12]
 8007396:	4313      	orrs	r3, r2
 8007398:	613b      	str	r3, [r7, #16]
        }
        EXTI->FTSR1 = temp;
 800739a:	4a26      	ldr	r2, [pc, #152]	@ (8007434 <HAL_GPIO_Init+0x300>)
 800739c:	693b      	ldr	r3, [r7, #16]
 800739e:	60d3      	str	r3, [r2, #12]

        temp = EXTI->EMR1;
 80073a0:	4b24      	ldr	r3, [pc, #144]	@ (8007434 <HAL_GPIO_Init+0x300>)
 80073a2:	685b      	ldr	r3, [r3, #4]
 80073a4:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073a6:	68fb      	ldr	r3, [r7, #12]
 80073a8:	43db      	mvns	r3, r3
 80073aa:	693a      	ldr	r2, [r7, #16]
 80073ac:	4013      	ands	r3, r2
 80073ae:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_EVT) != 0x00U)
 80073b0:	683b      	ldr	r3, [r7, #0]
 80073b2:	685b      	ldr	r3, [r3, #4]
 80073b4:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80073b8:	2b00      	cmp	r3, #0
 80073ba:	d003      	beq.n	80073c4 <HAL_GPIO_Init+0x290>
        {
          temp |= iocurrent;
 80073bc:	693a      	ldr	r2, [r7, #16]
 80073be:	68fb      	ldr	r3, [r7, #12]
 80073c0:	4313      	orrs	r3, r2
 80073c2:	613b      	str	r3, [r7, #16]
        }
        EXTI->EMR1 = temp;
 80073c4:	4a1b      	ldr	r2, [pc, #108]	@ (8007434 <HAL_GPIO_Init+0x300>)
 80073c6:	693b      	ldr	r3, [r7, #16]
 80073c8:	6053      	str	r3, [r2, #4]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR1;
 80073ca:	4b1a      	ldr	r3, [pc, #104]	@ (8007434 <HAL_GPIO_Init+0x300>)
 80073cc:	681b      	ldr	r3, [r3, #0]
 80073ce:	613b      	str	r3, [r7, #16]
        temp &= ~(iocurrent);
 80073d0:	68fb      	ldr	r3, [r7, #12]
 80073d2:	43db      	mvns	r3, r3
 80073d4:	693a      	ldr	r2, [r7, #16]
 80073d6:	4013      	ands	r3, r2
 80073d8:	613b      	str	r3, [r7, #16]
        if ((GPIO_Init->Mode & EXTI_IT) != 0x00U)
 80073da:	683b      	ldr	r3, [r7, #0]
 80073dc:	685b      	ldr	r3, [r3, #4]
 80073de:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80073e2:	2b00      	cmp	r3, #0
 80073e4:	d003      	beq.n	80073ee <HAL_GPIO_Init+0x2ba>
        {
          temp |= iocurrent;
 80073e6:	693a      	ldr	r2, [r7, #16]
 80073e8:	68fb      	ldr	r3, [r7, #12]
 80073ea:	4313      	orrs	r3, r2
 80073ec:	613b      	str	r3, [r7, #16]
        }
        EXTI->IMR1 = temp;
 80073ee:	4a11      	ldr	r2, [pc, #68]	@ (8007434 <HAL_GPIO_Init+0x300>)
 80073f0:	693b      	ldr	r3, [r7, #16]
 80073f2:	6013      	str	r3, [r2, #0]
      }
    }

    position++;
 80073f4:	697b      	ldr	r3, [r7, #20]
 80073f6:	3301      	adds	r3, #1
 80073f8:	617b      	str	r3, [r7, #20]
  while (((GPIO_Init->Pin) >> position) != 0U)
 80073fa:	683b      	ldr	r3, [r7, #0]
 80073fc:	681a      	ldr	r2, [r3, #0]
 80073fe:	697b      	ldr	r3, [r7, #20]
 8007400:	fa22 f303 	lsr.w	r3, r2, r3
 8007404:	2b00      	cmp	r3, #0
 8007406:	f47f ae9d 	bne.w	8007144 <HAL_GPIO_Init+0x10>
  }
}
 800740a:	bf00      	nop
 800740c:	bf00      	nop
 800740e:	371c      	adds	r7, #28
 8007410:	46bd      	mov	sp, r7
 8007412:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007416:	4770      	bx	lr
 8007418:	40021000 	.word	0x40021000
 800741c:	40010000 	.word	0x40010000
 8007420:	48000400 	.word	0x48000400
 8007424:	48000800 	.word	0x48000800
 8007428:	48000c00 	.word	0x48000c00
 800742c:	48001000 	.word	0x48001000
 8007430:	48001400 	.word	0x48001400
 8007434:	40010400 	.word	0x40010400

08007438 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin specifies the port bit to read.
  *         This parameter can be any combination of GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8007438:	b480      	push	{r7}
 800743a:	b085      	sub	sp, #20
 800743c:	af00      	add	r7, sp, #0
 800743e:	6078      	str	r0, [r7, #4]
 8007440:	460b      	mov	r3, r1
 8007442:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != 0x00U)
 8007444:	687b      	ldr	r3, [r7, #4]
 8007446:	691a      	ldr	r2, [r3, #16]
 8007448:	887b      	ldrh	r3, [r7, #2]
 800744a:	4013      	ands	r3, r2
 800744c:	2b00      	cmp	r3, #0
 800744e:	d002      	beq.n	8007456 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 8007450:	2301      	movs	r3, #1
 8007452:	73fb      	strb	r3, [r7, #15]
 8007454:	e001      	b.n	800745a <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8007456:	2300      	movs	r3, #0
 8007458:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 800745a:	7bfb      	ldrb	r3, [r7, #15]
}
 800745c:	4618      	mov	r0, r3
 800745e:	3714      	adds	r7, #20
 8007460:	46bd      	mov	sp, r7
 8007462:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007466:	4770      	bx	lr

08007468 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8007468:	b480      	push	{r7}
 800746a:	b083      	sub	sp, #12
 800746c:	af00      	add	r7, sp, #0
 800746e:	6078      	str	r0, [r7, #4]
 8007470:	460b      	mov	r3, r1
 8007472:	807b      	strh	r3, [r7, #2]
 8007474:	4613      	mov	r3, r2
 8007476:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8007478:	787b      	ldrb	r3, [r7, #1]
 800747a:	2b00      	cmp	r3, #0
 800747c:	d003      	beq.n	8007486 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin;
 800747e:	887a      	ldrh	r2, [r7, #2]
 8007480:	687b      	ldr	r3, [r7, #4]
 8007482:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BRR = (uint32_t)GPIO_Pin;
  }
}
 8007484:	e002      	b.n	800748c <HAL_GPIO_WritePin+0x24>
    GPIOx->BRR = (uint32_t)GPIO_Pin;
 8007486:	887a      	ldrh	r2, [r7, #2]
 8007488:	687b      	ldr	r3, [r7, #4]
 800748a:	629a      	str	r2, [r3, #40]	@ 0x28
}
 800748c:	bf00      	nop
 800748e:	370c      	adds	r7, #12
 8007490:	46bd      	mov	sp, r7
 8007492:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007496:	4770      	bx	lr

08007498 <HAL_I2C_Init>:
  * @param  hi2c Pointer to a I2C_HandleTypeDef structure that contains
  *                the configuration information for the specified I2C.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Init(I2C_HandleTypeDef *hi2c)
{
 8007498:	b580      	push	{r7, lr}
 800749a:	b082      	sub	sp, #8
 800749c:	af00      	add	r7, sp, #0
 800749e:	6078      	str	r0, [r7, #4]
  /* Check the I2C handle allocation */
  if (hi2c == NULL)
 80074a0:	687b      	ldr	r3, [r7, #4]
 80074a2:	2b00      	cmp	r3, #0
 80074a4:	d101      	bne.n	80074aa <HAL_I2C_Init+0x12>
  {
    return HAL_ERROR;
 80074a6:	2301      	movs	r3, #1
 80074a8:	e08d      	b.n	80075c6 <HAL_I2C_Init+0x12e>
  assert_param(IS_I2C_OWN_ADDRESS2(hi2c->Init.OwnAddress2));
  assert_param(IS_I2C_OWN_ADDRESS2_MASK(hi2c->Init.OwnAddress2Masks));
  assert_param(IS_I2C_GENERAL_CALL(hi2c->Init.GeneralCallMode));
  assert_param(IS_I2C_NO_STRETCH(hi2c->Init.NoStretchMode));

  if (hi2c->State == HAL_I2C_STATE_RESET)
 80074aa:	687b      	ldr	r3, [r7, #4]
 80074ac:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80074b0:	b2db      	uxtb	r3, r3
 80074b2:	2b00      	cmp	r3, #0
 80074b4:	d106      	bne.n	80074c4 <HAL_I2C_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    hi2c->Lock = HAL_UNLOCKED;
 80074b6:	687b      	ldr	r3, [r7, #4]
 80074b8:	2200      	movs	r2, #0
 80074ba:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    hi2c->MspInitCallback(hi2c);
#else
    /* Init the low level hardware : GPIO, CLOCK, CORTEX...etc */
    HAL_I2C_MspInit(hi2c);
 80074be:	6878      	ldr	r0, [r7, #4]
 80074c0:	f7fb f8ce 	bl	8002660 <HAL_I2C_MspInit>
#endif /* USE_HAL_I2C_REGISTER_CALLBACKS */
  }

  hi2c->State = HAL_I2C_STATE_BUSY;
 80074c4:	687b      	ldr	r3, [r7, #4]
 80074c6:	2224      	movs	r2, #36	@ 0x24
 80074c8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

  /* Disable the selected I2C peripheral */
  __HAL_I2C_DISABLE(hi2c);
 80074cc:	687b      	ldr	r3, [r7, #4]
 80074ce:	681b      	ldr	r3, [r3, #0]
 80074d0:	681a      	ldr	r2, [r3, #0]
 80074d2:	687b      	ldr	r3, [r7, #4]
 80074d4:	681b      	ldr	r3, [r3, #0]
 80074d6:	f022 0201 	bic.w	r2, r2, #1
 80074da:	601a      	str	r2, [r3, #0]

  /*---------------------------- I2Cx TIMINGR Configuration ------------------*/
  /* Configure I2Cx: Frequency range */
  hi2c->Instance->TIMINGR = hi2c->Init.Timing & TIMING_CLEAR_MASK;
 80074dc:	687b      	ldr	r3, [r7, #4]
 80074de:	685a      	ldr	r2, [r3, #4]
 80074e0:	687b      	ldr	r3, [r7, #4]
 80074e2:	681b      	ldr	r3, [r3, #0]
 80074e4:	f022 6270 	bic.w	r2, r2, #251658240	@ 0xf000000
 80074e8:	611a      	str	r2, [r3, #16]

  /*---------------------------- I2Cx OAR1 Configuration ---------------------*/
  /* Disable Own Address1 before set the Own Address1 configuration */
  hi2c->Instance->OAR1 &= ~I2C_OAR1_OA1EN;
 80074ea:	687b      	ldr	r3, [r7, #4]
 80074ec:	681b      	ldr	r3, [r3, #0]
 80074ee:	689a      	ldr	r2, [r3, #8]
 80074f0:	687b      	ldr	r3, [r7, #4]
 80074f2:	681b      	ldr	r3, [r3, #0]
 80074f4:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 80074f8:	609a      	str	r2, [r3, #8]

  /* Configure I2Cx: Own Address1 and ack own address1 mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_7BIT)
 80074fa:	687b      	ldr	r3, [r7, #4]
 80074fc:	68db      	ldr	r3, [r3, #12]
 80074fe:	2b01      	cmp	r3, #1
 8007500:	d107      	bne.n	8007512 <HAL_I2C_Init+0x7a>
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | hi2c->Init.OwnAddress1);
 8007502:	687b      	ldr	r3, [r7, #4]
 8007504:	689a      	ldr	r2, [r3, #8]
 8007506:	687b      	ldr	r3, [r7, #4]
 8007508:	681b      	ldr	r3, [r3, #0]
 800750a:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 800750e:	609a      	str	r2, [r3, #8]
 8007510:	e006      	b.n	8007520 <HAL_I2C_Init+0x88>
  }
  else /* I2C_ADDRESSINGMODE_10BIT */
  {
    hi2c->Instance->OAR1 = (I2C_OAR1_OA1EN | I2C_OAR1_OA1MODE | hi2c->Init.OwnAddress1);
 8007512:	687b      	ldr	r3, [r7, #4]
 8007514:	689a      	ldr	r2, [r3, #8]
 8007516:	687b      	ldr	r3, [r7, #4]
 8007518:	681b      	ldr	r3, [r3, #0]
 800751a:	f442 4204 	orr.w	r2, r2, #33792	@ 0x8400
 800751e:	609a      	str	r2, [r3, #8]
  }

  /*---------------------------- I2Cx CR2 Configuration ----------------------*/
  /* Configure I2Cx: Addressing Master mode */
  if (hi2c->Init.AddressingMode == I2C_ADDRESSINGMODE_10BIT)
 8007520:	687b      	ldr	r3, [r7, #4]
 8007522:	68db      	ldr	r3, [r3, #12]
 8007524:	2b02      	cmp	r3, #2
 8007526:	d108      	bne.n	800753a <HAL_I2C_Init+0xa2>
  {
    SET_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 8007528:	687b      	ldr	r3, [r7, #4]
 800752a:	681b      	ldr	r3, [r3, #0]
 800752c:	685a      	ldr	r2, [r3, #4]
 800752e:	687b      	ldr	r3, [r7, #4]
 8007530:	681b      	ldr	r3, [r3, #0]
 8007532:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 8007536:	605a      	str	r2, [r3, #4]
 8007538:	e007      	b.n	800754a <HAL_I2C_Init+0xb2>
  }
  else
  {
    /* Clear the I2C ADD10 bit */
    CLEAR_BIT(hi2c->Instance->CR2, I2C_CR2_ADD10);
 800753a:	687b      	ldr	r3, [r7, #4]
 800753c:	681b      	ldr	r3, [r3, #0]
 800753e:	685a      	ldr	r2, [r3, #4]
 8007540:	687b      	ldr	r3, [r7, #4]
 8007542:	681b      	ldr	r3, [r3, #0]
 8007544:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8007548:	605a      	str	r2, [r3, #4]
  }
  /* Enable the AUTOEND by default, and enable NACK (should be disable only during Slave process */
  hi2c->Instance->CR2 |= (I2C_CR2_AUTOEND | I2C_CR2_NACK);
 800754a:	687b      	ldr	r3, [r7, #4]
 800754c:	681b      	ldr	r3, [r3, #0]
 800754e:	685b      	ldr	r3, [r3, #4]
 8007550:	687a      	ldr	r2, [r7, #4]
 8007552:	6812      	ldr	r2, [r2, #0]
 8007554:	f043 7300 	orr.w	r3, r3, #33554432	@ 0x2000000
 8007558:	f443 4300 	orr.w	r3, r3, #32768	@ 0x8000
 800755c:	6053      	str	r3, [r2, #4]

  /*---------------------------- I2Cx OAR2 Configuration ---------------------*/
  /* Disable Own Address2 before set the Own Address2 configuration */
  hi2c->Instance->OAR2 &= ~I2C_DUALADDRESS_ENABLE;
 800755e:	687b      	ldr	r3, [r7, #4]
 8007560:	681b      	ldr	r3, [r3, #0]
 8007562:	68da      	ldr	r2, [r3, #12]
 8007564:	687b      	ldr	r3, [r7, #4]
 8007566:	681b      	ldr	r3, [r3, #0]
 8007568:	f422 4200 	bic.w	r2, r2, #32768	@ 0x8000
 800756c:	60da      	str	r2, [r3, #12]

  /* Configure I2Cx: Dual mode and Own Address2 */
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 800756e:	687b      	ldr	r3, [r7, #4]
 8007570:	691a      	ldr	r2, [r3, #16]
 8007572:	687b      	ldr	r3, [r7, #4]
 8007574:	695b      	ldr	r3, [r3, #20]
 8007576:	ea42 0103 	orr.w	r1, r2, r3
                          (hi2c->Init.OwnAddress2Masks << 8));
 800757a:	687b      	ldr	r3, [r7, #4]
 800757c:	699b      	ldr	r3, [r3, #24]
 800757e:	021a      	lsls	r2, r3, #8
  hi2c->Instance->OAR2 = (hi2c->Init.DualAddressMode | hi2c->Init.OwnAddress2 | \
 8007580:	687b      	ldr	r3, [r7, #4]
 8007582:	681b      	ldr	r3, [r3, #0]
 8007584:	430a      	orrs	r2, r1
 8007586:	60da      	str	r2, [r3, #12]

  /*---------------------------- I2Cx CR1 Configuration ----------------------*/
  /* Configure I2Cx: Generalcall and NoStretch mode */
  hi2c->Instance->CR1 = (hi2c->Init.GeneralCallMode | hi2c->Init.NoStretchMode);
 8007588:	687b      	ldr	r3, [r7, #4]
 800758a:	69d9      	ldr	r1, [r3, #28]
 800758c:	687b      	ldr	r3, [r7, #4]
 800758e:	6a1a      	ldr	r2, [r3, #32]
 8007590:	687b      	ldr	r3, [r7, #4]
 8007592:	681b      	ldr	r3, [r3, #0]
 8007594:	430a      	orrs	r2, r1
 8007596:	601a      	str	r2, [r3, #0]

  /* Enable the selected I2C peripheral */
  __HAL_I2C_ENABLE(hi2c);
 8007598:	687b      	ldr	r3, [r7, #4]
 800759a:	681b      	ldr	r3, [r3, #0]
 800759c:	681a      	ldr	r2, [r3, #0]
 800759e:	687b      	ldr	r3, [r7, #4]
 80075a0:	681b      	ldr	r3, [r3, #0]
 80075a2:	f042 0201 	orr.w	r2, r2, #1
 80075a6:	601a      	str	r2, [r3, #0]

  hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 80075a8:	687b      	ldr	r3, [r7, #4]
 80075aa:	2200      	movs	r2, #0
 80075ac:	645a      	str	r2, [r3, #68]	@ 0x44
  hi2c->State = HAL_I2C_STATE_READY;
 80075ae:	687b      	ldr	r3, [r7, #4]
 80075b0:	2220      	movs	r2, #32
 80075b2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  hi2c->PreviousState = I2C_STATE_NONE;
 80075b6:	687b      	ldr	r3, [r7, #4]
 80075b8:	2200      	movs	r2, #0
 80075ba:	631a      	str	r2, [r3, #48]	@ 0x30
  hi2c->Mode = HAL_I2C_MODE_NONE;
 80075bc:	687b      	ldr	r3, [r7, #4]
 80075be:	2200      	movs	r2, #0
 80075c0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

  return HAL_OK;
 80075c4:	2300      	movs	r3, #0
}
 80075c6:	4618      	mov	r0, r3
 80075c8:	3708      	adds	r7, #8
 80075ca:	46bd      	mov	sp, r7
 80075cc:	bd80      	pop	{r7, pc}
	...

080075d0 <HAL_I2C_Master_Transmit>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Transmit(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                          uint16_t Size, uint32_t Timeout)
{
 80075d0:	b580      	push	{r7, lr}
 80075d2:	b088      	sub	sp, #32
 80075d4:	af02      	add	r7, sp, #8
 80075d6:	60f8      	str	r0, [r7, #12]
 80075d8:	607a      	str	r2, [r7, #4]
 80075da:	461a      	mov	r2, r3
 80075dc:	460b      	mov	r3, r1
 80075de:	817b      	strh	r3, [r7, #10]
 80075e0:	4613      	mov	r3, r2
 80075e2:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;
  uint32_t xfermode;

  if (hi2c->State == HAL_I2C_STATE_READY)
 80075e4:	68fb      	ldr	r3, [r7, #12]
 80075e6:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 80075ea:	b2db      	uxtb	r3, r3
 80075ec:	2b20      	cmp	r3, #32
 80075ee:	f040 80fd 	bne.w	80077ec <HAL_I2C_Master_Transmit+0x21c>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 80075f2:	68fb      	ldr	r3, [r7, #12]
 80075f4:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 80075f8:	2b01      	cmp	r3, #1
 80075fa:	d101      	bne.n	8007600 <HAL_I2C_Master_Transmit+0x30>
 80075fc:	2302      	movs	r3, #2
 80075fe:	e0f6      	b.n	80077ee <HAL_I2C_Master_Transmit+0x21e>
 8007600:	68fb      	ldr	r3, [r7, #12]
 8007602:	2201      	movs	r2, #1
 8007604:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007608:	f7fd fdc0 	bl	800518c <HAL_GetTick>
 800760c:	6138      	str	r0, [r7, #16]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800760e:	693b      	ldr	r3, [r7, #16]
 8007610:	9300      	str	r3, [sp, #0]
 8007612:	2319      	movs	r3, #25
 8007614:	2201      	movs	r2, #1
 8007616:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800761a:	68f8      	ldr	r0, [r7, #12]
 800761c:	f000 fa0a 	bl	8007a34 <I2C_WaitOnFlagUntilTimeout>
 8007620:	4603      	mov	r3, r0
 8007622:	2b00      	cmp	r3, #0
 8007624:	d001      	beq.n	800762a <HAL_I2C_Master_Transmit+0x5a>
    {
      return HAL_ERROR;
 8007626:	2301      	movs	r3, #1
 8007628:	e0e1      	b.n	80077ee <HAL_I2C_Master_Transmit+0x21e>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_TX;
 800762a:	68fb      	ldr	r3, [r7, #12]
 800762c:	2221      	movs	r2, #33	@ 0x21
 800762e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007632:	68fb      	ldr	r3, [r7, #12]
 8007634:	2210      	movs	r2, #16
 8007636:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800763a:	68fb      	ldr	r3, [r7, #12]
 800763c:	2200      	movs	r2, #0
 800763e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007640:	68fb      	ldr	r3, [r7, #12]
 8007642:	687a      	ldr	r2, [r7, #4]
 8007644:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007646:	68fb      	ldr	r3, [r7, #12]
 8007648:	893a      	ldrh	r2, [r7, #8]
 800764a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800764c:	68fb      	ldr	r3, [r7, #12]
 800764e:	2200      	movs	r2, #0
 8007650:	635a      	str	r2, [r3, #52]	@ 0x34

    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007652:	68fb      	ldr	r3, [r7, #12]
 8007654:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007656:	b29b      	uxth	r3, r3
 8007658:	2bff      	cmp	r3, #255	@ 0xff
 800765a:	d906      	bls.n	800766a <HAL_I2C_Master_Transmit+0x9a>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800765c:	68fb      	ldr	r3, [r7, #12]
 800765e:	22ff      	movs	r2, #255	@ 0xff
 8007660:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_RELOAD_MODE;
 8007662:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007666:	617b      	str	r3, [r7, #20]
 8007668:	e007      	b.n	800767a <HAL_I2C_Master_Transmit+0xaa>
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 800766a:	68fb      	ldr	r3, [r7, #12]
 800766c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800766e:	b29a      	uxth	r2, r3
 8007670:	68fb      	ldr	r3, [r7, #12]
 8007672:	851a      	strh	r2, [r3, #40]	@ 0x28
      xfermode = I2C_AUTOEND_MODE;
 8007674:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007678:	617b      	str	r3, [r7, #20]
    }

    if (hi2c->XferSize > 0U)
 800767a:	68fb      	ldr	r3, [r7, #12]
 800767c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800767e:	2b00      	cmp	r3, #0
 8007680:	d024      	beq.n	80076cc <HAL_I2C_Master_Transmit+0xfc>
    {
      /* Preload TX register */
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 8007682:	68fb      	ldr	r3, [r7, #12]
 8007684:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007686:	781a      	ldrb	r2, [r3, #0]
 8007688:	68fb      	ldr	r3, [r7, #12]
 800768a:	681b      	ldr	r3, [r3, #0]
 800768c:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 800768e:	68fb      	ldr	r3, [r7, #12]
 8007690:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007692:	1c5a      	adds	r2, r3, #1
 8007694:	68fb      	ldr	r3, [r7, #12]
 8007696:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 8007698:	68fb      	ldr	r3, [r7, #12]
 800769a:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800769c:	b29b      	uxth	r3, r3
 800769e:	3b01      	subs	r3, #1
 80076a0:	b29a      	uxth	r2, r3
 80076a2:	68fb      	ldr	r3, [r7, #12]
 80076a4:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 80076a6:	68fb      	ldr	r3, [r7, #12]
 80076a8:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076aa:	3b01      	subs	r3, #1
 80076ac:	b29a      	uxth	r2, r3
 80076ae:	68fb      	ldr	r3, [r7, #12]
 80076b0:	851a      	strh	r2, [r3, #40]	@ 0x28

      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)(hi2c->XferSize + 1U), xfermode,
 80076b2:	68fb      	ldr	r3, [r7, #12]
 80076b4:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076b6:	b2db      	uxtb	r3, r3
 80076b8:	3301      	adds	r3, #1
 80076ba:	b2da      	uxtb	r2, r3
 80076bc:	8979      	ldrh	r1, [r7, #10]
 80076be:	4b4e      	ldr	r3, [pc, #312]	@ (80077f8 <HAL_I2C_Master_Transmit+0x228>)
 80076c0:	9300      	str	r3, [sp, #0]
 80076c2:	697b      	ldr	r3, [r7, #20]
 80076c4:	68f8      	ldr	r0, [r7, #12]
 80076c6:	f000 fc05 	bl	8007ed4 <I2C_TransferConfig>
 80076ca:	e066      	b.n	800779a <HAL_I2C_Master_Transmit+0x1ca>
    }
    else
    {
      /* Send Slave Address */
      /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, xfermode,
 80076cc:	68fb      	ldr	r3, [r7, #12]
 80076ce:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80076d0:	b2da      	uxtb	r2, r3
 80076d2:	8979      	ldrh	r1, [r7, #10]
 80076d4:	4b48      	ldr	r3, [pc, #288]	@ (80077f8 <HAL_I2C_Master_Transmit+0x228>)
 80076d6:	9300      	str	r3, [sp, #0]
 80076d8:	697b      	ldr	r3, [r7, #20]
 80076da:	68f8      	ldr	r0, [r7, #12]
 80076dc:	f000 fbfa 	bl	8007ed4 <I2C_TransferConfig>
                         I2C_GENERATE_START_WRITE);
    }

    while (hi2c->XferCount > 0U)
 80076e0:	e05b      	b.n	800779a <HAL_I2C_Master_Transmit+0x1ca>
    {
      /* Wait until TXIS flag is set */
      if (I2C_WaitOnTXISFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80076e2:	693a      	ldr	r2, [r7, #16]
 80076e4:	6a39      	ldr	r1, [r7, #32]
 80076e6:	68f8      	ldr	r0, [r7, #12]
 80076e8:	f000 f9fd 	bl	8007ae6 <I2C_WaitOnTXISFlagUntilTimeout>
 80076ec:	4603      	mov	r3, r0
 80076ee:	2b00      	cmp	r3, #0
 80076f0:	d001      	beq.n	80076f6 <HAL_I2C_Master_Transmit+0x126>
      {
        return HAL_ERROR;
 80076f2:	2301      	movs	r3, #1
 80076f4:	e07b      	b.n	80077ee <HAL_I2C_Master_Transmit+0x21e>
      }
      /* Write data to TXDR */
      hi2c->Instance->TXDR = *hi2c->pBuffPtr;
 80076f6:	68fb      	ldr	r3, [r7, #12]
 80076f8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80076fa:	781a      	ldrb	r2, [r3, #0]
 80076fc:	68fb      	ldr	r3, [r7, #12]
 80076fe:	681b      	ldr	r3, [r3, #0]
 8007700:	629a      	str	r2, [r3, #40]	@ 0x28

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 8007702:	68fb      	ldr	r3, [r7, #12]
 8007704:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8007706:	1c5a      	adds	r2, r3, #1
 8007708:	68fb      	ldr	r3, [r7, #12]
 800770a:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferCount--;
 800770c:	68fb      	ldr	r3, [r7, #12]
 800770e:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007710:	b29b      	uxth	r3, r3
 8007712:	3b01      	subs	r3, #1
 8007714:	b29a      	uxth	r2, r3
 8007716:	68fb      	ldr	r3, [r7, #12]
 8007718:	855a      	strh	r2, [r3, #42]	@ 0x2a
      hi2c->XferSize--;
 800771a:	68fb      	ldr	r3, [r7, #12]
 800771c:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 800771e:	3b01      	subs	r3, #1
 8007720:	b29a      	uxth	r2, r3
 8007722:	68fb      	ldr	r3, [r7, #12]
 8007724:	851a      	strh	r2, [r3, #40]	@ 0x28

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007726:	68fb      	ldr	r3, [r7, #12]
 8007728:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800772a:	b29b      	uxth	r3, r3
 800772c:	2b00      	cmp	r3, #0
 800772e:	d034      	beq.n	800779a <HAL_I2C_Master_Transmit+0x1ca>
 8007730:	68fb      	ldr	r3, [r7, #12]
 8007732:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007734:	2b00      	cmp	r3, #0
 8007736:	d130      	bne.n	800779a <HAL_I2C_Master_Transmit+0x1ca>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007738:	693b      	ldr	r3, [r7, #16]
 800773a:	9300      	str	r3, [sp, #0]
 800773c:	6a3b      	ldr	r3, [r7, #32]
 800773e:	2200      	movs	r2, #0
 8007740:	2180      	movs	r1, #128	@ 0x80
 8007742:	68f8      	ldr	r0, [r7, #12]
 8007744:	f000 f976 	bl	8007a34 <I2C_WaitOnFlagUntilTimeout>
 8007748:	4603      	mov	r3, r0
 800774a:	2b00      	cmp	r3, #0
 800774c:	d001      	beq.n	8007752 <HAL_I2C_Master_Transmit+0x182>
        {
          return HAL_ERROR;
 800774e:	2301      	movs	r3, #1
 8007750:	e04d      	b.n	80077ee <HAL_I2C_Master_Transmit+0x21e>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007752:	68fb      	ldr	r3, [r7, #12]
 8007754:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007756:	b29b      	uxth	r3, r3
 8007758:	2bff      	cmp	r3, #255	@ 0xff
 800775a:	d90e      	bls.n	800777a <HAL_I2C_Master_Transmit+0x1aa>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 800775c:	68fb      	ldr	r3, [r7, #12]
 800775e:	22ff      	movs	r2, #255	@ 0xff
 8007760:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007762:	68fb      	ldr	r3, [r7, #12]
 8007764:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007766:	b2da      	uxtb	r2, r3
 8007768:	8979      	ldrh	r1, [r7, #10]
 800776a:	2300      	movs	r3, #0
 800776c:	9300      	str	r3, [sp, #0]
 800776e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 8007772:	68f8      	ldr	r0, [r7, #12]
 8007774:	f000 fbae 	bl	8007ed4 <I2C_TransferConfig>
 8007778:	e00f      	b.n	800779a <HAL_I2C_Master_Transmit+0x1ca>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 800777a:	68fb      	ldr	r3, [r7, #12]
 800777c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800777e:	b29a      	uxth	r2, r3
 8007780:	68fb      	ldr	r3, [r7, #12]
 8007782:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007784:	68fb      	ldr	r3, [r7, #12]
 8007786:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007788:	b2da      	uxtb	r2, r3
 800778a:	8979      	ldrh	r1, [r7, #10]
 800778c:	2300      	movs	r3, #0
 800778e:	9300      	str	r3, [sp, #0]
 8007790:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007794:	68f8      	ldr	r0, [r7, #12]
 8007796:	f000 fb9d 	bl	8007ed4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 800779a:	68fb      	ldr	r3, [r7, #12]
 800779c:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800779e:	b29b      	uxth	r3, r3
 80077a0:	2b00      	cmp	r3, #0
 80077a2:	d19e      	bne.n	80076e2 <HAL_I2C_Master_Transmit+0x112>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80077a4:	693a      	ldr	r2, [r7, #16]
 80077a6:	6a39      	ldr	r1, [r7, #32]
 80077a8:	68f8      	ldr	r0, [r7, #12]
 80077aa:	f000 f9e3 	bl	8007b74 <I2C_WaitOnSTOPFlagUntilTimeout>
 80077ae:	4603      	mov	r3, r0
 80077b0:	2b00      	cmp	r3, #0
 80077b2:	d001      	beq.n	80077b8 <HAL_I2C_Master_Transmit+0x1e8>
    {
      return HAL_ERROR;
 80077b4:	2301      	movs	r3, #1
 80077b6:	e01a      	b.n	80077ee <HAL_I2C_Master_Transmit+0x21e>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80077b8:	68fb      	ldr	r3, [r7, #12]
 80077ba:	681b      	ldr	r3, [r3, #0]
 80077bc:	2220      	movs	r2, #32
 80077be:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80077c0:	68fb      	ldr	r3, [r7, #12]
 80077c2:	681b      	ldr	r3, [r3, #0]
 80077c4:	6859      	ldr	r1, [r3, #4]
 80077c6:	68fb      	ldr	r3, [r7, #12]
 80077c8:	681a      	ldr	r2, [r3, #0]
 80077ca:	4b0c      	ldr	r3, [pc, #48]	@ (80077fc <HAL_I2C_Master_Transmit+0x22c>)
 80077cc:	400b      	ands	r3, r1
 80077ce:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80077d0:	68fb      	ldr	r3, [r7, #12]
 80077d2:	2220      	movs	r2, #32
 80077d4:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80077d8:	68fb      	ldr	r3, [r7, #12]
 80077da:	2200      	movs	r2, #0
 80077dc:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80077e0:	68fb      	ldr	r3, [r7, #12]
 80077e2:	2200      	movs	r2, #0
 80077e4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80077e8:	2300      	movs	r3, #0
 80077ea:	e000      	b.n	80077ee <HAL_I2C_Master_Transmit+0x21e>
  }
  else
  {
    return HAL_BUSY;
 80077ec:	2302      	movs	r3, #2
  }
}
 80077ee:	4618      	mov	r0, r3
 80077f0:	3718      	adds	r7, #24
 80077f2:	46bd      	mov	sp, r7
 80077f4:	bd80      	pop	{r7, pc}
 80077f6:	bf00      	nop
 80077f8:	80002000 	.word	0x80002000
 80077fc:	fe00e800 	.word	0xfe00e800

08007800 <HAL_I2C_Master_Receive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2C_Master_Receive(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t *pData,
                                         uint16_t Size, uint32_t Timeout)
{
 8007800:	b580      	push	{r7, lr}
 8007802:	b088      	sub	sp, #32
 8007804:	af02      	add	r7, sp, #8
 8007806:	60f8      	str	r0, [r7, #12]
 8007808:	607a      	str	r2, [r7, #4]
 800780a:	461a      	mov	r2, r3
 800780c:	460b      	mov	r3, r1
 800780e:	817b      	strh	r3, [r7, #10]
 8007810:	4613      	mov	r3, r2
 8007812:	813b      	strh	r3, [r7, #8]
  uint32_t tickstart;

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007814:	68fb      	ldr	r3, [r7, #12]
 8007816:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 800781a:	b2db      	uxtb	r3, r3
 800781c:	2b20      	cmp	r3, #32
 800781e:	f040 80db 	bne.w	80079d8 <HAL_I2C_Master_Receive+0x1d8>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007822:	68fb      	ldr	r3, [r7, #12]
 8007824:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007828:	2b01      	cmp	r3, #1
 800782a:	d101      	bne.n	8007830 <HAL_I2C_Master_Receive+0x30>
 800782c:	2302      	movs	r3, #2
 800782e:	e0d4      	b.n	80079da <HAL_I2C_Master_Receive+0x1da>
 8007830:	68fb      	ldr	r3, [r7, #12]
 8007832:	2201      	movs	r2, #1
 8007834:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    /* Init tickstart for timeout management*/
    tickstart = HAL_GetTick();
 8007838:	f7fd fca8 	bl	800518c <HAL_GetTick>
 800783c:	6178      	str	r0, [r7, #20]

    if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_BUSY, SET, I2C_TIMEOUT_BUSY, tickstart) != HAL_OK)
 800783e:	697b      	ldr	r3, [r7, #20]
 8007840:	9300      	str	r3, [sp, #0]
 8007842:	2319      	movs	r3, #25
 8007844:	2201      	movs	r2, #1
 8007846:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 800784a:	68f8      	ldr	r0, [r7, #12]
 800784c:	f000 f8f2 	bl	8007a34 <I2C_WaitOnFlagUntilTimeout>
 8007850:	4603      	mov	r3, r0
 8007852:	2b00      	cmp	r3, #0
 8007854:	d001      	beq.n	800785a <HAL_I2C_Master_Receive+0x5a>
    {
      return HAL_ERROR;
 8007856:	2301      	movs	r3, #1
 8007858:	e0bf      	b.n	80079da <HAL_I2C_Master_Receive+0x1da>
    }

    hi2c->State     = HAL_I2C_STATE_BUSY_RX;
 800785a:	68fb      	ldr	r3, [r7, #12]
 800785c:	2222      	movs	r2, #34	@ 0x22
 800785e:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode      = HAL_I2C_MODE_MASTER;
 8007862:	68fb      	ldr	r3, [r7, #12]
 8007864:	2210      	movs	r2, #16
 8007866:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
    hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 800786a:	68fb      	ldr	r3, [r7, #12]
 800786c:	2200      	movs	r2, #0
 800786e:	645a      	str	r2, [r3, #68]	@ 0x44

    /* Prepare transfer parameters */
    hi2c->pBuffPtr  = pData;
 8007870:	68fb      	ldr	r3, [r7, #12]
 8007872:	687a      	ldr	r2, [r7, #4]
 8007874:	625a      	str	r2, [r3, #36]	@ 0x24
    hi2c->XferCount = Size;
 8007876:	68fb      	ldr	r3, [r7, #12]
 8007878:	893a      	ldrh	r2, [r7, #8]
 800787a:	855a      	strh	r2, [r3, #42]	@ 0x2a
    hi2c->XferISR   = NULL;
 800787c:	68fb      	ldr	r3, [r7, #12]
 800787e:	2200      	movs	r2, #0
 8007880:	635a      	str	r2, [r3, #52]	@ 0x34

    /* Send Slave Address */
    /* Set NBYTES to write and reload if hi2c->XferCount > MAX_NBYTE_SIZE and generate RESTART */
    if (hi2c->XferCount > MAX_NBYTE_SIZE)
 8007882:	68fb      	ldr	r3, [r7, #12]
 8007884:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007886:	b29b      	uxth	r3, r3
 8007888:	2bff      	cmp	r3, #255	@ 0xff
 800788a:	d90e      	bls.n	80078aa <HAL_I2C_Master_Receive+0xaa>
    {
      hi2c->XferSize = MAX_NBYTE_SIZE;
 800788c:	68fb      	ldr	r3, [r7, #12]
 800788e:	22ff      	movs	r2, #255	@ 0xff
 8007890:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 8007892:	68fb      	ldr	r3, [r7, #12]
 8007894:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007896:	b2da      	uxtb	r2, r3
 8007898:	8979      	ldrh	r1, [r7, #10]
 800789a:	4b52      	ldr	r3, [pc, #328]	@ (80079e4 <HAL_I2C_Master_Receive+0x1e4>)
 800789c:	9300      	str	r3, [sp, #0]
 800789e:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 80078a2:	68f8      	ldr	r0, [r7, #12]
 80078a4:	f000 fb16 	bl	8007ed4 <I2C_TransferConfig>
 80078a8:	e06d      	b.n	8007986 <HAL_I2C_Master_Receive+0x186>
                         I2C_GENERATE_START_READ);
    }
    else
    {
      hi2c->XferSize = hi2c->XferCount;
 80078aa:	68fb      	ldr	r3, [r7, #12]
 80078ac:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 80078ae:	b29a      	uxth	r2, r3
 80078b0:	68fb      	ldr	r3, [r7, #12]
 80078b2:	851a      	strh	r2, [r3, #40]	@ 0x28
      I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 80078b4:	68fb      	ldr	r3, [r7, #12]
 80078b6:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078b8:	b2da      	uxtb	r2, r3
 80078ba:	8979      	ldrh	r1, [r7, #10]
 80078bc:	4b49      	ldr	r3, [pc, #292]	@ (80079e4 <HAL_I2C_Master_Receive+0x1e4>)
 80078be:	9300      	str	r3, [sp, #0]
 80078c0:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 80078c4:	68f8      	ldr	r0, [r7, #12]
 80078c6:	f000 fb05 	bl	8007ed4 <I2C_TransferConfig>
                         I2C_GENERATE_START_READ);
    }

    while (hi2c->XferCount > 0U)
 80078ca:	e05c      	b.n	8007986 <HAL_I2C_Master_Receive+0x186>
    {
      /* Wait until RXNE flag is set */
      if (I2C_WaitOnRXNEFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 80078cc:	697a      	ldr	r2, [r7, #20]
 80078ce:	6a39      	ldr	r1, [r7, #32]
 80078d0:	68f8      	ldr	r0, [r7, #12]
 80078d2:	f000 f993 	bl	8007bfc <I2C_WaitOnRXNEFlagUntilTimeout>
 80078d6:	4603      	mov	r3, r0
 80078d8:	2b00      	cmp	r3, #0
 80078da:	d001      	beq.n	80078e0 <HAL_I2C_Master_Receive+0xe0>
      {
        return HAL_ERROR;
 80078dc:	2301      	movs	r3, #1
 80078de:	e07c      	b.n	80079da <HAL_I2C_Master_Receive+0x1da>
      }

      /* Read data from RXDR */
      *hi2c->pBuffPtr = (uint8_t)hi2c->Instance->RXDR;
 80078e0:	68fb      	ldr	r3, [r7, #12]
 80078e2:	681b      	ldr	r3, [r3, #0]
 80078e4:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 80078e6:	68fb      	ldr	r3, [r7, #12]
 80078e8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078ea:	b2d2      	uxtb	r2, r2
 80078ec:	701a      	strb	r2, [r3, #0]

      /* Increment Buffer pointer */
      hi2c->pBuffPtr++;
 80078ee:	68fb      	ldr	r3, [r7, #12]
 80078f0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80078f2:	1c5a      	adds	r2, r3, #1
 80078f4:	68fb      	ldr	r3, [r7, #12]
 80078f6:	625a      	str	r2, [r3, #36]	@ 0x24

      hi2c->XferSize--;
 80078f8:	68fb      	ldr	r3, [r7, #12]
 80078fa:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 80078fc:	3b01      	subs	r3, #1
 80078fe:	b29a      	uxth	r2, r3
 8007900:	68fb      	ldr	r3, [r7, #12]
 8007902:	851a      	strh	r2, [r3, #40]	@ 0x28
      hi2c->XferCount--;
 8007904:	68fb      	ldr	r3, [r7, #12]
 8007906:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007908:	b29b      	uxth	r3, r3
 800790a:	3b01      	subs	r3, #1
 800790c:	b29a      	uxth	r2, r3
 800790e:	68fb      	ldr	r3, [r7, #12]
 8007910:	855a      	strh	r2, [r3, #42]	@ 0x2a

      if ((hi2c->XferCount != 0U) && (hi2c->XferSize == 0U))
 8007912:	68fb      	ldr	r3, [r7, #12]
 8007914:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007916:	b29b      	uxth	r3, r3
 8007918:	2b00      	cmp	r3, #0
 800791a:	d034      	beq.n	8007986 <HAL_I2C_Master_Receive+0x186>
 800791c:	68fb      	ldr	r3, [r7, #12]
 800791e:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007920:	2b00      	cmp	r3, #0
 8007922:	d130      	bne.n	8007986 <HAL_I2C_Master_Receive+0x186>
      {
        /* Wait until TCR flag is set */
        if (I2C_WaitOnFlagUntilTimeout(hi2c, I2C_FLAG_TCR, RESET, Timeout, tickstart) != HAL_OK)
 8007924:	697b      	ldr	r3, [r7, #20]
 8007926:	9300      	str	r3, [sp, #0]
 8007928:	6a3b      	ldr	r3, [r7, #32]
 800792a:	2200      	movs	r2, #0
 800792c:	2180      	movs	r1, #128	@ 0x80
 800792e:	68f8      	ldr	r0, [r7, #12]
 8007930:	f000 f880 	bl	8007a34 <I2C_WaitOnFlagUntilTimeout>
 8007934:	4603      	mov	r3, r0
 8007936:	2b00      	cmp	r3, #0
 8007938:	d001      	beq.n	800793e <HAL_I2C_Master_Receive+0x13e>
        {
          return HAL_ERROR;
 800793a:	2301      	movs	r3, #1
 800793c:	e04d      	b.n	80079da <HAL_I2C_Master_Receive+0x1da>
        }

        if (hi2c->XferCount > MAX_NBYTE_SIZE)
 800793e:	68fb      	ldr	r3, [r7, #12]
 8007940:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 8007942:	b29b      	uxth	r3, r3
 8007944:	2bff      	cmp	r3, #255	@ 0xff
 8007946:	d90e      	bls.n	8007966 <HAL_I2C_Master_Receive+0x166>
        {
          hi2c->XferSize = MAX_NBYTE_SIZE;
 8007948:	68fb      	ldr	r3, [r7, #12]
 800794a:	22ff      	movs	r2, #255	@ 0xff
 800794c:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_RELOAD_MODE,
 800794e:	68fb      	ldr	r3, [r7, #12]
 8007950:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007952:	b2da      	uxtb	r2, r3
 8007954:	8979      	ldrh	r1, [r7, #10]
 8007956:	2300      	movs	r3, #0
 8007958:	9300      	str	r3, [sp, #0]
 800795a:	f04f 7380 	mov.w	r3, #16777216	@ 0x1000000
 800795e:	68f8      	ldr	r0, [r7, #12]
 8007960:	f000 fab8 	bl	8007ed4 <I2C_TransferConfig>
 8007964:	e00f      	b.n	8007986 <HAL_I2C_Master_Receive+0x186>
                             I2C_NO_STARTSTOP);
        }
        else
        {
          hi2c->XferSize = hi2c->XferCount;
 8007966:	68fb      	ldr	r3, [r7, #12]
 8007968:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800796a:	b29a      	uxth	r2, r3
 800796c:	68fb      	ldr	r3, [r7, #12]
 800796e:	851a      	strh	r2, [r3, #40]	@ 0x28
          I2C_TransferConfig(hi2c, DevAddress, (uint8_t)hi2c->XferSize, I2C_AUTOEND_MODE,
 8007970:	68fb      	ldr	r3, [r7, #12]
 8007972:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007974:	b2da      	uxtb	r2, r3
 8007976:	8979      	ldrh	r1, [r7, #10]
 8007978:	2300      	movs	r3, #0
 800797a:	9300      	str	r3, [sp, #0]
 800797c:	f04f 7300 	mov.w	r3, #33554432	@ 0x2000000
 8007980:	68f8      	ldr	r0, [r7, #12]
 8007982:	f000 faa7 	bl	8007ed4 <I2C_TransferConfig>
    while (hi2c->XferCount > 0U)
 8007986:	68fb      	ldr	r3, [r7, #12]
 8007988:	8d5b      	ldrh	r3, [r3, #42]	@ 0x2a
 800798a:	b29b      	uxth	r3, r3
 800798c:	2b00      	cmp	r3, #0
 800798e:	d19d      	bne.n	80078cc <HAL_I2C_Master_Receive+0xcc>
      }
    }

    /* No need to Check TC flag, with AUTOEND mode the stop is automatically generated */
    /* Wait until STOPF flag is set */
    if (I2C_WaitOnSTOPFlagUntilTimeout(hi2c, Timeout, tickstart) != HAL_OK)
 8007990:	697a      	ldr	r2, [r7, #20]
 8007992:	6a39      	ldr	r1, [r7, #32]
 8007994:	68f8      	ldr	r0, [r7, #12]
 8007996:	f000 f8ed 	bl	8007b74 <I2C_WaitOnSTOPFlagUntilTimeout>
 800799a:	4603      	mov	r3, r0
 800799c:	2b00      	cmp	r3, #0
 800799e:	d001      	beq.n	80079a4 <HAL_I2C_Master_Receive+0x1a4>
    {
      return HAL_ERROR;
 80079a0:	2301      	movs	r3, #1
 80079a2:	e01a      	b.n	80079da <HAL_I2C_Master_Receive+0x1da>
    }

    /* Clear STOP Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 80079a4:	68fb      	ldr	r3, [r7, #12]
 80079a6:	681b      	ldr	r3, [r3, #0]
 80079a8:	2220      	movs	r2, #32
 80079aa:	61da      	str	r2, [r3, #28]

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 80079ac:	68fb      	ldr	r3, [r7, #12]
 80079ae:	681b      	ldr	r3, [r3, #0]
 80079b0:	6859      	ldr	r1, [r3, #4]
 80079b2:	68fb      	ldr	r3, [r7, #12]
 80079b4:	681a      	ldr	r2, [r3, #0]
 80079b6:	4b0c      	ldr	r3, [pc, #48]	@ (80079e8 <HAL_I2C_Master_Receive+0x1e8>)
 80079b8:	400b      	ands	r3, r1
 80079ba:	6053      	str	r3, [r2, #4]

    hi2c->State = HAL_I2C_STATE_READY;
 80079bc:	68fb      	ldr	r3, [r7, #12]
 80079be:	2220      	movs	r2, #32
 80079c0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode  = HAL_I2C_MODE_NONE;
 80079c4:	68fb      	ldr	r3, [r7, #12]
 80079c6:	2200      	movs	r2, #0
 80079c8:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 80079cc:	68fb      	ldr	r3, [r7, #12]
 80079ce:	2200      	movs	r2, #0
 80079d0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 80079d4:	2300      	movs	r3, #0
 80079d6:	e000      	b.n	80079da <HAL_I2C_Master_Receive+0x1da>
  }
  else
  {
    return HAL_BUSY;
 80079d8:	2302      	movs	r3, #2
  }
}
 80079da:	4618      	mov	r0, r3
 80079dc:	3718      	adds	r7, #24
 80079de:	46bd      	mov	sp, r7
 80079e0:	bd80      	pop	{r7, pc}
 80079e2:	bf00      	nop
 80079e4:	80002400 	.word	0x80002400
 80079e8:	fe00e800 	.word	0xfe00e800

080079ec <I2C_Flush_TXDR>:
  * @brief  I2C Tx data register flush process.
  * @param  hi2c I2C handle.
  * @retval None
  */
static void I2C_Flush_TXDR(I2C_HandleTypeDef *hi2c)
{
 80079ec:	b480      	push	{r7}
 80079ee:	b083      	sub	sp, #12
 80079f0:	af00      	add	r7, sp, #0
 80079f2:	6078      	str	r0, [r7, #4]
  /* If a pending TXIS flag is set */
  /* Write a dummy data in TXDR to clear it */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) != RESET)
 80079f4:	687b      	ldr	r3, [r7, #4]
 80079f6:	681b      	ldr	r3, [r3, #0]
 80079f8:	699b      	ldr	r3, [r3, #24]
 80079fa:	f003 0302 	and.w	r3, r3, #2
 80079fe:	2b02      	cmp	r3, #2
 8007a00:	d103      	bne.n	8007a0a <I2C_Flush_TXDR+0x1e>
  {
    hi2c->Instance->TXDR = 0x00U;
 8007a02:	687b      	ldr	r3, [r7, #4]
 8007a04:	681b      	ldr	r3, [r3, #0]
 8007a06:	2200      	movs	r2, #0
 8007a08:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /* Flush TX register if not empty */
  if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXE) == RESET)
 8007a0a:	687b      	ldr	r3, [r7, #4]
 8007a0c:	681b      	ldr	r3, [r3, #0]
 8007a0e:	699b      	ldr	r3, [r3, #24]
 8007a10:	f003 0301 	and.w	r3, r3, #1
 8007a14:	2b01      	cmp	r3, #1
 8007a16:	d007      	beq.n	8007a28 <I2C_Flush_TXDR+0x3c>
  {
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_TXE);
 8007a18:	687b      	ldr	r3, [r7, #4]
 8007a1a:	681b      	ldr	r3, [r3, #0]
 8007a1c:	699a      	ldr	r2, [r3, #24]
 8007a1e:	687b      	ldr	r3, [r7, #4]
 8007a20:	681b      	ldr	r3, [r3, #0]
 8007a22:	f042 0201 	orr.w	r2, r2, #1
 8007a26:	619a      	str	r2, [r3, #24]
  }
}
 8007a28:	bf00      	nop
 8007a2a:	370c      	adds	r7, #12
 8007a2c:	46bd      	mov	sp, r7
 8007a2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007a32:	4770      	bx	lr

08007a34 <I2C_WaitOnFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Flag, FlagStatus Status,
                                                    uint32_t Timeout, uint32_t Tickstart)
{
 8007a34:	b580      	push	{r7, lr}
 8007a36:	b084      	sub	sp, #16
 8007a38:	af00      	add	r7, sp, #0
 8007a3a:	60f8      	str	r0, [r7, #12]
 8007a3c:	60b9      	str	r1, [r7, #8]
 8007a3e:	603b      	str	r3, [r7, #0]
 8007a40:	4613      	mov	r3, r2
 8007a42:	71fb      	strb	r3, [r7, #7]
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007a44:	e03b      	b.n	8007abe <I2C_WaitOnFlagUntilTimeout+0x8a>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007a46:	69ba      	ldr	r2, [r7, #24]
 8007a48:	6839      	ldr	r1, [r7, #0]
 8007a4a:	68f8      	ldr	r0, [r7, #12]
 8007a4c:	f000 f962 	bl	8007d14 <I2C_IsErrorOccurred>
 8007a50:	4603      	mov	r3, r0
 8007a52:	2b00      	cmp	r3, #0
 8007a54:	d001      	beq.n	8007a5a <I2C_WaitOnFlagUntilTimeout+0x26>
    {
      return HAL_ERROR;
 8007a56:	2301      	movs	r3, #1
 8007a58:	e041      	b.n	8007ade <I2C_WaitOnFlagUntilTimeout+0xaa>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007a5a:	683b      	ldr	r3, [r7, #0]
 8007a5c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007a60:	d02d      	beq.n	8007abe <I2C_WaitOnFlagUntilTimeout+0x8a>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007a62:	f7fd fb93 	bl	800518c <HAL_GetTick>
 8007a66:	4602      	mov	r2, r0
 8007a68:	69bb      	ldr	r3, [r7, #24]
 8007a6a:	1ad3      	subs	r3, r2, r3
 8007a6c:	683a      	ldr	r2, [r7, #0]
 8007a6e:	429a      	cmp	r2, r3
 8007a70:	d302      	bcc.n	8007a78 <I2C_WaitOnFlagUntilTimeout+0x44>
 8007a72:	683b      	ldr	r3, [r7, #0]
 8007a74:	2b00      	cmp	r3, #0
 8007a76:	d122      	bne.n	8007abe <I2C_WaitOnFlagUntilTimeout+0x8a>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, Flag) == Status))
 8007a78:	68fb      	ldr	r3, [r7, #12]
 8007a7a:	681b      	ldr	r3, [r3, #0]
 8007a7c:	699a      	ldr	r2, [r3, #24]
 8007a7e:	68bb      	ldr	r3, [r7, #8]
 8007a80:	4013      	ands	r3, r2
 8007a82:	68ba      	ldr	r2, [r7, #8]
 8007a84:	429a      	cmp	r2, r3
 8007a86:	bf0c      	ite	eq
 8007a88:	2301      	moveq	r3, #1
 8007a8a:	2300      	movne	r3, #0
 8007a8c:	b2db      	uxtb	r3, r3
 8007a8e:	461a      	mov	r2, r3
 8007a90:	79fb      	ldrb	r3, [r7, #7]
 8007a92:	429a      	cmp	r2, r3
 8007a94:	d113      	bne.n	8007abe <I2C_WaitOnFlagUntilTimeout+0x8a>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007a96:	68fb      	ldr	r3, [r7, #12]
 8007a98:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007a9a:	f043 0220 	orr.w	r2, r3, #32
 8007a9e:	68fb      	ldr	r3, [r7, #12]
 8007aa0:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007aa2:	68fb      	ldr	r3, [r7, #12]
 8007aa4:	2220      	movs	r2, #32
 8007aa6:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007aaa:	68fb      	ldr	r3, [r7, #12]
 8007aac:	2200      	movs	r2, #0
 8007aae:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007ab2:	68fb      	ldr	r3, [r7, #12]
 8007ab4:	2200      	movs	r2, #0
 8007ab6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
          return HAL_ERROR;
 8007aba:	2301      	movs	r3, #1
 8007abc:	e00f      	b.n	8007ade <I2C_WaitOnFlagUntilTimeout+0xaa>
  while (__HAL_I2C_GET_FLAG(hi2c, Flag) == Status)
 8007abe:	68fb      	ldr	r3, [r7, #12]
 8007ac0:	681b      	ldr	r3, [r3, #0]
 8007ac2:	699a      	ldr	r2, [r3, #24]
 8007ac4:	68bb      	ldr	r3, [r7, #8]
 8007ac6:	4013      	ands	r3, r2
 8007ac8:	68ba      	ldr	r2, [r7, #8]
 8007aca:	429a      	cmp	r2, r3
 8007acc:	bf0c      	ite	eq
 8007ace:	2301      	moveq	r3, #1
 8007ad0:	2300      	movne	r3, #0
 8007ad2:	b2db      	uxtb	r3, r3
 8007ad4:	461a      	mov	r2, r3
 8007ad6:	79fb      	ldrb	r3, [r7, #7]
 8007ad8:	429a      	cmp	r2, r3
 8007ada:	d0b4      	beq.n	8007a46 <I2C_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 8007adc:	2300      	movs	r3, #0
}
 8007ade:	4618      	mov	r0, r3
 8007ae0:	3710      	adds	r7, #16
 8007ae2:	46bd      	mov	sp, r7
 8007ae4:	bd80      	pop	{r7, pc}

08007ae6 <I2C_WaitOnTXISFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnTXISFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007ae6:	b580      	push	{r7, lr}
 8007ae8:	b084      	sub	sp, #16
 8007aea:	af00      	add	r7, sp, #0
 8007aec:	60f8      	str	r0, [r7, #12]
 8007aee:	60b9      	str	r1, [r7, #8]
 8007af0:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007af2:	e033      	b.n	8007b5c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007af4:	687a      	ldr	r2, [r7, #4]
 8007af6:	68b9      	ldr	r1, [r7, #8]
 8007af8:	68f8      	ldr	r0, [r7, #12]
 8007afa:	f000 f90b 	bl	8007d14 <I2C_IsErrorOccurred>
 8007afe:	4603      	mov	r3, r0
 8007b00:	2b00      	cmp	r3, #0
 8007b02:	d001      	beq.n	8007b08 <I2C_WaitOnTXISFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007b04:	2301      	movs	r3, #1
 8007b06:	e031      	b.n	8007b6c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
    }

    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 8007b08:	68bb      	ldr	r3, [r7, #8]
 8007b0a:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007b0e:	d025      	beq.n	8007b5c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b10:	f7fd fb3c 	bl	800518c <HAL_GetTick>
 8007b14:	4602      	mov	r2, r0
 8007b16:	687b      	ldr	r3, [r7, #4]
 8007b18:	1ad3      	subs	r3, r2, r3
 8007b1a:	68ba      	ldr	r2, [r7, #8]
 8007b1c:	429a      	cmp	r2, r3
 8007b1e:	d302      	bcc.n	8007b26 <I2C_WaitOnTXISFlagUntilTimeout+0x40>
 8007b20:	68bb      	ldr	r3, [r7, #8]
 8007b22:	2b00      	cmp	r3, #0
 8007b24:	d11a      	bne.n	8007b5c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
      {
        if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET))
 8007b26:	68fb      	ldr	r3, [r7, #12]
 8007b28:	681b      	ldr	r3, [r3, #0]
 8007b2a:	699b      	ldr	r3, [r3, #24]
 8007b2c:	f003 0302 	and.w	r3, r3, #2
 8007b30:	2b02      	cmp	r3, #2
 8007b32:	d013      	beq.n	8007b5c <I2C_WaitOnTXISFlagUntilTimeout+0x76>
        {
          hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007b34:	68fb      	ldr	r3, [r7, #12]
 8007b36:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007b38:	f043 0220 	orr.w	r2, r3, #32
 8007b3c:	68fb      	ldr	r3, [r7, #12]
 8007b3e:	645a      	str	r2, [r3, #68]	@ 0x44
          hi2c->State = HAL_I2C_STATE_READY;
 8007b40:	68fb      	ldr	r3, [r7, #12]
 8007b42:	2220      	movs	r2, #32
 8007b44:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
          hi2c->Mode = HAL_I2C_MODE_NONE;
 8007b48:	68fb      	ldr	r3, [r7, #12]
 8007b4a:	2200      	movs	r2, #0
 8007b4c:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

          /* Process Unlocked */
          __HAL_UNLOCK(hi2c);
 8007b50:	68fb      	ldr	r3, [r7, #12]
 8007b52:	2200      	movs	r2, #0
 8007b54:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

          return HAL_ERROR;
 8007b58:	2301      	movs	r3, #1
 8007b5a:	e007      	b.n	8007b6c <I2C_WaitOnTXISFlagUntilTimeout+0x86>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_TXIS) == RESET)
 8007b5c:	68fb      	ldr	r3, [r7, #12]
 8007b5e:	681b      	ldr	r3, [r3, #0]
 8007b60:	699b      	ldr	r3, [r3, #24]
 8007b62:	f003 0302 	and.w	r3, r3, #2
 8007b66:	2b02      	cmp	r3, #2
 8007b68:	d1c4      	bne.n	8007af4 <I2C_WaitOnTXISFlagUntilTimeout+0xe>
        }
      }
    }
  }
  return HAL_OK;
 8007b6a:	2300      	movs	r3, #0
}
 8007b6c:	4618      	mov	r0, r3
 8007b6e:	3710      	adds	r7, #16
 8007b70:	46bd      	mov	sp, r7
 8007b72:	bd80      	pop	{r7, pc}

08007b74 <I2C_WaitOnSTOPFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnSTOPFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007b74:	b580      	push	{r7, lr}
 8007b76:	b084      	sub	sp, #16
 8007b78:	af00      	add	r7, sp, #0
 8007b7a:	60f8      	str	r0, [r7, #12]
 8007b7c:	60b9      	str	r1, [r7, #8]
 8007b7e:	607a      	str	r2, [r7, #4]
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007b80:	e02f      	b.n	8007be2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007b82:	687a      	ldr	r2, [r7, #4]
 8007b84:	68b9      	ldr	r1, [r7, #8]
 8007b86:	68f8      	ldr	r0, [r7, #12]
 8007b88:	f000 f8c4 	bl	8007d14 <I2C_IsErrorOccurred>
 8007b8c:	4603      	mov	r3, r0
 8007b8e:	2b00      	cmp	r3, #0
 8007b90:	d001      	beq.n	8007b96 <I2C_WaitOnSTOPFlagUntilTimeout+0x22>
    {
      return HAL_ERROR;
 8007b92:	2301      	movs	r3, #1
 8007b94:	e02d      	b.n	8007bf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
    }

    /* Check for the Timeout */
    if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 8007b96:	f7fd faf9 	bl	800518c <HAL_GetTick>
 8007b9a:	4602      	mov	r2, r0
 8007b9c:	687b      	ldr	r3, [r7, #4]
 8007b9e:	1ad3      	subs	r3, r2, r3
 8007ba0:	68ba      	ldr	r2, [r7, #8]
 8007ba2:	429a      	cmp	r2, r3
 8007ba4:	d302      	bcc.n	8007bac <I2C_WaitOnSTOPFlagUntilTimeout+0x38>
 8007ba6:	68bb      	ldr	r3, [r7, #8]
 8007ba8:	2b00      	cmp	r3, #0
 8007baa:	d11a      	bne.n	8007be2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET))
 8007bac:	68fb      	ldr	r3, [r7, #12]
 8007bae:	681b      	ldr	r3, [r3, #0]
 8007bb0:	699b      	ldr	r3, [r3, #24]
 8007bb2:	f003 0320 	and.w	r3, r3, #32
 8007bb6:	2b20      	cmp	r3, #32
 8007bb8:	d013      	beq.n	8007be2 <I2C_WaitOnSTOPFlagUntilTimeout+0x6e>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007bba:	68fb      	ldr	r3, [r7, #12]
 8007bbc:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007bbe:	f043 0220 	orr.w	r2, r3, #32
 8007bc2:	68fb      	ldr	r3, [r7, #12]
 8007bc4:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007bc6:	68fb      	ldr	r3, [r7, #12]
 8007bc8:	2220      	movs	r2, #32
 8007bca:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007bce:	68fb      	ldr	r3, [r7, #12]
 8007bd0:	2200      	movs	r2, #0
 8007bd2:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007bd6:	68fb      	ldr	r3, [r7, #12]
 8007bd8:	2200      	movs	r2, #0
 8007bda:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        return HAL_ERROR;
 8007bde:	2301      	movs	r3, #1
 8007be0:	e007      	b.n	8007bf2 <I2C_WaitOnSTOPFlagUntilTimeout+0x7e>
  while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007be2:	68fb      	ldr	r3, [r7, #12]
 8007be4:	681b      	ldr	r3, [r3, #0]
 8007be6:	699b      	ldr	r3, [r3, #24]
 8007be8:	f003 0320 	and.w	r3, r3, #32
 8007bec:	2b20      	cmp	r3, #32
 8007bee:	d1c8      	bne.n	8007b82 <I2C_WaitOnSTOPFlagUntilTimeout+0xe>
      }
    }
  }
  return HAL_OK;
 8007bf0:	2300      	movs	r3, #0
}
 8007bf2:	4618      	mov	r0, r3
 8007bf4:	3710      	adds	r7, #16
 8007bf6:	46bd      	mov	sp, r7
 8007bf8:	bd80      	pop	{r7, pc}
	...

08007bfc <I2C_WaitOnRXNEFlagUntilTimeout>:
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_WaitOnRXNEFlagUntilTimeout(I2C_HandleTypeDef *hi2c, uint32_t Timeout,
                                                        uint32_t Tickstart)
{
 8007bfc:	b580      	push	{r7, lr}
 8007bfe:	b086      	sub	sp, #24
 8007c00:	af00      	add	r7, sp, #0
 8007c02:	60f8      	str	r0, [r7, #12]
 8007c04:	60b9      	str	r1, [r7, #8]
 8007c06:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007c08:	2300      	movs	r3, #0
 8007c0a:	75fb      	strb	r3, [r7, #23]

  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007c0c:	e071      	b.n	8007cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
  {
    /* Check if an error is detected */
    if (I2C_IsErrorOccurred(hi2c, Timeout, Tickstart) != HAL_OK)
 8007c0e:	687a      	ldr	r2, [r7, #4]
 8007c10:	68b9      	ldr	r1, [r7, #8]
 8007c12:	68f8      	ldr	r0, [r7, #12]
 8007c14:	f000 f87e 	bl	8007d14 <I2C_IsErrorOccurred>
 8007c18:	4603      	mov	r3, r0
 8007c1a:	2b00      	cmp	r3, #0
 8007c1c:	d001      	beq.n	8007c22 <I2C_WaitOnRXNEFlagUntilTimeout+0x26>
    {
      status = HAL_ERROR;
 8007c1e:	2301      	movs	r3, #1
 8007c20:	75fb      	strb	r3, [r7, #23]
    }

    /* Check if a STOPF is detected */
    if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == SET) && (status == HAL_OK))
 8007c22:	68fb      	ldr	r3, [r7, #12]
 8007c24:	681b      	ldr	r3, [r3, #0]
 8007c26:	699b      	ldr	r3, [r3, #24]
 8007c28:	f003 0320 	and.w	r3, r3, #32
 8007c2c:	2b20      	cmp	r3, #32
 8007c2e:	d13b      	bne.n	8007ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
 8007c30:	7dfb      	ldrb	r3, [r7, #23]
 8007c32:	2b00      	cmp	r3, #0
 8007c34:	d138      	bne.n	8007ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
    {
      /* Check if an RXNE is pending */
      /* Store Last receive data if any */
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == SET) && (hi2c->XferSize > 0U))
 8007c36:	68fb      	ldr	r3, [r7, #12]
 8007c38:	681b      	ldr	r3, [r3, #0]
 8007c3a:	699b      	ldr	r3, [r3, #24]
 8007c3c:	f003 0304 	and.w	r3, r3, #4
 8007c40:	2b04      	cmp	r3, #4
 8007c42:	d105      	bne.n	8007c50 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
 8007c44:	68fb      	ldr	r3, [r7, #12]
 8007c46:	8d1b      	ldrh	r3, [r3, #40]	@ 0x28
 8007c48:	2b00      	cmp	r3, #0
 8007c4a:	d001      	beq.n	8007c50 <I2C_WaitOnRXNEFlagUntilTimeout+0x54>
      {
        /* Return HAL_OK */
        /* The Reading of data from RXDR will be done in caller function */
        status = HAL_OK;
 8007c4c:	2300      	movs	r3, #0
 8007c4e:	75fb      	strb	r3, [r7, #23]
      }

      /* Check a no-acknowledge have been detected */
      if (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_AF) == SET)
 8007c50:	68fb      	ldr	r3, [r7, #12]
 8007c52:	681b      	ldr	r3, [r3, #0]
 8007c54:	699b      	ldr	r3, [r3, #24]
 8007c56:	f003 0310 	and.w	r3, r3, #16
 8007c5a:	2b10      	cmp	r3, #16
 8007c5c:	d121      	bne.n	8007ca2 <I2C_WaitOnRXNEFlagUntilTimeout+0xa6>
      {
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007c5e:	68fb      	ldr	r3, [r7, #12]
 8007c60:	681b      	ldr	r3, [r3, #0]
 8007c62:	2210      	movs	r2, #16
 8007c64:	61da      	str	r2, [r3, #28]
        hi2c->ErrorCode = HAL_I2C_ERROR_AF;
 8007c66:	68fb      	ldr	r3, [r7, #12]
 8007c68:	2204      	movs	r2, #4
 8007c6a:	645a      	str	r2, [r3, #68]	@ 0x44

        /* Clear STOP Flag */
        __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007c6c:	68fb      	ldr	r3, [r7, #12]
 8007c6e:	681b      	ldr	r3, [r3, #0]
 8007c70:	2220      	movs	r2, #32
 8007c72:	61da      	str	r2, [r3, #28]

        /* Clear Configuration Register 2 */
        I2C_RESET_CR2(hi2c);
 8007c74:	68fb      	ldr	r3, [r7, #12]
 8007c76:	681b      	ldr	r3, [r3, #0]
 8007c78:	6859      	ldr	r1, [r3, #4]
 8007c7a:	68fb      	ldr	r3, [r7, #12]
 8007c7c:	681a      	ldr	r2, [r3, #0]
 8007c7e:	4b24      	ldr	r3, [pc, #144]	@ (8007d10 <I2C_WaitOnRXNEFlagUntilTimeout+0x114>)
 8007c80:	400b      	ands	r3, r1
 8007c82:	6053      	str	r3, [r2, #4]

        hi2c->State = HAL_I2C_STATE_READY;
 8007c84:	68fb      	ldr	r3, [r7, #12]
 8007c86:	2220      	movs	r2, #32
 8007c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
        hi2c->Mode = HAL_I2C_MODE_NONE;
 8007c8c:	68fb      	ldr	r3, [r7, #12]
 8007c8e:	2200      	movs	r2, #0
 8007c90:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007c94:	68fb      	ldr	r3, [r7, #12]
 8007c96:	2200      	movs	r2, #0
 8007c98:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007c9c:	2301      	movs	r3, #1
 8007c9e:	75fb      	strb	r3, [r7, #23]
 8007ca0:	e002      	b.n	8007ca8 <I2C_WaitOnRXNEFlagUntilTimeout+0xac>
      }
      else
      {
        hi2c->ErrorCode = HAL_I2C_ERROR_NONE;
 8007ca2:	68fb      	ldr	r3, [r7, #12]
 8007ca4:	2200      	movs	r2, #0
 8007ca6:	645a      	str	r2, [r3, #68]	@ 0x44
      }
    }

    /* Check for the Timeout */
    if ((((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U)) && (status == HAL_OK))
 8007ca8:	f7fd fa70 	bl	800518c <HAL_GetTick>
 8007cac:	4602      	mov	r2, r0
 8007cae:	687b      	ldr	r3, [r7, #4]
 8007cb0:	1ad3      	subs	r3, r2, r3
 8007cb2:	68ba      	ldr	r2, [r7, #8]
 8007cb4:	429a      	cmp	r2, r3
 8007cb6:	d302      	bcc.n	8007cbe <I2C_WaitOnRXNEFlagUntilTimeout+0xc2>
 8007cb8:	68bb      	ldr	r3, [r7, #8]
 8007cba:	2b00      	cmp	r3, #0
 8007cbc:	d119      	bne.n	8007cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
 8007cbe:	7dfb      	ldrb	r3, [r7, #23]
 8007cc0:	2b00      	cmp	r3, #0
 8007cc2:	d116      	bne.n	8007cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
    {
      if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET))
 8007cc4:	68fb      	ldr	r3, [r7, #12]
 8007cc6:	681b      	ldr	r3, [r3, #0]
 8007cc8:	699b      	ldr	r3, [r3, #24]
 8007cca:	f003 0304 	and.w	r3, r3, #4
 8007cce:	2b04      	cmp	r3, #4
 8007cd0:	d00f      	beq.n	8007cf2 <I2C_WaitOnRXNEFlagUntilTimeout+0xf6>
      {
        hi2c->ErrorCode |= HAL_I2C_ERROR_TIMEOUT;
 8007cd2:	68fb      	ldr	r3, [r7, #12]
 8007cd4:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8007cd6:	f043 0220 	orr.w	r2, r3, #32
 8007cda:	68fb      	ldr	r3, [r7, #12]
 8007cdc:	645a      	str	r2, [r3, #68]	@ 0x44
        hi2c->State = HAL_I2C_STATE_READY;
 8007cde:	68fb      	ldr	r3, [r7, #12]
 8007ce0:	2220      	movs	r2, #32
 8007ce2:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

        /* Process Unlocked */
        __HAL_UNLOCK(hi2c);
 8007ce6:	68fb      	ldr	r3, [r7, #12]
 8007ce8:	2200      	movs	r2, #0
 8007cea:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

        status = HAL_ERROR;
 8007cee:	2301      	movs	r3, #1
 8007cf0:	75fb      	strb	r3, [r7, #23]
  while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_RXNE) == RESET) && (status == HAL_OK))
 8007cf2:	68fb      	ldr	r3, [r7, #12]
 8007cf4:	681b      	ldr	r3, [r3, #0]
 8007cf6:	699b      	ldr	r3, [r3, #24]
 8007cf8:	f003 0304 	and.w	r3, r3, #4
 8007cfc:	2b04      	cmp	r3, #4
 8007cfe:	d002      	beq.n	8007d06 <I2C_WaitOnRXNEFlagUntilTimeout+0x10a>
 8007d00:	7dfb      	ldrb	r3, [r7, #23]
 8007d02:	2b00      	cmp	r3, #0
 8007d04:	d083      	beq.n	8007c0e <I2C_WaitOnRXNEFlagUntilTimeout+0x12>
      }
    }
  }
  return status;
 8007d06:	7dfb      	ldrb	r3, [r7, #23]
}
 8007d08:	4618      	mov	r0, r3
 8007d0a:	3718      	adds	r7, #24
 8007d0c:	46bd      	mov	sp, r7
 8007d0e:	bd80      	pop	{r7, pc}
 8007d10:	fe00e800 	.word	0xfe00e800

08007d14 <I2C_IsErrorOccurred>:
  * @param  Timeout Timeout duration
  * @param  Tickstart Tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef I2C_IsErrorOccurred(I2C_HandleTypeDef *hi2c, uint32_t Timeout, uint32_t Tickstart)
{
 8007d14:	b580      	push	{r7, lr}
 8007d16:	b08a      	sub	sp, #40	@ 0x28
 8007d18:	af00      	add	r7, sp, #0
 8007d1a:	60f8      	str	r0, [r7, #12]
 8007d1c:	60b9      	str	r1, [r7, #8]
 8007d1e:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 8007d20:	2300      	movs	r3, #0
 8007d22:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  uint32_t itflag   = hi2c->Instance->ISR;
 8007d26:	68fb      	ldr	r3, [r7, #12]
 8007d28:	681b      	ldr	r3, [r3, #0]
 8007d2a:	699b      	ldr	r3, [r3, #24]
 8007d2c:	61bb      	str	r3, [r7, #24]
  uint32_t error_code = 0;
 8007d2e:	2300      	movs	r3, #0
 8007d30:	623b      	str	r3, [r7, #32]
  uint32_t tickstart = Tickstart;
 8007d32:	687b      	ldr	r3, [r7, #4]
 8007d34:	61fb      	str	r3, [r7, #28]
  uint32_t tmp1;
  HAL_I2C_ModeTypeDef tmp2;

  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_AF))
 8007d36:	69bb      	ldr	r3, [r7, #24]
 8007d38:	f003 0310 	and.w	r3, r3, #16
 8007d3c:	2b00      	cmp	r3, #0
 8007d3e:	d068      	beq.n	8007e12 <I2C_IsErrorOccurred+0xfe>
  {
    /* Clear NACKF Flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_AF);
 8007d40:	68fb      	ldr	r3, [r7, #12]
 8007d42:	681b      	ldr	r3, [r3, #0]
 8007d44:	2210      	movs	r2, #16
 8007d46:	61da      	str	r2, [r3, #28]

    /* Wait until STOP Flag is set or timeout occurred */
    /* AutoEnd should be initiate after AF */
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007d48:	e049      	b.n	8007dde <I2C_IsErrorOccurred+0xca>
    {
      /* Check for the Timeout */
      if (Timeout != HAL_MAX_DELAY)
 8007d4a:	68bb      	ldr	r3, [r7, #8]
 8007d4c:	f1b3 3fff 	cmp.w	r3, #4294967295
 8007d50:	d045      	beq.n	8007dde <I2C_IsErrorOccurred+0xca>
      {
        if (((HAL_GetTick() - tickstart) > Timeout) || (Timeout == 0U))
 8007d52:	f7fd fa1b 	bl	800518c <HAL_GetTick>
 8007d56:	4602      	mov	r2, r0
 8007d58:	69fb      	ldr	r3, [r7, #28]
 8007d5a:	1ad3      	subs	r3, r2, r3
 8007d5c:	68ba      	ldr	r2, [r7, #8]
 8007d5e:	429a      	cmp	r2, r3
 8007d60:	d302      	bcc.n	8007d68 <I2C_IsErrorOccurred+0x54>
 8007d62:	68bb      	ldr	r3, [r7, #8]
 8007d64:	2b00      	cmp	r3, #0
 8007d66:	d13a      	bne.n	8007dde <I2C_IsErrorOccurred+0xca>
        {
          tmp1 = (uint32_t)(hi2c->Instance->CR2 & I2C_CR2_STOP);
 8007d68:	68fb      	ldr	r3, [r7, #12]
 8007d6a:	681b      	ldr	r3, [r3, #0]
 8007d6c:	685b      	ldr	r3, [r3, #4]
 8007d6e:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8007d72:	617b      	str	r3, [r7, #20]
          tmp2 = hi2c->Mode;
 8007d74:	68fb      	ldr	r3, [r7, #12]
 8007d76:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8007d7a:	74fb      	strb	r3, [r7, #19]

          /* In case of I2C still busy, try to regenerate a STOP manually */
          if ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_BUSY) != RESET) && \
 8007d7c:	68fb      	ldr	r3, [r7, #12]
 8007d7e:	681b      	ldr	r3, [r3, #0]
 8007d80:	699b      	ldr	r3, [r3, #24]
 8007d82:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8007d86:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 8007d8a:	d121      	bne.n	8007dd0 <I2C_IsErrorOccurred+0xbc>
 8007d8c:	697b      	ldr	r3, [r7, #20]
 8007d8e:	f5b3 4f80 	cmp.w	r3, #16384	@ 0x4000
 8007d92:	d01d      	beq.n	8007dd0 <I2C_IsErrorOccurred+0xbc>
              (tmp1 != I2C_CR2_STOP) && \
 8007d94:	7cfb      	ldrb	r3, [r7, #19]
 8007d96:	2b20      	cmp	r3, #32
 8007d98:	d01a      	beq.n	8007dd0 <I2C_IsErrorOccurred+0xbc>
              (tmp2 != HAL_I2C_MODE_SLAVE))
          {
            /* Generate Stop */
            hi2c->Instance->CR2 |= I2C_CR2_STOP;
 8007d9a:	68fb      	ldr	r3, [r7, #12]
 8007d9c:	681b      	ldr	r3, [r3, #0]
 8007d9e:	685a      	ldr	r2, [r3, #4]
 8007da0:	68fb      	ldr	r3, [r7, #12]
 8007da2:	681b      	ldr	r3, [r3, #0]
 8007da4:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8007da8:	605a      	str	r2, [r3, #4]

            /* Update Tick with new reference */
            tickstart = HAL_GetTick();
 8007daa:	f7fd f9ef 	bl	800518c <HAL_GetTick>
 8007dae:	61f8      	str	r0, [r7, #28]
          }

          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007db0:	e00e      	b.n	8007dd0 <I2C_IsErrorOccurred+0xbc>
          {
            /* Check for the Timeout */
            if ((HAL_GetTick() - tickstart) > I2C_TIMEOUT_STOPF)
 8007db2:	f7fd f9eb 	bl	800518c <HAL_GetTick>
 8007db6:	4602      	mov	r2, r0
 8007db8:	69fb      	ldr	r3, [r7, #28]
 8007dba:	1ad3      	subs	r3, r2, r3
 8007dbc:	2b19      	cmp	r3, #25
 8007dbe:	d907      	bls.n	8007dd0 <I2C_IsErrorOccurred+0xbc>
            {
              error_code |= HAL_I2C_ERROR_TIMEOUT;
 8007dc0:	6a3b      	ldr	r3, [r7, #32]
 8007dc2:	f043 0320 	orr.w	r3, r3, #32
 8007dc6:	623b      	str	r3, [r7, #32]

              status = HAL_ERROR;
 8007dc8:	2301      	movs	r3, #1
 8007dca:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27

              break;
 8007dce:	e006      	b.n	8007dde <I2C_IsErrorOccurred+0xca>
          while (__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET)
 8007dd0:	68fb      	ldr	r3, [r7, #12]
 8007dd2:	681b      	ldr	r3, [r3, #0]
 8007dd4:	699b      	ldr	r3, [r3, #24]
 8007dd6:	f003 0320 	and.w	r3, r3, #32
 8007dda:	2b20      	cmp	r3, #32
 8007ddc:	d1e9      	bne.n	8007db2 <I2C_IsErrorOccurred+0x9e>
    while ((__HAL_I2C_GET_FLAG(hi2c, I2C_FLAG_STOPF) == RESET) && (status == HAL_OK))
 8007dde:	68fb      	ldr	r3, [r7, #12]
 8007de0:	681b      	ldr	r3, [r3, #0]
 8007de2:	699b      	ldr	r3, [r3, #24]
 8007de4:	f003 0320 	and.w	r3, r3, #32
 8007de8:	2b20      	cmp	r3, #32
 8007dea:	d003      	beq.n	8007df4 <I2C_IsErrorOccurred+0xe0>
 8007dec:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007df0:	2b00      	cmp	r3, #0
 8007df2:	d0aa      	beq.n	8007d4a <I2C_IsErrorOccurred+0x36>
        }
      }
    }

    /* In case STOP Flag is detected, clear it */
    if (status == HAL_OK)
 8007df4:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007df8:	2b00      	cmp	r3, #0
 8007dfa:	d103      	bne.n	8007e04 <I2C_IsErrorOccurred+0xf0>
    {
      /* Clear STOP Flag */
      __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_STOPF);
 8007dfc:	68fb      	ldr	r3, [r7, #12]
 8007dfe:	681b      	ldr	r3, [r3, #0]
 8007e00:	2220      	movs	r2, #32
 8007e02:	61da      	str	r2, [r3, #28]
    }

    error_code |= HAL_I2C_ERROR_AF;
 8007e04:	6a3b      	ldr	r3, [r7, #32]
 8007e06:	f043 0304 	orr.w	r3, r3, #4
 8007e0a:	623b      	str	r3, [r7, #32]

    status = HAL_ERROR;
 8007e0c:	2301      	movs	r3, #1
 8007e0e:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Refresh Content of Status register */
  itflag = hi2c->Instance->ISR;
 8007e12:	68fb      	ldr	r3, [r7, #12]
 8007e14:	681b      	ldr	r3, [r3, #0]
 8007e16:	699b      	ldr	r3, [r3, #24]
 8007e18:	61bb      	str	r3, [r7, #24]

  /* Then verify if an additional errors occurs */
  /* Check if a Bus error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_BERR))
 8007e1a:	69bb      	ldr	r3, [r7, #24]
 8007e1c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8007e20:	2b00      	cmp	r3, #0
 8007e22:	d00b      	beq.n	8007e3c <I2C_IsErrorOccurred+0x128>
  {
    error_code |= HAL_I2C_ERROR_BERR;
 8007e24:	6a3b      	ldr	r3, [r7, #32]
 8007e26:	f043 0301 	orr.w	r3, r3, #1
 8007e2a:	623b      	str	r3, [r7, #32]

    /* Clear BERR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_BERR);
 8007e2c:	68fb      	ldr	r3, [r7, #12]
 8007e2e:	681b      	ldr	r3, [r3, #0]
 8007e30:	f44f 7280 	mov.w	r2, #256	@ 0x100
 8007e34:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e36:	2301      	movs	r3, #1
 8007e38:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Over-Run/Under-Run error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_OVR))
 8007e3c:	69bb      	ldr	r3, [r7, #24]
 8007e3e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8007e42:	2b00      	cmp	r3, #0
 8007e44:	d00b      	beq.n	8007e5e <I2C_IsErrorOccurred+0x14a>
  {
    error_code |= HAL_I2C_ERROR_OVR;
 8007e46:	6a3b      	ldr	r3, [r7, #32]
 8007e48:	f043 0308 	orr.w	r3, r3, #8
 8007e4c:	623b      	str	r3, [r7, #32]

    /* Clear OVR flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_OVR);
 8007e4e:	68fb      	ldr	r3, [r7, #12]
 8007e50:	681b      	ldr	r3, [r3, #0]
 8007e52:	f44f 6280 	mov.w	r2, #1024	@ 0x400
 8007e56:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e58:	2301      	movs	r3, #1
 8007e5a:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  /* Check if an Arbitration Loss error occurred */
  if (HAL_IS_BIT_SET(itflag, I2C_FLAG_ARLO))
 8007e5e:	69bb      	ldr	r3, [r7, #24]
 8007e60:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8007e64:	2b00      	cmp	r3, #0
 8007e66:	d00b      	beq.n	8007e80 <I2C_IsErrorOccurred+0x16c>
  {
    error_code |= HAL_I2C_ERROR_ARLO;
 8007e68:	6a3b      	ldr	r3, [r7, #32]
 8007e6a:	f043 0302 	orr.w	r3, r3, #2
 8007e6e:	623b      	str	r3, [r7, #32]

    /* Clear ARLO flag */
    __HAL_I2C_CLEAR_FLAG(hi2c, I2C_FLAG_ARLO);
 8007e70:	68fb      	ldr	r3, [r7, #12]
 8007e72:	681b      	ldr	r3, [r3, #0]
 8007e74:	f44f 7200 	mov.w	r2, #512	@ 0x200
 8007e78:	61da      	str	r2, [r3, #28]

    status = HAL_ERROR;
 8007e7a:	2301      	movs	r3, #1
 8007e7c:	f887 3027 	strb.w	r3, [r7, #39]	@ 0x27
  }

  if (status != HAL_OK)
 8007e80:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
 8007e84:	2b00      	cmp	r3, #0
 8007e86:	d01c      	beq.n	8007ec2 <I2C_IsErrorOccurred+0x1ae>
  {
    /* Flush TX register */
    I2C_Flush_TXDR(hi2c);
 8007e88:	68f8      	ldr	r0, [r7, #12]
 8007e8a:	f7ff fdaf 	bl	80079ec <I2C_Flush_TXDR>

    /* Clear Configuration Register 2 */
    I2C_RESET_CR2(hi2c);
 8007e8e:	68fb      	ldr	r3, [r7, #12]
 8007e90:	681b      	ldr	r3, [r3, #0]
 8007e92:	6859      	ldr	r1, [r3, #4]
 8007e94:	68fb      	ldr	r3, [r7, #12]
 8007e96:	681a      	ldr	r2, [r3, #0]
 8007e98:	4b0d      	ldr	r3, [pc, #52]	@ (8007ed0 <I2C_IsErrorOccurred+0x1bc>)
 8007e9a:	400b      	ands	r3, r1
 8007e9c:	6053      	str	r3, [r2, #4]

    hi2c->ErrorCode |= error_code;
 8007e9e:	68fb      	ldr	r3, [r7, #12]
 8007ea0:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8007ea2:	6a3b      	ldr	r3, [r7, #32]
 8007ea4:	431a      	orrs	r2, r3
 8007ea6:	68fb      	ldr	r3, [r7, #12]
 8007ea8:	645a      	str	r2, [r3, #68]	@ 0x44
    hi2c->State = HAL_I2C_STATE_READY;
 8007eaa:	68fb      	ldr	r3, [r7, #12]
 8007eac:	2220      	movs	r2, #32
 8007eae:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
    hi2c->Mode = HAL_I2C_MODE_NONE;
 8007eb2:	68fb      	ldr	r3, [r7, #12]
 8007eb4:	2200      	movs	r2, #0
 8007eb6:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007eba:	68fb      	ldr	r3, [r7, #12]
 8007ebc:	2200      	movs	r2, #0
 8007ebe:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
  }

  return status;
 8007ec2:	f897 3027 	ldrb.w	r3, [r7, #39]	@ 0x27
}
 8007ec6:	4618      	mov	r0, r3
 8007ec8:	3728      	adds	r7, #40	@ 0x28
 8007eca:	46bd      	mov	sp, r7
 8007ecc:	bd80      	pop	{r7, pc}
 8007ece:	bf00      	nop
 8007ed0:	fe00e800 	.word	0xfe00e800

08007ed4 <I2C_TransferConfig>:
  *     @arg @ref I2C_GENERATE_START_WRITE Generate Restart for write request.
  * @retval None
  */
static void I2C_TransferConfig(I2C_HandleTypeDef *hi2c, uint16_t DevAddress, uint8_t Size, uint32_t Mode,
                               uint32_t Request)
{
 8007ed4:	b480      	push	{r7}
 8007ed6:	b087      	sub	sp, #28
 8007ed8:	af00      	add	r7, sp, #0
 8007eda:	60f8      	str	r0, [r7, #12]
 8007edc:	607b      	str	r3, [r7, #4]
 8007ede:	460b      	mov	r3, r1
 8007ee0:	817b      	strh	r3, [r7, #10]
 8007ee2:	4613      	mov	r3, r2
 8007ee4:	727b      	strb	r3, [r7, #9]
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_TRANSFER_MODE(Mode));
  assert_param(IS_TRANSFER_REQUEST(Request));

  /* Declaration of tmp to prevent undefined behavior of volatile usage */
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ee6:	897b      	ldrh	r3, [r7, #10]
 8007ee8:	f3c3 0209 	ubfx	r2, r3, #0, #10
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007eec:	7a7b      	ldrb	r3, [r7, #9]
 8007eee:	041b      	lsls	r3, r3, #16
 8007ef0:	f403 037f 	and.w	r3, r3, #16711680	@ 0xff0000
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007ef4:	431a      	orrs	r2, r3
                             (((uint32_t)Size << I2C_CR2_NBYTES_Pos) & I2C_CR2_NBYTES) | \
 8007ef6:	687b      	ldr	r3, [r7, #4]
 8007ef8:	431a      	orrs	r2, r3
  uint32_t tmp = ((uint32_t)(((uint32_t)DevAddress & I2C_CR2_SADD) | \
 8007efa:	6a3b      	ldr	r3, [r7, #32]
 8007efc:	4313      	orrs	r3, r2
 8007efe:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8007f02:	617b      	str	r3, [r7, #20]
                             (uint32_t)Mode | (uint32_t)Request) & (~0x80000000U));

  /* update CR2 register */
  MODIFY_REG(hi2c->Instance->CR2, \
 8007f04:	68fb      	ldr	r3, [r7, #12]
 8007f06:	681b      	ldr	r3, [r3, #0]
 8007f08:	685a      	ldr	r2, [r3, #4]
 8007f0a:	6a3b      	ldr	r3, [r7, #32]
 8007f0c:	0d5b      	lsrs	r3, r3, #21
 8007f0e:	f403 6180 	and.w	r1, r3, #1024	@ 0x400
 8007f12:	4b08      	ldr	r3, [pc, #32]	@ (8007f34 <I2C_TransferConfig+0x60>)
 8007f14:	430b      	orrs	r3, r1
 8007f16:	43db      	mvns	r3, r3
 8007f18:	ea02 0103 	and.w	r1, r2, r3
 8007f1c:	68fb      	ldr	r3, [r7, #12]
 8007f1e:	681b      	ldr	r3, [r3, #0]
 8007f20:	697a      	ldr	r2, [r7, #20]
 8007f22:	430a      	orrs	r2, r1
 8007f24:	605a      	str	r2, [r3, #4]
             ((I2C_CR2_SADD | I2C_CR2_NBYTES | I2C_CR2_RELOAD | I2C_CR2_AUTOEND | \
               (I2C_CR2_RD_WRN & (uint32_t)(Request >> (31U - I2C_CR2_RD_WRN_Pos))) | \
               I2C_CR2_START | I2C_CR2_STOP)), tmp);
}
 8007f26:	bf00      	nop
 8007f28:	371c      	adds	r7, #28
 8007f2a:	46bd      	mov	sp, r7
 8007f2c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007f30:	4770      	bx	lr
 8007f32:	bf00      	nop
 8007f34:	03ff63ff 	.word	0x03ff63ff

08007f38 <HAL_I2CEx_ConfigAnalogFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  AnalogFilter New state of the Analog filter.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigAnalogFilter(I2C_HandleTypeDef *hi2c, uint32_t AnalogFilter)
{
 8007f38:	b480      	push	{r7}
 8007f3a:	b083      	sub	sp, #12
 8007f3c:	af00      	add	r7, sp, #0
 8007f3e:	6078      	str	r0, [r7, #4]
 8007f40:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_ANALOG_FILTER(AnalogFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007f42:	687b      	ldr	r3, [r7, #4]
 8007f44:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007f48:	b2db      	uxtb	r3, r3
 8007f4a:	2b20      	cmp	r3, #32
 8007f4c:	d138      	bne.n	8007fc0 <HAL_I2CEx_ConfigAnalogFilter+0x88>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007f4e:	687b      	ldr	r3, [r7, #4]
 8007f50:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007f54:	2b01      	cmp	r3, #1
 8007f56:	d101      	bne.n	8007f5c <HAL_I2CEx_ConfigAnalogFilter+0x24>
 8007f58:	2302      	movs	r3, #2
 8007f5a:	e032      	b.n	8007fc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
 8007f5c:	687b      	ldr	r3, [r7, #4]
 8007f5e:	2201      	movs	r2, #1
 8007f60:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007f64:	687b      	ldr	r3, [r7, #4]
 8007f66:	2224      	movs	r2, #36	@ 0x24
 8007f68:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8007f6c:	687b      	ldr	r3, [r7, #4]
 8007f6e:	681b      	ldr	r3, [r3, #0]
 8007f70:	681a      	ldr	r2, [r3, #0]
 8007f72:	687b      	ldr	r3, [r7, #4]
 8007f74:	681b      	ldr	r3, [r3, #0]
 8007f76:	f022 0201 	bic.w	r2, r2, #1
 8007f7a:	601a      	str	r2, [r3, #0]

    /* Reset I2Cx ANOFF bit */
    hi2c->Instance->CR1 &= ~(I2C_CR1_ANFOFF);
 8007f7c:	687b      	ldr	r3, [r7, #4]
 8007f7e:	681b      	ldr	r3, [r3, #0]
 8007f80:	681a      	ldr	r2, [r3, #0]
 8007f82:	687b      	ldr	r3, [r7, #4]
 8007f84:	681b      	ldr	r3, [r3, #0]
 8007f86:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8007f8a:	601a      	str	r2, [r3, #0]

    /* Set analog filter bit*/
    hi2c->Instance->CR1 |= AnalogFilter;
 8007f8c:	687b      	ldr	r3, [r7, #4]
 8007f8e:	681b      	ldr	r3, [r3, #0]
 8007f90:	6819      	ldr	r1, [r3, #0]
 8007f92:	687b      	ldr	r3, [r7, #4]
 8007f94:	681b      	ldr	r3, [r3, #0]
 8007f96:	683a      	ldr	r2, [r7, #0]
 8007f98:	430a      	orrs	r2, r1
 8007f9a:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8007f9c:	687b      	ldr	r3, [r7, #4]
 8007f9e:	681b      	ldr	r3, [r3, #0]
 8007fa0:	681a      	ldr	r2, [r3, #0]
 8007fa2:	687b      	ldr	r3, [r7, #4]
 8007fa4:	681b      	ldr	r3, [r3, #0]
 8007fa6:	f042 0201 	orr.w	r2, r2, #1
 8007faa:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8007fac:	687b      	ldr	r3, [r7, #4]
 8007fae:	2220      	movs	r2, #32
 8007fb0:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 8007fb4:	687b      	ldr	r3, [r7, #4]
 8007fb6:	2200      	movs	r2, #0
 8007fb8:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8007fbc:	2300      	movs	r3, #0
 8007fbe:	e000      	b.n	8007fc2 <HAL_I2CEx_ConfigAnalogFilter+0x8a>
  }
  else
  {
    return HAL_BUSY;
 8007fc0:	2302      	movs	r3, #2
  }
}
 8007fc2:	4618      	mov	r0, r3
 8007fc4:	370c      	adds	r7, #12
 8007fc6:	46bd      	mov	sp, r7
 8007fc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8007fcc:	4770      	bx	lr

08007fce <HAL_I2CEx_ConfigDigitalFilter>:
  *                the configuration information for the specified I2Cx peripheral.
  * @param  DigitalFilter Coefficient of digital noise filter between Min_Data=0x00 and Max_Data=0x0F.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_I2CEx_ConfigDigitalFilter(I2C_HandleTypeDef *hi2c, uint32_t DigitalFilter)
{
 8007fce:	b480      	push	{r7}
 8007fd0:	b085      	sub	sp, #20
 8007fd2:	af00      	add	r7, sp, #0
 8007fd4:	6078      	str	r0, [r7, #4]
 8007fd6:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_I2C_ALL_INSTANCE(hi2c->Instance));
  assert_param(IS_I2C_DIGITAL_FILTER(DigitalFilter));

  if (hi2c->State == HAL_I2C_STATE_READY)
 8007fd8:	687b      	ldr	r3, [r7, #4]
 8007fda:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8007fde:	b2db      	uxtb	r3, r3
 8007fe0:	2b20      	cmp	r3, #32
 8007fe2:	d139      	bne.n	8008058 <HAL_I2CEx_ConfigDigitalFilter+0x8a>
  {
    /* Process Locked */
    __HAL_LOCK(hi2c);
 8007fe4:	687b      	ldr	r3, [r7, #4]
 8007fe6:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8007fea:	2b01      	cmp	r3, #1
 8007fec:	d101      	bne.n	8007ff2 <HAL_I2CEx_ConfigDigitalFilter+0x24>
 8007fee:	2302      	movs	r3, #2
 8007ff0:	e033      	b.n	800805a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
 8007ff2:	687b      	ldr	r3, [r7, #4]
 8007ff4:	2201      	movs	r2, #1
 8007ff6:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    hi2c->State = HAL_I2C_STATE_BUSY;
 8007ffa:	687b      	ldr	r3, [r7, #4]
 8007ffc:	2224      	movs	r2, #36	@ 0x24
 8007ffe:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Disable the selected I2C peripheral */
    __HAL_I2C_DISABLE(hi2c);
 8008002:	687b      	ldr	r3, [r7, #4]
 8008004:	681b      	ldr	r3, [r3, #0]
 8008006:	681a      	ldr	r2, [r3, #0]
 8008008:	687b      	ldr	r3, [r7, #4]
 800800a:	681b      	ldr	r3, [r3, #0]
 800800c:	f022 0201 	bic.w	r2, r2, #1
 8008010:	601a      	str	r2, [r3, #0]

    /* Get the old register value */
    tmpreg = hi2c->Instance->CR1;
 8008012:	687b      	ldr	r3, [r7, #4]
 8008014:	681b      	ldr	r3, [r3, #0]
 8008016:	681b      	ldr	r3, [r3, #0]
 8008018:	60fb      	str	r3, [r7, #12]

    /* Reset I2Cx DNF bits [11:8] */
    tmpreg &= ~(I2C_CR1_DNF);
 800801a:	68fb      	ldr	r3, [r7, #12]
 800801c:	f423 6370 	bic.w	r3, r3, #3840	@ 0xf00
 8008020:	60fb      	str	r3, [r7, #12]

    /* Set I2Cx DNF coefficient */
    tmpreg |= DigitalFilter << 8U;
 8008022:	683b      	ldr	r3, [r7, #0]
 8008024:	021b      	lsls	r3, r3, #8
 8008026:	68fa      	ldr	r2, [r7, #12]
 8008028:	4313      	orrs	r3, r2
 800802a:	60fb      	str	r3, [r7, #12]

    /* Store the new register value */
    hi2c->Instance->CR1 = tmpreg;
 800802c:	687b      	ldr	r3, [r7, #4]
 800802e:	681b      	ldr	r3, [r3, #0]
 8008030:	68fa      	ldr	r2, [r7, #12]
 8008032:	601a      	str	r2, [r3, #0]

    __HAL_I2C_ENABLE(hi2c);
 8008034:	687b      	ldr	r3, [r7, #4]
 8008036:	681b      	ldr	r3, [r3, #0]
 8008038:	681a      	ldr	r2, [r3, #0]
 800803a:	687b      	ldr	r3, [r7, #4]
 800803c:	681b      	ldr	r3, [r3, #0]
 800803e:	f042 0201 	orr.w	r2, r2, #1
 8008042:	601a      	str	r2, [r3, #0]

    hi2c->State = HAL_I2C_STATE_READY;
 8008044:	687b      	ldr	r3, [r7, #4]
 8008046:	2220      	movs	r2, #32
 8008048:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41

    /* Process Unlocked */
    __HAL_UNLOCK(hi2c);
 800804c:	687b      	ldr	r3, [r7, #4]
 800804e:	2200      	movs	r2, #0
 8008050:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40

    return HAL_OK;
 8008054:	2300      	movs	r3, #0
 8008056:	e000      	b.n	800805a <HAL_I2CEx_ConfigDigitalFilter+0x8c>
  }
  else
  {
    return HAL_BUSY;
 8008058:	2302      	movs	r3, #2
  }
}
 800805a:	4618      	mov	r0, r3
 800805c:	3714      	adds	r7, #20
 800805e:	46bd      	mov	sp, r7
 8008060:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008064:	4770      	bx	lr
	...

08008068 <HAL_PWR_EnableBkUpAccess>:
  * @note  LSEON bit that switches on and off the LSE crystal belongs as well to the
  *        back-up domain.
  * @retval None
  */
void HAL_PWR_EnableBkUpAccess(void)
{
 8008068:	b480      	push	{r7}
 800806a:	af00      	add	r7, sp, #0
  SET_BIT(PWR->CR1, PWR_CR1_DBP);
 800806c:	4b05      	ldr	r3, [pc, #20]	@ (8008084 <HAL_PWR_EnableBkUpAccess+0x1c>)
 800806e:	681b      	ldr	r3, [r3, #0]
 8008070:	4a04      	ldr	r2, [pc, #16]	@ (8008084 <HAL_PWR_EnableBkUpAccess+0x1c>)
 8008072:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008076:	6013      	str	r3, [r2, #0]
}
 8008078:	bf00      	nop
 800807a:	46bd      	mov	sp, r7
 800807c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008080:	4770      	bx	lr
 8008082:	bf00      	nop
 8008084:	40007000 	.word	0x40007000

08008088 <HAL_PWREx_ControlVoltageScaling>:
  *        cleared before returning the status. If the flag is not cleared within
  *        50 microseconds, HAL_TIMEOUT status is reported.
  * @retval HAL Status
  */
HAL_StatusTypeDef HAL_PWREx_ControlVoltageScaling(uint32_t VoltageScaling)
{
 8008088:	b480      	push	{r7}
 800808a:	b085      	sub	sp, #20
 800808c:	af00      	add	r7, sp, #0
 800808e:	6078      	str	r0, [r7, #4]
  uint32_t wait_loop_index;

  assert_param(IS_PWR_VOLTAGE_SCALING_RANGE(VoltageScaling));

  if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1_BOOST)
 8008090:	687b      	ldr	r3, [r7, #4]
 8008092:	2b00      	cmp	r3, #0
 8008094:	d141      	bne.n	800811a <HAL_PWREx_ControlVoltageScaling+0x92>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008096:	4b4b      	ldr	r3, [pc, #300]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008098:	681b      	ldr	r3, [r3, #0]
 800809a:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800809e:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080a2:	d131      	bne.n	8008108 <HAL_PWREx_ControlVoltageScaling+0x80>
    {
      /* Make sure Range 1 Boost is enabled */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 80080a4:	4b47      	ldr	r3, [pc, #284]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080a6:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 80080aa:	4a46      	ldr	r2, [pc, #280]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080ac:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80080b0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 80080b4:	4b43      	ldr	r3, [pc, #268]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080b6:	681b      	ldr	r3, [r3, #0]
 80080b8:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80080bc:	4a41      	ldr	r2, [pc, #260]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080be:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 80080c2:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 80080c4:	4b40      	ldr	r3, [pc, #256]	@ (80081c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 80080c6:	681b      	ldr	r3, [r3, #0]
 80080c8:	2232      	movs	r2, #50	@ 0x32
 80080ca:	fb02 f303 	mul.w	r3, r2, r3
 80080ce:	4a3f      	ldr	r2, [pc, #252]	@ (80081cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 80080d0:	fba2 2303 	umull	r2, r3, r2, r3
 80080d4:	0c9b      	lsrs	r3, r3, #18
 80080d6:	3301      	adds	r3, #1
 80080d8:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80080da:	e002      	b.n	80080e2 <HAL_PWREx_ControlVoltageScaling+0x5a>
      {
        wait_loop_index--;
 80080dc:	68fb      	ldr	r3, [r7, #12]
 80080de:	3b01      	subs	r3, #1
 80080e0:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 80080e2:	4b38      	ldr	r3, [pc, #224]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080e4:	695b      	ldr	r3, [r3, #20]
 80080e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080ea:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80080ee:	d102      	bne.n	80080f6 <HAL_PWREx_ControlVoltageScaling+0x6e>
 80080f0:	68fb      	ldr	r3, [r7, #12]
 80080f2:	2b00      	cmp	r3, #0
 80080f4:	d1f2      	bne.n	80080dc <HAL_PWREx_ControlVoltageScaling+0x54>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 80080f6:	4b33      	ldr	r3, [pc, #204]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80080f8:	695b      	ldr	r3, [r3, #20]
 80080fa:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80080fe:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8008102:	d158      	bne.n	80081b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008104:	2303      	movs	r3, #3
 8008106:	e057      	b.n	80081b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
    /* If current range is range 1 normal or boost mode */
    else
    {
      /* Enable Range 1 Boost (no issue if bit already reset) */
      CLEAR_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008108:	4b2e      	ldr	r3, [pc, #184]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800810a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800810e:	4a2d      	ldr	r2, [pc, #180]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008110:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 8008114:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 8008118:	e04d      	b.n	80081b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else if (VoltageScaling == PWR_REGULATOR_VOLTAGE_SCALE1)
 800811a:	687b      	ldr	r3, [r7, #4]
 800811c:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8008120:	d141      	bne.n	80081a6 <HAL_PWREx_ControlVoltageScaling+0x11e>
  {
    /* If current range is range 2 */
    if (READ_BIT(PWR->CR1, PWR_CR1_VOS) == PWR_REGULATOR_VOLTAGE_SCALE2)
 8008122:	4b28      	ldr	r3, [pc, #160]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008124:	681b      	ldr	r3, [r3, #0]
 8008126:	f403 63c0 	and.w	r3, r3, #1536	@ 0x600
 800812a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800812e:	d131      	bne.n	8008194 <HAL_PWREx_ControlVoltageScaling+0x10c>
    {
      /* Make sure Range 1 Boost is disabled */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008130:	4b24      	ldr	r3, [pc, #144]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008132:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 8008136:	4a23      	ldr	r2, [pc, #140]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008138:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800813c:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80

      /* Set Range 1 */
      MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE1);
 8008140:	4b20      	ldr	r3, [pc, #128]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008142:	681b      	ldr	r3, [r3, #0]
 8008144:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 8008148:	4a1e      	ldr	r2, [pc, #120]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800814a:	f443 7300 	orr.w	r3, r3, #512	@ 0x200
 800814e:	6013      	str	r3, [r2, #0]

      /* Wait until VOSF is cleared */
      wait_loop_index = ((PWR_FLAG_SETTING_DELAY_US * SystemCoreClock) / 1000000U) + 1U;
 8008150:	4b1d      	ldr	r3, [pc, #116]	@ (80081c8 <HAL_PWREx_ControlVoltageScaling+0x140>)
 8008152:	681b      	ldr	r3, [r3, #0]
 8008154:	2232      	movs	r2, #50	@ 0x32
 8008156:	fb02 f303 	mul.w	r3, r2, r3
 800815a:	4a1c      	ldr	r2, [pc, #112]	@ (80081cc <HAL_PWREx_ControlVoltageScaling+0x144>)
 800815c:	fba2 2303 	umull	r2, r3, r2, r3
 8008160:	0c9b      	lsrs	r3, r3, #18
 8008162:	3301      	adds	r3, #1
 8008164:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 8008166:	e002      	b.n	800816e <HAL_PWREx_ControlVoltageScaling+0xe6>
      {
        wait_loop_index--;
 8008168:	68fb      	ldr	r3, [r7, #12]
 800816a:	3b01      	subs	r3, #1
 800816c:	60fb      	str	r3, [r7, #12]
      while ((HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF)) && (wait_loop_index != 0U))
 800816e:	4b15      	ldr	r3, [pc, #84]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008170:	695b      	ldr	r3, [r3, #20]
 8008172:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008176:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800817a:	d102      	bne.n	8008182 <HAL_PWREx_ControlVoltageScaling+0xfa>
 800817c:	68fb      	ldr	r3, [r7, #12]
 800817e:	2b00      	cmp	r3, #0
 8008180:	d1f2      	bne.n	8008168 <HAL_PWREx_ControlVoltageScaling+0xe0>
      }
      if (HAL_IS_BIT_SET(PWR->SR2, PWR_SR2_VOSF))
 8008182:	4b10      	ldr	r3, [pc, #64]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008184:	695b      	ldr	r3, [r3, #20]
 8008186:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 800818a:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800818e:	d112      	bne.n	80081b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
      {
        return HAL_TIMEOUT;
 8008190:	2303      	movs	r3, #3
 8008192:	e011      	b.n	80081b8 <HAL_PWREx_ControlVoltageScaling+0x130>
    }
     /* If current range is range 1 normal or boost mode */
    else
    {
      /* Disable Range 1 Boost (no issue if bit already set) */
      SET_BIT(PWR->CR5, PWR_CR5_R1MODE);
 8008194:	4b0b      	ldr	r3, [pc, #44]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 8008196:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800819a:	4a0a      	ldr	r2, [pc, #40]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 800819c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80081a0:	f8c2 3080 	str.w	r3, [r2, #128]	@ 0x80
 80081a4:	e007      	b.n	80081b6 <HAL_PWREx_ControlVoltageScaling+0x12e>
    }
  }
  else
  {
    /* Set Range 2 */
    MODIFY_REG(PWR->CR1, PWR_CR1_VOS, PWR_REGULATOR_VOLTAGE_SCALE2);
 80081a6:	4b07      	ldr	r3, [pc, #28]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80081a8:	681b      	ldr	r3, [r3, #0]
 80081aa:	f423 63c0 	bic.w	r3, r3, #1536	@ 0x600
 80081ae:	4a05      	ldr	r2, [pc, #20]	@ (80081c4 <HAL_PWREx_ControlVoltageScaling+0x13c>)
 80081b0:	f443 6380 	orr.w	r3, r3, #1024	@ 0x400
 80081b4:	6013      	str	r3, [r2, #0]
    /* No need to wait for VOSF to be cleared for this transition */
    /* PWR_CR5_R1MODE bit setting has no effect in Range 2        */
  }

  return HAL_OK;
 80081b6:	2300      	movs	r3, #0
}
 80081b8:	4618      	mov	r0, r3
 80081ba:	3714      	adds	r7, #20
 80081bc:	46bd      	mov	sp, r7
 80081be:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081c2:	4770      	bx	lr
 80081c4:	40007000 	.word	0x40007000
 80081c8:	20000004 	.word	0x20000004
 80081cc:	431bde83 	.word	0x431bde83

080081d0 <HAL_PWREx_DisableUCPDDeadBattery>:
  *       or to hand over control to the UCPD (which should therefore be
  *       initialized before doing the disable).
  * @retval None
  */
void HAL_PWREx_DisableUCPDDeadBattery(void)
{
 80081d0:	b480      	push	{r7}
 80081d2:	af00      	add	r7, sp, #0
  /* Write 1 to disable the USB Type-C dead battery pull-down behavior */
  SET_BIT(PWR->CR3, PWR_CR3_UCPD_DBDIS);
 80081d4:	4b05      	ldr	r3, [pc, #20]	@ (80081ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80081d6:	689b      	ldr	r3, [r3, #8]
 80081d8:	4a04      	ldr	r2, [pc, #16]	@ (80081ec <HAL_PWREx_DisableUCPDDeadBattery+0x1c>)
 80081da:	f443 4380 	orr.w	r3, r3, #16384	@ 0x4000
 80081de:	6093      	str	r3, [r2, #8]
}
 80081e0:	bf00      	nop
 80081e2:	46bd      	mov	sp, r7
 80081e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80081e8:	4770      	bx	lr
 80081ea:	bf00      	nop
 80081ec:	40007000 	.word	0x40007000

080081f0 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 80081f0:	b580      	push	{r7, lr}
 80081f2:	b088      	sub	sp, #32
 80081f4:	af00      	add	r7, sp, #0
 80081f6:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t temp_sysclksrc;
  uint32_t temp_pllckcfg;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 80081f8:	687b      	ldr	r3, [r7, #4]
 80081fa:	2b00      	cmp	r3, #0
 80081fc:	d101      	bne.n	8008202 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 80081fe:	2301      	movs	r3, #1
 8008200:	e2fe      	b.n	8008800 <HAL_RCC_OscConfig+0x610>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8008202:	687b      	ldr	r3, [r7, #4]
 8008204:	681b      	ldr	r3, [r3, #0]
 8008206:	f003 0301 	and.w	r3, r3, #1
 800820a:	2b00      	cmp	r3, #0
 800820c:	d075      	beq.n	80082fa <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 800820e:	4b97      	ldr	r3, [pc, #604]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008210:	689b      	ldr	r3, [r3, #8]
 8008212:	f003 030c 	and.w	r3, r3, #12
 8008216:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008218:	4b94      	ldr	r3, [pc, #592]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800821a:	68db      	ldr	r3, [r3, #12]
 800821c:	f003 0303 	and.w	r3, r3, #3
 8008220:	617b      	str	r3, [r7, #20]

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSE)) || (temp_sysclksrc == RCC_CFGR_SWS_HSE))
 8008222:	69bb      	ldr	r3, [r7, #24]
 8008224:	2b0c      	cmp	r3, #12
 8008226:	d102      	bne.n	800822e <HAL_RCC_OscConfig+0x3e>
 8008228:	697b      	ldr	r3, [r7, #20]
 800822a:	2b03      	cmp	r3, #3
 800822c:	d002      	beq.n	8008234 <HAL_RCC_OscConfig+0x44>
 800822e:	69bb      	ldr	r3, [r7, #24]
 8008230:	2b08      	cmp	r3, #8
 8008232:	d10b      	bne.n	800824c <HAL_RCC_OscConfig+0x5c>
    {
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8008234:	4b8d      	ldr	r3, [pc, #564]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008236:	681b      	ldr	r3, [r3, #0]
 8008238:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 800823c:	2b00      	cmp	r3, #0
 800823e:	d05b      	beq.n	80082f8 <HAL_RCC_OscConfig+0x108>
 8008240:	687b      	ldr	r3, [r7, #4]
 8008242:	685b      	ldr	r3, [r3, #4]
 8008244:	2b00      	cmp	r3, #0
 8008246:	d157      	bne.n	80082f8 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 8008248:	2301      	movs	r3, #1
 800824a:	e2d9      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 800824c:	687b      	ldr	r3, [r7, #4]
 800824e:	685b      	ldr	r3, [r3, #4]
 8008250:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8008254:	d106      	bne.n	8008264 <HAL_RCC_OscConfig+0x74>
 8008256:	4b85      	ldr	r3, [pc, #532]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008258:	681b      	ldr	r3, [r3, #0]
 800825a:	4a84      	ldr	r2, [pc, #528]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800825c:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008260:	6013      	str	r3, [r2, #0]
 8008262:	e01d      	b.n	80082a0 <HAL_RCC_OscConfig+0xb0>
 8008264:	687b      	ldr	r3, [r7, #4]
 8008266:	685b      	ldr	r3, [r3, #4]
 8008268:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 800826c:	d10c      	bne.n	8008288 <HAL_RCC_OscConfig+0x98>
 800826e:	4b7f      	ldr	r3, [pc, #508]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008270:	681b      	ldr	r3, [r3, #0]
 8008272:	4a7e      	ldr	r2, [pc, #504]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008274:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8008278:	6013      	str	r3, [r2, #0]
 800827a:	4b7c      	ldr	r3, [pc, #496]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800827c:	681b      	ldr	r3, [r3, #0]
 800827e:	4a7b      	ldr	r2, [pc, #492]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008280:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008284:	6013      	str	r3, [r2, #0]
 8008286:	e00b      	b.n	80082a0 <HAL_RCC_OscConfig+0xb0>
 8008288:	4b78      	ldr	r3, [pc, #480]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800828a:	681b      	ldr	r3, [r3, #0]
 800828c:	4a77      	ldr	r2, [pc, #476]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800828e:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008292:	6013      	str	r3, [r2, #0]
 8008294:	4b75      	ldr	r3, [pc, #468]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008296:	681b      	ldr	r3, [r3, #0]
 8008298:	4a74      	ldr	r2, [pc, #464]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800829a:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800829e:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 80082a0:	687b      	ldr	r3, [r7, #4]
 80082a2:	685b      	ldr	r3, [r3, #4]
 80082a4:	2b00      	cmp	r3, #0
 80082a6:	d013      	beq.n	80082d0 <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082a8:	f7fc ff70 	bl	800518c <HAL_GetTick>
 80082ac:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082ae:	e008      	b.n	80082c2 <HAL_RCC_OscConfig+0xd2>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80082b0:	f7fc ff6c 	bl	800518c <HAL_GetTick>
 80082b4:	4602      	mov	r2, r0
 80082b6:	693b      	ldr	r3, [r7, #16]
 80082b8:	1ad3      	subs	r3, r2, r3
 80082ba:	2b64      	cmp	r3, #100	@ 0x64
 80082bc:	d901      	bls.n	80082c2 <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 80082be:	2303      	movs	r3, #3
 80082c0:	e29e      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80082c2:	4b6a      	ldr	r3, [pc, #424]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 80082c4:	681b      	ldr	r3, [r3, #0]
 80082c6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082ca:	2b00      	cmp	r3, #0
 80082cc:	d0f0      	beq.n	80082b0 <HAL_RCC_OscConfig+0xc0>
 80082ce:	e014      	b.n	80082fa <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80082d0:	f7fc ff5c 	bl	800518c <HAL_GetTick>
 80082d4:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80082d6:	e008      	b.n	80082ea <HAL_RCC_OscConfig+0xfa>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 80082d8:	f7fc ff58 	bl	800518c <HAL_GetTick>
 80082dc:	4602      	mov	r2, r0
 80082de:	693b      	ldr	r3, [r7, #16]
 80082e0:	1ad3      	subs	r3, r2, r3
 80082e2:	2b64      	cmp	r3, #100	@ 0x64
 80082e4:	d901      	bls.n	80082ea <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 80082e6:	2303      	movs	r3, #3
 80082e8:	e28a      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U)
 80082ea:	4b60      	ldr	r3, [pc, #384]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 80082ec:	681b      	ldr	r3, [r3, #0]
 80082ee:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80082f2:	2b00      	cmp	r3, #0
 80082f4:	d1f0      	bne.n	80082d8 <HAL_RCC_OscConfig+0xe8>
 80082f6:	e000      	b.n	80082fa <HAL_RCC_OscConfig+0x10a>
      if ((READ_BIT(RCC->CR, RCC_CR_HSERDY) != 0U) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80082f8:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80082fa:	687b      	ldr	r3, [r7, #4]
 80082fc:	681b      	ldr	r3, [r3, #0]
 80082fe:	f003 0302 	and.w	r3, r3, #2
 8008302:	2b00      	cmp	r3, #0
 8008304:	d075      	beq.n	80083f2 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_HSI_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    temp_sysclksrc = __HAL_RCC_GET_SYSCLK_SOURCE();
 8008306:	4b59      	ldr	r3, [pc, #356]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008308:	689b      	ldr	r3, [r3, #8]
 800830a:	f003 030c 	and.w	r3, r3, #12
 800830e:	61bb      	str	r3, [r7, #24]
    temp_pllckcfg = __HAL_RCC_GET_PLL_OSCSOURCE();
 8008310:	4b56      	ldr	r3, [pc, #344]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008312:	68db      	ldr	r3, [r3, #12]
 8008314:	f003 0303 	and.w	r3, r3, #3
 8008318:	617b      	str	r3, [r7, #20]
    if (((temp_sysclksrc == RCC_CFGR_SWS_PLL) && (temp_pllckcfg == RCC_PLLSOURCE_HSI)) || (temp_sysclksrc == RCC_CFGR_SWS_HSI))
 800831a:	69bb      	ldr	r3, [r7, #24]
 800831c:	2b0c      	cmp	r3, #12
 800831e:	d102      	bne.n	8008326 <HAL_RCC_OscConfig+0x136>
 8008320:	697b      	ldr	r3, [r7, #20]
 8008322:	2b02      	cmp	r3, #2
 8008324:	d002      	beq.n	800832c <HAL_RCC_OscConfig+0x13c>
 8008326:	69bb      	ldr	r3, [r7, #24]
 8008328:	2b04      	cmp	r3, #4
 800832a:	d11f      	bne.n	800836c <HAL_RCC_OscConfig+0x17c>
    {
      /* When HSI is used as system clock it will not be disabled */
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 800832c:	4b4f      	ldr	r3, [pc, #316]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800832e:	681b      	ldr	r3, [r3, #0]
 8008330:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008334:	2b00      	cmp	r3, #0
 8008336:	d005      	beq.n	8008344 <HAL_RCC_OscConfig+0x154>
 8008338:	687b      	ldr	r3, [r7, #4]
 800833a:	68db      	ldr	r3, [r3, #12]
 800833c:	2b00      	cmp	r3, #0
 800833e:	d101      	bne.n	8008344 <HAL_RCC_OscConfig+0x154>
      {
        return HAL_ERROR;
 8008340:	2301      	movs	r3, #1
 8008342:	e25d      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8008344:	4b49      	ldr	r3, [pc, #292]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008346:	685b      	ldr	r3, [r3, #4]
 8008348:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 800834c:	687b      	ldr	r3, [r7, #4]
 800834e:	691b      	ldr	r3, [r3, #16]
 8008350:	061b      	lsls	r3, r3, #24
 8008352:	4946      	ldr	r1, [pc, #280]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008354:	4313      	orrs	r3, r2
 8008356:	604b      	str	r3, [r1, #4]

        /* Adapt Systick interrupt period */
        if (HAL_InitTick(uwTickPrio) != HAL_OK)
 8008358:	4b45      	ldr	r3, [pc, #276]	@ (8008470 <HAL_RCC_OscConfig+0x280>)
 800835a:	681b      	ldr	r3, [r3, #0]
 800835c:	4618      	mov	r0, r3
 800835e:	f7fc fec9 	bl	80050f4 <HAL_InitTick>
 8008362:	4603      	mov	r3, r0
 8008364:	2b00      	cmp	r3, #0
 8008366:	d043      	beq.n	80083f0 <HAL_RCC_OscConfig+0x200>
        {
          return HAL_ERROR;
 8008368:	2301      	movs	r3, #1
 800836a:	e249      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 800836c:	687b      	ldr	r3, [r7, #4]
 800836e:	68db      	ldr	r3, [r3, #12]
 8008370:	2b00      	cmp	r3, #0
 8008372:	d023      	beq.n	80083bc <HAL_RCC_OscConfig+0x1cc>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8008374:	4b3d      	ldr	r3, [pc, #244]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008376:	681b      	ldr	r3, [r3, #0]
 8008378:	4a3c      	ldr	r2, [pc, #240]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800837a:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800837e:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008380:	f7fc ff04 	bl	800518c <HAL_GetTick>
 8008384:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 8008386:	e008      	b.n	800839a <HAL_RCC_OscConfig+0x1aa>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8008388:	f7fc ff00 	bl	800518c <HAL_GetTick>
 800838c:	4602      	mov	r2, r0
 800838e:	693b      	ldr	r3, [r7, #16]
 8008390:	1ad3      	subs	r3, r2, r3
 8008392:	2b02      	cmp	r3, #2
 8008394:	d901      	bls.n	800839a <HAL_RCC_OscConfig+0x1aa>
          {
            return HAL_TIMEOUT;
 8008396:	2303      	movs	r3, #3
 8008398:	e232      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 800839a:	4b34      	ldr	r3, [pc, #208]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800839c:	681b      	ldr	r3, [r3, #0]
 800839e:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083a2:	2b00      	cmp	r3, #0
 80083a4:	d0f0      	beq.n	8008388 <HAL_RCC_OscConfig+0x198>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80083a6:	4b31      	ldr	r3, [pc, #196]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 80083a8:	685b      	ldr	r3, [r3, #4]
 80083aa:	f023 42fe 	bic.w	r2, r3, #2130706432	@ 0x7f000000
 80083ae:	687b      	ldr	r3, [r7, #4]
 80083b0:	691b      	ldr	r3, [r3, #16]
 80083b2:	061b      	lsls	r3, r3, #24
 80083b4:	492d      	ldr	r1, [pc, #180]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 80083b6:	4313      	orrs	r3, r2
 80083b8:	604b      	str	r3, [r1, #4]
 80083ba:	e01a      	b.n	80083f2 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 80083bc:	4b2b      	ldr	r3, [pc, #172]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 80083be:	681b      	ldr	r3, [r3, #0]
 80083c0:	4a2a      	ldr	r2, [pc, #168]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 80083c2:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 80083c6:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 80083c8:	f7fc fee0 	bl	800518c <HAL_GetTick>
 80083cc:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80083ce:	e008      	b.n	80083e2 <HAL_RCC_OscConfig+0x1f2>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 80083d0:	f7fc fedc 	bl	800518c <HAL_GetTick>
 80083d4:	4602      	mov	r2, r0
 80083d6:	693b      	ldr	r3, [r7, #16]
 80083d8:	1ad3      	subs	r3, r2, r3
 80083da:	2b02      	cmp	r3, #2
 80083dc:	d901      	bls.n	80083e2 <HAL_RCC_OscConfig+0x1f2>
          {
            return HAL_TIMEOUT;
 80083de:	2303      	movs	r3, #3
 80083e0:	e20e      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U)
 80083e2:	4b22      	ldr	r3, [pc, #136]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 80083e4:	681b      	ldr	r3, [r3, #0]
 80083e6:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80083ea:	2b00      	cmp	r3, #0
 80083ec:	d1f0      	bne.n	80083d0 <HAL_RCC_OscConfig+0x1e0>
 80083ee:	e000      	b.n	80083f2 <HAL_RCC_OscConfig+0x202>
      if ((READ_BIT(RCC->CR, RCC_CR_HSIRDY) != 0U) && (RCC_OscInitStruct->HSIState == RCC_HSI_OFF))
 80083f0:	bf00      	nop
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 80083f2:	687b      	ldr	r3, [r7, #4]
 80083f4:	681b      	ldr	r3, [r3, #0]
 80083f6:	f003 0308 	and.w	r3, r3, #8
 80083fa:	2b00      	cmp	r3, #0
 80083fc:	d041      	beq.n	8008482 <HAL_RCC_OscConfig+0x292>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if(RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 80083fe:	687b      	ldr	r3, [r7, #4]
 8008400:	695b      	ldr	r3, [r3, #20]
 8008402:	2b00      	cmp	r3, #0
 8008404:	d01c      	beq.n	8008440 <HAL_RCC_OscConfig+0x250>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 8008406:	4b19      	ldr	r3, [pc, #100]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008408:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800840c:	4a17      	ldr	r2, [pc, #92]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 800840e:	f043 0301 	orr.w	r3, r3, #1
 8008412:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008416:	f7fc feb9 	bl	800518c <HAL_GetTick>
 800841a:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 800841c:	e008      	b.n	8008430 <HAL_RCC_OscConfig+0x240>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 800841e:	f7fc feb5 	bl	800518c <HAL_GetTick>
 8008422:	4602      	mov	r2, r0
 8008424:	693b      	ldr	r3, [r7, #16]
 8008426:	1ad3      	subs	r3, r2, r3
 8008428:	2b02      	cmp	r3, #2
 800842a:	d901      	bls.n	8008430 <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 800842c:	2303      	movs	r3, #3
 800842e:	e1e7      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) == 0U)
 8008430:	4b0e      	ldr	r3, [pc, #56]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008432:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008436:	f003 0302 	and.w	r3, r3, #2
 800843a:	2b00      	cmp	r3, #0
 800843c:	d0ef      	beq.n	800841e <HAL_RCC_OscConfig+0x22e>
 800843e:	e020      	b.n	8008482 <HAL_RCC_OscConfig+0x292>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 8008440:	4b0a      	ldr	r3, [pc, #40]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008442:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 8008446:	4a09      	ldr	r2, [pc, #36]	@ (800846c <HAL_RCC_OscConfig+0x27c>)
 8008448:	f023 0301 	bic.w	r3, r3, #1
 800844c:	f8c2 3094 	str.w	r3, [r2, #148]	@ 0x94

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008450:	f7fc fe9c 	bl	800518c <HAL_GetTick>
 8008454:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008456:	e00d      	b.n	8008474 <HAL_RCC_OscConfig+0x284>
      {
        if((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 8008458:	f7fc fe98 	bl	800518c <HAL_GetTick>
 800845c:	4602      	mov	r2, r0
 800845e:	693b      	ldr	r3, [r7, #16]
 8008460:	1ad3      	subs	r3, r2, r3
 8008462:	2b02      	cmp	r3, #2
 8008464:	d906      	bls.n	8008474 <HAL_RCC_OscConfig+0x284>
        {
          return HAL_TIMEOUT;
 8008466:	2303      	movs	r3, #3
 8008468:	e1ca      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
 800846a:	bf00      	nop
 800846c:	40021000 	.word	0x40021000
 8008470:	20000008 	.word	0x20000008
      while(READ_BIT(RCC->CSR, RCC_CSR_LSIRDY) != 0U)
 8008474:	4b8c      	ldr	r3, [pc, #560]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008476:	f8d3 3094 	ldr.w	r3, [r3, #148]	@ 0x94
 800847a:	f003 0302 	and.w	r3, r3, #2
 800847e:	2b00      	cmp	r3, #0
 8008480:	d1ea      	bne.n	8008458 <HAL_RCC_OscConfig+0x268>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8008482:	687b      	ldr	r3, [r7, #4]
 8008484:	681b      	ldr	r3, [r3, #0]
 8008486:	f003 0304 	and.w	r3, r3, #4
 800848a:	2b00      	cmp	r3, #0
 800848c:	f000 80a6 	beq.w	80085dc <HAL_RCC_OscConfig+0x3ec>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008490:	2300      	movs	r3, #0
 8008492:	77fb      	strb	r3, [r7, #31]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain if necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED() != 0U)
 8008494:	4b84      	ldr	r3, [pc, #528]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008496:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008498:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800849c:	2b00      	cmp	r3, #0
 800849e:	d101      	bne.n	80084a4 <HAL_RCC_OscConfig+0x2b4>
 80084a0:	2301      	movs	r3, #1
 80084a2:	e000      	b.n	80084a6 <HAL_RCC_OscConfig+0x2b6>
 80084a4:	2300      	movs	r3, #0
 80084a6:	2b00      	cmp	r3, #0
 80084a8:	d00d      	beq.n	80084c6 <HAL_RCC_OscConfig+0x2d6>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80084aa:	4b7f      	ldr	r3, [pc, #508]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 80084ac:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ae:	4a7e      	ldr	r2, [pc, #504]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 80084b0:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80084b4:	6593      	str	r3, [r2, #88]	@ 0x58
 80084b6:	4b7c      	ldr	r3, [pc, #496]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 80084b8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80084ba:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80084be:	60fb      	str	r3, [r7, #12]
 80084c0:	68fb      	ldr	r3, [r7, #12]
      pwrclkchanged = SET;
 80084c2:	2301      	movs	r3, #1
 80084c4:	77fb      	strb	r3, [r7, #31]
    }

    if (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80084c6:	4b79      	ldr	r3, [pc, #484]	@ (80086ac <HAL_RCC_OscConfig+0x4bc>)
 80084c8:	681b      	ldr	r3, [r3, #0]
 80084ca:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 80084ce:	2b00      	cmp	r3, #0
 80084d0:	d118      	bne.n	8008504 <HAL_RCC_OscConfig+0x314>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR1, PWR_CR1_DBP);
 80084d2:	4b76      	ldr	r3, [pc, #472]	@ (80086ac <HAL_RCC_OscConfig+0x4bc>)
 80084d4:	681b      	ldr	r3, [r3, #0]
 80084d6:	4a75      	ldr	r2, [pc, #468]	@ (80086ac <HAL_RCC_OscConfig+0x4bc>)
 80084d8:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 80084dc:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 80084de:	f7fc fe55 	bl	800518c <HAL_GetTick>
 80084e2:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80084e4:	e008      	b.n	80084f8 <HAL_RCC_OscConfig+0x308>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 80084e6:	f7fc fe51 	bl	800518c <HAL_GetTick>
 80084ea:	4602      	mov	r2, r0
 80084ec:	693b      	ldr	r3, [r7, #16]
 80084ee:	1ad3      	subs	r3, r2, r3
 80084f0:	2b02      	cmp	r3, #2
 80084f2:	d901      	bls.n	80084f8 <HAL_RCC_OscConfig+0x308>
        {
          return HAL_TIMEOUT;
 80084f4:	2303      	movs	r3, #3
 80084f6:	e183      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      while (HAL_IS_BIT_CLR(PWR->CR1, PWR_CR1_DBP))
 80084f8:	4b6c      	ldr	r3, [pc, #432]	@ (80086ac <HAL_RCC_OscConfig+0x4bc>)
 80084fa:	681b      	ldr	r3, [r3, #0]
 80084fc:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008500:	2b00      	cmp	r3, #0
 8008502:	d0f0      	beq.n	80084e6 <HAL_RCC_OscConfig+0x2f6>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8008504:	687b      	ldr	r3, [r7, #4]
 8008506:	689b      	ldr	r3, [r3, #8]
 8008508:	2b01      	cmp	r3, #1
 800850a:	d108      	bne.n	800851e <HAL_RCC_OscConfig+0x32e>
 800850c:	4b66      	ldr	r3, [pc, #408]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 800850e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008512:	4a65      	ldr	r2, [pc, #404]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008514:	f043 0301 	orr.w	r3, r3, #1
 8008518:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 800851c:	e024      	b.n	8008568 <HAL_RCC_OscConfig+0x378>
 800851e:	687b      	ldr	r3, [r7, #4]
 8008520:	689b      	ldr	r3, [r3, #8]
 8008522:	2b05      	cmp	r3, #5
 8008524:	d110      	bne.n	8008548 <HAL_RCC_OscConfig+0x358>
 8008526:	4b60      	ldr	r3, [pc, #384]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008528:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800852c:	4a5e      	ldr	r2, [pc, #376]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 800852e:	f043 0304 	orr.w	r3, r3, #4
 8008532:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008536:	4b5c      	ldr	r3, [pc, #368]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008538:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800853c:	4a5a      	ldr	r2, [pc, #360]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 800853e:	f043 0301 	orr.w	r3, r3, #1
 8008542:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008546:	e00f      	b.n	8008568 <HAL_RCC_OscConfig+0x378>
 8008548:	4b57      	ldr	r3, [pc, #348]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 800854a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800854e:	4a56      	ldr	r2, [pc, #344]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008550:	f023 0301 	bic.w	r3, r3, #1
 8008554:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
 8008558:	4b53      	ldr	r3, [pc, #332]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 800855a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800855e:	4a52      	ldr	r2, [pc, #328]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008560:	f023 0304 	bic.w	r3, r3, #4
 8008564:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90

    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 8008568:	687b      	ldr	r3, [r7, #4]
 800856a:	689b      	ldr	r3, [r3, #8]
 800856c:	2b00      	cmp	r3, #0
 800856e:	d016      	beq.n	800859e <HAL_RCC_OscConfig+0x3ae>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008570:	f7fc fe0c 	bl	800518c <HAL_GetTick>
 8008574:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008576:	e00a      	b.n	800858e <HAL_RCC_OscConfig+0x39e>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008578:	f7fc fe08 	bl	800518c <HAL_GetTick>
 800857c:	4602      	mov	r2, r0
 800857e:	693b      	ldr	r3, [r7, #16]
 8008580:	1ad3      	subs	r3, r2, r3
 8008582:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008586:	4293      	cmp	r3, r2
 8008588:	d901      	bls.n	800858e <HAL_RCC_OscConfig+0x39e>
        {
          return HAL_TIMEOUT;
 800858a:	2303      	movs	r3, #3
 800858c:	e138      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 800858e:	4b46      	ldr	r3, [pc, #280]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008590:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008594:	f003 0302 	and.w	r3, r3, #2
 8008598:	2b00      	cmp	r3, #0
 800859a:	d0ed      	beq.n	8008578 <HAL_RCC_OscConfig+0x388>
 800859c:	e015      	b.n	80085ca <HAL_RCC_OscConfig+0x3da>
      }
    }
    else
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800859e:	f7fc fdf5 	bl	800518c <HAL_GetTick>
 80085a2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80085a4:	e00a      	b.n	80085bc <HAL_RCC_OscConfig+0x3cc>
      {
        if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 80085a6:	f7fc fdf1 	bl	800518c <HAL_GetTick>
 80085aa:	4602      	mov	r2, r0
 80085ac:	693b      	ldr	r3, [r7, #16]
 80085ae:	1ad3      	subs	r3, r2, r3
 80085b0:	f241 3288 	movw	r2, #5000	@ 0x1388
 80085b4:	4293      	cmp	r3, r2
 80085b6:	d901      	bls.n	80085bc <HAL_RCC_OscConfig+0x3cc>
        {
          return HAL_TIMEOUT;
 80085b8:	2303      	movs	r3, #3
 80085ba:	e121      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      while (READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) != 0U)
 80085bc:	4b3a      	ldr	r3, [pc, #232]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 80085be:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 80085c2:	f003 0302 	and.w	r3, r3, #2
 80085c6:	2b00      	cmp	r3, #0
 80085c8:	d1ed      	bne.n	80085a6 <HAL_RCC_OscConfig+0x3b6>
        }
      }
    }

    /* Restore clock configuration if changed */
    if (pwrclkchanged == SET)
 80085ca:	7ffb      	ldrb	r3, [r7, #31]
 80085cc:	2b01      	cmp	r3, #1
 80085ce:	d105      	bne.n	80085dc <HAL_RCC_OscConfig+0x3ec>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 80085d0:	4b35      	ldr	r3, [pc, #212]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 80085d2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 80085d4:	4a34      	ldr	r2, [pc, #208]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 80085d6:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 80085da:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*------------------------------ HSI48 Configuration -----------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI48) == RCC_OSCILLATORTYPE_HSI48)
 80085dc:	687b      	ldr	r3, [r7, #4]
 80085de:	681b      	ldr	r3, [r3, #0]
 80085e0:	f003 0320 	and.w	r3, r3, #32
 80085e4:	2b00      	cmp	r3, #0
 80085e6:	d03c      	beq.n	8008662 <HAL_RCC_OscConfig+0x472>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSI48(RCC_OscInitStruct->HSI48State));

    /* Check the HSI48 State */
    if(RCC_OscInitStruct->HSI48State != RCC_HSI48_OFF)
 80085e8:	687b      	ldr	r3, [r7, #4]
 80085ea:	699b      	ldr	r3, [r3, #24]
 80085ec:	2b00      	cmp	r3, #0
 80085ee:	d01c      	beq.n	800862a <HAL_RCC_OscConfig+0x43a>
    {
      /* Enable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_ENABLE();
 80085f0:	4b2d      	ldr	r3, [pc, #180]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 80085f2:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 80085f6:	4a2c      	ldr	r2, [pc, #176]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 80085f8:	f043 0301 	orr.w	r3, r3, #1
 80085fc:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8008600:	f7fc fdc4 	bl	800518c <HAL_GetTick>
 8008604:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is ready */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 8008606:	e008      	b.n	800861a <HAL_RCC_OscConfig+0x42a>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008608:	f7fc fdc0 	bl	800518c <HAL_GetTick>
 800860c:	4602      	mov	r2, r0
 800860e:	693b      	ldr	r3, [r7, #16]
 8008610:	1ad3      	subs	r3, r2, r3
 8008612:	2b02      	cmp	r3, #2
 8008614:	d901      	bls.n	800861a <HAL_RCC_OscConfig+0x42a>
        {
          return HAL_TIMEOUT;
 8008616:	2303      	movs	r3, #3
 8008618:	e0f2      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) == 0U)
 800861a:	4b23      	ldr	r3, [pc, #140]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 800861c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008620:	f003 0302 	and.w	r3, r3, #2
 8008624:	2b00      	cmp	r3, #0
 8008626:	d0ef      	beq.n	8008608 <HAL_RCC_OscConfig+0x418>
 8008628:	e01b      	b.n	8008662 <HAL_RCC_OscConfig+0x472>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (HSI48). */
      __HAL_RCC_HSI48_DISABLE();
 800862a:	4b1f      	ldr	r3, [pc, #124]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 800862c:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 8008630:	4a1d      	ldr	r2, [pc, #116]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008632:	f023 0301 	bic.w	r3, r3, #1
 8008636:	f8c2 3098 	str.w	r3, [r2, #152]	@ 0x98

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 800863a:	f7fc fda7 	bl	800518c <HAL_GetTick>
 800863e:	6138      	str	r0, [r7, #16]

      /* Wait till HSI48 is disabled */
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008640:	e008      	b.n	8008654 <HAL_RCC_OscConfig+0x464>
      {
        if((HAL_GetTick() - tickstart) > HSI48_TIMEOUT_VALUE)
 8008642:	f7fc fda3 	bl	800518c <HAL_GetTick>
 8008646:	4602      	mov	r2, r0
 8008648:	693b      	ldr	r3, [r7, #16]
 800864a:	1ad3      	subs	r3, r2, r3
 800864c:	2b02      	cmp	r3, #2
 800864e:	d901      	bls.n	8008654 <HAL_RCC_OscConfig+0x464>
        {
          return HAL_TIMEOUT;
 8008650:	2303      	movs	r3, #3
 8008652:	e0d5      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      while(READ_BIT(RCC->CRRCR, RCC_CRRCR_HSI48RDY) != 0U)
 8008654:	4b14      	ldr	r3, [pc, #80]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008656:	f8d3 3098 	ldr.w	r3, [r3, #152]	@ 0x98
 800865a:	f003 0302 	and.w	r3, r3, #2
 800865e:	2b00      	cmp	r3, #0
 8008660:	d1ef      	bne.n	8008642 <HAL_RCC_OscConfig+0x452>

  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));

  if (RCC_OscInitStruct->PLL.PLLState != RCC_PLL_NONE)
 8008662:	687b      	ldr	r3, [r7, #4]
 8008664:	69db      	ldr	r3, [r3, #28]
 8008666:	2b00      	cmp	r3, #0
 8008668:	f000 80c9 	beq.w	80087fe <HAL_RCC_OscConfig+0x60e>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 800866c:	4b0e      	ldr	r3, [pc, #56]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 800866e:	689b      	ldr	r3, [r3, #8]
 8008670:	f003 030c 	and.w	r3, r3, #12
 8008674:	2b0c      	cmp	r3, #12
 8008676:	f000 8083 	beq.w	8008780 <HAL_RCC_OscConfig+0x590>
    {
      if (RCC_OscInitStruct->PLL.PLLState == RCC_PLL_ON)
 800867a:	687b      	ldr	r3, [r7, #4]
 800867c:	69db      	ldr	r3, [r3, #28]
 800867e:	2b02      	cmp	r3, #2
 8008680:	d15e      	bne.n	8008740 <HAL_RCC_OscConfig+0x550>
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));
        assert_param(IS_RCC_PLLR_VALUE(RCC_OscInitStruct->PLL.PLLR));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008682:	4b09      	ldr	r3, [pc, #36]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008684:	681b      	ldr	r3, [r3, #0]
 8008686:	4a08      	ldr	r2, [pc, #32]	@ (80086a8 <HAL_RCC_OscConfig+0x4b8>)
 8008688:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800868c:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800868e:	f7fc fd7d 	bl	800518c <HAL_GetTick>
 8008692:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008694:	e00c      	b.n	80086b0 <HAL_RCC_OscConfig+0x4c0>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008696:	f7fc fd79 	bl	800518c <HAL_GetTick>
 800869a:	4602      	mov	r2, r0
 800869c:	693b      	ldr	r3, [r7, #16]
 800869e:	1ad3      	subs	r3, r2, r3
 80086a0:	2b02      	cmp	r3, #2
 80086a2:	d905      	bls.n	80086b0 <HAL_RCC_OscConfig+0x4c0>
          {
            return HAL_TIMEOUT;
 80086a4:	2303      	movs	r3, #3
 80086a6:	e0ab      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
 80086a8:	40021000 	.word	0x40021000
 80086ac:	40007000 	.word	0x40007000
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 80086b0:	4b55      	ldr	r3, [pc, #340]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 80086b2:	681b      	ldr	r3, [r3, #0]
 80086b4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80086b8:	2b00      	cmp	r3, #0
 80086ba:	d1ec      	bne.n	8008696 <HAL_RCC_OscConfig+0x4a6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80086bc:	4b52      	ldr	r3, [pc, #328]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 80086be:	68da      	ldr	r2, [r3, #12]
 80086c0:	4b52      	ldr	r3, [pc, #328]	@ (800880c <HAL_RCC_OscConfig+0x61c>)
 80086c2:	4013      	ands	r3, r2
 80086c4:	687a      	ldr	r2, [r7, #4]
 80086c6:	6a11      	ldr	r1, [r2, #32]
 80086c8:	687a      	ldr	r2, [r7, #4]
 80086ca:	6a52      	ldr	r2, [r2, #36]	@ 0x24
 80086cc:	3a01      	subs	r2, #1
 80086ce:	0112      	lsls	r2, r2, #4
 80086d0:	4311      	orrs	r1, r2
 80086d2:	687a      	ldr	r2, [r7, #4]
 80086d4:	6a92      	ldr	r2, [r2, #40]	@ 0x28
 80086d6:	0212      	lsls	r2, r2, #8
 80086d8:	4311      	orrs	r1, r2
 80086da:	687a      	ldr	r2, [r7, #4]
 80086dc:	6b12      	ldr	r2, [r2, #48]	@ 0x30
 80086de:	0852      	lsrs	r2, r2, #1
 80086e0:	3a01      	subs	r2, #1
 80086e2:	0552      	lsls	r2, r2, #21
 80086e4:	4311      	orrs	r1, r2
 80086e6:	687a      	ldr	r2, [r7, #4]
 80086e8:	6b52      	ldr	r2, [r2, #52]	@ 0x34
 80086ea:	0852      	lsrs	r2, r2, #1
 80086ec:	3a01      	subs	r2, #1
 80086ee:	0652      	lsls	r2, r2, #25
 80086f0:	4311      	orrs	r1, r2
 80086f2:	687a      	ldr	r2, [r7, #4]
 80086f4:	6ad2      	ldr	r2, [r2, #44]	@ 0x2c
 80086f6:	06d2      	lsls	r2, r2, #27
 80086f8:	430a      	orrs	r2, r1
 80086fa:	4943      	ldr	r1, [pc, #268]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 80086fc:	4313      	orrs	r3, r2
 80086fe:	60cb      	str	r3, [r1, #12]
                             RCC_OscInitStruct->PLL.PLLP,
                             RCC_OscInitStruct->PLL.PLLQ,
                             RCC_OscInitStruct->PLL.PLLR);

        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 8008700:	4b41      	ldr	r3, [pc, #260]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008702:	681b      	ldr	r3, [r3, #0]
 8008704:	4a40      	ldr	r2, [pc, #256]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008706:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 800870a:	6013      	str	r3, [r2, #0]

        /* Enable PLL System Clock output. */
         __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_SYSCLK);
 800870c:	4b3e      	ldr	r3, [pc, #248]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 800870e:	68db      	ldr	r3, [r3, #12]
 8008710:	4a3d      	ldr	r2, [pc, #244]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008712:	f043 7380 	orr.w	r3, r3, #16777216	@ 0x1000000
 8008716:	60d3      	str	r3, [r2, #12]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008718:	f7fc fd38 	bl	800518c <HAL_GetTick>
 800871c:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 800871e:	e008      	b.n	8008732 <HAL_RCC_OscConfig+0x542>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008720:	f7fc fd34 	bl	800518c <HAL_GetTick>
 8008724:	4602      	mov	r2, r0
 8008726:	693b      	ldr	r3, [r7, #16]
 8008728:	1ad3      	subs	r3, r2, r3
 800872a:	2b02      	cmp	r3, #2
 800872c:	d901      	bls.n	8008732 <HAL_RCC_OscConfig+0x542>
          {
            return HAL_TIMEOUT;
 800872e:	2303      	movs	r3, #3
 8008730:	e066      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008732:	4b35      	ldr	r3, [pc, #212]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008734:	681b      	ldr	r3, [r3, #0]
 8008736:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800873a:	2b00      	cmp	r3, #0
 800873c:	d0f0      	beq.n	8008720 <HAL_RCC_OscConfig+0x530>
 800873e:	e05e      	b.n	80087fe <HAL_RCC_OscConfig+0x60e>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8008740:	4b31      	ldr	r3, [pc, #196]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008742:	681b      	ldr	r3, [r3, #0]
 8008744:	4a30      	ldr	r2, [pc, #192]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008746:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800874a:	6013      	str	r3, [r2, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 800874c:	f7fc fd1e 	bl	800518c <HAL_GetTick>
 8008750:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008752:	e008      	b.n	8008766 <HAL_RCC_OscConfig+0x576>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 8008754:	f7fc fd1a 	bl	800518c <HAL_GetTick>
 8008758:	4602      	mov	r2, r0
 800875a:	693b      	ldr	r3, [r7, #16]
 800875c:	1ad3      	subs	r3, r2, r3
 800875e:	2b02      	cmp	r3, #2
 8008760:	d901      	bls.n	8008766 <HAL_RCC_OscConfig+0x576>
          {
            return HAL_TIMEOUT;
 8008762:	2303      	movs	r3, #3
 8008764:	e04c      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
        while (READ_BIT(RCC->CR, RCC_CR_PLLRDY) != 0U)
 8008766:	4b28      	ldr	r3, [pc, #160]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008768:	681b      	ldr	r3, [r3, #0]
 800876a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800876e:	2b00      	cmp	r3, #0
 8008770:	d1f0      	bne.n	8008754 <HAL_RCC_OscConfig+0x564>
          }
        }

        /* Unselect PLL clock source and disable outputs to save power */
        RCC->PLLCFGR &= ~(RCC_PLLCFGR_PLLSRC | RCC_PLL_SYSCLK | RCC_PLL_48M1CLK | RCC_PLL_ADCCLK);
 8008772:	4b25      	ldr	r3, [pc, #148]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008774:	68da      	ldr	r2, [r3, #12]
 8008776:	4924      	ldr	r1, [pc, #144]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 8008778:	4b25      	ldr	r3, [pc, #148]	@ (8008810 <HAL_RCC_OscConfig+0x620>)
 800877a:	4013      	ands	r3, r2
 800877c:	60cb      	str	r3, [r1, #12]
 800877e:	e03e      	b.n	80087fe <HAL_RCC_OscConfig+0x60e>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 8008780:	687b      	ldr	r3, [r7, #4]
 8008782:	69db      	ldr	r3, [r3, #28]
 8008784:	2b01      	cmp	r3, #1
 8008786:	d101      	bne.n	800878c <HAL_RCC_OscConfig+0x59c>
      {
        return HAL_ERROR;
 8008788:	2301      	movs	r3, #1
 800878a:	e039      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      }
      else
      {
      /* Do not return HAL_ERROR if request repeats the current configuration */
      temp_pllckcfg = RCC->PLLCFGR;
 800878c:	4b1e      	ldr	r3, [pc, #120]	@ (8008808 <HAL_RCC_OscConfig+0x618>)
 800878e:	68db      	ldr	r3, [r3, #12]
 8008790:	617b      	str	r3, [r7, #20]
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8008792:	697b      	ldr	r3, [r7, #20]
 8008794:	f003 0203 	and.w	r2, r3, #3
 8008798:	687b      	ldr	r3, [r7, #4]
 800879a:	6a1b      	ldr	r3, [r3, #32]
 800879c:	429a      	cmp	r2, r3
 800879e:	d12c      	bne.n	80087fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80087a0:	697b      	ldr	r3, [r7, #20]
 80087a2:	f003 02f0 	and.w	r2, r3, #240	@ 0xf0
 80087a6:	687b      	ldr	r3, [r7, #4]
 80087a8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80087aa:	3b01      	subs	r3, #1
 80087ac:	011b      	lsls	r3, r3, #4
      if((READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 80087ae:	429a      	cmp	r2, r3
 80087b0:	d123      	bne.n	80087fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80087b2:	697b      	ldr	r3, [r7, #20]
 80087b4:	f403 42fe 	and.w	r2, r3, #32512	@ 0x7f00
 80087b8:	687b      	ldr	r3, [r7, #4]
 80087ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80087bc:	021b      	lsls	r3, r3, #8
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLM) != (((RCC_OscInitStruct->PLL.PLLM) - 1U) << RCC_PLLCFGR_PLLM_Pos)) ||
 80087be:	429a      	cmp	r2, r3
 80087c0:	d11b      	bne.n	80087fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80087c2:	697b      	ldr	r3, [r7, #20]
 80087c4:	f003 4278 	and.w	r2, r3, #4160749568	@ 0xf8000000
 80087c8:	687b      	ldr	r3, [r7, #4]
 80087ca:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 80087cc:	06db      	lsls	r3, r3, #27
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLN) != ((RCC_OscInitStruct->PLL.PLLN) << RCC_PLLCFGR_PLLN_Pos)) ||
 80087ce:	429a      	cmp	r2, r3
 80087d0:	d113      	bne.n	80087fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80087d2:	697b      	ldr	r3, [r7, #20]
 80087d4:	f403 02c0 	and.w	r2, r3, #6291456	@ 0x600000
 80087d8:	687b      	ldr	r3, [r7, #4]
 80087da:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 80087dc:	085b      	lsrs	r3, r3, #1
 80087de:	3b01      	subs	r3, #1
 80087e0:	055b      	lsls	r3, r3, #21
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLPDIV) != ((RCC_OscInitStruct->PLL.PLLP) << RCC_PLLCFGR_PLLPDIV_Pos)) ||
 80087e2:	429a      	cmp	r2, r3
 80087e4:	d109      	bne.n	80087fa <HAL_RCC_OscConfig+0x60a>
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLR) != ((((RCC_OscInitStruct->PLL.PLLR) >> 1U) - 1U) << RCC_PLLCFGR_PLLR_Pos)))
 80087e6:	697b      	ldr	r3, [r7, #20]
 80087e8:	f003 62c0 	and.w	r2, r3, #100663296	@ 0x6000000
 80087ec:	687b      	ldr	r3, [r7, #4]
 80087ee:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80087f0:	085b      	lsrs	r3, r3, #1
 80087f2:	3b01      	subs	r3, #1
 80087f4:	065b      	lsls	r3, r3, #25
         (READ_BIT(temp_pllckcfg, RCC_PLLCFGR_PLLQ) != ((((RCC_OscInitStruct->PLL.PLLQ) >> 1U) - 1U) << RCC_PLLCFGR_PLLQ_Pos)) ||
 80087f6:	429a      	cmp	r2, r3
 80087f8:	d001      	beq.n	80087fe <HAL_RCC_OscConfig+0x60e>
      {
        return HAL_ERROR;
 80087fa:	2301      	movs	r3, #1
 80087fc:	e000      	b.n	8008800 <HAL_RCC_OscConfig+0x610>
      }
    }
  }
  }

  return HAL_OK;
 80087fe:	2300      	movs	r3, #0
}
 8008800:	4618      	mov	r0, r3
 8008802:	3720      	adds	r7, #32
 8008804:	46bd      	mov	sp, r7
 8008806:	bd80      	pop	{r7, pc}
 8008808:	40021000 	.word	0x40021000
 800880c:	019f800c 	.word	0x019f800c
 8008810:	feeefffc 	.word	0xfeeefffc

08008814 <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8008814:	b580      	push	{r7, lr}
 8008816:	b086      	sub	sp, #24
 8008818:	af00      	add	r7, sp, #0
 800881a:	6078      	str	r0, [r7, #4]
 800881c:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;
  uint32_t pllfreq;
  uint32_t hpre = RCC_SYSCLK_DIV1;
 800881e:	2300      	movs	r3, #0
 8008820:	617b      	str	r3, [r7, #20]

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8008822:	687b      	ldr	r3, [r7, #4]
 8008824:	2b00      	cmp	r3, #0
 8008826:	d101      	bne.n	800882c <HAL_RCC_ClockConfig+0x18>
  {
    return HAL_ERROR;
 8008828:	2301      	movs	r3, #1
 800882a:	e11e      	b.n	8008a6a <HAL_RCC_ClockConfig+0x256>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800882c:	4b91      	ldr	r3, [pc, #580]	@ (8008a74 <HAL_RCC_ClockConfig+0x260>)
 800882e:	681b      	ldr	r3, [r3, #0]
 8008830:	f003 030f 	and.w	r3, r3, #15
 8008834:	683a      	ldr	r2, [r7, #0]
 8008836:	429a      	cmp	r2, r3
 8008838:	d910      	bls.n	800885c <HAL_RCC_ClockConfig+0x48>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800883a:	4b8e      	ldr	r3, [pc, #568]	@ (8008a74 <HAL_RCC_ClockConfig+0x260>)
 800883c:	681b      	ldr	r3, [r3, #0]
 800883e:	f023 020f 	bic.w	r2, r3, #15
 8008842:	498c      	ldr	r1, [pc, #560]	@ (8008a74 <HAL_RCC_ClockConfig+0x260>)
 8008844:	683b      	ldr	r3, [r7, #0]
 8008846:	4313      	orrs	r3, r2
 8008848:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 800884a:	4b8a      	ldr	r3, [pc, #552]	@ (8008a74 <HAL_RCC_ClockConfig+0x260>)
 800884c:	681b      	ldr	r3, [r3, #0]
 800884e:	f003 030f 	and.w	r3, r3, #15
 8008852:	683a      	ldr	r2, [r7, #0]
 8008854:	429a      	cmp	r2, r3
 8008856:	d001      	beq.n	800885c <HAL_RCC_ClockConfig+0x48>
    {
      return HAL_ERROR;
 8008858:	2301      	movs	r3, #1
 800885a:	e106      	b.n	8008a6a <HAL_RCC_ClockConfig+0x256>
    }
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800885c:	687b      	ldr	r3, [r7, #4]
 800885e:	681b      	ldr	r3, [r3, #0]
 8008860:	f003 0301 	and.w	r3, r3, #1
 8008864:	2b00      	cmp	r3, #0
 8008866:	d073      	beq.n	8008950 <HAL_RCC_ClockConfig+0x13c>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* PLL is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 8008868:	687b      	ldr	r3, [r7, #4]
 800886a:	685b      	ldr	r3, [r3, #4]
 800886c:	2b03      	cmp	r3, #3
 800886e:	d129      	bne.n	80088c4 <HAL_RCC_ClockConfig+0xb0>
    {
      /* Check the PLL ready flag */
      if (READ_BIT(RCC->CR, RCC_CR_PLLRDY) == 0U)
 8008870:	4b81      	ldr	r3, [pc, #516]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008872:	681b      	ldr	r3, [r3, #0]
 8008874:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8008878:	2b00      	cmp	r3, #0
 800887a:	d101      	bne.n	8008880 <HAL_RCC_ClockConfig+0x6c>
      {
        return HAL_ERROR;
 800887c:	2301      	movs	r3, #1
 800887e:	e0f4      	b.n	8008a6a <HAL_RCC_ClockConfig+0x256>
      }
      /* Undershoot management when selection PLL as SYSCLK source and frequency above 80Mhz */
      /* Compute target PLL output frequency */
      pllfreq = RCC_GetSysClockFreqFromPLLSource();
 8008880:	f000 f99e 	bl	8008bc0 <RCC_GetSysClockFreqFromPLLSource>
 8008884:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go over 80Mhz */
      if(pllfreq > 80000000U)
 8008886:	693b      	ldr	r3, [r7, #16]
 8008888:	4a7c      	ldr	r2, [pc, #496]	@ (8008a7c <HAL_RCC_ClockConfig+0x268>)
 800888a:	4293      	cmp	r3, r2
 800888c:	d93f      	bls.n	800890e <HAL_RCC_ClockConfig+0xfa>
      {
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 800888e:	4b7a      	ldr	r3, [pc, #488]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008890:	689b      	ldr	r3, [r3, #8]
 8008892:	f003 03f0 	and.w	r3, r3, #240	@ 0xf0
 8008896:	2b00      	cmp	r3, #0
 8008898:	d009      	beq.n	80088ae <HAL_RCC_ClockConfig+0x9a>
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 800889a:	687b      	ldr	r3, [r7, #4]
 800889c:	681b      	ldr	r3, [r3, #0]
 800889e:	f003 0302 	and.w	r3, r3, #2
        if (((READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) == RCC_SYSCLK_DIV1)) ||
 80088a2:	2b00      	cmp	r3, #0
 80088a4:	d033      	beq.n	800890e <HAL_RCC_ClockConfig+0xfa>
              (RCC_ClkInitStruct->AHBCLKDivider == RCC_SYSCLK_DIV1))))
 80088a6:	687b      	ldr	r3, [r7, #4]
 80088a8:	689b      	ldr	r3, [r3, #8]
            (((((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK) &&
 80088aa:	2b00      	cmp	r3, #0
 80088ac:	d12f      	bne.n	800890e <HAL_RCC_ClockConfig+0xfa>
        {
          MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80088ae:	4b72      	ldr	r3, [pc, #456]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 80088b0:	689b      	ldr	r3, [r3, #8]
 80088b2:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80088b6:	4a70      	ldr	r2, [pc, #448]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 80088b8:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 80088bc:	6093      	str	r3, [r2, #8]
          hpre = RCC_SYSCLK_DIV2;
 80088be:	2380      	movs	r3, #128	@ 0x80
 80088c0:	617b      	str	r3, [r7, #20]
 80088c2:	e024      	b.n	800890e <HAL_RCC_ClockConfig+0xfa>
      }
    }
    else
    {
      /* HSE is selected as System Clock Source */
      if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 80088c4:	687b      	ldr	r3, [r7, #4]
 80088c6:	685b      	ldr	r3, [r3, #4]
 80088c8:	2b02      	cmp	r3, #2
 80088ca:	d107      	bne.n	80088dc <HAL_RCC_ClockConfig+0xc8>
      {
        /* Check the HSE ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSERDY) == 0U)
 80088cc:	4b6a      	ldr	r3, [pc, #424]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 80088ce:	681b      	ldr	r3, [r3, #0]
 80088d0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80088d4:	2b00      	cmp	r3, #0
 80088d6:	d109      	bne.n	80088ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80088d8:	2301      	movs	r3, #1
 80088da:	e0c6      	b.n	8008a6a <HAL_RCC_ClockConfig+0x256>
      }
      /* HSI is selected as System Clock Source */
      else
      {
        /* Check the HSI ready flag */
        if(READ_BIT(RCC->CR, RCC_CR_HSIRDY) == 0U)
 80088dc:	4b66      	ldr	r3, [pc, #408]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 80088de:	681b      	ldr	r3, [r3, #0]
 80088e0:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 80088e4:	2b00      	cmp	r3, #0
 80088e6:	d101      	bne.n	80088ec <HAL_RCC_ClockConfig+0xd8>
        {
          return HAL_ERROR;
 80088e8:	2301      	movs	r3, #1
 80088ea:	e0be      	b.n	8008a6a <HAL_RCC_ClockConfig+0x256>
        }
      }
      /* Overshoot management when going down from PLL as SYSCLK source and frequency above 80Mhz */
      pllfreq = HAL_RCC_GetSysClockFreq();
 80088ec:	f000 f8ce 	bl	8008a8c <HAL_RCC_GetSysClockFreq>
 80088f0:	6138      	str	r0, [r7, #16]

      /* Intermediate step with HCLK prescaler 2 necessary before to go under 80Mhz */
      if(pllfreq > 80000000U)
 80088f2:	693b      	ldr	r3, [r7, #16]
 80088f4:	4a61      	ldr	r2, [pc, #388]	@ (8008a7c <HAL_RCC_ClockConfig+0x268>)
 80088f6:	4293      	cmp	r3, r2
 80088f8:	d909      	bls.n	800890e <HAL_RCC_ClockConfig+0xfa>
      {
        MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV2);
 80088fa:	4b5f      	ldr	r3, [pc, #380]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 80088fc:	689b      	ldr	r3, [r3, #8]
 80088fe:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8008902:	4a5d      	ldr	r2, [pc, #372]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008904:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8008908:	6093      	str	r3, [r2, #8]
        hpre = RCC_SYSCLK_DIV2;
 800890a:	2380      	movs	r3, #128	@ 0x80
 800890c:	617b      	str	r3, [r7, #20]
      }

    }

    MODIFY_REG(RCC->CFGR, RCC_CFGR_SW, RCC_ClkInitStruct->SYSCLKSource);
 800890e:	4b5a      	ldr	r3, [pc, #360]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008910:	689b      	ldr	r3, [r3, #8]
 8008912:	f023 0203 	bic.w	r2, r3, #3
 8008916:	687b      	ldr	r3, [r7, #4]
 8008918:	685b      	ldr	r3, [r3, #4]
 800891a:	4957      	ldr	r1, [pc, #348]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 800891c:	4313      	orrs	r3, r2
 800891e:	608b      	str	r3, [r1, #8]

    /* Get Start Tick*/
    tickstart = HAL_GetTick();
 8008920:	f7fc fc34 	bl	800518c <HAL_GetTick>
 8008924:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8008926:	e00a      	b.n	800893e <HAL_RCC_ClockConfig+0x12a>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8008928:	f7fc fc30 	bl	800518c <HAL_GetTick>
 800892c:	4602      	mov	r2, r0
 800892e:	68fb      	ldr	r3, [r7, #12]
 8008930:	1ad3      	subs	r3, r2, r3
 8008932:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008936:	4293      	cmp	r3, r2
 8008938:	d901      	bls.n	800893e <HAL_RCC_ClockConfig+0x12a>
      {
        return HAL_TIMEOUT;
 800893a:	2303      	movs	r3, #3
 800893c:	e095      	b.n	8008a6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800893e:	4b4e      	ldr	r3, [pc, #312]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008940:	689b      	ldr	r3, [r3, #8]
 8008942:	f003 020c 	and.w	r2, r3, #12
 8008946:	687b      	ldr	r3, [r7, #4]
 8008948:	685b      	ldr	r3, [r3, #4]
 800894a:	009b      	lsls	r3, r3, #2
 800894c:	429a      	cmp	r2, r3
 800894e:	d1eb      	bne.n	8008928 <HAL_RCC_ClockConfig+0x114>
      }
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 8008950:	687b      	ldr	r3, [r7, #4]
 8008952:	681b      	ldr	r3, [r3, #0]
 8008954:	f003 0302 	and.w	r3, r3, #2
 8008958:	2b00      	cmp	r3, #0
 800895a:	d023      	beq.n	80089a4 <HAL_RCC_ClockConfig+0x190>
  {
    /* Set the highest APB divider in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 800895c:	687b      	ldr	r3, [r7, #4]
 800895e:	681b      	ldr	r3, [r3, #0]
 8008960:	f003 0304 	and.w	r3, r3, #4
 8008964:	2b00      	cmp	r3, #0
 8008966:	d005      	beq.n	8008974 <HAL_RCC_ClockConfig+0x160>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 8008968:	4b43      	ldr	r3, [pc, #268]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 800896a:	689b      	ldr	r3, [r3, #8]
 800896c:	4a42      	ldr	r2, [pc, #264]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 800896e:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 8008972:	6093      	str	r3, [r2, #8]
    }
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008974:	687b      	ldr	r3, [r7, #4]
 8008976:	681b      	ldr	r3, [r3, #0]
 8008978:	f003 0308 	and.w	r3, r3, #8
 800897c:	2b00      	cmp	r3, #0
 800897e:	d007      	beq.n	8008990 <HAL_RCC_ClockConfig+0x17c>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, RCC_HCLK_DIV16);
 8008980:	4b3d      	ldr	r3, [pc, #244]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008982:	689b      	ldr	r3, [r3, #8]
 8008984:	f423 537c 	bic.w	r3, r3, #16128	@ 0x3f00
 8008988:	4a3b      	ldr	r2, [pc, #236]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 800898a:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 800898e:	6093      	str	r3, [r2, #8]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8008990:	4b39      	ldr	r3, [pc, #228]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008992:	689b      	ldr	r3, [r3, #8]
 8008994:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8008998:	687b      	ldr	r3, [r7, #4]
 800899a:	689b      	ldr	r3, [r3, #8]
 800899c:	4936      	ldr	r1, [pc, #216]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 800899e:	4313      	orrs	r3, r2
 80089a0:	608b      	str	r3, [r1, #8]
 80089a2:	e008      	b.n	80089b6 <HAL_RCC_ClockConfig+0x1a2>
  }
  else
  {
    /* Is intermediate HCLK prescaler 2 applied internally, complete with HCLK prescaler 1 */
    if(hpre == RCC_SYSCLK_DIV2)
 80089a4:	697b      	ldr	r3, [r7, #20]
 80089a6:	2b80      	cmp	r3, #128	@ 0x80
 80089a8:	d105      	bne.n	80089b6 <HAL_RCC_ClockConfig+0x1a2>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_SYSCLK_DIV1);
 80089aa:	4b33      	ldr	r3, [pc, #204]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 80089ac:	689b      	ldr	r3, [r3, #8]
 80089ae:	4a32      	ldr	r2, [pc, #200]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 80089b0:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 80089b4:	6093      	str	r3, [r2, #8]
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80089b6:	4b2f      	ldr	r3, [pc, #188]	@ (8008a74 <HAL_RCC_ClockConfig+0x260>)
 80089b8:	681b      	ldr	r3, [r3, #0]
 80089ba:	f003 030f 	and.w	r3, r3, #15
 80089be:	683a      	ldr	r2, [r7, #0]
 80089c0:	429a      	cmp	r2, r3
 80089c2:	d21d      	bcs.n	8008a00 <HAL_RCC_ClockConfig+0x1ec>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80089c4:	4b2b      	ldr	r3, [pc, #172]	@ (8008a74 <HAL_RCC_ClockConfig+0x260>)
 80089c6:	681b      	ldr	r3, [r3, #0]
 80089c8:	f023 020f 	bic.w	r2, r3, #15
 80089cc:	4929      	ldr	r1, [pc, #164]	@ (8008a74 <HAL_RCC_ClockConfig+0x260>)
 80089ce:	683b      	ldr	r3, [r7, #0]
 80089d0:	4313      	orrs	r3, r2
 80089d2:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by polling the FLASH_ACR register */
    tickstart = HAL_GetTick();
 80089d4:	f7fc fbda 	bl	800518c <HAL_GetTick>
 80089d8:	60f8      	str	r0, [r7, #12]

    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80089da:	e00a      	b.n	80089f2 <HAL_RCC_ClockConfig+0x1de>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 80089dc:	f7fc fbd6 	bl	800518c <HAL_GetTick>
 80089e0:	4602      	mov	r2, r0
 80089e2:	68fb      	ldr	r3, [r7, #12]
 80089e4:	1ad3      	subs	r3, r2, r3
 80089e6:	f241 3288 	movw	r2, #5000	@ 0x1388
 80089ea:	4293      	cmp	r3, r2
 80089ec:	d901      	bls.n	80089f2 <HAL_RCC_ClockConfig+0x1de>
      {
        return HAL_TIMEOUT;
 80089ee:	2303      	movs	r3, #3
 80089f0:	e03b      	b.n	8008a6a <HAL_RCC_ClockConfig+0x256>
    while (__HAL_FLASH_GET_LATENCY() != FLatency)
 80089f2:	4b20      	ldr	r3, [pc, #128]	@ (8008a74 <HAL_RCC_ClockConfig+0x260>)
 80089f4:	681b      	ldr	r3, [r3, #0]
 80089f6:	f003 030f 	and.w	r3, r3, #15
 80089fa:	683a      	ldr	r2, [r7, #0]
 80089fc:	429a      	cmp	r2, r3
 80089fe:	d1ed      	bne.n	80089dc <HAL_RCC_ClockConfig+0x1c8>
      }
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 8008a00:	687b      	ldr	r3, [r7, #4]
 8008a02:	681b      	ldr	r3, [r3, #0]
 8008a04:	f003 0304 	and.w	r3, r3, #4
 8008a08:	2b00      	cmp	r3, #0
 8008a0a:	d008      	beq.n	8008a1e <HAL_RCC_ClockConfig+0x20a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 8008a0c:	4b1a      	ldr	r3, [pc, #104]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008a0e:	689b      	ldr	r3, [r3, #8]
 8008a10:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 8008a14:	687b      	ldr	r3, [r7, #4]
 8008a16:	68db      	ldr	r3, [r3, #12]
 8008a18:	4917      	ldr	r1, [pc, #92]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008a1a:	4313      	orrs	r3, r2
 8008a1c:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 8008a1e:	687b      	ldr	r3, [r7, #4]
 8008a20:	681b      	ldr	r3, [r3, #0]
 8008a22:	f003 0308 	and.w	r3, r3, #8
 8008a26:	2b00      	cmp	r3, #0
 8008a28:	d009      	beq.n	8008a3e <HAL_RCC_ClockConfig+0x22a>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 8008a2a:	4b13      	ldr	r3, [pc, #76]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008a2c:	689b      	ldr	r3, [r3, #8]
 8008a2e:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8008a32:	687b      	ldr	r3, [r7, #4]
 8008a34:	691b      	ldr	r3, [r3, #16]
 8008a36:	00db      	lsls	r3, r3, #3
 8008a38:	490f      	ldr	r1, [pc, #60]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008a3a:	4313      	orrs	r3, r2
 8008a3c:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> (AHBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos] & 0x1FU);
 8008a3e:	f000 f825 	bl	8008a8c <HAL_RCC_GetSysClockFreq>
 8008a42:	4602      	mov	r2, r0
 8008a44:	4b0c      	ldr	r3, [pc, #48]	@ (8008a78 <HAL_RCC_ClockConfig+0x264>)
 8008a46:	689b      	ldr	r3, [r3, #8]
 8008a48:	091b      	lsrs	r3, r3, #4
 8008a4a:	f003 030f 	and.w	r3, r3, #15
 8008a4e:	490c      	ldr	r1, [pc, #48]	@ (8008a80 <HAL_RCC_ClockConfig+0x26c>)
 8008a50:	5ccb      	ldrb	r3, [r1, r3]
 8008a52:	f003 031f 	and.w	r3, r3, #31
 8008a56:	fa22 f303 	lsr.w	r3, r2, r3
 8008a5a:	4a0a      	ldr	r2, [pc, #40]	@ (8008a84 <HAL_RCC_ClockConfig+0x270>)
 8008a5c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  return HAL_InitTick(uwTickPrio);
 8008a5e:	4b0a      	ldr	r3, [pc, #40]	@ (8008a88 <HAL_RCC_ClockConfig+0x274>)
 8008a60:	681b      	ldr	r3, [r3, #0]
 8008a62:	4618      	mov	r0, r3
 8008a64:	f7fc fb46 	bl	80050f4 <HAL_InitTick>
 8008a68:	4603      	mov	r3, r0
}
 8008a6a:	4618      	mov	r0, r3
 8008a6c:	3718      	adds	r7, #24
 8008a6e:	46bd      	mov	sp, r7
 8008a70:	bd80      	pop	{r7, pc}
 8008a72:	bf00      	nop
 8008a74:	40022000 	.word	0x40022000
 8008a78:	40021000 	.word	0x40021000
 8008a7c:	04c4b400 	.word	0x04c4b400
 8008a80:	08015d3c 	.word	0x08015d3c
 8008a84:	20000004 	.word	0x20000004
 8008a88:	20000008 	.word	0x20000008

08008a8c <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8008a8c:	b480      	push	{r7}
 8008a8e:	b087      	sub	sp, #28
 8008a90:	af00      	add	r7, sp, #0
  uint32_t pllvco, pllsource, pllr, pllm;
  uint32_t sysclockfreq;

  if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI)
 8008a92:	4b2c      	ldr	r3, [pc, #176]	@ (8008b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008a94:	689b      	ldr	r3, [r3, #8]
 8008a96:	f003 030c 	and.w	r3, r3, #12
 8008a9a:	2b04      	cmp	r3, #4
 8008a9c:	d102      	bne.n	8008aa4 <HAL_RCC_GetSysClockFreq+0x18>
  {
    /* HSI used as system clock source */
    sysclockfreq = HSI_VALUE;
 8008a9e:	4b2a      	ldr	r3, [pc, #168]	@ (8008b48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008aa0:	613b      	str	r3, [r7, #16]
 8008aa2:	e047      	b.n	8008b34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE)
 8008aa4:	4b27      	ldr	r3, [pc, #156]	@ (8008b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008aa6:	689b      	ldr	r3, [r3, #8]
 8008aa8:	f003 030c 	and.w	r3, r3, #12
 8008aac:	2b08      	cmp	r3, #8
 8008aae:	d102      	bne.n	8008ab6 <HAL_RCC_GetSysClockFreq+0x2a>
  {
    /* HSE used as system clock source */
    sysclockfreq = HSE_VALUE;
 8008ab0:	4b26      	ldr	r3, [pc, #152]	@ (8008b4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8008ab2:	613b      	str	r3, [r7, #16]
 8008ab4:	e03e      	b.n	8008b34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else if (__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL)
 8008ab6:	4b23      	ldr	r3, [pc, #140]	@ (8008b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ab8:	689b      	ldr	r3, [r3, #8]
 8008aba:	f003 030c 	and.w	r3, r3, #12
 8008abe:	2b0c      	cmp	r3, #12
 8008ac0:	d136      	bne.n	8008b30 <HAL_RCC_GetSysClockFreq+0xa4>
    /* PLL used as system clock  source */

    /* PLL_VCO = ((HSE_VALUE or HSI_VALUE)/ PLLM) * PLLN
    SYSCLK = PLL_VCO / PLLR
    */
    pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008ac2:	4b20      	ldr	r3, [pc, #128]	@ (8008b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ac4:	68db      	ldr	r3, [r3, #12]
 8008ac6:	f003 0303 	and.w	r3, r3, #3
 8008aca:	60fb      	str	r3, [r7, #12]
    pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008acc:	4b1d      	ldr	r3, [pc, #116]	@ (8008b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008ace:	68db      	ldr	r3, [r3, #12]
 8008ad0:	091b      	lsrs	r3, r3, #4
 8008ad2:	f003 030f 	and.w	r3, r3, #15
 8008ad6:	3301      	adds	r3, #1
 8008ad8:	60bb      	str	r3, [r7, #8]

    switch (pllsource)
 8008ada:	68fb      	ldr	r3, [r7, #12]
 8008adc:	2b03      	cmp	r3, #3
 8008ade:	d10c      	bne.n	8008afa <HAL_RCC_GetSysClockFreq+0x6e>
    {
    case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
      pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008ae0:	4a1a      	ldr	r2, [pc, #104]	@ (8008b4c <HAL_RCC_GetSysClockFreq+0xc0>)
 8008ae2:	68bb      	ldr	r3, [r7, #8]
 8008ae4:	fbb2 f3f3 	udiv	r3, r2, r3
 8008ae8:	4a16      	ldr	r2, [pc, #88]	@ (8008b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008aea:	68d2      	ldr	r2, [r2, #12]
 8008aec:	0a12      	lsrs	r2, r2, #8
 8008aee:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008af2:	fb02 f303 	mul.w	r3, r2, r3
 8008af6:	617b      	str	r3, [r7, #20]
      break;
 8008af8:	e00c      	b.n	8008b14 <HAL_RCC_GetSysClockFreq+0x88>

    case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
    default:
      pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008afa:	4a13      	ldr	r2, [pc, #76]	@ (8008b48 <HAL_RCC_GetSysClockFreq+0xbc>)
 8008afc:	68bb      	ldr	r3, [r7, #8]
 8008afe:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b02:	4a10      	ldr	r2, [pc, #64]	@ (8008b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008b04:	68d2      	ldr	r2, [r2, #12]
 8008b06:	0a12      	lsrs	r2, r2, #8
 8008b08:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008b0c:	fb02 f303 	mul.w	r3, r2, r3
 8008b10:	617b      	str	r3, [r7, #20]
      break;
 8008b12:	bf00      	nop
    }
    pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008b14:	4b0b      	ldr	r3, [pc, #44]	@ (8008b44 <HAL_RCC_GetSysClockFreq+0xb8>)
 8008b16:	68db      	ldr	r3, [r3, #12]
 8008b18:	0e5b      	lsrs	r3, r3, #25
 8008b1a:	f003 0303 	and.w	r3, r3, #3
 8008b1e:	3301      	adds	r3, #1
 8008b20:	005b      	lsls	r3, r3, #1
 8008b22:	607b      	str	r3, [r7, #4]
    sysclockfreq = pllvco/pllr;
 8008b24:	697a      	ldr	r2, [r7, #20]
 8008b26:	687b      	ldr	r3, [r7, #4]
 8008b28:	fbb2 f3f3 	udiv	r3, r2, r3
 8008b2c:	613b      	str	r3, [r7, #16]
 8008b2e:	e001      	b.n	8008b34 <HAL_RCC_GetSysClockFreq+0xa8>
  }
  else
  {
    sysclockfreq = 0U;
 8008b30:	2300      	movs	r3, #0
 8008b32:	613b      	str	r3, [r7, #16]
  }

  return sysclockfreq;
 8008b34:	693b      	ldr	r3, [r7, #16]
}
 8008b36:	4618      	mov	r0, r3
 8008b38:	371c      	adds	r7, #28
 8008b3a:	46bd      	mov	sp, r7
 8008b3c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b40:	4770      	bx	lr
 8008b42:	bf00      	nop
 8008b44:	40021000 	.word	0x40021000
 8008b48:	00f42400 	.word	0x00f42400
 8008b4c:	016e3600 	.word	0x016e3600

08008b50 <HAL_RCC_GetHCLKFreq>:
  *
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency.
  * @retval HCLK frequency in Hz
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8008b50:	b480      	push	{r7}
 8008b52:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8008b54:	4b03      	ldr	r3, [pc, #12]	@ (8008b64 <HAL_RCC_GetHCLKFreq+0x14>)
 8008b56:	681b      	ldr	r3, [r3, #0]
}
 8008b58:	4618      	mov	r0, r3
 8008b5a:	46bd      	mov	sp, r7
 8008b5c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008b60:	4770      	bx	lr
 8008b62:	bf00      	nop
 8008b64:	20000004 	.word	0x20000004

08008b68 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8008b68:	b580      	push	{r7, lr}
 8008b6a:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE1) >> RCC_CFGR_PPRE1_Pos] & 0x1FU));
 8008b6c:	f7ff fff0 	bl	8008b50 <HAL_RCC_GetHCLKFreq>
 8008b70:	4602      	mov	r2, r0
 8008b72:	4b06      	ldr	r3, [pc, #24]	@ (8008b8c <HAL_RCC_GetPCLK1Freq+0x24>)
 8008b74:	689b      	ldr	r3, [r3, #8]
 8008b76:	0a1b      	lsrs	r3, r3, #8
 8008b78:	f003 0307 	and.w	r3, r3, #7
 8008b7c:	4904      	ldr	r1, [pc, #16]	@ (8008b90 <HAL_RCC_GetPCLK1Freq+0x28>)
 8008b7e:	5ccb      	ldrb	r3, [r1, r3]
 8008b80:	f003 031f 	and.w	r3, r3, #31
 8008b84:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008b88:	4618      	mov	r0, r3
 8008b8a:	bd80      	pop	{r7, pc}
 8008b8c:	40021000 	.word	0x40021000
 8008b90:	08015d4c 	.word	0x08015d4c

08008b94 <HAL_RCC_GetPCLK2Freq>:
  * @note   Each time PCLK2 changes, this function must be called to update the
  *         right PCLK2 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK2 frequency in Hz
  */
uint32_t HAL_RCC_GetPCLK2Freq(void)
{
 8008b94:	b580      	push	{r7, lr}
 8008b96:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK2 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq()>> (APBPrescTable[READ_BIT(RCC->CFGR, RCC_CFGR_PPRE2) >> RCC_CFGR_PPRE2_Pos] & 0x1FU));
 8008b98:	f7ff ffda 	bl	8008b50 <HAL_RCC_GetHCLKFreq>
 8008b9c:	4602      	mov	r2, r0
 8008b9e:	4b06      	ldr	r3, [pc, #24]	@ (8008bb8 <HAL_RCC_GetPCLK2Freq+0x24>)
 8008ba0:	689b      	ldr	r3, [r3, #8]
 8008ba2:	0adb      	lsrs	r3, r3, #11
 8008ba4:	f003 0307 	and.w	r3, r3, #7
 8008ba8:	4904      	ldr	r1, [pc, #16]	@ (8008bbc <HAL_RCC_GetPCLK2Freq+0x28>)
 8008baa:	5ccb      	ldrb	r3, [r1, r3]
 8008bac:	f003 031f 	and.w	r3, r3, #31
 8008bb0:	fa22 f303 	lsr.w	r3, r2, r3
}
 8008bb4:	4618      	mov	r0, r3
 8008bb6:	bd80      	pop	{r7, pc}
 8008bb8:	40021000 	.word	0x40021000
 8008bbc:	08015d4c 	.word	0x08015d4c

08008bc0 <RCC_GetSysClockFreqFromPLLSource>:
/**
  * @brief  Compute SYSCLK frequency based on PLL SYSCLK source.
  * @retval SYSCLK frequency
  */
static uint32_t RCC_GetSysClockFreqFromPLLSource(void)
{
 8008bc0:	b480      	push	{r7}
 8008bc2:	b087      	sub	sp, #28
 8008bc4:	af00      	add	r7, sp, #0
  uint32_t sysclockfreq;

  /* PLL_VCO = (HSE_VALUE or HSI_VALUE/ PLLM) * PLLN
     SYSCLK = PLL_VCO / PLLR
   */
  pllsource = READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLSRC);
 8008bc6:	4b1e      	ldr	r3, [pc, #120]	@ (8008c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008bc8:	68db      	ldr	r3, [r3, #12]
 8008bca:	f003 0303 	and.w	r3, r3, #3
 8008bce:	613b      	str	r3, [r7, #16]
  pllm = (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLM) >> RCC_PLLCFGR_PLLM_Pos) + 1U ;
 8008bd0:	4b1b      	ldr	r3, [pc, #108]	@ (8008c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008bd2:	68db      	ldr	r3, [r3, #12]
 8008bd4:	091b      	lsrs	r3, r3, #4
 8008bd6:	f003 030f 	and.w	r3, r3, #15
 8008bda:	3301      	adds	r3, #1
 8008bdc:	60fb      	str	r3, [r7, #12]

  switch (pllsource)
 8008bde:	693b      	ldr	r3, [r7, #16]
 8008be0:	2b03      	cmp	r3, #3
 8008be2:	d10c      	bne.n	8008bfe <RCC_GetSysClockFreqFromPLLSource+0x3e>
  {
  case RCC_PLLSOURCE_HSE:  /* HSE used as PLL clock source */
    pllvco = (HSE_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008be4:	4a17      	ldr	r2, [pc, #92]	@ (8008c44 <RCC_GetSysClockFreqFromPLLSource+0x84>)
 8008be6:	68fb      	ldr	r3, [r7, #12]
 8008be8:	fbb2 f3f3 	udiv	r3, r2, r3
 8008bec:	4a14      	ldr	r2, [pc, #80]	@ (8008c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008bee:	68d2      	ldr	r2, [r2, #12]
 8008bf0:	0a12      	lsrs	r2, r2, #8
 8008bf2:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008bf6:	fb02 f303 	mul.w	r3, r2, r3
 8008bfa:	617b      	str	r3, [r7, #20]
    break;
 8008bfc:	e00c      	b.n	8008c18 <RCC_GetSysClockFreqFromPLLSource+0x58>

  case RCC_PLLSOURCE_HSI:  /* HSI used as PLL clock source */
  default:
    pllvco = (HSI_VALUE / pllm) * (READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos);
 8008bfe:	4a12      	ldr	r2, [pc, #72]	@ (8008c48 <RCC_GetSysClockFreqFromPLLSource+0x88>)
 8008c00:	68fb      	ldr	r3, [r7, #12]
 8008c02:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c06:	4a0e      	ldr	r2, [pc, #56]	@ (8008c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008c08:	68d2      	ldr	r2, [r2, #12]
 8008c0a:	0a12      	lsrs	r2, r2, #8
 8008c0c:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8008c10:	fb02 f303 	mul.w	r3, r2, r3
 8008c14:	617b      	str	r3, [r7, #20]
    break;
 8008c16:	bf00      	nop
  }

  pllr = ((READ_BIT(RCC->PLLCFGR, RCC_PLLCFGR_PLLR) >> RCC_PLLCFGR_PLLR_Pos) + 1U ) * 2U;
 8008c18:	4b09      	ldr	r3, [pc, #36]	@ (8008c40 <RCC_GetSysClockFreqFromPLLSource+0x80>)
 8008c1a:	68db      	ldr	r3, [r3, #12]
 8008c1c:	0e5b      	lsrs	r3, r3, #25
 8008c1e:	f003 0303 	and.w	r3, r3, #3
 8008c22:	3301      	adds	r3, #1
 8008c24:	005b      	lsls	r3, r3, #1
 8008c26:	60bb      	str	r3, [r7, #8]
  sysclockfreq = pllvco/pllr;
 8008c28:	697a      	ldr	r2, [r7, #20]
 8008c2a:	68bb      	ldr	r3, [r7, #8]
 8008c2c:	fbb2 f3f3 	udiv	r3, r2, r3
 8008c30:	607b      	str	r3, [r7, #4]

  return sysclockfreq;
 8008c32:	687b      	ldr	r3, [r7, #4]
}
 8008c34:	4618      	mov	r0, r3
 8008c36:	371c      	adds	r7, #28
 8008c38:	46bd      	mov	sp, r7
 8008c3a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8008c3e:	4770      	bx	lr
 8008c40:	40021000 	.word	0x40021000
 8008c44:	016e3600 	.word	0x016e3600
 8008c48:	00f42400 	.word	0x00f42400

08008c4c <HAL_RCCEx_PeriphCLKConfig>:
  *         the RTC clock source: in this case the access to Backup domain is enabled.
  *
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCCEx_PeriphCLKConfig(RCC_PeriphCLKInitTypeDef  *PeriphClkInit)
{
 8008c4c:	b580      	push	{r7, lr}
 8008c4e:	b086      	sub	sp, #24
 8008c50:	af00      	add	r7, sp, #0
 8008c52:	6078      	str	r0, [r7, #4]
  uint32_t tmpregister;
  uint32_t tickstart;
  HAL_StatusTypeDef ret = HAL_OK;      /* Intermediate status */
 8008c54:	2300      	movs	r3, #0
 8008c56:	74fb      	strb	r3, [r7, #19]
  HAL_StatusTypeDef status = HAL_OK;   /* Final status */
 8008c58:	2300      	movs	r3, #0
 8008c5a:	74bb      	strb	r3, [r7, #18]

  /* Check the parameters */
  assert_param(IS_RCC_PERIPHCLOCK(PeriphClkInit->PeriphClockSelection));

  /*-------------------------- RTC clock source configuration ----------------------*/
  if((PeriphClkInit->PeriphClockSelection & RCC_PERIPHCLK_RTC) == RCC_PERIPHCLK_RTC)
 8008c5c:	687b      	ldr	r3, [r7, #4]
 8008c5e:	681b      	ldr	r3, [r3, #0]
 8008c60:	f403 2300 	and.w	r3, r3, #524288	@ 0x80000
 8008c64:	2b00      	cmp	r3, #0
 8008c66:	f000 8098 	beq.w	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
  {
    FlagStatus       pwrclkchanged = RESET;
 8008c6a:	2300      	movs	r3, #0
 8008c6c:	747b      	strb	r3, [r7, #17]
    
    /* Check for RTC Parameters used to output RTCCLK */
    assert_param(IS_RCC_RTCCLKSOURCE(PeriphClkInit->RTCClockSelection));

    /* Enable Power Clock */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 8008c6e:	4b43      	ldr	r3, [pc, #268]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c70:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c72:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c76:	2b00      	cmp	r3, #0
 8008c78:	d10d      	bne.n	8008c96 <HAL_RCCEx_PeriphCLKConfig+0x4a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8008c7a:	4b40      	ldr	r3, [pc, #256]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c7c:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c7e:	4a3f      	ldr	r2, [pc, #252]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c80:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8008c84:	6593      	str	r3, [r2, #88]	@ 0x58
 8008c86:	4b3d      	ldr	r3, [pc, #244]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008c88:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008c8a:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8008c8e:	60bb      	str	r3, [r7, #8]
 8008c90:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8008c92:	2301      	movs	r3, #1
 8008c94:	747b      	strb	r3, [r7, #17]
    }
      
    /* Enable write access to Backup domain */
    SET_BIT(PWR->CR1, PWR_CR1_DBP);
 8008c96:	4b3a      	ldr	r3, [pc, #232]	@ (8008d80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008c98:	681b      	ldr	r3, [r3, #0]
 8008c9a:	4a39      	ldr	r2, [pc, #228]	@ (8008d80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008c9c:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8008ca0:	6013      	str	r3, [r2, #0]

    /* Wait for Backup domain Write protection disable */
    tickstart = HAL_GetTick();
 8008ca2:	f7fc fa73 	bl	800518c <HAL_GetTick>
 8008ca6:	60f8      	str	r0, [r7, #12]

    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008ca8:	e009      	b.n	8008cbe <HAL_RCCEx_PeriphCLKConfig+0x72>
    {
      if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8008caa:	f7fc fa6f 	bl	800518c <HAL_GetTick>
 8008cae:	4602      	mov	r2, r0
 8008cb0:	68fb      	ldr	r3, [r7, #12]
 8008cb2:	1ad3      	subs	r3, r2, r3
 8008cb4:	2b02      	cmp	r3, #2
 8008cb6:	d902      	bls.n	8008cbe <HAL_RCCEx_PeriphCLKConfig+0x72>
      {
        ret = HAL_TIMEOUT;
 8008cb8:	2303      	movs	r3, #3
 8008cba:	74fb      	strb	r3, [r7, #19]
        break;
 8008cbc:	e005      	b.n	8008cca <HAL_RCCEx_PeriphCLKConfig+0x7e>
    while((PWR->CR1 & PWR_CR1_DBP) == 0U)
 8008cbe:	4b30      	ldr	r3, [pc, #192]	@ (8008d80 <HAL_RCCEx_PeriphCLKConfig+0x134>)
 8008cc0:	681b      	ldr	r3, [r3, #0]
 8008cc2:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008cc6:	2b00      	cmp	r3, #0
 8008cc8:	d0ef      	beq.n	8008caa <HAL_RCCEx_PeriphCLKConfig+0x5e>
      }
    }

    if(ret == HAL_OK)
 8008cca:	7cfb      	ldrb	r3, [r7, #19]
 8008ccc:	2b00      	cmp	r3, #0
 8008cce:	d159      	bne.n	8008d84 <HAL_RCCEx_PeriphCLKConfig+0x138>
    { 
      /* Reset the Backup domain only if the RTC Clock source selection is modified from default */
      tmpregister = READ_BIT(RCC->BDCR, RCC_BDCR_RTCSEL);
 8008cd0:	4b2a      	ldr	r3, [pc, #168]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008cd2:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cd6:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8008cda:	617b      	str	r3, [r7, #20]
      
      if((tmpregister != RCC_RTCCLKSOURCE_NONE) && (tmpregister != PeriphClkInit->RTCClockSelection))
 8008cdc:	697b      	ldr	r3, [r7, #20]
 8008cde:	2b00      	cmp	r3, #0
 8008ce0:	d01e      	beq.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
 8008ce2:	687b      	ldr	r3, [r7, #4]
 8008ce4:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008ce6:	697a      	ldr	r2, [r7, #20]
 8008ce8:	429a      	cmp	r2, r3
 8008cea:	d019      	beq.n	8008d20 <HAL_RCCEx_PeriphCLKConfig+0xd4>
      {
        /* Store the content of BDCR register before the reset of Backup Domain */
        tmpregister = READ_BIT(RCC->BDCR, ~(RCC_BDCR_RTCSEL));
 8008cec:	4b23      	ldr	r3, [pc, #140]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008cee:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cf2:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8008cf6:	617b      	str	r3, [r7, #20]
        /* RTC Clock selection can be changed only if the Backup Domain is reset */
        __HAL_RCC_BACKUPRESET_FORCE();
 8008cf8:	4b20      	ldr	r3, [pc, #128]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008cfa:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008cfe:	4a1f      	ldr	r2, [pc, #124]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d00:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8008d04:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        __HAL_RCC_BACKUPRESET_RELEASE();
 8008d08:	4b1c      	ldr	r3, [pc, #112]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d0a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d0e:	4a1b      	ldr	r2, [pc, #108]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d10:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 8008d14:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
        /* Restore the Content of BDCR register */
        RCC->BDCR = tmpregister;
 8008d18:	4a18      	ldr	r2, [pc, #96]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d1a:	697b      	ldr	r3, [r7, #20]
 8008d1c:	f8c2 3090 	str.w	r3, [r2, #144]	@ 0x90
      }

      /* Wait for LSE reactivation if LSE was enable prior to Backup Domain reset */
      if (HAL_IS_BIT_SET(tmpregister, RCC_BDCR_LSEON))
 8008d20:	697b      	ldr	r3, [r7, #20]
 8008d22:	f003 0301 	and.w	r3, r3, #1
 8008d26:	2b00      	cmp	r3, #0
 8008d28:	d016      	beq.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
      {
        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8008d2a:	f7fc fa2f 	bl	800518c <HAL_GetTick>
 8008d2e:	60f8      	str	r0, [r7, #12]

        /* Wait till LSE is ready */
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008d30:	e00b      	b.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
        {
          if((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8008d32:	f7fc fa2b 	bl	800518c <HAL_GetTick>
 8008d36:	4602      	mov	r2, r0
 8008d38:	68fb      	ldr	r3, [r7, #12]
 8008d3a:	1ad3      	subs	r3, r2, r3
 8008d3c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8008d40:	4293      	cmp	r3, r2
 8008d42:	d902      	bls.n	8008d4a <HAL_RCCEx_PeriphCLKConfig+0xfe>
          {
            ret = HAL_TIMEOUT;
 8008d44:	2303      	movs	r3, #3
 8008d46:	74fb      	strb	r3, [r7, #19]
            break;
 8008d48:	e006      	b.n	8008d58 <HAL_RCCEx_PeriphCLKConfig+0x10c>
        while(READ_BIT(RCC->BDCR, RCC_BDCR_LSERDY) == 0U)
 8008d4a:	4b0c      	ldr	r3, [pc, #48]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d4c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d50:	f003 0302 	and.w	r3, r3, #2
 8008d54:	2b00      	cmp	r3, #0
 8008d56:	d0ec      	beq.n	8008d32 <HAL_RCCEx_PeriphCLKConfig+0xe6>
          }
        }
      }
      
      if(ret == HAL_OK)
 8008d58:	7cfb      	ldrb	r3, [r7, #19]
 8008d5a:	2b00      	cmp	r3, #0
 8008d5c:	d10b      	bne.n	8008d76 <HAL_RCCEx_PeriphCLKConfig+0x12a>
      {
        /* Apply new RTC clock source selection */
        __HAL_RCC_RTC_CONFIG(PeriphClkInit->RTCClockSelection);
 8008d5e:	4b07      	ldr	r3, [pc, #28]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d60:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 8008d64:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008d68:	687b      	ldr	r3, [r7, #4]
 8008d6a:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 8008d6c:	4903      	ldr	r1, [pc, #12]	@ (8008d7c <HAL_RCCEx_PeriphCLKConfig+0x130>)
 8008d6e:	4313      	orrs	r3, r2
 8008d70:	f8c1 3090 	str.w	r3, [r1, #144]	@ 0x90
 8008d74:	e008      	b.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
      }
      else
      {
        /* set overall return value */
        status = ret;
 8008d76:	7cfb      	ldrb	r3, [r7, #19]
 8008d78:	74bb      	strb	r3, [r7, #18]
 8008d7a:	e005      	b.n	8008d88 <HAL_RCCEx_PeriphCLKConfig+0x13c>
 8008d7c:	40021000 	.word	0x40021000
 8008d80:	40007000 	.word	0x40007000
      }
    }
    else
    {
      /* set overall return value */
      status = ret;
 8008d84:	7cfb      	ldrb	r3, [r7, #19]
 8008d86:	74bb      	strb	r3, [r7, #18]
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8008d88:	7c7b      	ldrb	r3, [r7, #17]
 8008d8a:	2b01      	cmp	r3, #1
 8008d8c:	d105      	bne.n	8008d9a <HAL_RCCEx_PeriphCLKConfig+0x14e>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8008d8e:	4ba7      	ldr	r3, [pc, #668]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008d90:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 8008d92:	4aa6      	ldr	r2, [pc, #664]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008d94:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8008d98:	6593      	str	r3, [r2, #88]	@ 0x58
    }
  }

  /*-------------------------- USART1 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART1) == RCC_PERIPHCLK_USART1)
 8008d9a:	687b      	ldr	r3, [r7, #4]
 8008d9c:	681b      	ldr	r3, [r3, #0]
 8008d9e:	f003 0301 	and.w	r3, r3, #1
 8008da2:	2b00      	cmp	r3, #0
 8008da4:	d00a      	beq.n	8008dbc <HAL_RCCEx_PeriphCLKConfig+0x170>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART1CLKSOURCE(PeriphClkInit->Usart1ClockSelection));

    /* Configure the USART1 clock source */
    __HAL_RCC_USART1_CONFIG(PeriphClkInit->Usart1ClockSelection);
 8008da6:	4ba1      	ldr	r3, [pc, #644]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008da8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dac:	f023 0203 	bic.w	r2, r3, #3
 8008db0:	687b      	ldr	r3, [r7, #4]
 8008db2:	685b      	ldr	r3, [r3, #4]
 8008db4:	499d      	ldr	r1, [pc, #628]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008db6:	4313      	orrs	r3, r2
 8008db8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- USART2 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART2) == RCC_PERIPHCLK_USART2)
 8008dbc:	687b      	ldr	r3, [r7, #4]
 8008dbe:	681b      	ldr	r3, [r3, #0]
 8008dc0:	f003 0302 	and.w	r3, r3, #2
 8008dc4:	2b00      	cmp	r3, #0
 8008dc6:	d00a      	beq.n	8008dde <HAL_RCCEx_PeriphCLKConfig+0x192>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART2CLKSOURCE(PeriphClkInit->Usart2ClockSelection));

    /* Configure the USART2 clock source */
    __HAL_RCC_USART2_CONFIG(PeriphClkInit->Usart2ClockSelection);
 8008dc8:	4b98      	ldr	r3, [pc, #608]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008dca:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008dce:	f023 020c 	bic.w	r2, r3, #12
 8008dd2:	687b      	ldr	r3, [r7, #4]
 8008dd4:	689b      	ldr	r3, [r3, #8]
 8008dd6:	4995      	ldr	r1, [pc, #596]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008dd8:	4313      	orrs	r3, r2
 8008dda:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(USART3)

  /*-------------------------- USART3 clock source configuration -------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USART3) == RCC_PERIPHCLK_USART3)
 8008dde:	687b      	ldr	r3, [r7, #4]
 8008de0:	681b      	ldr	r3, [r3, #0]
 8008de2:	f003 0304 	and.w	r3, r3, #4
 8008de6:	2b00      	cmp	r3, #0
 8008de8:	d00a      	beq.n	8008e00 <HAL_RCCEx_PeriphCLKConfig+0x1b4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_USART3CLKSOURCE(PeriphClkInit->Usart3ClockSelection));

    /* Configure the USART3 clock source */
    __HAL_RCC_USART3_CONFIG(PeriphClkInit->Usart3ClockSelection);
 8008dea:	4b90      	ldr	r3, [pc, #576]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008dec:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008df0:	f023 0230 	bic.w	r2, r3, #48	@ 0x30
 8008df4:	687b      	ldr	r3, [r7, #4]
 8008df6:	68db      	ldr	r3, [r3, #12]
 8008df8:	498c      	ldr	r1, [pc, #560]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008dfa:	4313      	orrs	r3, r2
 8008dfc:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* USART3 */

#if defined(UART4)
  /*-------------------------- UART4 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART4) == RCC_PERIPHCLK_UART4)
 8008e00:	687b      	ldr	r3, [r7, #4]
 8008e02:	681b      	ldr	r3, [r3, #0]
 8008e04:	f003 0308 	and.w	r3, r3, #8
 8008e08:	2b00      	cmp	r3, #0
 8008e0a:	d00a      	beq.n	8008e22 <HAL_RCCEx_PeriphCLKConfig+0x1d6>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART4CLKSOURCE(PeriphClkInit->Uart4ClockSelection));

    /* Configure the UART4 clock source */
    __HAL_RCC_UART4_CONFIG(PeriphClkInit->Uart4ClockSelection);
 8008e0c:	4b87      	ldr	r3, [pc, #540]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e0e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e12:	f023 02c0 	bic.w	r2, r3, #192	@ 0xc0
 8008e16:	687b      	ldr	r3, [r7, #4]
 8008e18:	691b      	ldr	r3, [r3, #16]
 8008e1a:	4984      	ldr	r1, [pc, #528]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e1c:	4313      	orrs	r3, r2
 8008e1e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
#endif /* UART4 */

#if defined(UART5)

  /*-------------------------- UART5 clock source configuration --------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_UART5) == RCC_PERIPHCLK_UART5)
 8008e22:	687b      	ldr	r3, [r7, #4]
 8008e24:	681b      	ldr	r3, [r3, #0]
 8008e26:	f003 0310 	and.w	r3, r3, #16
 8008e2a:	2b00      	cmp	r3, #0
 8008e2c:	d00a      	beq.n	8008e44 <HAL_RCCEx_PeriphCLKConfig+0x1f8>
  {
    /* Check the parameters */
    assert_param(IS_RCC_UART5CLKSOURCE(PeriphClkInit->Uart5ClockSelection));

    /* Configure the UART5 clock source */
    __HAL_RCC_UART5_CONFIG(PeriphClkInit->Uart5ClockSelection);
 8008e2e:	4b7f      	ldr	r3, [pc, #508]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e30:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e34:	f423 7240 	bic.w	r2, r3, #768	@ 0x300
 8008e38:	687b      	ldr	r3, [r7, #4]
 8008e3a:	695b      	ldr	r3, [r3, #20]
 8008e3c:	497b      	ldr	r1, [pc, #492]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e3e:	4313      	orrs	r3, r2
 8008e40:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#endif /* UART5 */

  /*-------------------------- LPUART1 clock source configuration ------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPUART1) == RCC_PERIPHCLK_LPUART1)
 8008e44:	687b      	ldr	r3, [r7, #4]
 8008e46:	681b      	ldr	r3, [r3, #0]
 8008e48:	f003 0320 	and.w	r3, r3, #32
 8008e4c:	2b00      	cmp	r3, #0
 8008e4e:	d00a      	beq.n	8008e66 <HAL_RCCEx_PeriphCLKConfig+0x21a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPUART1CLKSOURCE(PeriphClkInit->Lpuart1ClockSelection));

    /* Configure the LPUAR1 clock source */
    __HAL_RCC_LPUART1_CONFIG(PeriphClkInit->Lpuart1ClockSelection);
 8008e50:	4b76      	ldr	r3, [pc, #472]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e52:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e56:	f423 6240 	bic.w	r2, r3, #3072	@ 0xc00
 8008e5a:	687b      	ldr	r3, [r7, #4]
 8008e5c:	699b      	ldr	r3, [r3, #24]
 8008e5e:	4973      	ldr	r1, [pc, #460]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e60:	4313      	orrs	r3, r2
 8008e62:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C1) == RCC_PERIPHCLK_I2C1)
 8008e66:	687b      	ldr	r3, [r7, #4]
 8008e68:	681b      	ldr	r3, [r3, #0]
 8008e6a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8008e6e:	2b00      	cmp	r3, #0
 8008e70:	d00a      	beq.n	8008e88 <HAL_RCCEx_PeriphCLKConfig+0x23c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C1CLKSOURCE(PeriphClkInit->I2c1ClockSelection));

    /* Configure the I2C1 clock source */
    __HAL_RCC_I2C1_CONFIG(PeriphClkInit->I2c1ClockSelection);
 8008e72:	4b6e      	ldr	r3, [pc, #440]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e74:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e78:	f423 5240 	bic.w	r2, r3, #12288	@ 0x3000
 8008e7c:	687b      	ldr	r3, [r7, #4]
 8008e7e:	69db      	ldr	r3, [r3, #28]
 8008e80:	496a      	ldr	r1, [pc, #424]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e82:	4313      	orrs	r3, r2
 8008e84:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

  /*-------------------------- I2C2 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C2) == RCC_PERIPHCLK_I2C2)
 8008e88:	687b      	ldr	r3, [r7, #4]
 8008e8a:	681b      	ldr	r3, [r3, #0]
 8008e8c:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8008e90:	2b00      	cmp	r3, #0
 8008e92:	d00a      	beq.n	8008eaa <HAL_RCCEx_PeriphCLKConfig+0x25e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C2CLKSOURCE(PeriphClkInit->I2c2ClockSelection));

    /* Configure the I2C2 clock source */
    __HAL_RCC_I2C2_CONFIG(PeriphClkInit->I2c2ClockSelection);
 8008e94:	4b65      	ldr	r3, [pc, #404]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008e96:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008e9a:	f423 4240 	bic.w	r2, r3, #49152	@ 0xc000
 8008e9e:	687b      	ldr	r3, [r7, #4]
 8008ea0:	6a1b      	ldr	r3, [r3, #32]
 8008ea2:	4962      	ldr	r1, [pc, #392]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ea4:	4313      	orrs	r3, r2
 8008ea6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }
#if defined(I2C3)

  /*-------------------------- I2C3 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C3) == RCC_PERIPHCLK_I2C3)
 8008eaa:	687b      	ldr	r3, [r7, #4]
 8008eac:	681b      	ldr	r3, [r3, #0]
 8008eae:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 8008eb2:	2b00      	cmp	r3, #0
 8008eb4:	d00a      	beq.n	8008ecc <HAL_RCCEx_PeriphCLKConfig+0x280>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C3CLKSOURCE(PeriphClkInit->I2c3ClockSelection));

    /* Configure the I2C3 clock source */
    __HAL_RCC_I2C3_CONFIG(PeriphClkInit->I2c3ClockSelection);
 8008eb6:	4b5d      	ldr	r3, [pc, #372]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008eb8:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008ebc:	f423 3240 	bic.w	r2, r3, #196608	@ 0x30000
 8008ec0:	687b      	ldr	r3, [r7, #4]
 8008ec2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8008ec4:	4959      	ldr	r1, [pc, #356]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ec6:	4313      	orrs	r3, r2
 8008ec8:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

#endif /* I2C3 */
#if defined(I2C4)

  /*-------------------------- I2C4 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2C4) == RCC_PERIPHCLK_I2C4)
 8008ecc:	687b      	ldr	r3, [r7, #4]
 8008ece:	681b      	ldr	r3, [r3, #0]
 8008ed0:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8008ed4:	2b00      	cmp	r3, #0
 8008ed6:	d00a      	beq.n	8008eee <HAL_RCCEx_PeriphCLKConfig+0x2a2>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2C4CLKSOURCE(PeriphClkInit->I2c4ClockSelection));

    /* Configure the I2C4 clock source */
    __HAL_RCC_I2C4_CONFIG(PeriphClkInit->I2c4ClockSelection);
 8008ed8:	4b54      	ldr	r3, [pc, #336]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008eda:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 8008ede:	f023 0203 	bic.w	r2, r3, #3
 8008ee2:	687b      	ldr	r3, [r7, #4]
 8008ee4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8008ee6:	4951      	ldr	r1, [pc, #324]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ee8:	4313      	orrs	r3, r2
 8008eea:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c
  }

#endif /* I2C4 */

  /*-------------------------- LPTIM1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_LPTIM1) == RCC_PERIPHCLK_LPTIM1)
 8008eee:	687b      	ldr	r3, [r7, #4]
 8008ef0:	681b      	ldr	r3, [r3, #0]
 8008ef2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 8008ef6:	2b00      	cmp	r3, #0
 8008ef8:	d00a      	beq.n	8008f10 <HAL_RCCEx_PeriphCLKConfig+0x2c4>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LPTIM1CLKSOURCE(PeriphClkInit->Lptim1ClockSelection));

    /* Configure the LPTIM1 clock source */
    __HAL_RCC_LPTIM1_CONFIG(PeriphClkInit->Lptim1ClockSelection);
 8008efa:	4b4c      	ldr	r3, [pc, #304]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008efc:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f00:	f423 2240 	bic.w	r2, r3, #786432	@ 0xc0000
 8008f04:	687b      	ldr	r3, [r7, #4]
 8008f06:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 8008f08:	4948      	ldr	r1, [pc, #288]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f0a:	4313      	orrs	r3, r2
 8008f0c:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
  }

#if defined(SAI1) 
  /*-------------------------- SAI1 clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_SAI1) == RCC_PERIPHCLK_SAI1)
 8008f10:	687b      	ldr	r3, [r7, #4]
 8008f12:	681b      	ldr	r3, [r3, #0]
 8008f14:	f403 6380 	and.w	r3, r3, #1024	@ 0x400
 8008f18:	2b00      	cmp	r3, #0
 8008f1a:	d015      	beq.n	8008f48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
  {
    /* Check the parameters */
    assert_param(IS_RCC_SAI1CLKSOURCE(PeriphClkInit->Sai1ClockSelection));

    /* Configure the SAI1 interface clock source */
    __HAL_RCC_SAI1_CONFIG(PeriphClkInit->Sai1ClockSelection);
 8008f1c:	4b43      	ldr	r3, [pc, #268]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f1e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f22:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 8008f26:	687b      	ldr	r3, [r7, #4]
 8008f28:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f2a:	4940      	ldr	r1, [pc, #256]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f2c:	4313      	orrs	r3, r2
 8008f2e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Sai1ClockSelection == RCC_SAI1CLKSOURCE_PLL)
 8008f32:	687b      	ldr	r3, [r7, #4]
 8008f34:	6b1b      	ldr	r3, [r3, #48]	@ 0x30
 8008f36:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 8008f3a:	d105      	bne.n	8008f48 <HAL_RCCEx_PeriphCLKConfig+0x2fc>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008f3c:	4b3b      	ldr	r3, [pc, #236]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f3e:	68db      	ldr	r3, [r3, #12]
 8008f40:	4a3a      	ldr	r2, [pc, #232]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f42:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f46:	60d3      	str	r3, [r2, #12]

#endif /* SAI1 */

#if defined(SPI_I2S_SUPPORT)
  /*-------------------------- I2S clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_I2S) == RCC_PERIPHCLK_I2S)
 8008f48:	687b      	ldr	r3, [r7, #4]
 8008f4a:	681b      	ldr	r3, [r3, #0]
 8008f4c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 8008f50:	2b00      	cmp	r3, #0
 8008f52:	d015      	beq.n	8008f80 <HAL_RCCEx_PeriphCLKConfig+0x334>
  {
    /* Check the parameters */
    assert_param(IS_RCC_I2SCLKSOURCE(PeriphClkInit->I2sClockSelection));

    /* Configure the I2S interface clock source */
    __HAL_RCC_I2S_CONFIG(PeriphClkInit->I2sClockSelection);
 8008f54:	4b35      	ldr	r3, [pc, #212]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f5a:	f423 0240 	bic.w	r2, r3, #12582912	@ 0xc00000
 8008f5e:	687b      	ldr	r3, [r7, #4]
 8008f60:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f62:	4932      	ldr	r1, [pc, #200]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f64:	4313      	orrs	r3, r2
 8008f66:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->I2sClockSelection == RCC_I2SCLKSOURCE_PLL)
 8008f6a:	687b      	ldr	r3, [r7, #4]
 8008f6c:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 8008f6e:	f5b3 0f80 	cmp.w	r3, #4194304	@ 0x400000
 8008f72:	d105      	bne.n	8008f80 <HAL_RCCEx_PeriphCLKConfig+0x334>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008f74:	4b2d      	ldr	r3, [pc, #180]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f76:	68db      	ldr	r3, [r3, #12]
 8008f78:	4a2c      	ldr	r2, [pc, #176]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f7a:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008f7e:	60d3      	str	r3, [r2, #12]

#endif /* SPI_I2S_SUPPORT */

#if defined(FDCAN1)
  /*-------------------------- FDCAN clock source configuration ---------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_FDCAN) == RCC_PERIPHCLK_FDCAN)
 8008f80:	687b      	ldr	r3, [r7, #4]
 8008f82:	681b      	ldr	r3, [r3, #0]
 8008f84:	f403 5380 	and.w	r3, r3, #4096	@ 0x1000
 8008f88:	2b00      	cmp	r3, #0
 8008f8a:	d015      	beq.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_FDCANCLKSOURCE(PeriphClkInit->FdcanClockSelection));

    /* Configure the FDCAN interface clock source */
    __HAL_RCC_FDCAN_CONFIG(PeriphClkInit->FdcanClockSelection);
 8008f8c:	4b27      	ldr	r3, [pc, #156]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f8e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008f92:	f023 7240 	bic.w	r2, r3, #50331648	@ 0x3000000
 8008f96:	687b      	ldr	r3, [r7, #4]
 8008f98:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008f9a:	4924      	ldr	r1, [pc, #144]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008f9c:	4313      	orrs	r3, r2
 8008f9e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->FdcanClockSelection == RCC_FDCANCLKSOURCE_PLL)
 8008fa2:	687b      	ldr	r3, [r7, #4]
 8008fa4:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8008fa6:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8008faa:	d105      	bne.n	8008fb8 <HAL_RCCEx_PeriphCLKConfig+0x36c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008fac:	4b1f      	ldr	r3, [pc, #124]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fae:	68db      	ldr	r3, [r3, #12]
 8008fb0:	4a1e      	ldr	r2, [pc, #120]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fb2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008fb6:	60d3      	str	r3, [r2, #12]
#endif /* FDCAN1 */

#if defined(USB)

  /*-------------------------- USB clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_USB) == (RCC_PERIPHCLK_USB))
 8008fb8:	687b      	ldr	r3, [r7, #4]
 8008fba:	681b      	ldr	r3, [r3, #0]
 8008fbc:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
 8008fc0:	2b00      	cmp	r3, #0
 8008fc2:	d015      	beq.n	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
  {
    assert_param(IS_RCC_USBCLKSOURCE(PeriphClkInit->UsbClockSelection));
    __HAL_RCC_USB_CONFIG(PeriphClkInit->UsbClockSelection);
 8008fc4:	4b19      	ldr	r3, [pc, #100]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fc6:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8008fca:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8008fce:	687b      	ldr	r3, [r7, #4]
 8008fd0:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fd2:	4916      	ldr	r1, [pc, #88]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fd4:	4313      	orrs	r3, r2
 8008fd6:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->UsbClockSelection == RCC_USBCLKSOURCE_PLL)
 8008fda:	687b      	ldr	r3, [r7, #4]
 8008fdc:	6bdb      	ldr	r3, [r3, #60]	@ 0x3c
 8008fde:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 8008fe2:	d105      	bne.n	8008ff0 <HAL_RCCEx_PeriphCLKConfig+0x3a4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 8008fe4:	4b11      	ldr	r3, [pc, #68]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fe6:	68db      	ldr	r3, [r3, #12]
 8008fe8:	4a10      	ldr	r2, [pc, #64]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008fea:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8008fee:	60d3      	str	r3, [r2, #12]
  }

#endif /* USB */

  /*-------------------------- RNG clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_RNG) == (RCC_PERIPHCLK_RNG))
 8008ff0:	687b      	ldr	r3, [r7, #4]
 8008ff2:	681b      	ldr	r3, [r3, #0]
 8008ff4:	f403 4380 	and.w	r3, r3, #16384	@ 0x4000
 8008ff8:	2b00      	cmp	r3, #0
 8008ffa:	d019      	beq.n	8009030 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
  {
    assert_param(IS_RCC_RNGCLKSOURCE(PeriphClkInit->RngClockSelection));
    __HAL_RCC_RNG_CONFIG(PeriphClkInit->RngClockSelection);
 8008ffc:	4b0b      	ldr	r3, [pc, #44]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8008ffe:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009002:	f023 6240 	bic.w	r2, r3, #201326592	@ 0xc000000
 8009006:	687b      	ldr	r3, [r7, #4]
 8009008:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 800900a:	4908      	ldr	r1, [pc, #32]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800900c:	4313      	orrs	r3, r2
 800900e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88

    if(PeriphClkInit->RngClockSelection == RCC_RNGCLKSOURCE_PLL)
 8009012:	687b      	ldr	r3, [r7, #4]
 8009014:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009016:	f1b3 6f00 	cmp.w	r3, #134217728	@ 0x8000000
 800901a:	d109      	bne.n	8009030 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 800901c:	4b03      	ldr	r3, [pc, #12]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 800901e:	68db      	ldr	r3, [r3, #12]
 8009020:	4a02      	ldr	r2, [pc, #8]	@ (800902c <HAL_RCCEx_PeriphCLKConfig+0x3e0>)
 8009022:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8009026:	60d3      	str	r3, [r2, #12]
 8009028:	e002      	b.n	8009030 <HAL_RCCEx_PeriphCLKConfig+0x3e4>
 800902a:	bf00      	nop
 800902c:	40021000 	.word	0x40021000
    }
  }

  /*-------------------------- ADC12 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC12) == RCC_PERIPHCLK_ADC12)
 8009030:	687b      	ldr	r3, [r7, #4]
 8009032:	681b      	ldr	r3, [r3, #0]
 8009034:	f403 4300 	and.w	r3, r3, #32768	@ 0x8000
 8009038:	2b00      	cmp	r3, #0
 800903a:	d015      	beq.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x41c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC12CLKSOURCE(PeriphClkInit->Adc12ClockSelection));

    /* Configure the ADC12 interface clock source */
    __HAL_RCC_ADC12_CONFIG(PeriphClkInit->Adc12ClockSelection);
 800903c:	4b29      	ldr	r3, [pc, #164]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800903e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 8009042:	f023 5240 	bic.w	r2, r3, #805306368	@ 0x30000000
 8009046:	687b      	ldr	r3, [r7, #4]
 8009048:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800904a:	4926      	ldr	r1, [pc, #152]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800904c:	4313      	orrs	r3, r2
 800904e:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc12ClockSelection == RCC_ADC12CLKSOURCE_PLL)
 8009052:	687b      	ldr	r3, [r7, #4]
 8009054:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 8009056:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800905a:	d105      	bne.n	8009068 <HAL_RCCEx_PeriphCLKConfig+0x41c>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 800905c:	4b21      	ldr	r3, [pc, #132]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800905e:	68db      	ldr	r3, [r3, #12]
 8009060:	4a20      	ldr	r2, [pc, #128]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009062:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 8009066:	60d3      	str	r3, [r2, #12]
    }
  }
  
#if defined(ADC345_COMMON)
  /*-------------------------- ADC345 clock source configuration ----------------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_ADC345) == RCC_PERIPHCLK_ADC345)
 8009068:	687b      	ldr	r3, [r7, #4]
 800906a:	681b      	ldr	r3, [r3, #0]
 800906c:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8009070:	2b00      	cmp	r3, #0
 8009072:	d015      	beq.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
  {
    /* Check the parameters */
    assert_param(IS_RCC_ADC345CLKSOURCE(PeriphClkInit->Adc345ClockSelection));

    /* Configure the ADC345 interface clock source */
    __HAL_RCC_ADC345_CONFIG(PeriphClkInit->Adc345ClockSelection);
 8009074:	4b1b      	ldr	r3, [pc, #108]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009076:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800907a:	f023 4240 	bic.w	r2, r3, #3221225472	@ 0xc0000000
 800907e:	687b      	ldr	r3, [r7, #4]
 8009080:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 8009082:	4918      	ldr	r1, [pc, #96]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009084:	4313      	orrs	r3, r2
 8009086:	f8c1 3088 	str.w	r3, [r1, #136]	@ 0x88
    
    if(PeriphClkInit->Adc345ClockSelection == RCC_ADC345CLKSOURCE_PLL)
 800908a:	687b      	ldr	r3, [r7, #4]
 800908c:	6c9b      	ldr	r3, [r3, #72]	@ 0x48
 800908e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009092:	d105      	bne.n	80090a0 <HAL_RCCEx_PeriphCLKConfig+0x454>
    {
      /* Enable PLLADCCLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_ADCCLK);
 8009094:	4b13      	ldr	r3, [pc, #76]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 8009096:	68db      	ldr	r3, [r3, #12]
 8009098:	4a12      	ldr	r2, [pc, #72]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 800909a:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800909e:	60d3      	str	r3, [r2, #12]
#endif /* ADC345_COMMON */

#if defined(QUADSPI)

  /*-------------------------- QuadSPIx clock source configuration ----------------*/
  if(((PeriphClkInit->PeriphClockSelection) & RCC_PERIPHCLK_QSPI) == RCC_PERIPHCLK_QSPI)
 80090a0:	687b      	ldr	r3, [r7, #4]
 80090a2:	681b      	ldr	r3, [r3, #0]
 80090a4:	f403 2380 	and.w	r3, r3, #262144	@ 0x40000
 80090a8:	2b00      	cmp	r3, #0
 80090aa:	d015      	beq.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_QSPICLKSOURCE(PeriphClkInit->QspiClockSelection));

    /* Configure the QuadSPI clock source */
    __HAL_RCC_QSPI_CONFIG(PeriphClkInit->QspiClockSelection);
 80090ac:	4b0d      	ldr	r3, [pc, #52]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090ae:	f8d3 309c 	ldr.w	r3, [r3, #156]	@ 0x9c
 80090b2:	f423 1240 	bic.w	r2, r3, #3145728	@ 0x300000
 80090b6:	687b      	ldr	r3, [r7, #4]
 80090b8:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090ba:	490a      	ldr	r1, [pc, #40]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090bc:	4313      	orrs	r3, r2
 80090be:	f8c1 309c 	str.w	r3, [r1, #156]	@ 0x9c

    if(PeriphClkInit->QspiClockSelection == RCC_QSPICLKSOURCE_PLL)
 80090c2:	687b      	ldr	r3, [r7, #4]
 80090c4:	6cdb      	ldr	r3, [r3, #76]	@ 0x4c
 80090c6:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 80090ca:	d105      	bne.n	80090d8 <HAL_RCCEx_PeriphCLKConfig+0x48c>
    {
      /* Enable PLL48M1CLK output */
      __HAL_RCC_PLLCLKOUT_ENABLE(RCC_PLL_48M1CLK);
 80090cc:	4b05      	ldr	r3, [pc, #20]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090ce:	68db      	ldr	r3, [r3, #12]
 80090d0:	4a04      	ldr	r2, [pc, #16]	@ (80090e4 <HAL_RCCEx_PeriphCLKConfig+0x498>)
 80090d2:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 80090d6:	60d3      	str	r3, [r2, #12]
    }
  }

#endif /* QUADSPI */

  return status;
 80090d8:	7cbb      	ldrb	r3, [r7, #18]
}
 80090da:	4618      	mov	r0, r3
 80090dc:	3718      	adds	r7, #24
 80090de:	46bd      	mov	sp, r7
 80090e0:	bd80      	pop	{r7, pc}
 80090e2:	bf00      	nop
 80090e4:	40021000 	.word	0x40021000

080090e8 <HAL_SPI_Init>:
  * @param  hspi pointer to a SPI_HandleTypeDef structure that contains
  *               the configuration information for SPI module.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_Init(SPI_HandleTypeDef *hspi)
{
 80090e8:	b580      	push	{r7, lr}
 80090ea:	b084      	sub	sp, #16
 80090ec:	af00      	add	r7, sp, #0
 80090ee:	6078      	str	r0, [r7, #4]
  uint32_t frxth;

  /* Check the SPI handle allocation */
  if (hspi == NULL)
 80090f0:	687b      	ldr	r3, [r7, #4]
 80090f2:	2b00      	cmp	r3, #0
 80090f4:	d101      	bne.n	80090fa <HAL_SPI_Init+0x12>
  {
    return HAL_ERROR;
 80090f6:	2301      	movs	r3, #1
 80090f8:	e09d      	b.n	8009236 <HAL_SPI_Init+0x14e>
  assert_param(IS_SPI_NSS(hspi->Init.NSS));
  assert_param(IS_SPI_NSSP(hspi->Init.NSSPMode));
  assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
  assert_param(IS_SPI_FIRST_BIT(hspi->Init.FirstBit));
  assert_param(IS_SPI_TIMODE(hspi->Init.TIMode));
  if (hspi->Init.TIMode == SPI_TIMODE_DISABLE)
 80090fa:	687b      	ldr	r3, [r7, #4]
 80090fc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80090fe:	2b00      	cmp	r3, #0
 8009100:	d108      	bne.n	8009114 <HAL_SPI_Init+0x2c>
  {
    assert_param(IS_SPI_CPOL(hspi->Init.CLKPolarity));
    assert_param(IS_SPI_CPHA(hspi->Init.CLKPhase));

    if (hspi->Init.Mode == SPI_MODE_MASTER)
 8009102:	687b      	ldr	r3, [r7, #4]
 8009104:	685b      	ldr	r3, [r3, #4]
 8009106:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 800910a:	d009      	beq.n	8009120 <HAL_SPI_Init+0x38>
      assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));
    }
    else
    {
      /* Baudrate prescaler not use in Motoraola Slave mode. force to default value */
      hspi->Init.BaudRatePrescaler = SPI_BAUDRATEPRESCALER_2;
 800910c:	687b      	ldr	r3, [r7, #4]
 800910e:	2200      	movs	r2, #0
 8009110:	61da      	str	r2, [r3, #28]
 8009112:	e005      	b.n	8009120 <HAL_SPI_Init+0x38>
  else
  {
    assert_param(IS_SPI_BAUDRATE_PRESCALER(hspi->Init.BaudRatePrescaler));

    /* Force polarity and phase to TI protocaol requirements */
    hspi->Init.CLKPolarity = SPI_POLARITY_LOW;
 8009114:	687b      	ldr	r3, [r7, #4]
 8009116:	2200      	movs	r2, #0
 8009118:	611a      	str	r2, [r3, #16]
    hspi->Init.CLKPhase    = SPI_PHASE_1EDGE;
 800911a:	687b      	ldr	r3, [r7, #4]
 800911c:	2200      	movs	r2, #0
 800911e:	615a      	str	r2, [r3, #20]
  {
    assert_param(IS_SPI_CRC_POLYNOMIAL(hspi->Init.CRCPolynomial));
    assert_param(IS_SPI_CRC_LENGTH(hspi->Init.CRCLength));
  }
#else
  hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009120:	687b      	ldr	r3, [r7, #4]
 8009122:	2200      	movs	r2, #0
 8009124:	629a      	str	r2, [r3, #40]	@ 0x28
#endif /* USE_SPI_CRC */

  if (hspi->State == HAL_SPI_STATE_RESET)
 8009126:	687b      	ldr	r3, [r7, #4]
 8009128:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800912c:	b2db      	uxtb	r3, r3
 800912e:	2b00      	cmp	r3, #0
 8009130:	d106      	bne.n	8009140 <HAL_SPI_Init+0x58>
  {
    /* Allocate lock resource and initialize it */
    hspi->Lock = HAL_UNLOCKED;
 8009132:	687b      	ldr	r3, [r7, #4]
 8009134:	2200      	movs	r2, #0
 8009136:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    hspi->MspInitCallback(hspi);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC... */
    HAL_SPI_MspInit(hspi);
 800913a:	6878      	ldr	r0, [r7, #4]
 800913c:	f7fb fa52 	bl	80045e4 <HAL_SPI_MspInit>
#endif /* USE_HAL_SPI_REGISTER_CALLBACKS */
  }

  hspi->State = HAL_SPI_STATE_BUSY;
 8009140:	687b      	ldr	r3, [r7, #4]
 8009142:	2202      	movs	r2, #2
 8009144:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  /* Disable the selected SPI peripheral */
  __HAL_SPI_DISABLE(hspi);
 8009148:	687b      	ldr	r3, [r7, #4]
 800914a:	681b      	ldr	r3, [r3, #0]
 800914c:	681a      	ldr	r2, [r3, #0]
 800914e:	687b      	ldr	r3, [r7, #4]
 8009150:	681b      	ldr	r3, [r3, #0]
 8009152:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009156:	601a      	str	r2, [r3, #0]

  /* Align by default the rs fifo threshold on the data size */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009158:	687b      	ldr	r3, [r7, #4]
 800915a:	68db      	ldr	r3, [r3, #12]
 800915c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009160:	d902      	bls.n	8009168 <HAL_SPI_Init+0x80>
  {
    frxth = SPI_RXFIFO_THRESHOLD_HF;
 8009162:	2300      	movs	r3, #0
 8009164:	60fb      	str	r3, [r7, #12]
 8009166:	e002      	b.n	800916e <HAL_SPI_Init+0x86>
  }
  else
  {
    frxth = SPI_RXFIFO_THRESHOLD_QF;
 8009168:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 800916c:	60fb      	str	r3, [r7, #12]
  }

  /* CRC calculation is valid only for 16Bit and 8 Bit */
  if ((hspi->Init.DataSize != SPI_DATASIZE_16BIT) && (hspi->Init.DataSize != SPI_DATASIZE_8BIT))
 800916e:	687b      	ldr	r3, [r7, #4]
 8009170:	68db      	ldr	r3, [r3, #12]
 8009172:	f5b3 6f70 	cmp.w	r3, #3840	@ 0xf00
 8009176:	d007      	beq.n	8009188 <HAL_SPI_Init+0xa0>
 8009178:	687b      	ldr	r3, [r7, #4]
 800917a:	68db      	ldr	r3, [r3, #12]
 800917c:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 8009180:	d002      	beq.n	8009188 <HAL_SPI_Init+0xa0>
  {
    /* CRC must be disabled */
    hspi->Init.CRCCalculation = SPI_CRCCALCULATION_DISABLE;
 8009182:	687b      	ldr	r3, [r7, #4]
 8009184:	2200      	movs	r2, #0
 8009186:	629a      	str	r2, [r3, #40]	@ 0x28
  }

  /*----------------------- SPIx CR1 & CR2 Configuration ---------------------*/
  /* Configure : SPI Mode, Communication Mode, Clock polarity and phase, NSS management,
  Communication speed, First bit and CRC calculation state */
  WRITE_REG(hspi->Instance->CR1, ((hspi->Init.Mode & (SPI_CR1_MSTR | SPI_CR1_SSI)) |
 8009188:	687b      	ldr	r3, [r7, #4]
 800918a:	685b      	ldr	r3, [r3, #4]
 800918c:	f403 7282 	and.w	r2, r3, #260	@ 0x104
 8009190:	687b      	ldr	r3, [r7, #4]
 8009192:	689b      	ldr	r3, [r3, #8]
 8009194:	f403 4304 	and.w	r3, r3, #33792	@ 0x8400
 8009198:	431a      	orrs	r2, r3
 800919a:	687b      	ldr	r3, [r7, #4]
 800919c:	691b      	ldr	r3, [r3, #16]
 800919e:	f003 0302 	and.w	r3, r3, #2
 80091a2:	431a      	orrs	r2, r3
 80091a4:	687b      	ldr	r3, [r7, #4]
 80091a6:	695b      	ldr	r3, [r3, #20]
 80091a8:	f003 0301 	and.w	r3, r3, #1
 80091ac:	431a      	orrs	r2, r3
 80091ae:	687b      	ldr	r3, [r7, #4]
 80091b0:	699b      	ldr	r3, [r3, #24]
 80091b2:	f403 7300 	and.w	r3, r3, #512	@ 0x200
 80091b6:	431a      	orrs	r2, r3
 80091b8:	687b      	ldr	r3, [r7, #4]
 80091ba:	69db      	ldr	r3, [r3, #28]
 80091bc:	f003 0338 	and.w	r3, r3, #56	@ 0x38
 80091c0:	431a      	orrs	r2, r3
 80091c2:	687b      	ldr	r3, [r7, #4]
 80091c4:	6a1b      	ldr	r3, [r3, #32]
 80091c6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 80091ca:	ea42 0103 	orr.w	r1, r2, r3
 80091ce:	687b      	ldr	r3, [r7, #4]
 80091d0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 80091d2:	f403 5200 	and.w	r2, r3, #8192	@ 0x2000
 80091d6:	687b      	ldr	r3, [r7, #4]
 80091d8:	681b      	ldr	r3, [r3, #0]
 80091da:	430a      	orrs	r2, r1
 80091dc:	601a      	str	r2, [r3, #0]
    }
  }
#endif /* USE_SPI_CRC */

  /* Configure : NSS management, TI Mode, NSS Pulse, Data size and Rx Fifo threshold */
  WRITE_REG(hspi->Instance->CR2, (((hspi->Init.NSS >> 16U) & SPI_CR2_SSOE) |
 80091de:	687b      	ldr	r3, [r7, #4]
 80091e0:	699b      	ldr	r3, [r3, #24]
 80091e2:	0c1b      	lsrs	r3, r3, #16
 80091e4:	f003 0204 	and.w	r2, r3, #4
 80091e8:	687b      	ldr	r3, [r7, #4]
 80091ea:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80091ec:	f003 0310 	and.w	r3, r3, #16
 80091f0:	431a      	orrs	r2, r3
 80091f2:	687b      	ldr	r3, [r7, #4]
 80091f4:	6b5b      	ldr	r3, [r3, #52]	@ 0x34
 80091f6:	f003 0308 	and.w	r3, r3, #8
 80091fa:	431a      	orrs	r2, r3
 80091fc:	687b      	ldr	r3, [r7, #4]
 80091fe:	68db      	ldr	r3, [r3, #12]
 8009200:	f403 6370 	and.w	r3, r3, #3840	@ 0xf00
 8009204:	ea42 0103 	orr.w	r1, r2, r3
 8009208:	68fb      	ldr	r3, [r7, #12]
 800920a:	f403 5280 	and.w	r2, r3, #4096	@ 0x1000
 800920e:	687b      	ldr	r3, [r7, #4]
 8009210:	681b      	ldr	r3, [r3, #0]
 8009212:	430a      	orrs	r2, r1
 8009214:	605a      	str	r2, [r3, #4]
  }
#endif /* USE_SPI_CRC */

#if defined(SPI_I2SCFGR_I2SMOD)
  /* Activate the SPI mode (Make sure that I2SMOD bit in I2SCFGR register is reset) */
  CLEAR_BIT(hspi->Instance->I2SCFGR, SPI_I2SCFGR_I2SMOD);
 8009216:	687b      	ldr	r3, [r7, #4]
 8009218:	681b      	ldr	r3, [r3, #0]
 800921a:	69da      	ldr	r2, [r3, #28]
 800921c:	687b      	ldr	r3, [r7, #4]
 800921e:	681b      	ldr	r3, [r3, #0]
 8009220:	f422 6200 	bic.w	r2, r2, #2048	@ 0x800
 8009224:	61da      	str	r2, [r3, #28]
#endif /* SPI_I2SCFGR_I2SMOD */

  hspi->ErrorCode = HAL_SPI_ERROR_NONE;
 8009226:	687b      	ldr	r3, [r7, #4]
 8009228:	2200      	movs	r2, #0
 800922a:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->State     = HAL_SPI_STATE_READY;
 800922c:	687b      	ldr	r3, [r7, #4]
 800922e:	2201      	movs	r2, #1
 8009230:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

  return HAL_OK;
 8009234:	2300      	movs	r3, #0
}
 8009236:	4618      	mov	r0, r3
 8009238:	3710      	adds	r7, #16
 800923a:	46bd      	mov	sp, r7
 800923c:	bd80      	pop	{r7, pc}

0800923e <HAL_SPI_TransmitReceive>:
  * @param  Timeout Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_SPI_TransmitReceive(SPI_HandleTypeDef *hspi, const uint8_t *pTxData, uint8_t *pRxData,
                                          uint16_t Size, uint32_t Timeout)
{
 800923e:	b580      	push	{r7, lr}
 8009240:	b08a      	sub	sp, #40	@ 0x28
 8009242:	af00      	add	r7, sp, #0
 8009244:	60f8      	str	r0, [r7, #12]
 8009246:	60b9      	str	r1, [r7, #8]
 8009248:	607a      	str	r2, [r7, #4]
 800924a:	807b      	strh	r3, [r7, #2]
  __IO uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
#endif /* USE_SPI_CRC */

  /* Variable used to alternate Rx and Tx during transfer */
  uint32_t             txallowed = 1U;
 800924c:	2301      	movs	r3, #1
 800924e:	627b      	str	r3, [r7, #36]	@ 0x24

  /* Check Direction parameter */
  assert_param(IS_SPI_DIRECTION_2LINES(hspi->Init.Direction));

  /* Init tickstart for timeout management*/
  tickstart = HAL_GetTick();
 8009250:	f7fb ff9c 	bl	800518c <HAL_GetTick>
 8009254:	6238      	str	r0, [r7, #32]

  /* Init temporary variables */
  tmp_state           = hspi->State;
 8009256:	68fb      	ldr	r3, [r7, #12]
 8009258:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 800925c:	77fb      	strb	r3, [r7, #31]
  tmp_mode            = hspi->Init.Mode;
 800925e:	68fb      	ldr	r3, [r7, #12]
 8009260:	685b      	ldr	r3, [r3, #4]
 8009262:	61bb      	str	r3, [r7, #24]
  initial_TxXferCount = Size;
 8009264:	887b      	ldrh	r3, [r7, #2]
 8009266:	82fb      	strh	r3, [r7, #22]
  initial_RxXferCount = Size;
 8009268:	887b      	ldrh	r3, [r7, #2]
 800926a:	82bb      	strh	r3, [r7, #20]
#if (USE_SPI_CRC != 0U)
  spi_cr1             = READ_REG(hspi->Instance->CR1);
  spi_cr2             = READ_REG(hspi->Instance->CR2);
#endif /* USE_SPI_CRC */

  if (!((tmp_state == HAL_SPI_STATE_READY) || \
 800926c:	7ffb      	ldrb	r3, [r7, #31]
 800926e:	2b01      	cmp	r3, #1
 8009270:	d00c      	beq.n	800928c <HAL_SPI_TransmitReceive+0x4e>
 8009272:	69bb      	ldr	r3, [r7, #24]
 8009274:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009278:	d106      	bne.n	8009288 <HAL_SPI_TransmitReceive+0x4a>
        ((tmp_mode == SPI_MODE_MASTER) && (hspi->Init.Direction == SPI_DIRECTION_2LINES) &&
 800927a:	68fb      	ldr	r3, [r7, #12]
 800927c:	689b      	ldr	r3, [r3, #8]
 800927e:	2b00      	cmp	r3, #0
 8009280:	d102      	bne.n	8009288 <HAL_SPI_TransmitReceive+0x4a>
 8009282:	7ffb      	ldrb	r3, [r7, #31]
 8009284:	2b04      	cmp	r3, #4
 8009286:	d001      	beq.n	800928c <HAL_SPI_TransmitReceive+0x4e>
         (tmp_state == HAL_SPI_STATE_BUSY_RX))))
  {
    return HAL_BUSY;
 8009288:	2302      	movs	r3, #2
 800928a:	e1f3      	b.n	8009674 <HAL_SPI_TransmitReceive+0x436>
  }

  if ((pTxData == NULL) || (pRxData == NULL) || (Size == 0U))
 800928c:	68bb      	ldr	r3, [r7, #8]
 800928e:	2b00      	cmp	r3, #0
 8009290:	d005      	beq.n	800929e <HAL_SPI_TransmitReceive+0x60>
 8009292:	687b      	ldr	r3, [r7, #4]
 8009294:	2b00      	cmp	r3, #0
 8009296:	d002      	beq.n	800929e <HAL_SPI_TransmitReceive+0x60>
 8009298:	887b      	ldrh	r3, [r7, #2]
 800929a:	2b00      	cmp	r3, #0
 800929c:	d101      	bne.n	80092a2 <HAL_SPI_TransmitReceive+0x64>
  {
    return HAL_ERROR;
 800929e:	2301      	movs	r3, #1
 80092a0:	e1e8      	b.n	8009674 <HAL_SPI_TransmitReceive+0x436>
  }

  /* Process Locked */
  __HAL_LOCK(hspi);
 80092a2:	68fb      	ldr	r3, [r7, #12]
 80092a4:	f893 305c 	ldrb.w	r3, [r3, #92]	@ 0x5c
 80092a8:	2b01      	cmp	r3, #1
 80092aa:	d101      	bne.n	80092b0 <HAL_SPI_TransmitReceive+0x72>
 80092ac:	2302      	movs	r3, #2
 80092ae:	e1e1      	b.n	8009674 <HAL_SPI_TransmitReceive+0x436>
 80092b0:	68fb      	ldr	r3, [r7, #12]
 80092b2:	2201      	movs	r2, #1
 80092b4:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  /* Don't overwrite in case of HAL_SPI_STATE_BUSY_RX */
  if (hspi->State != HAL_SPI_STATE_BUSY_RX)
 80092b8:	68fb      	ldr	r3, [r7, #12]
 80092ba:	f893 305d 	ldrb.w	r3, [r3, #93]	@ 0x5d
 80092be:	b2db      	uxtb	r3, r3
 80092c0:	2b04      	cmp	r3, #4
 80092c2:	d003      	beq.n	80092cc <HAL_SPI_TransmitReceive+0x8e>
  {
    hspi->State = HAL_SPI_STATE_BUSY_TX_RX;
 80092c4:	68fb      	ldr	r3, [r7, #12]
 80092c6:	2205      	movs	r2, #5
 80092c8:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  }

  /* Set the transaction information */
  hspi->ErrorCode   = HAL_SPI_ERROR_NONE;
 80092cc:	68fb      	ldr	r3, [r7, #12]
 80092ce:	2200      	movs	r2, #0
 80092d0:	661a      	str	r2, [r3, #96]	@ 0x60
  hspi->pRxBuffPtr  = (uint8_t *)pRxData;
 80092d2:	68fb      	ldr	r3, [r7, #12]
 80092d4:	687a      	ldr	r2, [r7, #4]
 80092d6:	641a      	str	r2, [r3, #64]	@ 0x40
  hspi->RxXferCount = Size;
 80092d8:	68fb      	ldr	r3, [r7, #12]
 80092da:	887a      	ldrh	r2, [r7, #2]
 80092dc:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
  hspi->RxXferSize  = Size;
 80092e0:	68fb      	ldr	r3, [r7, #12]
 80092e2:	887a      	ldrh	r2, [r7, #2]
 80092e4:	f8a3 2044 	strh.w	r2, [r3, #68]	@ 0x44
  hspi->pTxBuffPtr  = (const uint8_t *)pTxData;
 80092e8:	68fb      	ldr	r3, [r7, #12]
 80092ea:	68ba      	ldr	r2, [r7, #8]
 80092ec:	639a      	str	r2, [r3, #56]	@ 0x38
  hspi->TxXferCount = Size;
 80092ee:	68fb      	ldr	r3, [r7, #12]
 80092f0:	887a      	ldrh	r2, [r7, #2]
 80092f2:	87da      	strh	r2, [r3, #62]	@ 0x3e
  hspi->TxXferSize  = Size;
 80092f4:	68fb      	ldr	r3, [r7, #12]
 80092f6:	887a      	ldrh	r2, [r7, #2]
 80092f8:	879a      	strh	r2, [r3, #60]	@ 0x3c

  /*Init field not used in handle to zero */
  hspi->RxISR       = NULL;
 80092fa:	68fb      	ldr	r3, [r7, #12]
 80092fc:	2200      	movs	r2, #0
 80092fe:	64da      	str	r2, [r3, #76]	@ 0x4c
  hspi->TxISR       = NULL;
 8009300:	68fb      	ldr	r3, [r7, #12]
 8009302:	2200      	movs	r2, #0
 8009304:	651a      	str	r2, [r3, #80]	@ 0x50
    SPI_RESET_CRC(hspi);
  }
#endif /* USE_SPI_CRC */

  /* Set the Rx Fifo threshold */
  if ((hspi->Init.DataSize > SPI_DATASIZE_8BIT) || (initial_RxXferCount > 1U))
 8009306:	68fb      	ldr	r3, [r7, #12]
 8009308:	68db      	ldr	r3, [r3, #12]
 800930a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800930e:	d802      	bhi.n	8009316 <HAL_SPI_TransmitReceive+0xd8>
 8009310:	8abb      	ldrh	r3, [r7, #20]
 8009312:	2b01      	cmp	r3, #1
 8009314:	d908      	bls.n	8009328 <HAL_SPI_TransmitReceive+0xea>
  {
    /* Set fiforxthreshold according the reception data length: 16bit */
    CLEAR_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009316:	68fb      	ldr	r3, [r7, #12]
 8009318:	681b      	ldr	r3, [r3, #0]
 800931a:	685a      	ldr	r2, [r3, #4]
 800931c:	68fb      	ldr	r3, [r7, #12]
 800931e:	681b      	ldr	r3, [r3, #0]
 8009320:	f422 5280 	bic.w	r2, r2, #4096	@ 0x1000
 8009324:	605a      	str	r2, [r3, #4]
 8009326:	e007      	b.n	8009338 <HAL_SPI_TransmitReceive+0xfa>
  }
  else
  {
    /* Set fiforxthreshold according the reception data length: 8bit */
    SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 8009328:	68fb      	ldr	r3, [r7, #12]
 800932a:	681b      	ldr	r3, [r3, #0]
 800932c:	685a      	ldr	r2, [r3, #4]
 800932e:	68fb      	ldr	r3, [r7, #12]
 8009330:	681b      	ldr	r3, [r3, #0]
 8009332:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 8009336:	605a      	str	r2, [r3, #4]
  }

  /* Check if the SPI is already enabled */
  if ((hspi->Instance->CR1 & SPI_CR1_SPE) != SPI_CR1_SPE)
 8009338:	68fb      	ldr	r3, [r7, #12]
 800933a:	681b      	ldr	r3, [r3, #0]
 800933c:	681b      	ldr	r3, [r3, #0]
 800933e:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8009342:	2b40      	cmp	r3, #64	@ 0x40
 8009344:	d007      	beq.n	8009356 <HAL_SPI_TransmitReceive+0x118>
  {
    /* Enable SPI peripheral */
    __HAL_SPI_ENABLE(hspi);
 8009346:	68fb      	ldr	r3, [r7, #12]
 8009348:	681b      	ldr	r3, [r3, #0]
 800934a:	681a      	ldr	r2, [r3, #0]
 800934c:	68fb      	ldr	r3, [r7, #12]
 800934e:	681b      	ldr	r3, [r3, #0]
 8009350:	f042 0240 	orr.w	r2, r2, #64	@ 0x40
 8009354:	601a      	str	r2, [r3, #0]
  }

  /* Transmit and Receive data in 16 Bit mode */
  if (hspi->Init.DataSize > SPI_DATASIZE_8BIT)
 8009356:	68fb      	ldr	r3, [r7, #12]
 8009358:	68db      	ldr	r3, [r3, #12]
 800935a:	f5b3 6fe0 	cmp.w	r3, #1792	@ 0x700
 800935e:	f240 8083 	bls.w	8009468 <HAL_SPI_TransmitReceive+0x22a>
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009362:	68fb      	ldr	r3, [r7, #12]
 8009364:	685b      	ldr	r3, [r3, #4]
 8009366:	2b00      	cmp	r3, #0
 8009368:	d002      	beq.n	8009370 <HAL_SPI_TransmitReceive+0x132>
 800936a:	8afb      	ldrh	r3, [r7, #22]
 800936c:	2b01      	cmp	r3, #1
 800936e:	d16f      	bne.n	8009450 <HAL_SPI_TransmitReceive+0x212>
    {
      hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009370:	68fb      	ldr	r3, [r7, #12]
 8009372:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009374:	881a      	ldrh	r2, [r3, #0]
 8009376:	68fb      	ldr	r3, [r7, #12]
 8009378:	681b      	ldr	r3, [r3, #0]
 800937a:	60da      	str	r2, [r3, #12]
      hspi->pTxBuffPtr += sizeof(uint16_t);
 800937c:	68fb      	ldr	r3, [r7, #12]
 800937e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009380:	1c9a      	adds	r2, r3, #2
 8009382:	68fb      	ldr	r3, [r7, #12]
 8009384:	639a      	str	r2, [r3, #56]	@ 0x38
      hspi->TxXferCount--;
 8009386:	68fb      	ldr	r3, [r7, #12]
 8009388:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800938a:	b29b      	uxth	r3, r3
 800938c:	3b01      	subs	r3, #1
 800938e:	b29a      	uxth	r2, r3
 8009390:	68fb      	ldr	r3, [r7, #12]
 8009392:	87da      	strh	r2, [r3, #62]	@ 0x3e
        SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
      }
#endif /* USE_SPI_CRC */

    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009394:	e05c      	b.n	8009450 <HAL_SPI_TransmitReceive+0x212>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 8009396:	68fb      	ldr	r3, [r7, #12]
 8009398:	681b      	ldr	r3, [r3, #0]
 800939a:	689b      	ldr	r3, [r3, #8]
 800939c:	f003 0302 	and.w	r3, r3, #2
 80093a0:	2b02      	cmp	r3, #2
 80093a2:	d11b      	bne.n	80093dc <HAL_SPI_TransmitReceive+0x19e>
 80093a4:	68fb      	ldr	r3, [r7, #12]
 80093a6:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093a8:	b29b      	uxth	r3, r3
 80093aa:	2b00      	cmp	r3, #0
 80093ac:	d016      	beq.n	80093dc <HAL_SPI_TransmitReceive+0x19e>
 80093ae:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80093b0:	2b01      	cmp	r3, #1
 80093b2:	d113      	bne.n	80093dc <HAL_SPI_TransmitReceive+0x19e>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80093b4:	68fb      	ldr	r3, [r7, #12]
 80093b6:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093b8:	881a      	ldrh	r2, [r3, #0]
 80093ba:	68fb      	ldr	r3, [r7, #12]
 80093bc:	681b      	ldr	r3, [r3, #0]
 80093be:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 80093c0:	68fb      	ldr	r3, [r7, #12]
 80093c2:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80093c4:	1c9a      	adds	r2, r3, #2
 80093c6:	68fb      	ldr	r3, [r7, #12]
 80093c8:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80093ca:	68fb      	ldr	r3, [r7, #12]
 80093cc:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80093ce:	b29b      	uxth	r3, r3
 80093d0:	3b01      	subs	r3, #1
 80093d2:	b29a      	uxth	r2, r3
 80093d4:	68fb      	ldr	r3, [r7, #12]
 80093d6:	87da      	strh	r2, [r3, #62]	@ 0x3e
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 80093d8:	2300      	movs	r3, #0
 80093da:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Check RXNE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 80093dc:	68fb      	ldr	r3, [r7, #12]
 80093de:	681b      	ldr	r3, [r3, #0]
 80093e0:	689b      	ldr	r3, [r3, #8]
 80093e2:	f003 0301 	and.w	r3, r3, #1
 80093e6:	2b01      	cmp	r3, #1
 80093e8:	d11c      	bne.n	8009424 <HAL_SPI_TransmitReceive+0x1e6>
 80093ea:	68fb      	ldr	r3, [r7, #12]
 80093ec:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80093f0:	b29b      	uxth	r3, r3
 80093f2:	2b00      	cmp	r3, #0
 80093f4:	d016      	beq.n	8009424 <HAL_SPI_TransmitReceive+0x1e6>
      {
        *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 80093f6:	68fb      	ldr	r3, [r7, #12]
 80093f8:	681b      	ldr	r3, [r3, #0]
 80093fa:	68da      	ldr	r2, [r3, #12]
 80093fc:	68fb      	ldr	r3, [r7, #12]
 80093fe:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009400:	b292      	uxth	r2, r2
 8009402:	801a      	strh	r2, [r3, #0]
        hspi->pRxBuffPtr += sizeof(uint16_t);
 8009404:	68fb      	ldr	r3, [r7, #12]
 8009406:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009408:	1c9a      	adds	r2, r3, #2
 800940a:	68fb      	ldr	r3, [r7, #12]
 800940c:	641a      	str	r2, [r3, #64]	@ 0x40
        hspi->RxXferCount--;
 800940e:	68fb      	ldr	r3, [r7, #12]
 8009410:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009414:	b29b      	uxth	r3, r3
 8009416:	3b01      	subs	r3, #1
 8009418:	b29a      	uxth	r2, r3
 800941a:	68fb      	ldr	r3, [r7, #12]
 800941c:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 8009420:	2301      	movs	r3, #1
 8009422:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if (((HAL_GetTick() - tickstart) >=  Timeout) && (Timeout != HAL_MAX_DELAY))
 8009424:	f7fb feb2 	bl	800518c <HAL_GetTick>
 8009428:	4602      	mov	r2, r0
 800942a:	6a3b      	ldr	r3, [r7, #32]
 800942c:	1ad3      	subs	r3, r2, r3
 800942e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 8009430:	429a      	cmp	r2, r3
 8009432:	d80d      	bhi.n	8009450 <HAL_SPI_TransmitReceive+0x212>
 8009434:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009436:	f1b3 3fff 	cmp.w	r3, #4294967295
 800943a:	d009      	beq.n	8009450 <HAL_SPI_TransmitReceive+0x212>
      {
        hspi->State = HAL_SPI_STATE_READY;
 800943c:	68fb      	ldr	r3, [r7, #12]
 800943e:	2201      	movs	r2, #1
 8009440:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 8009444:	68fb      	ldr	r3, [r7, #12]
 8009446:	2200      	movs	r2, #0
 8009448:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 800944c:	2303      	movs	r3, #3
 800944e:	e111      	b.n	8009674 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 8009450:	68fb      	ldr	r3, [r7, #12]
 8009452:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009454:	b29b      	uxth	r3, r3
 8009456:	2b00      	cmp	r3, #0
 8009458:	d19d      	bne.n	8009396 <HAL_SPI_TransmitReceive+0x158>
 800945a:	68fb      	ldr	r3, [r7, #12]
 800945c:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009460:	b29b      	uxth	r3, r3
 8009462:	2b00      	cmp	r3, #0
 8009464:	d197      	bne.n	8009396 <HAL_SPI_TransmitReceive+0x158>
 8009466:	e0e5      	b.n	8009634 <HAL_SPI_TransmitReceive+0x3f6>
    }
  }
  /* Transmit and Receive data in 8 Bit mode */
  else
  {
    if ((hspi->Init.Mode == SPI_MODE_SLAVE) || (initial_TxXferCount == 0x01U))
 8009468:	68fb      	ldr	r3, [r7, #12]
 800946a:	685b      	ldr	r3, [r3, #4]
 800946c:	2b00      	cmp	r3, #0
 800946e:	d003      	beq.n	8009478 <HAL_SPI_TransmitReceive+0x23a>
 8009470:	8afb      	ldrh	r3, [r7, #22]
 8009472:	2b01      	cmp	r3, #1
 8009474:	f040 80d1 	bne.w	800961a <HAL_SPI_TransmitReceive+0x3dc>
    {
      if (hspi->TxXferCount > 1U)
 8009478:	68fb      	ldr	r3, [r7, #12]
 800947a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800947c:	b29b      	uxth	r3, r3
 800947e:	2b01      	cmp	r3, #1
 8009480:	d912      	bls.n	80094a8 <HAL_SPI_TransmitReceive+0x26a>
      {
        hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 8009482:	68fb      	ldr	r3, [r7, #12]
 8009484:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009486:	881a      	ldrh	r2, [r3, #0]
 8009488:	68fb      	ldr	r3, [r7, #12]
 800948a:	681b      	ldr	r3, [r3, #0]
 800948c:	60da      	str	r2, [r3, #12]
        hspi->pTxBuffPtr += sizeof(uint16_t);
 800948e:	68fb      	ldr	r3, [r7, #12]
 8009490:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009492:	1c9a      	adds	r2, r3, #2
 8009494:	68fb      	ldr	r3, [r7, #12]
 8009496:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount -= 2U;
 8009498:	68fb      	ldr	r3, [r7, #12]
 800949a:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800949c:	b29b      	uxth	r3, r3
 800949e:	3b02      	subs	r3, #2
 80094a0:	b29a      	uxth	r2, r3
 80094a2:	68fb      	ldr	r3, [r7, #12]
 80094a4:	87da      	strh	r2, [r3, #62]	@ 0x3e
 80094a6:	e0b8      	b.n	800961a <HAL_SPI_TransmitReceive+0x3dc>
      }
      else
      {
        *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 80094a8:	68fb      	ldr	r3, [r7, #12]
 80094aa:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 80094ac:	68fb      	ldr	r3, [r7, #12]
 80094ae:	681b      	ldr	r3, [r3, #0]
 80094b0:	330c      	adds	r3, #12
 80094b2:	7812      	ldrb	r2, [r2, #0]
 80094b4:	701a      	strb	r2, [r3, #0]
        hspi->pTxBuffPtr++;
 80094b6:	68fb      	ldr	r3, [r7, #12]
 80094b8:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094ba:	1c5a      	adds	r2, r3, #1
 80094bc:	68fb      	ldr	r3, [r7, #12]
 80094be:	639a      	str	r2, [r3, #56]	@ 0x38
        hspi->TxXferCount--;
 80094c0:	68fb      	ldr	r3, [r7, #12]
 80094c2:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094c4:	b29b      	uxth	r3, r3
 80094c6:	3b01      	subs	r3, #1
 80094c8:	b29a      	uxth	r2, r3
 80094ca:	68fb      	ldr	r3, [r7, #12]
 80094cc:	87da      	strh	r2, [r3, #62]	@ 0x3e
          SET_BIT(hspi->Instance->CR1, SPI_CR1_CRCNEXT);
        }
#endif /* USE_SPI_CRC */
      }
    }
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 80094ce:	e0a4      	b.n	800961a <HAL_SPI_TransmitReceive+0x3dc>
    {
      /* Check TXE flag */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_TXE)) && (hspi->TxXferCount > 0U) && (txallowed == 1U))
 80094d0:	68fb      	ldr	r3, [r7, #12]
 80094d2:	681b      	ldr	r3, [r3, #0]
 80094d4:	689b      	ldr	r3, [r3, #8]
 80094d6:	f003 0302 	and.w	r3, r3, #2
 80094da:	2b02      	cmp	r3, #2
 80094dc:	d134      	bne.n	8009548 <HAL_SPI_TransmitReceive+0x30a>
 80094de:	68fb      	ldr	r3, [r7, #12]
 80094e0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094e2:	b29b      	uxth	r3, r3
 80094e4:	2b00      	cmp	r3, #0
 80094e6:	d02f      	beq.n	8009548 <HAL_SPI_TransmitReceive+0x30a>
 80094e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80094ea:	2b01      	cmp	r3, #1
 80094ec:	d12c      	bne.n	8009548 <HAL_SPI_TransmitReceive+0x30a>
      {
        if (hspi->TxXferCount > 1U)
 80094ee:	68fb      	ldr	r3, [r7, #12]
 80094f0:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 80094f2:	b29b      	uxth	r3, r3
 80094f4:	2b01      	cmp	r3, #1
 80094f6:	d912      	bls.n	800951e <HAL_SPI_TransmitReceive+0x2e0>
        {
          hspi->Instance->DR = *((const uint16_t *)hspi->pTxBuffPtr);
 80094f8:	68fb      	ldr	r3, [r7, #12]
 80094fa:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 80094fc:	881a      	ldrh	r2, [r3, #0]
 80094fe:	68fb      	ldr	r3, [r7, #12]
 8009500:	681b      	ldr	r3, [r3, #0]
 8009502:	60da      	str	r2, [r3, #12]
          hspi->pTxBuffPtr += sizeof(uint16_t);
 8009504:	68fb      	ldr	r3, [r7, #12]
 8009506:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009508:	1c9a      	adds	r2, r3, #2
 800950a:	68fb      	ldr	r3, [r7, #12]
 800950c:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount -= 2U;
 800950e:	68fb      	ldr	r3, [r7, #12]
 8009510:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 8009512:	b29b      	uxth	r3, r3
 8009514:	3b02      	subs	r3, #2
 8009516:	b29a      	uxth	r2, r3
 8009518:	68fb      	ldr	r3, [r7, #12]
 800951a:	87da      	strh	r2, [r3, #62]	@ 0x3e
 800951c:	e012      	b.n	8009544 <HAL_SPI_TransmitReceive+0x306>
        }
        else
        {
          *(__IO uint8_t *)&hspi->Instance->DR = *((const uint8_t *)hspi->pTxBuffPtr);
 800951e:	68fb      	ldr	r3, [r7, #12]
 8009520:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 8009522:	68fb      	ldr	r3, [r7, #12]
 8009524:	681b      	ldr	r3, [r3, #0]
 8009526:	330c      	adds	r3, #12
 8009528:	7812      	ldrb	r2, [r2, #0]
 800952a:	701a      	strb	r2, [r3, #0]
          hspi->pTxBuffPtr++;
 800952c:	68fb      	ldr	r3, [r7, #12]
 800952e:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 8009530:	1c5a      	adds	r2, r3, #1
 8009532:	68fb      	ldr	r3, [r7, #12]
 8009534:	639a      	str	r2, [r3, #56]	@ 0x38
          hspi->TxXferCount--;
 8009536:	68fb      	ldr	r3, [r7, #12]
 8009538:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800953a:	b29b      	uxth	r3, r3
 800953c:	3b01      	subs	r3, #1
 800953e:	b29a      	uxth	r2, r3
 8009540:	68fb      	ldr	r3, [r7, #12]
 8009542:	87da      	strh	r2, [r3, #62]	@ 0x3e
        }
        /* Next Data is a reception (Rx). Tx not allowed */
        txallowed = 0U;
 8009544:	2300      	movs	r3, #0
 8009546:	627b      	str	r3, [r7, #36]	@ 0x24
        }
#endif /* USE_SPI_CRC */
      }

      /* Wait until RXNE flag is reset */
      if ((__HAL_SPI_GET_FLAG(hspi, SPI_FLAG_RXNE)) && (hspi->RxXferCount > 0U))
 8009548:	68fb      	ldr	r3, [r7, #12]
 800954a:	681b      	ldr	r3, [r3, #0]
 800954c:	689b      	ldr	r3, [r3, #8]
 800954e:	f003 0301 	and.w	r3, r3, #1
 8009552:	2b01      	cmp	r3, #1
 8009554:	d148      	bne.n	80095e8 <HAL_SPI_TransmitReceive+0x3aa>
 8009556:	68fb      	ldr	r3, [r7, #12]
 8009558:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800955c:	b29b      	uxth	r3, r3
 800955e:	2b00      	cmp	r3, #0
 8009560:	d042      	beq.n	80095e8 <HAL_SPI_TransmitReceive+0x3aa>
      {
        if (hspi->RxXferCount > 1U)
 8009562:	68fb      	ldr	r3, [r7, #12]
 8009564:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 8009568:	b29b      	uxth	r3, r3
 800956a:	2b01      	cmp	r3, #1
 800956c:	d923      	bls.n	80095b6 <HAL_SPI_TransmitReceive+0x378>
        {
          *((uint16_t *)hspi->pRxBuffPtr) = (uint16_t)hspi->Instance->DR;
 800956e:	68fb      	ldr	r3, [r7, #12]
 8009570:	681b      	ldr	r3, [r3, #0]
 8009572:	68da      	ldr	r2, [r3, #12]
 8009574:	68fb      	ldr	r3, [r7, #12]
 8009576:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009578:	b292      	uxth	r2, r2
 800957a:	801a      	strh	r2, [r3, #0]
          hspi->pRxBuffPtr += sizeof(uint16_t);
 800957c:	68fb      	ldr	r3, [r7, #12]
 800957e:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 8009580:	1c9a      	adds	r2, r3, #2
 8009582:	68fb      	ldr	r3, [r7, #12]
 8009584:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount -= 2U;
 8009586:	68fb      	ldr	r3, [r7, #12]
 8009588:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800958c:	b29b      	uxth	r3, r3
 800958e:	3b02      	subs	r3, #2
 8009590:	b29a      	uxth	r2, r3
 8009592:	68fb      	ldr	r3, [r7, #12]
 8009594:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
          if (hspi->RxXferCount <= 1U)
 8009598:	68fb      	ldr	r3, [r7, #12]
 800959a:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800959e:	b29b      	uxth	r3, r3
 80095a0:	2b01      	cmp	r3, #1
 80095a2:	d81f      	bhi.n	80095e4 <HAL_SPI_TransmitReceive+0x3a6>
          {
            /* Set RX Fifo threshold before to switch on 8 bit data size */
            SET_BIT(hspi->Instance->CR2, SPI_RXFIFO_THRESHOLD);
 80095a4:	68fb      	ldr	r3, [r7, #12]
 80095a6:	681b      	ldr	r3, [r3, #0]
 80095a8:	685a      	ldr	r2, [r3, #4]
 80095aa:	68fb      	ldr	r3, [r7, #12]
 80095ac:	681b      	ldr	r3, [r3, #0]
 80095ae:	f442 5280 	orr.w	r2, r2, #4096	@ 0x1000
 80095b2:	605a      	str	r2, [r3, #4]
 80095b4:	e016      	b.n	80095e4 <HAL_SPI_TransmitReceive+0x3a6>
          }
        }
        else
        {
          (*(uint8_t *)hspi->pRxBuffPtr) = *(__IO uint8_t *)&hspi->Instance->DR;
 80095b6:	68fb      	ldr	r3, [r7, #12]
 80095b8:	681b      	ldr	r3, [r3, #0]
 80095ba:	f103 020c 	add.w	r2, r3, #12
 80095be:	68fb      	ldr	r3, [r7, #12]
 80095c0:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095c2:	7812      	ldrb	r2, [r2, #0]
 80095c4:	b2d2      	uxtb	r2, r2
 80095c6:	701a      	strb	r2, [r3, #0]
          hspi->pRxBuffPtr++;
 80095c8:	68fb      	ldr	r3, [r7, #12]
 80095ca:	6c1b      	ldr	r3, [r3, #64]	@ 0x40
 80095cc:	1c5a      	adds	r2, r3, #1
 80095ce:	68fb      	ldr	r3, [r7, #12]
 80095d0:	641a      	str	r2, [r3, #64]	@ 0x40
          hspi->RxXferCount--;
 80095d2:	68fb      	ldr	r3, [r7, #12]
 80095d4:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 80095d8:	b29b      	uxth	r3, r3
 80095da:	3b01      	subs	r3, #1
 80095dc:	b29a      	uxth	r2, r3
 80095de:	68fb      	ldr	r3, [r7, #12]
 80095e0:	f8a3 2046 	strh.w	r2, [r3, #70]	@ 0x46
        }
        /* Next Data is a Transmission (Tx). Tx is allowed */
        txallowed = 1U;
 80095e4:	2301      	movs	r3, #1
 80095e6:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      if ((((HAL_GetTick() - tickstart) >=  Timeout) && ((Timeout != HAL_MAX_DELAY))) || (Timeout == 0U))
 80095e8:	f7fb fdd0 	bl	800518c <HAL_GetTick>
 80095ec:	4602      	mov	r2, r0
 80095ee:	6a3b      	ldr	r3, [r7, #32]
 80095f0:	1ad3      	subs	r3, r2, r3
 80095f2:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 80095f4:	429a      	cmp	r2, r3
 80095f6:	d803      	bhi.n	8009600 <HAL_SPI_TransmitReceive+0x3c2>
 80095f8:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80095fa:	f1b3 3fff 	cmp.w	r3, #4294967295
 80095fe:	d102      	bne.n	8009606 <HAL_SPI_TransmitReceive+0x3c8>
 8009600:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 8009602:	2b00      	cmp	r3, #0
 8009604:	d109      	bne.n	800961a <HAL_SPI_TransmitReceive+0x3dc>
      {
        hspi->State = HAL_SPI_STATE_READY;
 8009606:	68fb      	ldr	r3, [r7, #12]
 8009608:	2201      	movs	r2, #1
 800960a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
        __HAL_UNLOCK(hspi);
 800960e:	68fb      	ldr	r3, [r7, #12]
 8009610:	2200      	movs	r2, #0
 8009612:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
        return HAL_TIMEOUT;
 8009616:	2303      	movs	r3, #3
 8009618:	e02c      	b.n	8009674 <HAL_SPI_TransmitReceive+0x436>
    while ((hspi->TxXferCount > 0U) || (hspi->RxXferCount > 0U))
 800961a:	68fb      	ldr	r3, [r7, #12]
 800961c:	8fdb      	ldrh	r3, [r3, #62]	@ 0x3e
 800961e:	b29b      	uxth	r3, r3
 8009620:	2b00      	cmp	r3, #0
 8009622:	f47f af55 	bne.w	80094d0 <HAL_SPI_TransmitReceive+0x292>
 8009626:	68fb      	ldr	r3, [r7, #12]
 8009628:	f8b3 3046 	ldrh.w	r3, [r3, #70]	@ 0x46
 800962c:	b29b      	uxth	r3, r3
 800962e:	2b00      	cmp	r3, #0
 8009630:	f47f af4e 	bne.w	80094d0 <HAL_SPI_TransmitReceive+0x292>
    return HAL_ERROR;
  }
#endif /* USE_SPI_CRC */

  /* Check the end of the transaction */
  if (SPI_EndRxTxTransaction(hspi, Timeout, tickstart) != HAL_OK)
 8009634:	6a3a      	ldr	r2, [r7, #32]
 8009636:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 8009638:	68f8      	ldr	r0, [r7, #12]
 800963a:	f000 f93d 	bl	80098b8 <SPI_EndRxTxTransaction>
 800963e:	4603      	mov	r3, r0
 8009640:	2b00      	cmp	r3, #0
 8009642:	d008      	beq.n	8009656 <HAL_SPI_TransmitReceive+0x418>
  {
    hspi->ErrorCode = HAL_SPI_ERROR_FLAG;
 8009644:	68fb      	ldr	r3, [r7, #12]
 8009646:	2220      	movs	r2, #32
 8009648:	661a      	str	r2, [r3, #96]	@ 0x60
    __HAL_UNLOCK(hspi);
 800964a:	68fb      	ldr	r3, [r7, #12]
 800964c:	2200      	movs	r2, #0
 800964e:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c
    return HAL_ERROR;
 8009652:	2301      	movs	r3, #1
 8009654:	e00e      	b.n	8009674 <HAL_SPI_TransmitReceive+0x436>
  }


  hspi->State = HAL_SPI_STATE_READY;
 8009656:	68fb      	ldr	r3, [r7, #12]
 8009658:	2201      	movs	r2, #1
 800965a:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d
  /* Unlock the process */
  __HAL_UNLOCK(hspi);
 800965e:	68fb      	ldr	r3, [r7, #12]
 8009660:	2200      	movs	r2, #0
 8009662:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

  if (hspi->ErrorCode != HAL_SPI_ERROR_NONE)
 8009666:	68fb      	ldr	r3, [r7, #12]
 8009668:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800966a:	2b00      	cmp	r3, #0
 800966c:	d001      	beq.n	8009672 <HAL_SPI_TransmitReceive+0x434>
  {
    return HAL_ERROR;
 800966e:	2301      	movs	r3, #1
 8009670:	e000      	b.n	8009674 <HAL_SPI_TransmitReceive+0x436>
  }
  else
  {
    return HAL_OK;
 8009672:	2300      	movs	r3, #0
  }
}
 8009674:	4618      	mov	r0, r3
 8009676:	3728      	adds	r7, #40	@ 0x28
 8009678:	46bd      	mov	sp, r7
 800967a:	bd80      	pop	{r7, pc}

0800967c <SPI_WaitFlagStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFlagStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Flag, FlagStatus State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800967c:	b580      	push	{r7, lr}
 800967e:	b088      	sub	sp, #32
 8009680:	af00      	add	r7, sp, #0
 8009682:	60f8      	str	r0, [r7, #12]
 8009684:	60b9      	str	r1, [r7, #8]
 8009686:	603b      	str	r3, [r7, #0]
 8009688:	4613      	mov	r3, r2
 800968a:	71fb      	strb	r3, [r7, #7]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout   = Timeout - (HAL_GetTick() - Tickstart);
 800968c:	f7fb fd7e 	bl	800518c <HAL_GetTick>
 8009690:	4602      	mov	r2, r0
 8009692:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8009694:	1a9b      	subs	r3, r3, r2
 8009696:	683a      	ldr	r2, [r7, #0]
 8009698:	4413      	add	r3, r2
 800969a:	61fb      	str	r3, [r7, #28]
  tmp_tickstart = HAL_GetTick();
 800969c:	f7fb fd76 	bl	800518c <HAL_GetTick>
 80096a0:	61b8      	str	r0, [r7, #24]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 32U) >> 20U);
 80096a2:	4b39      	ldr	r3, [pc, #228]	@ (8009788 <SPI_WaitFlagStateUntilTimeout+0x10c>)
 80096a4:	681b      	ldr	r3, [r3, #0]
 80096a6:	015b      	lsls	r3, r3, #5
 80096a8:	0d1b      	lsrs	r3, r3, #20
 80096aa:	69fa      	ldr	r2, [r7, #28]
 80096ac:	fb02 f303 	mul.w	r3, r2, r3
 80096b0:	617b      	str	r3, [r7, #20]

  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 80096b2:	e054      	b.n	800975e <SPI_WaitFlagStateUntilTimeout+0xe2>
  {
    if (Timeout != HAL_MAX_DELAY)
 80096b4:	683b      	ldr	r3, [r7, #0]
 80096b6:	f1b3 3fff 	cmp.w	r3, #4294967295
 80096ba:	d050      	beq.n	800975e <SPI_WaitFlagStateUntilTimeout+0xe2>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80096bc:	f7fb fd66 	bl	800518c <HAL_GetTick>
 80096c0:	4602      	mov	r2, r0
 80096c2:	69bb      	ldr	r3, [r7, #24]
 80096c4:	1ad3      	subs	r3, r2, r3
 80096c6:	69fa      	ldr	r2, [r7, #28]
 80096c8:	429a      	cmp	r2, r3
 80096ca:	d902      	bls.n	80096d2 <SPI_WaitFlagStateUntilTimeout+0x56>
 80096cc:	69fb      	ldr	r3, [r7, #28]
 80096ce:	2b00      	cmp	r3, #0
 80096d0:	d13d      	bne.n	800974e <SPI_WaitFlagStateUntilTimeout+0xd2>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 80096d2:	68fb      	ldr	r3, [r7, #12]
 80096d4:	681b      	ldr	r3, [r3, #0]
 80096d6:	685a      	ldr	r2, [r3, #4]
 80096d8:	68fb      	ldr	r3, [r7, #12]
 80096da:	681b      	ldr	r3, [r3, #0]
 80096dc:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 80096e0:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 80096e2:	68fb      	ldr	r3, [r7, #12]
 80096e4:	685b      	ldr	r3, [r3, #4]
 80096e6:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 80096ea:	d111      	bne.n	8009710 <SPI_WaitFlagStateUntilTimeout+0x94>
 80096ec:	68fb      	ldr	r3, [r7, #12]
 80096ee:	689b      	ldr	r3, [r3, #8]
 80096f0:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 80096f4:	d004      	beq.n	8009700 <SPI_WaitFlagStateUntilTimeout+0x84>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 80096f6:	68fb      	ldr	r3, [r7, #12]
 80096f8:	689b      	ldr	r3, [r3, #8]
 80096fa:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 80096fe:	d107      	bne.n	8009710 <SPI_WaitFlagStateUntilTimeout+0x94>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 8009700:	68fb      	ldr	r3, [r7, #12]
 8009702:	681b      	ldr	r3, [r3, #0]
 8009704:	681a      	ldr	r2, [r3, #0]
 8009706:	68fb      	ldr	r3, [r7, #12]
 8009708:	681b      	ldr	r3, [r3, #0]
 800970a:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 800970e:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 8009710:	68fb      	ldr	r3, [r7, #12]
 8009712:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8009714:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009718:	d10f      	bne.n	800973a <SPI_WaitFlagStateUntilTimeout+0xbe>
        {
          SPI_RESET_CRC(hspi);
 800971a:	68fb      	ldr	r3, [r7, #12]
 800971c:	681b      	ldr	r3, [r3, #0]
 800971e:	681a      	ldr	r2, [r3, #0]
 8009720:	68fb      	ldr	r3, [r7, #12]
 8009722:	681b      	ldr	r3, [r3, #0]
 8009724:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009728:	601a      	str	r2, [r3, #0]
 800972a:	68fb      	ldr	r3, [r7, #12]
 800972c:	681b      	ldr	r3, [r3, #0]
 800972e:	681a      	ldr	r2, [r3, #0]
 8009730:	68fb      	ldr	r3, [r7, #12]
 8009732:	681b      	ldr	r3, [r3, #0]
 8009734:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009738:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 800973a:	68fb      	ldr	r3, [r7, #12]
 800973c:	2201      	movs	r2, #1
 800973e:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 8009742:	68fb      	ldr	r3, [r7, #12]
 8009744:	2200      	movs	r2, #0
 8009746:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 800974a:	2303      	movs	r3, #3
 800974c:	e017      	b.n	800977e <SPI_WaitFlagStateUntilTimeout+0x102>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 800974e:	697b      	ldr	r3, [r7, #20]
 8009750:	2b00      	cmp	r3, #0
 8009752:	d101      	bne.n	8009758 <SPI_WaitFlagStateUntilTimeout+0xdc>
      {
        tmp_timeout = 0U;
 8009754:	2300      	movs	r3, #0
 8009756:	61fb      	str	r3, [r7, #28]
      }
      count--;
 8009758:	697b      	ldr	r3, [r7, #20]
 800975a:	3b01      	subs	r3, #1
 800975c:	617b      	str	r3, [r7, #20]
  while ((__HAL_SPI_GET_FLAG(hspi, Flag) ? SET : RESET) != State)
 800975e:	68fb      	ldr	r3, [r7, #12]
 8009760:	681b      	ldr	r3, [r3, #0]
 8009762:	689a      	ldr	r2, [r3, #8]
 8009764:	68bb      	ldr	r3, [r7, #8]
 8009766:	4013      	ands	r3, r2
 8009768:	68ba      	ldr	r2, [r7, #8]
 800976a:	429a      	cmp	r2, r3
 800976c:	bf0c      	ite	eq
 800976e:	2301      	moveq	r3, #1
 8009770:	2300      	movne	r3, #0
 8009772:	b2db      	uxtb	r3, r3
 8009774:	461a      	mov	r2, r3
 8009776:	79fb      	ldrb	r3, [r7, #7]
 8009778:	429a      	cmp	r2, r3
 800977a:	d19b      	bne.n	80096b4 <SPI_WaitFlagStateUntilTimeout+0x38>
    }
  }

  return HAL_OK;
 800977c:	2300      	movs	r3, #0
}
 800977e:	4618      	mov	r0, r3
 8009780:	3720      	adds	r7, #32
 8009782:	46bd      	mov	sp, r7
 8009784:	bd80      	pop	{r7, pc}
 8009786:	bf00      	nop
 8009788:	20000004 	.word	0x20000004

0800978c <SPI_WaitFifoStateUntilTimeout>:
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_WaitFifoStateUntilTimeout(SPI_HandleTypeDef *hspi, uint32_t Fifo, uint32_t State,
                                                       uint32_t Timeout, uint32_t Tickstart)
{
 800978c:	b580      	push	{r7, lr}
 800978e:	b08a      	sub	sp, #40	@ 0x28
 8009790:	af00      	add	r7, sp, #0
 8009792:	60f8      	str	r0, [r7, #12]
 8009794:	60b9      	str	r1, [r7, #8]
 8009796:	607a      	str	r2, [r7, #4]
 8009798:	603b      	str	r3, [r7, #0]
  __IO uint32_t count;
  uint32_t tmp_timeout;
  uint32_t tmp_tickstart;
  __IO const uint8_t  *ptmpreg8;
  __IO uint8_t  tmpreg8 = 0;
 800979a:	2300      	movs	r3, #0
 800979c:	75fb      	strb	r3, [r7, #23]

  /* Adjust Timeout value  in case of end of transfer */
  tmp_timeout = Timeout - (HAL_GetTick() - Tickstart);
 800979e:	f7fb fcf5 	bl	800518c <HAL_GetTick>
 80097a2:	4602      	mov	r2, r0
 80097a4:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 80097a6:	1a9b      	subs	r3, r3, r2
 80097a8:	683a      	ldr	r2, [r7, #0]
 80097aa:	4413      	add	r3, r2
 80097ac:	627b      	str	r3, [r7, #36]	@ 0x24
  tmp_tickstart = HAL_GetTick();
 80097ae:	f7fb fced 	bl	800518c <HAL_GetTick>
 80097b2:	6238      	str	r0, [r7, #32]

  /* Initialize the 8bit temporary pointer */
  ptmpreg8 = (__IO uint8_t *)&hspi->Instance->DR;
 80097b4:	68fb      	ldr	r3, [r7, #12]
 80097b6:	681b      	ldr	r3, [r3, #0]
 80097b8:	330c      	adds	r3, #12
 80097ba:	61fb      	str	r3, [r7, #28]

  /* Calculate Timeout based on a software loop to avoid blocking issue if Systick is disabled */
  count = tmp_timeout * ((SystemCoreClock * 35U) >> 20U);
 80097bc:	4b3d      	ldr	r3, [pc, #244]	@ (80098b4 <SPI_WaitFifoStateUntilTimeout+0x128>)
 80097be:	681a      	ldr	r2, [r3, #0]
 80097c0:	4613      	mov	r3, r2
 80097c2:	009b      	lsls	r3, r3, #2
 80097c4:	4413      	add	r3, r2
 80097c6:	00da      	lsls	r2, r3, #3
 80097c8:	1ad3      	subs	r3, r2, r3
 80097ca:	0d1b      	lsrs	r3, r3, #20
 80097cc:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80097ce:	fb02 f303 	mul.w	r3, r2, r3
 80097d2:	61bb      	str	r3, [r7, #24]

  while ((hspi->Instance->SR & Fifo) != State)
 80097d4:	e060      	b.n	8009898 <SPI_WaitFifoStateUntilTimeout+0x10c>
  {
    if ((Fifo == SPI_SR_FRLVL) && (State == SPI_FRLVL_EMPTY))
 80097d6:	68bb      	ldr	r3, [r7, #8]
 80097d8:	f5b3 6fc0 	cmp.w	r3, #1536	@ 0x600
 80097dc:	d107      	bne.n	80097ee <SPI_WaitFifoStateUntilTimeout+0x62>
 80097de:	687b      	ldr	r3, [r7, #4]
 80097e0:	2b00      	cmp	r3, #0
 80097e2:	d104      	bne.n	80097ee <SPI_WaitFifoStateUntilTimeout+0x62>
    {
      /* Flush Data Register by a blank read */
      tmpreg8 = *ptmpreg8;
 80097e4:	69fb      	ldr	r3, [r7, #28]
 80097e6:	781b      	ldrb	r3, [r3, #0]
 80097e8:	b2db      	uxtb	r3, r3
 80097ea:	75fb      	strb	r3, [r7, #23]
      /* To avoid GCC warning */
      UNUSED(tmpreg8);
 80097ec:	7dfb      	ldrb	r3, [r7, #23]
    }

    if (Timeout != HAL_MAX_DELAY)
 80097ee:	683b      	ldr	r3, [r7, #0]
 80097f0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80097f4:	d050      	beq.n	8009898 <SPI_WaitFifoStateUntilTimeout+0x10c>
    {
      if (((HAL_GetTick() - tmp_tickstart) >= tmp_timeout) || (tmp_timeout == 0U))
 80097f6:	f7fb fcc9 	bl	800518c <HAL_GetTick>
 80097fa:	4602      	mov	r2, r0
 80097fc:	6a3b      	ldr	r3, [r7, #32]
 80097fe:	1ad3      	subs	r3, r2, r3
 8009800:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8009802:	429a      	cmp	r2, r3
 8009804:	d902      	bls.n	800980c <SPI_WaitFifoStateUntilTimeout+0x80>
 8009806:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8009808:	2b00      	cmp	r3, #0
 800980a:	d13d      	bne.n	8009888 <SPI_WaitFifoStateUntilTimeout+0xfc>
        /* Disable the SPI and reset the CRC: the CRC value should be cleared
           on both master and slave sides in order to resynchronize the master
           and slave for their respective CRC calculation */

        /* Disable TXE, RXNE and ERR interrupts for the interrupt process */
        __HAL_SPI_DISABLE_IT(hspi, (SPI_IT_TXE | SPI_IT_RXNE | SPI_IT_ERR));
 800980c:	68fb      	ldr	r3, [r7, #12]
 800980e:	681b      	ldr	r3, [r3, #0]
 8009810:	685a      	ldr	r2, [r3, #4]
 8009812:	68fb      	ldr	r3, [r7, #12]
 8009814:	681b      	ldr	r3, [r3, #0]
 8009816:	f022 02e0 	bic.w	r2, r2, #224	@ 0xe0
 800981a:	605a      	str	r2, [r3, #4]

        if ((hspi->Init.Mode == SPI_MODE_MASTER) && ((hspi->Init.Direction == SPI_DIRECTION_1LINE)
 800981c:	68fb      	ldr	r3, [r7, #12]
 800981e:	685b      	ldr	r3, [r3, #4]
 8009820:	f5b3 7f82 	cmp.w	r3, #260	@ 0x104
 8009824:	d111      	bne.n	800984a <SPI_WaitFifoStateUntilTimeout+0xbe>
 8009826:	68fb      	ldr	r3, [r7, #12]
 8009828:	689b      	ldr	r3, [r3, #8]
 800982a:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800982e:	d004      	beq.n	800983a <SPI_WaitFifoStateUntilTimeout+0xae>
                                                     || (hspi->Init.Direction == SPI_DIRECTION_2LINES_RXONLY)))
 8009830:	68fb      	ldr	r3, [r7, #12]
 8009832:	689b      	ldr	r3, [r3, #8]
 8009834:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 8009838:	d107      	bne.n	800984a <SPI_WaitFifoStateUntilTimeout+0xbe>
        {
          /* Disable SPI peripheral */
          __HAL_SPI_DISABLE(hspi);
 800983a:	68fb      	ldr	r3, [r7, #12]
 800983c:	681b      	ldr	r3, [r3, #0]
 800983e:	681a      	ldr	r2, [r3, #0]
 8009840:	68fb      	ldr	r3, [r7, #12]
 8009842:	681b      	ldr	r3, [r3, #0]
 8009844:	f022 0240 	bic.w	r2, r2, #64	@ 0x40
 8009848:	601a      	str	r2, [r3, #0]
        }

        /* Reset CRC Calculation */
        if (hspi->Init.CRCCalculation == SPI_CRCCALCULATION_ENABLE)
 800984a:	68fb      	ldr	r3, [r7, #12]
 800984c:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800984e:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8009852:	d10f      	bne.n	8009874 <SPI_WaitFifoStateUntilTimeout+0xe8>
        {
          SPI_RESET_CRC(hspi);
 8009854:	68fb      	ldr	r3, [r7, #12]
 8009856:	681b      	ldr	r3, [r3, #0]
 8009858:	681a      	ldr	r2, [r3, #0]
 800985a:	68fb      	ldr	r3, [r7, #12]
 800985c:	681b      	ldr	r3, [r3, #0]
 800985e:	f422 5200 	bic.w	r2, r2, #8192	@ 0x2000
 8009862:	601a      	str	r2, [r3, #0]
 8009864:	68fb      	ldr	r3, [r7, #12]
 8009866:	681b      	ldr	r3, [r3, #0]
 8009868:	681a      	ldr	r2, [r3, #0]
 800986a:	68fb      	ldr	r3, [r7, #12]
 800986c:	681b      	ldr	r3, [r3, #0]
 800986e:	f442 5200 	orr.w	r2, r2, #8192	@ 0x2000
 8009872:	601a      	str	r2, [r3, #0]
        }

        hspi->State = HAL_SPI_STATE_READY;
 8009874:	68fb      	ldr	r3, [r7, #12]
 8009876:	2201      	movs	r2, #1
 8009878:	f883 205d 	strb.w	r2, [r3, #93]	@ 0x5d

        /* Process Unlocked */
        __HAL_UNLOCK(hspi);
 800987c:	68fb      	ldr	r3, [r7, #12]
 800987e:	2200      	movs	r2, #0
 8009880:	f883 205c 	strb.w	r2, [r3, #92]	@ 0x5c

        return HAL_TIMEOUT;
 8009884:	2303      	movs	r3, #3
 8009886:	e010      	b.n	80098aa <SPI_WaitFifoStateUntilTimeout+0x11e>
      }
      /* If Systick is disabled or not incremented, deactivate timeout to go in disable loop procedure */
      if (count == 0U)
 8009888:	69bb      	ldr	r3, [r7, #24]
 800988a:	2b00      	cmp	r3, #0
 800988c:	d101      	bne.n	8009892 <SPI_WaitFifoStateUntilTimeout+0x106>
      {
        tmp_timeout = 0U;
 800988e:	2300      	movs	r3, #0
 8009890:	627b      	str	r3, [r7, #36]	@ 0x24
      }
      count--;
 8009892:	69bb      	ldr	r3, [r7, #24]
 8009894:	3b01      	subs	r3, #1
 8009896:	61bb      	str	r3, [r7, #24]
  while ((hspi->Instance->SR & Fifo) != State)
 8009898:	68fb      	ldr	r3, [r7, #12]
 800989a:	681b      	ldr	r3, [r3, #0]
 800989c:	689a      	ldr	r2, [r3, #8]
 800989e:	68bb      	ldr	r3, [r7, #8]
 80098a0:	4013      	ands	r3, r2
 80098a2:	687a      	ldr	r2, [r7, #4]
 80098a4:	429a      	cmp	r2, r3
 80098a6:	d196      	bne.n	80097d6 <SPI_WaitFifoStateUntilTimeout+0x4a>
    }
  }

  return HAL_OK;
 80098a8:	2300      	movs	r3, #0
}
 80098aa:	4618      	mov	r0, r3
 80098ac:	3728      	adds	r7, #40	@ 0x28
 80098ae:	46bd      	mov	sp, r7
 80098b0:	bd80      	pop	{r7, pc}
 80098b2:	bf00      	nop
 80098b4:	20000004 	.word	0x20000004

080098b8 <SPI_EndRxTxTransaction>:
  * @param  Timeout Timeout duration
  * @param  Tickstart tick start value
  * @retval HAL status
  */
static HAL_StatusTypeDef SPI_EndRxTxTransaction(SPI_HandleTypeDef *hspi, uint32_t Timeout, uint32_t Tickstart)
{
 80098b8:	b580      	push	{r7, lr}
 80098ba:	b086      	sub	sp, #24
 80098bc:	af02      	add	r7, sp, #8
 80098be:	60f8      	str	r0, [r7, #12]
 80098c0:	60b9      	str	r1, [r7, #8]
 80098c2:	607a      	str	r2, [r7, #4]
  /* Control if the TX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FTLVL, SPI_FTLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 80098c4:	687b      	ldr	r3, [r7, #4]
 80098c6:	9300      	str	r3, [sp, #0]
 80098c8:	68bb      	ldr	r3, [r7, #8]
 80098ca:	2200      	movs	r2, #0
 80098cc:	f44f 51c0 	mov.w	r1, #6144	@ 0x1800
 80098d0:	68f8      	ldr	r0, [r7, #12]
 80098d2:	f7ff ff5b 	bl	800978c <SPI_WaitFifoStateUntilTimeout>
 80098d6:	4603      	mov	r3, r0
 80098d8:	2b00      	cmp	r3, #0
 80098da:	d007      	beq.n	80098ec <SPI_EndRxTxTransaction+0x34>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 80098dc:	68fb      	ldr	r3, [r7, #12]
 80098de:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 80098e0:	f043 0220 	orr.w	r2, r3, #32
 80098e4:	68fb      	ldr	r3, [r7, #12]
 80098e6:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 80098e8:	2303      	movs	r3, #3
 80098ea:	e027      	b.n	800993c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control the BSY flag */
  if (SPI_WaitFlagStateUntilTimeout(hspi, SPI_FLAG_BSY, RESET, Timeout, Tickstart) != HAL_OK)
 80098ec:	687b      	ldr	r3, [r7, #4]
 80098ee:	9300      	str	r3, [sp, #0]
 80098f0:	68bb      	ldr	r3, [r7, #8]
 80098f2:	2200      	movs	r2, #0
 80098f4:	2180      	movs	r1, #128	@ 0x80
 80098f6:	68f8      	ldr	r0, [r7, #12]
 80098f8:	f7ff fec0 	bl	800967c <SPI_WaitFlagStateUntilTimeout>
 80098fc:	4603      	mov	r3, r0
 80098fe:	2b00      	cmp	r3, #0
 8009900:	d007      	beq.n	8009912 <SPI_EndRxTxTransaction+0x5a>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 8009902:	68fb      	ldr	r3, [r7, #12]
 8009904:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 8009906:	f043 0220 	orr.w	r2, r3, #32
 800990a:	68fb      	ldr	r3, [r7, #12]
 800990c:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 800990e:	2303      	movs	r3, #3
 8009910:	e014      	b.n	800993c <SPI_EndRxTxTransaction+0x84>
  }

  /* Control if the RX fifo is empty */
  if (SPI_WaitFifoStateUntilTimeout(hspi, SPI_FLAG_FRLVL, SPI_FRLVL_EMPTY, Timeout, Tickstart) != HAL_OK)
 8009912:	687b      	ldr	r3, [r7, #4]
 8009914:	9300      	str	r3, [sp, #0]
 8009916:	68bb      	ldr	r3, [r7, #8]
 8009918:	2200      	movs	r2, #0
 800991a:	f44f 61c0 	mov.w	r1, #1536	@ 0x600
 800991e:	68f8      	ldr	r0, [r7, #12]
 8009920:	f7ff ff34 	bl	800978c <SPI_WaitFifoStateUntilTimeout>
 8009924:	4603      	mov	r3, r0
 8009926:	2b00      	cmp	r3, #0
 8009928:	d007      	beq.n	800993a <SPI_EndRxTxTransaction+0x82>
  {
    SET_BIT(hspi->ErrorCode, HAL_SPI_ERROR_FLAG);
 800992a:	68fb      	ldr	r3, [r7, #12]
 800992c:	6e1b      	ldr	r3, [r3, #96]	@ 0x60
 800992e:	f043 0220 	orr.w	r2, r3, #32
 8009932:	68fb      	ldr	r3, [r7, #12]
 8009934:	661a      	str	r2, [r3, #96]	@ 0x60
    return HAL_TIMEOUT;
 8009936:	2303      	movs	r3, #3
 8009938:	e000      	b.n	800993c <SPI_EndRxTxTransaction+0x84>
  }

  return HAL_OK;
 800993a:	2300      	movs	r3, #0
}
 800993c:	4618      	mov	r0, r3
 800993e:	3710      	adds	r7, #16
 8009940:	46bd      	mov	sp, r7
 8009942:	bd80      	pop	{r7, pc}

08009944 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8009944:	b580      	push	{r7, lr}
 8009946:	b082      	sub	sp, #8
 8009948:	af00      	add	r7, sp, #0
 800994a:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 800994c:	687b      	ldr	r3, [r7, #4]
 800994e:	2b00      	cmp	r3, #0
 8009950:	d101      	bne.n	8009956 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8009952:	2301      	movs	r3, #1
 8009954:	e049      	b.n	80099ea <HAL_TIM_Base_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009956:	687b      	ldr	r3, [r7, #4]
 8009958:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800995c:	b2db      	uxtb	r3, r3
 800995e:	2b00      	cmp	r3, #0
 8009960:	d106      	bne.n	8009970 <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009962:	687b      	ldr	r3, [r7, #4]
 8009964:	2200      	movs	r2, #0
 8009966:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 800996a:	6878      	ldr	r0, [r7, #4]
 800996c:	f7fb fa44 	bl	8004df8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009970:	687b      	ldr	r3, [r7, #4]
 8009972:	2202      	movs	r2, #2
 8009974:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009978:	687b      	ldr	r3, [r7, #4]
 800997a:	681a      	ldr	r2, [r3, #0]
 800997c:	687b      	ldr	r3, [r7, #4]
 800997e:	3304      	adds	r3, #4
 8009980:	4619      	mov	r1, r3
 8009982:	4610      	mov	r0, r2
 8009984:	f000 fef8 	bl	800a778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009988:	687b      	ldr	r3, [r7, #4]
 800998a:	2201      	movs	r2, #1
 800998c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009990:	687b      	ldr	r3, [r7, #4]
 8009992:	2201      	movs	r2, #1
 8009994:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009998:	687b      	ldr	r3, [r7, #4]
 800999a:	2201      	movs	r2, #1
 800999c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 80099a0:	687b      	ldr	r3, [r7, #4]
 80099a2:	2201      	movs	r2, #1
 80099a4:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 80099a8:	687b      	ldr	r3, [r7, #4]
 80099aa:	2201      	movs	r2, #1
 80099ac:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 80099b0:	687b      	ldr	r3, [r7, #4]
 80099b2:	2201      	movs	r2, #1
 80099b4:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 80099b8:	687b      	ldr	r3, [r7, #4]
 80099ba:	2201      	movs	r2, #1
 80099bc:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 80099c0:	687b      	ldr	r3, [r7, #4]
 80099c2:	2201      	movs	r2, #1
 80099c4:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 80099c8:	687b      	ldr	r3, [r7, #4]
 80099ca:	2201      	movs	r2, #1
 80099cc:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 80099d0:	687b      	ldr	r3, [r7, #4]
 80099d2:	2201      	movs	r2, #1
 80099d4:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 80099d8:	687b      	ldr	r3, [r7, #4]
 80099da:	2201      	movs	r2, #1
 80099dc:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 80099e0:	687b      	ldr	r3, [r7, #4]
 80099e2:	2201      	movs	r2, #1
 80099e4:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 80099e8:	2300      	movs	r3, #0
}
 80099ea:	4618      	mov	r0, r3
 80099ec:	3708      	adds	r7, #8
 80099ee:	46bd      	mov	sp, r7
 80099f0:	bd80      	pop	{r7, pc}
	...

080099f4 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 80099f4:	b480      	push	{r7}
 80099f6:	b085      	sub	sp, #20
 80099f8:	af00      	add	r7, sp, #0
 80099fa:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 80099fc:	687b      	ldr	r3, [r7, #4]
 80099fe:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009a02:	b2db      	uxtb	r3, r3
 8009a04:	2b01      	cmp	r3, #1
 8009a06:	d001      	beq.n	8009a0c <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8009a08:	2301      	movs	r3, #1
 8009a0a:	e054      	b.n	8009ab6 <HAL_TIM_Base_Start_IT+0xc2>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009a0c:	687b      	ldr	r3, [r7, #4]
 8009a0e:	2202      	movs	r2, #2
 8009a10:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8009a14:	687b      	ldr	r3, [r7, #4]
 8009a16:	681b      	ldr	r3, [r3, #0]
 8009a18:	68da      	ldr	r2, [r3, #12]
 8009a1a:	687b      	ldr	r3, [r7, #4]
 8009a1c:	681b      	ldr	r3, [r3, #0]
 8009a1e:	f042 0201 	orr.w	r2, r2, #1
 8009a22:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009a24:	687b      	ldr	r3, [r7, #4]
 8009a26:	681b      	ldr	r3, [r3, #0]
 8009a28:	4a26      	ldr	r2, [pc, #152]	@ (8009ac4 <HAL_TIM_Base_Start_IT+0xd0>)
 8009a2a:	4293      	cmp	r3, r2
 8009a2c:	d022      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x80>
 8009a2e:	687b      	ldr	r3, [r7, #4]
 8009a30:	681b      	ldr	r3, [r3, #0]
 8009a32:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009a36:	d01d      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x80>
 8009a38:	687b      	ldr	r3, [r7, #4]
 8009a3a:	681b      	ldr	r3, [r3, #0]
 8009a3c:	4a22      	ldr	r2, [pc, #136]	@ (8009ac8 <HAL_TIM_Base_Start_IT+0xd4>)
 8009a3e:	4293      	cmp	r3, r2
 8009a40:	d018      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x80>
 8009a42:	687b      	ldr	r3, [r7, #4]
 8009a44:	681b      	ldr	r3, [r3, #0]
 8009a46:	4a21      	ldr	r2, [pc, #132]	@ (8009acc <HAL_TIM_Base_Start_IT+0xd8>)
 8009a48:	4293      	cmp	r3, r2
 8009a4a:	d013      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x80>
 8009a4c:	687b      	ldr	r3, [r7, #4]
 8009a4e:	681b      	ldr	r3, [r3, #0]
 8009a50:	4a1f      	ldr	r2, [pc, #124]	@ (8009ad0 <HAL_TIM_Base_Start_IT+0xdc>)
 8009a52:	4293      	cmp	r3, r2
 8009a54:	d00e      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x80>
 8009a56:	687b      	ldr	r3, [r7, #4]
 8009a58:	681b      	ldr	r3, [r3, #0]
 8009a5a:	4a1e      	ldr	r2, [pc, #120]	@ (8009ad4 <HAL_TIM_Base_Start_IT+0xe0>)
 8009a5c:	4293      	cmp	r3, r2
 8009a5e:	d009      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x80>
 8009a60:	687b      	ldr	r3, [r7, #4]
 8009a62:	681b      	ldr	r3, [r3, #0]
 8009a64:	4a1c      	ldr	r2, [pc, #112]	@ (8009ad8 <HAL_TIM_Base_Start_IT+0xe4>)
 8009a66:	4293      	cmp	r3, r2
 8009a68:	d004      	beq.n	8009a74 <HAL_TIM_Base_Start_IT+0x80>
 8009a6a:	687b      	ldr	r3, [r7, #4]
 8009a6c:	681b      	ldr	r3, [r3, #0]
 8009a6e:	4a1b      	ldr	r2, [pc, #108]	@ (8009adc <HAL_TIM_Base_Start_IT+0xe8>)
 8009a70:	4293      	cmp	r3, r2
 8009a72:	d115      	bne.n	8009aa0 <HAL_TIM_Base_Start_IT+0xac>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009a74:	687b      	ldr	r3, [r7, #4]
 8009a76:	681b      	ldr	r3, [r3, #0]
 8009a78:	689a      	ldr	r2, [r3, #8]
 8009a7a:	4b19      	ldr	r3, [pc, #100]	@ (8009ae0 <HAL_TIM_Base_Start_IT+0xec>)
 8009a7c:	4013      	ands	r3, r2
 8009a7e:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a80:	68fb      	ldr	r3, [r7, #12]
 8009a82:	2b06      	cmp	r3, #6
 8009a84:	d015      	beq.n	8009ab2 <HAL_TIM_Base_Start_IT+0xbe>
 8009a86:	68fb      	ldr	r3, [r7, #12]
 8009a88:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009a8c:	d011      	beq.n	8009ab2 <HAL_TIM_Base_Start_IT+0xbe>
    {
      __HAL_TIM_ENABLE(htim);
 8009a8e:	687b      	ldr	r3, [r7, #4]
 8009a90:	681b      	ldr	r3, [r3, #0]
 8009a92:	681a      	ldr	r2, [r3, #0]
 8009a94:	687b      	ldr	r3, [r7, #4]
 8009a96:	681b      	ldr	r3, [r3, #0]
 8009a98:	f042 0201 	orr.w	r2, r2, #1
 8009a9c:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009a9e:	e008      	b.n	8009ab2 <HAL_TIM_Base_Start_IT+0xbe>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009aa0:	687b      	ldr	r3, [r7, #4]
 8009aa2:	681b      	ldr	r3, [r3, #0]
 8009aa4:	681a      	ldr	r2, [r3, #0]
 8009aa6:	687b      	ldr	r3, [r7, #4]
 8009aa8:	681b      	ldr	r3, [r3, #0]
 8009aaa:	f042 0201 	orr.w	r2, r2, #1
 8009aae:	601a      	str	r2, [r3, #0]
 8009ab0:	e000      	b.n	8009ab4 <HAL_TIM_Base_Start_IT+0xc0>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009ab2:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009ab4:	2300      	movs	r3, #0
}
 8009ab6:	4618      	mov	r0, r3
 8009ab8:	3714      	adds	r7, #20
 8009aba:	46bd      	mov	sp, r7
 8009abc:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ac0:	4770      	bx	lr
 8009ac2:	bf00      	nop
 8009ac4:	40012c00 	.word	0x40012c00
 8009ac8:	40000400 	.word	0x40000400
 8009acc:	40000800 	.word	0x40000800
 8009ad0:	40000c00 	.word	0x40000c00
 8009ad4:	40013400 	.word	0x40013400
 8009ad8:	40014000 	.word	0x40014000
 8009adc:	40015000 	.word	0x40015000
 8009ae0:	00010007 	.word	0x00010007

08009ae4 <HAL_TIM_PWM_Init>:
  *         Ex: call @ref HAL_TIM_PWM_DeInit() before HAL_TIM_PWM_Init()
  * @param  htim TIM PWM handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Init(TIM_HandleTypeDef *htim)
{
 8009ae4:	b580      	push	{r7, lr}
 8009ae6:	b082      	sub	sp, #8
 8009ae8:	af00      	add	r7, sp, #0
 8009aea:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009aec:	687b      	ldr	r3, [r7, #4]
 8009aee:	2b00      	cmp	r3, #0
 8009af0:	d101      	bne.n	8009af6 <HAL_TIM_PWM_Init+0x12>
  {
    return HAL_ERROR;
 8009af2:	2301      	movs	r3, #1
 8009af4:	e049      	b.n	8009b8a <HAL_TIM_PWM_Init+0xa6>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009af6:	687b      	ldr	r3, [r7, #4]
 8009af8:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009afc:	b2db      	uxtb	r3, r3
 8009afe:	2b00      	cmp	r3, #0
 8009b00:	d106      	bne.n	8009b10 <HAL_TIM_PWM_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009b02:	687b      	ldr	r3, [r7, #4]
 8009b04:	2200      	movs	r2, #0
 8009b06:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->PWM_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_PWM_MspInit(htim);
 8009b0a:	6878      	ldr	r0, [r7, #4]
 8009b0c:	f000 f841 	bl	8009b92 <HAL_TIM_PWM_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009b10:	687b      	ldr	r3, [r7, #4]
 8009b12:	2202      	movs	r2, #2
 8009b14:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Init the base time for the PWM */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009b18:	687b      	ldr	r3, [r7, #4]
 8009b1a:	681a      	ldr	r2, [r3, #0]
 8009b1c:	687b      	ldr	r3, [r7, #4]
 8009b1e:	3304      	adds	r3, #4
 8009b20:	4619      	mov	r1, r3
 8009b22:	4610      	mov	r0, r2
 8009b24:	f000 fe28 	bl	800a778 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009b28:	687b      	ldr	r3, [r7, #4]
 8009b2a:	2201      	movs	r2, #1
 8009b2c:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b30:	687b      	ldr	r3, [r7, #4]
 8009b32:	2201      	movs	r2, #1
 8009b34:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009b38:	687b      	ldr	r3, [r7, #4]
 8009b3a:	2201      	movs	r2, #1
 8009b3c:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009b40:	687b      	ldr	r3, [r7, #4]
 8009b42:	2201      	movs	r2, #1
 8009b44:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009b48:	687b      	ldr	r3, [r7, #4]
 8009b4a:	2201      	movs	r2, #1
 8009b4c:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009b50:	687b      	ldr	r3, [r7, #4]
 8009b52:	2201      	movs	r2, #1
 8009b54:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009b58:	687b      	ldr	r3, [r7, #4]
 8009b5a:	2201      	movs	r2, #1
 8009b5c:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8009b60:	687b      	ldr	r3, [r7, #4]
 8009b62:	2201      	movs	r2, #1
 8009b64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009b68:	687b      	ldr	r3, [r7, #4]
 8009b6a:	2201      	movs	r2, #1
 8009b6c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009b70:	687b      	ldr	r3, [r7, #4]
 8009b72:	2201      	movs	r2, #1
 8009b74:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46
 8009b78:	687b      	ldr	r3, [r7, #4]
 8009b7a:	2201      	movs	r2, #1
 8009b7c:	f883 2047 	strb.w	r2, [r3, #71]	@ 0x47

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009b80:	687b      	ldr	r3, [r7, #4]
 8009b82:	2201      	movs	r2, #1
 8009b84:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009b88:	2300      	movs	r3, #0
}
 8009b8a:	4618      	mov	r0, r3
 8009b8c:	3708      	adds	r7, #8
 8009b8e:	46bd      	mov	sp, r7
 8009b90:	bd80      	pop	{r7, pc}

08009b92 <HAL_TIM_PWM_MspInit>:
  * @brief  Initializes the TIM PWM MSP.
  * @param  htim TIM PWM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_MspInit(TIM_HandleTypeDef *htim)
{
 8009b92:	b480      	push	{r7}
 8009b94:	b083      	sub	sp, #12
 8009b96:	af00      	add	r7, sp, #0
 8009b98:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_MspInit could be implemented in the user file
   */
}
 8009b9a:	bf00      	nop
 8009b9c:	370c      	adds	r7, #12
 8009b9e:	46bd      	mov	sp, r7
 8009ba0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8009ba4:	4770      	bx	lr
	...

08009ba8 <HAL_TIM_PWM_Start>:
  *            @arg TIM_CHANNEL_5: TIM Channel 5 selected
  *            @arg TIM_CHANNEL_6: TIM Channel 6 selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009ba8:	b580      	push	{r7, lr}
 8009baa:	b084      	sub	sp, #16
 8009bac:	af00      	add	r7, sp, #0
 8009bae:	6078      	str	r0, [r7, #4]
 8009bb0:	6039      	str	r1, [r7, #0]

  /* Check the parameters */
  assert_param(IS_TIM_CCX_INSTANCE(htim->Instance, Channel));

  /* Check the TIM channel state */
  if (TIM_CHANNEL_STATE_GET(htim, Channel) != HAL_TIM_CHANNEL_STATE_READY)
 8009bb2:	683b      	ldr	r3, [r7, #0]
 8009bb4:	2b00      	cmp	r3, #0
 8009bb6:	d109      	bne.n	8009bcc <HAL_TIM_PWM_Start+0x24>
 8009bb8:	687b      	ldr	r3, [r7, #4]
 8009bba:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009bbe:	b2db      	uxtb	r3, r3
 8009bc0:	2b01      	cmp	r3, #1
 8009bc2:	bf14      	ite	ne
 8009bc4:	2301      	movne	r3, #1
 8009bc6:	2300      	moveq	r3, #0
 8009bc8:	b2db      	uxtb	r3, r3
 8009bca:	e03c      	b.n	8009c46 <HAL_TIM_PWM_Start+0x9e>
 8009bcc:	683b      	ldr	r3, [r7, #0]
 8009bce:	2b04      	cmp	r3, #4
 8009bd0:	d109      	bne.n	8009be6 <HAL_TIM_PWM_Start+0x3e>
 8009bd2:	687b      	ldr	r3, [r7, #4]
 8009bd4:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009bd8:	b2db      	uxtb	r3, r3
 8009bda:	2b01      	cmp	r3, #1
 8009bdc:	bf14      	ite	ne
 8009bde:	2301      	movne	r3, #1
 8009be0:	2300      	moveq	r3, #0
 8009be2:	b2db      	uxtb	r3, r3
 8009be4:	e02f      	b.n	8009c46 <HAL_TIM_PWM_Start+0x9e>
 8009be6:	683b      	ldr	r3, [r7, #0]
 8009be8:	2b08      	cmp	r3, #8
 8009bea:	d109      	bne.n	8009c00 <HAL_TIM_PWM_Start+0x58>
 8009bec:	687b      	ldr	r3, [r7, #4]
 8009bee:	f893 3040 	ldrb.w	r3, [r3, #64]	@ 0x40
 8009bf2:	b2db      	uxtb	r3, r3
 8009bf4:	2b01      	cmp	r3, #1
 8009bf6:	bf14      	ite	ne
 8009bf8:	2301      	movne	r3, #1
 8009bfa:	2300      	moveq	r3, #0
 8009bfc:	b2db      	uxtb	r3, r3
 8009bfe:	e022      	b.n	8009c46 <HAL_TIM_PWM_Start+0x9e>
 8009c00:	683b      	ldr	r3, [r7, #0]
 8009c02:	2b0c      	cmp	r3, #12
 8009c04:	d109      	bne.n	8009c1a <HAL_TIM_PWM_Start+0x72>
 8009c06:	687b      	ldr	r3, [r7, #4]
 8009c08:	f893 3041 	ldrb.w	r3, [r3, #65]	@ 0x41
 8009c0c:	b2db      	uxtb	r3, r3
 8009c0e:	2b01      	cmp	r3, #1
 8009c10:	bf14      	ite	ne
 8009c12:	2301      	movne	r3, #1
 8009c14:	2300      	moveq	r3, #0
 8009c16:	b2db      	uxtb	r3, r3
 8009c18:	e015      	b.n	8009c46 <HAL_TIM_PWM_Start+0x9e>
 8009c1a:	683b      	ldr	r3, [r7, #0]
 8009c1c:	2b10      	cmp	r3, #16
 8009c1e:	d109      	bne.n	8009c34 <HAL_TIM_PWM_Start+0x8c>
 8009c20:	687b      	ldr	r3, [r7, #4]
 8009c22:	f893 3042 	ldrb.w	r3, [r3, #66]	@ 0x42
 8009c26:	b2db      	uxtb	r3, r3
 8009c28:	2b01      	cmp	r3, #1
 8009c2a:	bf14      	ite	ne
 8009c2c:	2301      	movne	r3, #1
 8009c2e:	2300      	moveq	r3, #0
 8009c30:	b2db      	uxtb	r3, r3
 8009c32:	e008      	b.n	8009c46 <HAL_TIM_PWM_Start+0x9e>
 8009c34:	687b      	ldr	r3, [r7, #4]
 8009c36:	f893 3043 	ldrb.w	r3, [r3, #67]	@ 0x43
 8009c3a:	b2db      	uxtb	r3, r3
 8009c3c:	2b01      	cmp	r3, #1
 8009c3e:	bf14      	ite	ne
 8009c40:	2301      	movne	r3, #1
 8009c42:	2300      	moveq	r3, #0
 8009c44:	b2db      	uxtb	r3, r3
 8009c46:	2b00      	cmp	r3, #0
 8009c48:	d001      	beq.n	8009c4e <HAL_TIM_PWM_Start+0xa6>
  {
    return HAL_ERROR;
 8009c4a:	2301      	movs	r3, #1
 8009c4c:	e0a6      	b.n	8009d9c <HAL_TIM_PWM_Start+0x1f4>
  }

  /* Set the TIM channel state */
  TIM_CHANNEL_STATE_SET(htim, Channel, HAL_TIM_CHANNEL_STATE_BUSY);
 8009c4e:	683b      	ldr	r3, [r7, #0]
 8009c50:	2b00      	cmp	r3, #0
 8009c52:	d104      	bne.n	8009c5e <HAL_TIM_PWM_Start+0xb6>
 8009c54:	687b      	ldr	r3, [r7, #4]
 8009c56:	2202      	movs	r2, #2
 8009c58:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8009c5c:	e023      	b.n	8009ca6 <HAL_TIM_PWM_Start+0xfe>
 8009c5e:	683b      	ldr	r3, [r7, #0]
 8009c60:	2b04      	cmp	r3, #4
 8009c62:	d104      	bne.n	8009c6e <HAL_TIM_PWM_Start+0xc6>
 8009c64:	687b      	ldr	r3, [r7, #4]
 8009c66:	2202      	movs	r2, #2
 8009c68:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8009c6c:	e01b      	b.n	8009ca6 <HAL_TIM_PWM_Start+0xfe>
 8009c6e:	683b      	ldr	r3, [r7, #0]
 8009c70:	2b08      	cmp	r3, #8
 8009c72:	d104      	bne.n	8009c7e <HAL_TIM_PWM_Start+0xd6>
 8009c74:	687b      	ldr	r3, [r7, #4]
 8009c76:	2202      	movs	r2, #2
 8009c78:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8009c7c:	e013      	b.n	8009ca6 <HAL_TIM_PWM_Start+0xfe>
 8009c7e:	683b      	ldr	r3, [r7, #0]
 8009c80:	2b0c      	cmp	r3, #12
 8009c82:	d104      	bne.n	8009c8e <HAL_TIM_PWM_Start+0xe6>
 8009c84:	687b      	ldr	r3, [r7, #4]
 8009c86:	2202      	movs	r2, #2
 8009c88:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
 8009c8c:	e00b      	b.n	8009ca6 <HAL_TIM_PWM_Start+0xfe>
 8009c8e:	683b      	ldr	r3, [r7, #0]
 8009c90:	2b10      	cmp	r3, #16
 8009c92:	d104      	bne.n	8009c9e <HAL_TIM_PWM_Start+0xf6>
 8009c94:	687b      	ldr	r3, [r7, #4]
 8009c96:	2202      	movs	r2, #2
 8009c98:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8009c9c:	e003      	b.n	8009ca6 <HAL_TIM_PWM_Start+0xfe>
 8009c9e:	687b      	ldr	r3, [r7, #4]
 8009ca0:	2202      	movs	r2, #2
 8009ca2:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43

  /* Enable the Capture compare channel */
  TIM_CCxChannelCmd(htim->Instance, Channel, TIM_CCx_ENABLE);
 8009ca6:	687b      	ldr	r3, [r7, #4]
 8009ca8:	681b      	ldr	r3, [r3, #0]
 8009caa:	2201      	movs	r2, #1
 8009cac:	6839      	ldr	r1, [r7, #0]
 8009cae:	4618      	mov	r0, r3
 8009cb0:	f001 f9dc 	bl	800b06c <TIM_CCxChannelCmd>

  if (IS_TIM_BREAK_INSTANCE(htim->Instance) != RESET)
 8009cb4:	687b      	ldr	r3, [r7, #4]
 8009cb6:	681b      	ldr	r3, [r3, #0]
 8009cb8:	4a3a      	ldr	r2, [pc, #232]	@ (8009da4 <HAL_TIM_PWM_Start+0x1fc>)
 8009cba:	4293      	cmp	r3, r2
 8009cbc:	d018      	beq.n	8009cf0 <HAL_TIM_PWM_Start+0x148>
 8009cbe:	687b      	ldr	r3, [r7, #4]
 8009cc0:	681b      	ldr	r3, [r3, #0]
 8009cc2:	4a39      	ldr	r2, [pc, #228]	@ (8009da8 <HAL_TIM_PWM_Start+0x200>)
 8009cc4:	4293      	cmp	r3, r2
 8009cc6:	d013      	beq.n	8009cf0 <HAL_TIM_PWM_Start+0x148>
 8009cc8:	687b      	ldr	r3, [r7, #4]
 8009cca:	681b      	ldr	r3, [r3, #0]
 8009ccc:	4a37      	ldr	r2, [pc, #220]	@ (8009dac <HAL_TIM_PWM_Start+0x204>)
 8009cce:	4293      	cmp	r3, r2
 8009cd0:	d00e      	beq.n	8009cf0 <HAL_TIM_PWM_Start+0x148>
 8009cd2:	687b      	ldr	r3, [r7, #4]
 8009cd4:	681b      	ldr	r3, [r3, #0]
 8009cd6:	4a36      	ldr	r2, [pc, #216]	@ (8009db0 <HAL_TIM_PWM_Start+0x208>)
 8009cd8:	4293      	cmp	r3, r2
 8009cda:	d009      	beq.n	8009cf0 <HAL_TIM_PWM_Start+0x148>
 8009cdc:	687b      	ldr	r3, [r7, #4]
 8009cde:	681b      	ldr	r3, [r3, #0]
 8009ce0:	4a34      	ldr	r2, [pc, #208]	@ (8009db4 <HAL_TIM_PWM_Start+0x20c>)
 8009ce2:	4293      	cmp	r3, r2
 8009ce4:	d004      	beq.n	8009cf0 <HAL_TIM_PWM_Start+0x148>
 8009ce6:	687b      	ldr	r3, [r7, #4]
 8009ce8:	681b      	ldr	r3, [r3, #0]
 8009cea:	4a33      	ldr	r2, [pc, #204]	@ (8009db8 <HAL_TIM_PWM_Start+0x210>)
 8009cec:	4293      	cmp	r3, r2
 8009cee:	d101      	bne.n	8009cf4 <HAL_TIM_PWM_Start+0x14c>
 8009cf0:	2301      	movs	r3, #1
 8009cf2:	e000      	b.n	8009cf6 <HAL_TIM_PWM_Start+0x14e>
 8009cf4:	2300      	movs	r3, #0
 8009cf6:	2b00      	cmp	r3, #0
 8009cf8:	d007      	beq.n	8009d0a <HAL_TIM_PWM_Start+0x162>
  {
    /* Enable the main output */
    __HAL_TIM_MOE_ENABLE(htim);
 8009cfa:	687b      	ldr	r3, [r7, #4]
 8009cfc:	681b      	ldr	r3, [r3, #0]
 8009cfe:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 8009d00:	687b      	ldr	r3, [r7, #4]
 8009d02:	681b      	ldr	r3, [r3, #0]
 8009d04:	f442 4200 	orr.w	r2, r2, #32768	@ 0x8000
 8009d08:	645a      	str	r2, [r3, #68]	@ 0x44
  }

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8009d0a:	687b      	ldr	r3, [r7, #4]
 8009d0c:	681b      	ldr	r3, [r3, #0]
 8009d0e:	4a25      	ldr	r2, [pc, #148]	@ (8009da4 <HAL_TIM_PWM_Start+0x1fc>)
 8009d10:	4293      	cmp	r3, r2
 8009d12:	d022      	beq.n	8009d5a <HAL_TIM_PWM_Start+0x1b2>
 8009d14:	687b      	ldr	r3, [r7, #4]
 8009d16:	681b      	ldr	r3, [r3, #0]
 8009d18:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8009d1c:	d01d      	beq.n	8009d5a <HAL_TIM_PWM_Start+0x1b2>
 8009d1e:	687b      	ldr	r3, [r7, #4]
 8009d20:	681b      	ldr	r3, [r3, #0]
 8009d22:	4a26      	ldr	r2, [pc, #152]	@ (8009dbc <HAL_TIM_PWM_Start+0x214>)
 8009d24:	4293      	cmp	r3, r2
 8009d26:	d018      	beq.n	8009d5a <HAL_TIM_PWM_Start+0x1b2>
 8009d28:	687b      	ldr	r3, [r7, #4]
 8009d2a:	681b      	ldr	r3, [r3, #0]
 8009d2c:	4a24      	ldr	r2, [pc, #144]	@ (8009dc0 <HAL_TIM_PWM_Start+0x218>)
 8009d2e:	4293      	cmp	r3, r2
 8009d30:	d013      	beq.n	8009d5a <HAL_TIM_PWM_Start+0x1b2>
 8009d32:	687b      	ldr	r3, [r7, #4]
 8009d34:	681b      	ldr	r3, [r3, #0]
 8009d36:	4a23      	ldr	r2, [pc, #140]	@ (8009dc4 <HAL_TIM_PWM_Start+0x21c>)
 8009d38:	4293      	cmp	r3, r2
 8009d3a:	d00e      	beq.n	8009d5a <HAL_TIM_PWM_Start+0x1b2>
 8009d3c:	687b      	ldr	r3, [r7, #4]
 8009d3e:	681b      	ldr	r3, [r3, #0]
 8009d40:	4a19      	ldr	r2, [pc, #100]	@ (8009da8 <HAL_TIM_PWM_Start+0x200>)
 8009d42:	4293      	cmp	r3, r2
 8009d44:	d009      	beq.n	8009d5a <HAL_TIM_PWM_Start+0x1b2>
 8009d46:	687b      	ldr	r3, [r7, #4]
 8009d48:	681b      	ldr	r3, [r3, #0]
 8009d4a:	4a18      	ldr	r2, [pc, #96]	@ (8009dac <HAL_TIM_PWM_Start+0x204>)
 8009d4c:	4293      	cmp	r3, r2
 8009d4e:	d004      	beq.n	8009d5a <HAL_TIM_PWM_Start+0x1b2>
 8009d50:	687b      	ldr	r3, [r7, #4]
 8009d52:	681b      	ldr	r3, [r3, #0]
 8009d54:	4a18      	ldr	r2, [pc, #96]	@ (8009db8 <HAL_TIM_PWM_Start+0x210>)
 8009d56:	4293      	cmp	r3, r2
 8009d58:	d115      	bne.n	8009d86 <HAL_TIM_PWM_Start+0x1de>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8009d5a:	687b      	ldr	r3, [r7, #4]
 8009d5c:	681b      	ldr	r3, [r3, #0]
 8009d5e:	689a      	ldr	r2, [r3, #8]
 8009d60:	4b19      	ldr	r3, [pc, #100]	@ (8009dc8 <HAL_TIM_PWM_Start+0x220>)
 8009d62:	4013      	ands	r3, r2
 8009d64:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d66:	68fb      	ldr	r3, [r7, #12]
 8009d68:	2b06      	cmp	r3, #6
 8009d6a:	d015      	beq.n	8009d98 <HAL_TIM_PWM_Start+0x1f0>
 8009d6c:	68fb      	ldr	r3, [r7, #12]
 8009d6e:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 8009d72:	d011      	beq.n	8009d98 <HAL_TIM_PWM_Start+0x1f0>
    {
      __HAL_TIM_ENABLE(htim);
 8009d74:	687b      	ldr	r3, [r7, #4]
 8009d76:	681b      	ldr	r3, [r3, #0]
 8009d78:	681a      	ldr	r2, [r3, #0]
 8009d7a:	687b      	ldr	r3, [r7, #4]
 8009d7c:	681b      	ldr	r3, [r3, #0]
 8009d7e:	f042 0201 	orr.w	r2, r2, #1
 8009d82:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d84:	e008      	b.n	8009d98 <HAL_TIM_PWM_Start+0x1f0>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8009d86:	687b      	ldr	r3, [r7, #4]
 8009d88:	681b      	ldr	r3, [r3, #0]
 8009d8a:	681a      	ldr	r2, [r3, #0]
 8009d8c:	687b      	ldr	r3, [r7, #4]
 8009d8e:	681b      	ldr	r3, [r3, #0]
 8009d90:	f042 0201 	orr.w	r2, r2, #1
 8009d94:	601a      	str	r2, [r3, #0]
 8009d96:	e000      	b.n	8009d9a <HAL_TIM_PWM_Start+0x1f2>
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8009d98:	bf00      	nop
  }

  /* Return function status */
  return HAL_OK;
 8009d9a:	2300      	movs	r3, #0
}
 8009d9c:	4618      	mov	r0, r3
 8009d9e:	3710      	adds	r7, #16
 8009da0:	46bd      	mov	sp, r7
 8009da2:	bd80      	pop	{r7, pc}
 8009da4:	40012c00 	.word	0x40012c00
 8009da8:	40013400 	.word	0x40013400
 8009dac:	40014000 	.word	0x40014000
 8009db0:	40014400 	.word	0x40014400
 8009db4:	40014800 	.word	0x40014800
 8009db8:	40015000 	.word	0x40015000
 8009dbc:	40000400 	.word	0x40000400
 8009dc0:	40000800 	.word	0x40000800
 8009dc4:	40000c00 	.word	0x40000c00
 8009dc8:	00010007 	.word	0x00010007

08009dcc <HAL_TIM_Encoder_Init>:
  * @param  htim TIM Encoder Interface handle
  * @param  sConfig TIM Encoder Interface configuration structure
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Init(TIM_HandleTypeDef *htim, const TIM_Encoder_InitTypeDef *sConfig)
{
 8009dcc:	b580      	push	{r7, lr}
 8009dce:	b086      	sub	sp, #24
 8009dd0:	af00      	add	r7, sp, #0
 8009dd2:	6078      	str	r0, [r7, #4]
 8009dd4:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Check the TIM handle allocation */
  if (htim == NULL)
 8009dd6:	687b      	ldr	r3, [r7, #4]
 8009dd8:	2b00      	cmp	r3, #0
 8009dda:	d101      	bne.n	8009de0 <HAL_TIM_Encoder_Init+0x14>
  {
    return HAL_ERROR;
 8009ddc:	2301      	movs	r3, #1
 8009dde:	e097      	b.n	8009f10 <HAL_TIM_Encoder_Init+0x144>
  assert_param(IS_TIM_IC_PRESCALER(sConfig->IC2Prescaler));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC1Filter));
  assert_param(IS_TIM_IC_FILTER(sConfig->IC2Filter));
  assert_param(IS_TIM_PERIOD(htim, htim->Init.Period));

  if (htim->State == HAL_TIM_STATE_RESET)
 8009de0:	687b      	ldr	r3, [r7, #4]
 8009de2:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8009de6:	b2db      	uxtb	r3, r3
 8009de8:	2b00      	cmp	r3, #0
 8009dea:	d106      	bne.n	8009dfa <HAL_TIM_Encoder_Init+0x2e>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8009dec:	687b      	ldr	r3, [r7, #4]
 8009dee:	2200      	movs	r2, #0
 8009df0:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Encoder_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC and DMA */
    HAL_TIM_Encoder_MspInit(htim);
 8009df4:	6878      	ldr	r0, [r7, #4]
 8009df6:	f7fa ff5b 	bl	8004cb0 <HAL_TIM_Encoder_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8009dfa:	687b      	ldr	r3, [r7, #4]
 8009dfc:	2202      	movs	r2, #2
 8009dfe:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Reset the SMS and ECE bits */
  htim->Instance->SMCR &= ~(TIM_SMCR_SMS | TIM_SMCR_ECE);
 8009e02:	687b      	ldr	r3, [r7, #4]
 8009e04:	681b      	ldr	r3, [r3, #0]
 8009e06:	689b      	ldr	r3, [r3, #8]
 8009e08:	687a      	ldr	r2, [r7, #4]
 8009e0a:	6812      	ldr	r2, [r2, #0]
 8009e0c:	f423 33a0 	bic.w	r3, r3, #81920	@ 0x14000
 8009e10:	f023 0307 	bic.w	r3, r3, #7
 8009e14:	6093      	str	r3, [r2, #8]

  /* Configure the Time base in the Encoder Mode */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8009e16:	687b      	ldr	r3, [r7, #4]
 8009e18:	681a      	ldr	r2, [r3, #0]
 8009e1a:	687b      	ldr	r3, [r7, #4]
 8009e1c:	3304      	adds	r3, #4
 8009e1e:	4619      	mov	r1, r3
 8009e20:	4610      	mov	r0, r2
 8009e22:	f000 fca9 	bl	800a778 <TIM_Base_SetConfig>

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8009e26:	687b      	ldr	r3, [r7, #4]
 8009e28:	681b      	ldr	r3, [r3, #0]
 8009e2a:	689b      	ldr	r3, [r3, #8]
 8009e2c:	617b      	str	r3, [r7, #20]

  /* Get the TIMx CCMR1 register value */
  tmpccmr1 = htim->Instance->CCMR1;
 8009e2e:	687b      	ldr	r3, [r7, #4]
 8009e30:	681b      	ldr	r3, [r3, #0]
 8009e32:	699b      	ldr	r3, [r3, #24]
 8009e34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCER register value */
  tmpccer = htim->Instance->CCER;
 8009e36:	687b      	ldr	r3, [r7, #4]
 8009e38:	681b      	ldr	r3, [r3, #0]
 8009e3a:	6a1b      	ldr	r3, [r3, #32]
 8009e3c:	60fb      	str	r3, [r7, #12]

  /* Set the encoder Mode */
  tmpsmcr |= sConfig->EncoderMode;
 8009e3e:	683b      	ldr	r3, [r7, #0]
 8009e40:	681b      	ldr	r3, [r3, #0]
 8009e42:	697a      	ldr	r2, [r7, #20]
 8009e44:	4313      	orrs	r3, r2
 8009e46:	617b      	str	r3, [r7, #20]

  /* Select the Capture Compare 1 and the Capture Compare 2 as input */
  tmpccmr1 &= ~(TIM_CCMR1_CC1S | TIM_CCMR1_CC2S);
 8009e48:	693b      	ldr	r3, [r7, #16]
 8009e4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8009e4e:	f023 0303 	bic.w	r3, r3, #3
 8009e52:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Selection | (sConfig->IC2Selection << 8U));
 8009e54:	683b      	ldr	r3, [r7, #0]
 8009e56:	689a      	ldr	r2, [r3, #8]
 8009e58:	683b      	ldr	r3, [r7, #0]
 8009e5a:	699b      	ldr	r3, [r3, #24]
 8009e5c:	021b      	lsls	r3, r3, #8
 8009e5e:	4313      	orrs	r3, r2
 8009e60:	693a      	ldr	r2, [r7, #16]
 8009e62:	4313      	orrs	r3, r2
 8009e64:	613b      	str	r3, [r7, #16]

  /* Set the Capture Compare 1 and the Capture Compare 2 prescalers and filters */
  tmpccmr1 &= ~(TIM_CCMR1_IC1PSC | TIM_CCMR1_IC2PSC);
 8009e66:	693b      	ldr	r3, [r7, #16]
 8009e68:	f423 6340 	bic.w	r3, r3, #3072	@ 0xc00
 8009e6c:	f023 030c 	bic.w	r3, r3, #12
 8009e70:	613b      	str	r3, [r7, #16]
  tmpccmr1 &= ~(TIM_CCMR1_IC1F | TIM_CCMR1_IC2F);
 8009e72:	693b      	ldr	r3, [r7, #16]
 8009e74:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 8009e78:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8009e7c:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= sConfig->IC1Prescaler | (sConfig->IC2Prescaler << 8U);
 8009e7e:	683b      	ldr	r3, [r7, #0]
 8009e80:	68da      	ldr	r2, [r3, #12]
 8009e82:	683b      	ldr	r3, [r7, #0]
 8009e84:	69db      	ldr	r3, [r3, #28]
 8009e86:	021b      	lsls	r3, r3, #8
 8009e88:	4313      	orrs	r3, r2
 8009e8a:	693a      	ldr	r2, [r7, #16]
 8009e8c:	4313      	orrs	r3, r2
 8009e8e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (sConfig->IC1Filter << 4U) | (sConfig->IC2Filter << 12U);
 8009e90:	683b      	ldr	r3, [r7, #0]
 8009e92:	691b      	ldr	r3, [r3, #16]
 8009e94:	011a      	lsls	r2, r3, #4
 8009e96:	683b      	ldr	r3, [r7, #0]
 8009e98:	6a1b      	ldr	r3, [r3, #32]
 8009e9a:	031b      	lsls	r3, r3, #12
 8009e9c:	4313      	orrs	r3, r2
 8009e9e:	693a      	ldr	r2, [r7, #16]
 8009ea0:	4313      	orrs	r3, r2
 8009ea2:	613b      	str	r3, [r7, #16]

  /* Set the TI1 and the TI2 Polarities */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC2P);
 8009ea4:	68fb      	ldr	r3, [r7, #12]
 8009ea6:	f023 0322 	bic.w	r3, r3, #34	@ 0x22
 8009eaa:	60fb      	str	r3, [r7, #12]
  tmpccer &= ~(TIM_CCER_CC1NP | TIM_CCER_CC2NP);
 8009eac:	68fb      	ldr	r3, [r7, #12]
 8009eae:	f023 0388 	bic.w	r3, r3, #136	@ 0x88
 8009eb2:	60fb      	str	r3, [r7, #12]
  tmpccer |= sConfig->IC1Polarity | (sConfig->IC2Polarity << 4U);
 8009eb4:	683b      	ldr	r3, [r7, #0]
 8009eb6:	685a      	ldr	r2, [r3, #4]
 8009eb8:	683b      	ldr	r3, [r7, #0]
 8009eba:	695b      	ldr	r3, [r3, #20]
 8009ebc:	011b      	lsls	r3, r3, #4
 8009ebe:	4313      	orrs	r3, r2
 8009ec0:	68fa      	ldr	r2, [r7, #12]
 8009ec2:	4313      	orrs	r3, r2
 8009ec4:	60fb      	str	r3, [r7, #12]

  /* Write to TIMx SMCR */
  htim->Instance->SMCR = tmpsmcr;
 8009ec6:	687b      	ldr	r3, [r7, #4]
 8009ec8:	681b      	ldr	r3, [r3, #0]
 8009eca:	697a      	ldr	r2, [r7, #20]
 8009ecc:	609a      	str	r2, [r3, #8]

  /* Write to TIMx CCMR1 */
  htim->Instance->CCMR1 = tmpccmr1;
 8009ece:	687b      	ldr	r3, [r7, #4]
 8009ed0:	681b      	ldr	r3, [r3, #0]
 8009ed2:	693a      	ldr	r2, [r7, #16]
 8009ed4:	619a      	str	r2, [r3, #24]

  /* Write to TIMx CCER */
  htim->Instance->CCER = tmpccer;
 8009ed6:	687b      	ldr	r3, [r7, #4]
 8009ed8:	681b      	ldr	r3, [r3, #0]
 8009eda:	68fa      	ldr	r2, [r7, #12]
 8009edc:	621a      	str	r2, [r3, #32]

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8009ede:	687b      	ldr	r3, [r7, #4]
 8009ee0:	2201      	movs	r2, #1
 8009ee2:	f883 2048 	strb.w	r2, [r3, #72]	@ 0x48

  /* Set the TIM channels state */
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009ee6:	687b      	ldr	r3, [r7, #4]
 8009ee8:	2201      	movs	r2, #1
 8009eea:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
  TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009eee:	687b      	ldr	r3, [r7, #4]
 8009ef0:	2201      	movs	r2, #1
 8009ef2:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_READY);
 8009ef6:	687b      	ldr	r3, [r7, #4]
 8009ef8:	2201      	movs	r2, #1
 8009efa:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
  TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_READY);
 8009efe:	687b      	ldr	r3, [r7, #4]
 8009f00:	2201      	movs	r2, #1
 8009f02:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8009f06:	687b      	ldr	r3, [r7, #4]
 8009f08:	2201      	movs	r2, #1
 8009f0a:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8009f0e:	2300      	movs	r3, #0
}
 8009f10:	4618      	mov	r0, r3
 8009f12:	3718      	adds	r7, #24
 8009f14:	46bd      	mov	sp, r7
 8009f16:	bd80      	pop	{r7, pc}

08009f18 <HAL_TIM_Encoder_Start>:
  *            @arg TIM_CHANNEL_2: TIM Channel 2 selected
  *            @arg TIM_CHANNEL_ALL: TIM Channel 1 and TIM Channel 2 are selected
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Encoder_Start(TIM_HandleTypeDef *htim, uint32_t Channel)
{
 8009f18:	b580      	push	{r7, lr}
 8009f1a:	b084      	sub	sp, #16
 8009f1c:	af00      	add	r7, sp, #0
 8009f1e:	6078      	str	r0, [r7, #4]
 8009f20:	6039      	str	r1, [r7, #0]
  HAL_TIM_ChannelStateTypeDef channel_1_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_1);
 8009f22:	687b      	ldr	r3, [r7, #4]
 8009f24:	f893 303e 	ldrb.w	r3, [r3, #62]	@ 0x3e
 8009f28:	73fb      	strb	r3, [r7, #15]
  HAL_TIM_ChannelStateTypeDef channel_2_state = TIM_CHANNEL_STATE_GET(htim, TIM_CHANNEL_2);
 8009f2a:	687b      	ldr	r3, [r7, #4]
 8009f2c:	f893 303f 	ldrb.w	r3, [r3, #63]	@ 0x3f
 8009f30:	73bb      	strb	r3, [r7, #14]
  HAL_TIM_ChannelStateTypeDef complementary_channel_1_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_1);
 8009f32:	687b      	ldr	r3, [r7, #4]
 8009f34:	f893 3044 	ldrb.w	r3, [r3, #68]	@ 0x44
 8009f38:	737b      	strb	r3, [r7, #13]
  HAL_TIM_ChannelStateTypeDef complementary_channel_2_state = TIM_CHANNEL_N_STATE_GET(htim, TIM_CHANNEL_2);
 8009f3a:	687b      	ldr	r3, [r7, #4]
 8009f3c:	f893 3045 	ldrb.w	r3, [r3, #69]	@ 0x45
 8009f40:	733b      	strb	r3, [r7, #12]

  /* Check the parameters */
  assert_param(IS_TIM_ENCODER_INTERFACE_INSTANCE(htim->Instance));

  /* Set the TIM channel(s) state */
  if (Channel == TIM_CHANNEL_1)
 8009f42:	683b      	ldr	r3, [r7, #0]
 8009f44:	2b00      	cmp	r3, #0
 8009f46:	d110      	bne.n	8009f6a <HAL_TIM_Encoder_Start+0x52>
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f48:	7bfb      	ldrb	r3, [r7, #15]
 8009f4a:	2b01      	cmp	r3, #1
 8009f4c:	d102      	bne.n	8009f54 <HAL_TIM_Encoder_Start+0x3c>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY))
 8009f4e:	7b7b      	ldrb	r3, [r7, #13]
 8009f50:	2b01      	cmp	r3, #1
 8009f52:	d001      	beq.n	8009f58 <HAL_TIM_Encoder_Start+0x40>
    {
      return HAL_ERROR;
 8009f54:	2301      	movs	r3, #1
 8009f56:	e069      	b.n	800a02c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f58:	687b      	ldr	r3, [r7, #4]
 8009f5a:	2202      	movs	r2, #2
 8009f5c:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f60:	687b      	ldr	r3, [r7, #4]
 8009f62:	2202      	movs	r2, #2
 8009f64:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8009f68:	e031      	b.n	8009fce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else if (Channel == TIM_CHANNEL_2)
 8009f6a:	683b      	ldr	r3, [r7, #0]
 8009f6c:	2b04      	cmp	r3, #4
 8009f6e:	d110      	bne.n	8009f92 <HAL_TIM_Encoder_Start+0x7a>
  {
    if ((channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f70:	7bbb      	ldrb	r3, [r7, #14]
 8009f72:	2b01      	cmp	r3, #1
 8009f74:	d102      	bne.n	8009f7c <HAL_TIM_Encoder_Start+0x64>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009f76:	7b3b      	ldrb	r3, [r7, #12]
 8009f78:	2b01      	cmp	r3, #1
 8009f7a:	d001      	beq.n	8009f80 <HAL_TIM_Encoder_Start+0x68>
    {
      return HAL_ERROR;
 8009f7c:	2301      	movs	r3, #1
 8009f7e:	e055      	b.n	800a02c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f80:	687b      	ldr	r3, [r7, #4]
 8009f82:	2202      	movs	r2, #2
 8009f84:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009f88:	687b      	ldr	r3, [r7, #4]
 8009f8a:	2202      	movs	r2, #2
 8009f8c:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
 8009f90:	e01d      	b.n	8009fce <HAL_TIM_Encoder_Start+0xb6>
    }
  }
  else
  {
    if ((channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f92:	7bfb      	ldrb	r3, [r7, #15]
 8009f94:	2b01      	cmp	r3, #1
 8009f96:	d108      	bne.n	8009faa <HAL_TIM_Encoder_Start+0x92>
        || (channel_2_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f98:	7bbb      	ldrb	r3, [r7, #14]
 8009f9a:	2b01      	cmp	r3, #1
 8009f9c:	d105      	bne.n	8009faa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_1_state != HAL_TIM_CHANNEL_STATE_READY)
 8009f9e:	7b7b      	ldrb	r3, [r7, #13]
 8009fa0:	2b01      	cmp	r3, #1
 8009fa2:	d102      	bne.n	8009faa <HAL_TIM_Encoder_Start+0x92>
        || (complementary_channel_2_state != HAL_TIM_CHANNEL_STATE_READY))
 8009fa4:	7b3b      	ldrb	r3, [r7, #12]
 8009fa6:	2b01      	cmp	r3, #1
 8009fa8:	d001      	beq.n	8009fae <HAL_TIM_Encoder_Start+0x96>
    {
      return HAL_ERROR;
 8009faa:	2301      	movs	r3, #1
 8009fac:	e03e      	b.n	800a02c <HAL_TIM_Encoder_Start+0x114>
    }
    else
    {
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fae:	687b      	ldr	r3, [r7, #4]
 8009fb0:	2202      	movs	r2, #2
 8009fb2:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
      TIM_CHANNEL_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fb6:	687b      	ldr	r3, [r7, #4]
 8009fb8:	2202      	movs	r2, #2
 8009fba:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_1, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fbe:	687b      	ldr	r3, [r7, #4]
 8009fc0:	2202      	movs	r2, #2
 8009fc2:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
      TIM_CHANNEL_N_STATE_SET(htim, TIM_CHANNEL_2, HAL_TIM_CHANNEL_STATE_BUSY);
 8009fc6:	687b      	ldr	r3, [r7, #4]
 8009fc8:	2202      	movs	r2, #2
 8009fca:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45
    }
  }

  /* Enable the encoder interface channels */
  switch (Channel)
 8009fce:	683b      	ldr	r3, [r7, #0]
 8009fd0:	2b00      	cmp	r3, #0
 8009fd2:	d003      	beq.n	8009fdc <HAL_TIM_Encoder_Start+0xc4>
 8009fd4:	683b      	ldr	r3, [r7, #0]
 8009fd6:	2b04      	cmp	r3, #4
 8009fd8:	d008      	beq.n	8009fec <HAL_TIM_Encoder_Start+0xd4>
 8009fda:	e00f      	b.n	8009ffc <HAL_TIM_Encoder_Start+0xe4>
  {
    case TIM_CHANNEL_1:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009fdc:	687b      	ldr	r3, [r7, #4]
 8009fde:	681b      	ldr	r3, [r3, #0]
 8009fe0:	2201      	movs	r2, #1
 8009fe2:	2100      	movs	r1, #0
 8009fe4:	4618      	mov	r0, r3
 8009fe6:	f001 f841 	bl	800b06c <TIM_CCxChannelCmd>
      break;
 8009fea:	e016      	b.n	800a01a <HAL_TIM_Encoder_Start+0x102>
    }

    case TIM_CHANNEL_2:
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 8009fec:	687b      	ldr	r3, [r7, #4]
 8009fee:	681b      	ldr	r3, [r3, #0]
 8009ff0:	2201      	movs	r2, #1
 8009ff2:	2104      	movs	r1, #4
 8009ff4:	4618      	mov	r0, r3
 8009ff6:	f001 f839 	bl	800b06c <TIM_CCxChannelCmd>
      break;
 8009ffa:	e00e      	b.n	800a01a <HAL_TIM_Encoder_Start+0x102>
    }

    default :
    {
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_1, TIM_CCx_ENABLE);
 8009ffc:	687b      	ldr	r3, [r7, #4]
 8009ffe:	681b      	ldr	r3, [r3, #0]
 800a000:	2201      	movs	r2, #1
 800a002:	2100      	movs	r1, #0
 800a004:	4618      	mov	r0, r3
 800a006:	f001 f831 	bl	800b06c <TIM_CCxChannelCmd>
      TIM_CCxChannelCmd(htim->Instance, TIM_CHANNEL_2, TIM_CCx_ENABLE);
 800a00a:	687b      	ldr	r3, [r7, #4]
 800a00c:	681b      	ldr	r3, [r3, #0]
 800a00e:	2201      	movs	r2, #1
 800a010:	2104      	movs	r1, #4
 800a012:	4618      	mov	r0, r3
 800a014:	f001 f82a 	bl	800b06c <TIM_CCxChannelCmd>
      break;
 800a018:	bf00      	nop
    }
  }
  /* Enable the Peripheral */
  __HAL_TIM_ENABLE(htim);
 800a01a:	687b      	ldr	r3, [r7, #4]
 800a01c:	681b      	ldr	r3, [r3, #0]
 800a01e:	681a      	ldr	r2, [r3, #0]
 800a020:	687b      	ldr	r3, [r7, #4]
 800a022:	681b      	ldr	r3, [r3, #0]
 800a024:	f042 0201 	orr.w	r2, r2, #1
 800a028:	601a      	str	r2, [r3, #0]

  /* Return function status */
  return HAL_OK;
 800a02a:	2300      	movs	r3, #0
}
 800a02c:	4618      	mov	r0, r3
 800a02e:	3710      	adds	r7, #16
 800a030:	46bd      	mov	sp, r7
 800a032:	bd80      	pop	{r7, pc}

0800a034 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 800a034:	b580      	push	{r7, lr}
 800a036:	b084      	sub	sp, #16
 800a038:	af00      	add	r7, sp, #0
 800a03a:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 800a03c:	687b      	ldr	r3, [r7, #4]
 800a03e:	681b      	ldr	r3, [r3, #0]
 800a040:	68db      	ldr	r3, [r3, #12]
 800a042:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 800a044:	687b      	ldr	r3, [r7, #4]
 800a046:	681b      	ldr	r3, [r3, #0]
 800a048:	691b      	ldr	r3, [r3, #16]
 800a04a:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 800a04c:	68bb      	ldr	r3, [r7, #8]
 800a04e:	f003 0302 	and.w	r3, r3, #2
 800a052:	2b00      	cmp	r3, #0
 800a054:	d020      	beq.n	800a098 <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 800a056:	68fb      	ldr	r3, [r7, #12]
 800a058:	f003 0302 	and.w	r3, r3, #2
 800a05c:	2b00      	cmp	r3, #0
 800a05e:	d01b      	beq.n	800a098 <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 800a060:	687b      	ldr	r3, [r7, #4]
 800a062:	681b      	ldr	r3, [r3, #0]
 800a064:	f06f 0202 	mvn.w	r2, #2
 800a068:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 800a06a:	687b      	ldr	r3, [r7, #4]
 800a06c:	2201      	movs	r2, #1
 800a06e:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 800a070:	687b      	ldr	r3, [r7, #4]
 800a072:	681b      	ldr	r3, [r3, #0]
 800a074:	699b      	ldr	r3, [r3, #24]
 800a076:	f003 0303 	and.w	r3, r3, #3
 800a07a:	2b00      	cmp	r3, #0
 800a07c:	d003      	beq.n	800a086 <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 800a07e:	6878      	ldr	r0, [r7, #4]
 800a080:	f000 fb5c 	bl	800a73c <HAL_TIM_IC_CaptureCallback>
 800a084:	e005      	b.n	800a092 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 800a086:	6878      	ldr	r0, [r7, #4]
 800a088:	f000 fb4e 	bl	800a728 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a08c:	6878      	ldr	r0, [r7, #4]
 800a08e:	f000 fb5f 	bl	800a750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a092:	687b      	ldr	r3, [r7, #4]
 800a094:	2200      	movs	r2, #0
 800a096:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 800a098:	68bb      	ldr	r3, [r7, #8]
 800a09a:	f003 0304 	and.w	r3, r3, #4
 800a09e:	2b00      	cmp	r3, #0
 800a0a0:	d020      	beq.n	800a0e4 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 800a0a2:	68fb      	ldr	r3, [r7, #12]
 800a0a4:	f003 0304 	and.w	r3, r3, #4
 800a0a8:	2b00      	cmp	r3, #0
 800a0aa:	d01b      	beq.n	800a0e4 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 800a0ac:	687b      	ldr	r3, [r7, #4]
 800a0ae:	681b      	ldr	r3, [r3, #0]
 800a0b0:	f06f 0204 	mvn.w	r2, #4
 800a0b4:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 800a0b6:	687b      	ldr	r3, [r7, #4]
 800a0b8:	2202      	movs	r2, #2
 800a0ba:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 800a0bc:	687b      	ldr	r3, [r7, #4]
 800a0be:	681b      	ldr	r3, [r3, #0]
 800a0c0:	699b      	ldr	r3, [r3, #24]
 800a0c2:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a0c6:	2b00      	cmp	r3, #0
 800a0c8:	d003      	beq.n	800a0d2 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a0ca:	6878      	ldr	r0, [r7, #4]
 800a0cc:	f000 fb36 	bl	800a73c <HAL_TIM_IC_CaptureCallback>
 800a0d0:	e005      	b.n	800a0de <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a0d2:	6878      	ldr	r0, [r7, #4]
 800a0d4:	f000 fb28 	bl	800a728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a0d8:	6878      	ldr	r0, [r7, #4]
 800a0da:	f000 fb39 	bl	800a750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a0de:	687b      	ldr	r3, [r7, #4]
 800a0e0:	2200      	movs	r2, #0
 800a0e2:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 800a0e4:	68bb      	ldr	r3, [r7, #8]
 800a0e6:	f003 0308 	and.w	r3, r3, #8
 800a0ea:	2b00      	cmp	r3, #0
 800a0ec:	d020      	beq.n	800a130 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 800a0ee:	68fb      	ldr	r3, [r7, #12]
 800a0f0:	f003 0308 	and.w	r3, r3, #8
 800a0f4:	2b00      	cmp	r3, #0
 800a0f6:	d01b      	beq.n	800a130 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 800a0f8:	687b      	ldr	r3, [r7, #4]
 800a0fa:	681b      	ldr	r3, [r3, #0]
 800a0fc:	f06f 0208 	mvn.w	r2, #8
 800a100:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 800a102:	687b      	ldr	r3, [r7, #4]
 800a104:	2204      	movs	r2, #4
 800a106:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 800a108:	687b      	ldr	r3, [r7, #4]
 800a10a:	681b      	ldr	r3, [r3, #0]
 800a10c:	69db      	ldr	r3, [r3, #28]
 800a10e:	f003 0303 	and.w	r3, r3, #3
 800a112:	2b00      	cmp	r3, #0
 800a114:	d003      	beq.n	800a11e <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a116:	6878      	ldr	r0, [r7, #4]
 800a118:	f000 fb10 	bl	800a73c <HAL_TIM_IC_CaptureCallback>
 800a11c:	e005      	b.n	800a12a <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a11e:	6878      	ldr	r0, [r7, #4]
 800a120:	f000 fb02 	bl	800a728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a124:	6878      	ldr	r0, [r7, #4]
 800a126:	f000 fb13 	bl	800a750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a12a:	687b      	ldr	r3, [r7, #4]
 800a12c:	2200      	movs	r2, #0
 800a12e:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 800a130:	68bb      	ldr	r3, [r7, #8]
 800a132:	f003 0310 	and.w	r3, r3, #16
 800a136:	2b00      	cmp	r3, #0
 800a138:	d020      	beq.n	800a17c <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 800a13a:	68fb      	ldr	r3, [r7, #12]
 800a13c:	f003 0310 	and.w	r3, r3, #16
 800a140:	2b00      	cmp	r3, #0
 800a142:	d01b      	beq.n	800a17c <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 800a144:	687b      	ldr	r3, [r7, #4]
 800a146:	681b      	ldr	r3, [r3, #0]
 800a148:	f06f 0210 	mvn.w	r2, #16
 800a14c:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 800a14e:	687b      	ldr	r3, [r7, #4]
 800a150:	2208      	movs	r2, #8
 800a152:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 800a154:	687b      	ldr	r3, [r7, #4]
 800a156:	681b      	ldr	r3, [r3, #0]
 800a158:	69db      	ldr	r3, [r3, #28]
 800a15a:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800a15e:	2b00      	cmp	r3, #0
 800a160:	d003      	beq.n	800a16a <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 800a162:	6878      	ldr	r0, [r7, #4]
 800a164:	f000 faea 	bl	800a73c <HAL_TIM_IC_CaptureCallback>
 800a168:	e005      	b.n	800a176 <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 800a16a:	6878      	ldr	r0, [r7, #4]
 800a16c:	f000 fadc 	bl	800a728 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 800a170:	6878      	ldr	r0, [r7, #4]
 800a172:	f000 faed 	bl	800a750 <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 800a176:	687b      	ldr	r3, [r7, #4]
 800a178:	2200      	movs	r2, #0
 800a17a:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 800a17c:	68bb      	ldr	r3, [r7, #8]
 800a17e:	f003 0301 	and.w	r3, r3, #1
 800a182:	2b00      	cmp	r3, #0
 800a184:	d00c      	beq.n	800a1a0 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 800a186:	68fb      	ldr	r3, [r7, #12]
 800a188:	f003 0301 	and.w	r3, r3, #1
 800a18c:	2b00      	cmp	r3, #0
 800a18e:	d007      	beq.n	800a1a0 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 800a190:	687b      	ldr	r3, [r7, #4]
 800a192:	681b      	ldr	r3, [r3, #0]
 800a194:	f06f 0201 	mvn.w	r2, #1
 800a198:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 800a19a:	6878      	ldr	r0, [r7, #4]
 800a19c:	f7f8 fcc4 	bl	8002b28 <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a1a0:	68bb      	ldr	r3, [r7, #8]
 800a1a2:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1a6:	2b00      	cmp	r3, #0
 800a1a8:	d104      	bne.n	800a1b4 <HAL_TIM_IRQHandler+0x180>
      ((itflag & (TIM_FLAG_SYSTEM_BREAK)) == (TIM_FLAG_SYSTEM_BREAK)))
 800a1aa:	68bb      	ldr	r3, [r7, #8]
 800a1ac:	f403 5300 	and.w	r3, r3, #8192	@ 0x2000
  if (((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK)) || \
 800a1b0:	2b00      	cmp	r3, #0
 800a1b2:	d00c      	beq.n	800a1ce <HAL_TIM_IRQHandler+0x19a>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a1b4:	68fb      	ldr	r3, [r7, #12]
 800a1b6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1ba:	2b00      	cmp	r3, #0
 800a1bc:	d007      	beq.n	800a1ce <HAL_TIM_IRQHandler+0x19a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK | TIM_FLAG_SYSTEM_BREAK);
 800a1be:	687b      	ldr	r3, [r7, #4]
 800a1c0:	681b      	ldr	r3, [r3, #0]
 800a1c2:	f46f 5202 	mvn.w	r2, #8320	@ 0x2080
 800a1c6:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 800a1c8:	6878      	ldr	r0, [r7, #4]
 800a1ca:	f001 f815 	bl	800b1f8 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break2 input event */
  if ((itflag & (TIM_FLAG_BREAK2)) == (TIM_FLAG_BREAK2))
 800a1ce:	68bb      	ldr	r3, [r7, #8]
 800a1d0:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800a1d4:	2b00      	cmp	r3, #0
 800a1d6:	d00c      	beq.n	800a1f2 <HAL_TIM_IRQHandler+0x1be>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 800a1d8:	68fb      	ldr	r3, [r7, #12]
 800a1da:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800a1de:	2b00      	cmp	r3, #0
 800a1e0:	d007      	beq.n	800a1f2 <HAL_TIM_IRQHandler+0x1be>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK2);
 800a1e2:	687b      	ldr	r3, [r7, #4]
 800a1e4:	681b      	ldr	r3, [r3, #0]
 800a1e6:	f46f 7280 	mvn.w	r2, #256	@ 0x100
 800a1ea:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->Break2Callback(htim);
#else
      HAL_TIMEx_Break2Callback(htim);
 800a1ec:	6878      	ldr	r0, [r7, #4]
 800a1ee:	f001 f80d 	bl	800b20c <HAL_TIMEx_Break2Callback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 800a1f2:	68bb      	ldr	r3, [r7, #8]
 800a1f4:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a1f8:	2b00      	cmp	r3, #0
 800a1fa:	d00c      	beq.n	800a216 <HAL_TIM_IRQHandler+0x1e2>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 800a1fc:	68fb      	ldr	r3, [r7, #12]
 800a1fe:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800a202:	2b00      	cmp	r3, #0
 800a204:	d007      	beq.n	800a216 <HAL_TIM_IRQHandler+0x1e2>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 800a206:	687b      	ldr	r3, [r7, #4]
 800a208:	681b      	ldr	r3, [r3, #0]
 800a20a:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 800a20e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 800a210:	6878      	ldr	r0, [r7, #4]
 800a212:	f000 faa7 	bl	800a764 <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 800a216:	68bb      	ldr	r3, [r7, #8]
 800a218:	f003 0320 	and.w	r3, r3, #32
 800a21c:	2b00      	cmp	r3, #0
 800a21e:	d00c      	beq.n	800a23a <HAL_TIM_IRQHandler+0x206>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 800a220:	68fb      	ldr	r3, [r7, #12]
 800a222:	f003 0320 	and.w	r3, r3, #32
 800a226:	2b00      	cmp	r3, #0
 800a228:	d007      	beq.n	800a23a <HAL_TIM_IRQHandler+0x206>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 800a22a:	687b      	ldr	r3, [r7, #4]
 800a22c:	681b      	ldr	r3, [r3, #0]
 800a22e:	f06f 0220 	mvn.w	r2, #32
 800a232:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 800a234:	6878      	ldr	r0, [r7, #4]
 800a236:	f000 ffd5 	bl	800b1e4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Encoder index event */
  if ((itflag & (TIM_FLAG_IDX)) == (TIM_FLAG_IDX))
 800a23a:	68bb      	ldr	r3, [r7, #8]
 800a23c:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a240:	2b00      	cmp	r3, #0
 800a242:	d00c      	beq.n	800a25e <HAL_TIM_IRQHandler+0x22a>
  {
    if ((itsource & (TIM_IT_IDX)) == (TIM_IT_IDX))
 800a244:	68fb      	ldr	r3, [r7, #12]
 800a246:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800a24a:	2b00      	cmp	r3, #0
 800a24c:	d007      	beq.n	800a25e <HAL_TIM_IRQHandler+0x22a>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IDX);
 800a24e:	687b      	ldr	r3, [r7, #4]
 800a250:	681b      	ldr	r3, [r3, #0]
 800a252:	f46f 1280 	mvn.w	r2, #1048576	@ 0x100000
 800a256:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->EncoderIndexCallback(htim);
#else
      HAL_TIMEx_EncoderIndexCallback(htim);
 800a258:	6878      	ldr	r0, [r7, #4]
 800a25a:	f000 ffe1 	bl	800b220 <HAL_TIMEx_EncoderIndexCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Direction change event */
  if ((itflag & (TIM_FLAG_DIR)) == (TIM_FLAG_DIR))
 800a25e:	68bb      	ldr	r3, [r7, #8]
 800a260:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a264:	2b00      	cmp	r3, #0
 800a266:	d00c      	beq.n	800a282 <HAL_TIM_IRQHandler+0x24e>
  {
    if ((itsource & (TIM_IT_DIR)) == (TIM_IT_DIR))
 800a268:	68fb      	ldr	r3, [r7, #12]
 800a26a:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800a26e:	2b00      	cmp	r3, #0
 800a270:	d007      	beq.n	800a282 <HAL_TIM_IRQHandler+0x24e>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_DIR);
 800a272:	687b      	ldr	r3, [r7, #4]
 800a274:	681b      	ldr	r3, [r3, #0]
 800a276:	f46f 1200 	mvn.w	r2, #2097152	@ 0x200000
 800a27a:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->DirectionChangeCallback(htim);
#else
      HAL_TIMEx_DirectionChangeCallback(htim);
 800a27c:	6878      	ldr	r0, [r7, #4]
 800a27e:	f000 ffd9 	bl	800b234 <HAL_TIMEx_DirectionChangeCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Index error event */
  if ((itflag & (TIM_FLAG_IERR)) == (TIM_FLAG_IERR))
 800a282:	68bb      	ldr	r3, [r7, #8]
 800a284:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a288:	2b00      	cmp	r3, #0
 800a28a:	d00c      	beq.n	800a2a6 <HAL_TIM_IRQHandler+0x272>
  {
    if ((itsource & (TIM_IT_IERR)) == (TIM_IT_IERR))
 800a28c:	68fb      	ldr	r3, [r7, #12]
 800a28e:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800a292:	2b00      	cmp	r3, #0
 800a294:	d007      	beq.n	800a2a6 <HAL_TIM_IRQHandler+0x272>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_IERR);
 800a296:	687b      	ldr	r3, [r7, #4]
 800a298:	681b      	ldr	r3, [r3, #0]
 800a29a:	f46f 0280 	mvn.w	r2, #4194304	@ 0x400000
 800a29e:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->IndexErrorCallback(htim);
#else
      HAL_TIMEx_IndexErrorCallback(htim);
 800a2a0:	6878      	ldr	r0, [r7, #4]
 800a2a2:	f000 ffd1 	bl	800b248 <HAL_TIMEx_IndexErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Transition error event */
  if ((itflag & (TIM_FLAG_TERR)) == (TIM_FLAG_TERR))
 800a2a6:	68bb      	ldr	r3, [r7, #8]
 800a2a8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2ac:	2b00      	cmp	r3, #0
 800a2ae:	d00c      	beq.n	800a2ca <HAL_TIM_IRQHandler+0x296>
  {
    if ((itsource & (TIM_IT_TERR)) == (TIM_IT_TERR))
 800a2b0:	68fb      	ldr	r3, [r7, #12]
 800a2b2:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800a2b6:	2b00      	cmp	r3, #0
 800a2b8:	d007      	beq.n	800a2ca <HAL_TIM_IRQHandler+0x296>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TERR);
 800a2ba:	687b      	ldr	r3, [r7, #4]
 800a2bc:	681b      	ldr	r3, [r3, #0]
 800a2be:	f46f 0200 	mvn.w	r2, #8388608	@ 0x800000
 800a2c2:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TransitionErrorCallback(htim);
#else
      HAL_TIMEx_TransitionErrorCallback(htim);
 800a2c4:	6878      	ldr	r0, [r7, #4]
 800a2c6:	f000 ffc9 	bl	800b25c <HAL_TIMEx_TransitionErrorCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 800a2ca:	bf00      	nop
 800a2cc:	3710      	adds	r7, #16
 800a2ce:	46bd      	mov	sp, r7
 800a2d0:	bd80      	pop	{r7, pc}
	...

0800a2d4 <HAL_TIM_PWM_ConfigChannel>:
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_PWM_ConfigChannel(TIM_HandleTypeDef *htim,
                                            const TIM_OC_InitTypeDef *sConfig,
                                            uint32_t Channel)
{
 800a2d4:	b580      	push	{r7, lr}
 800a2d6:	b086      	sub	sp, #24
 800a2d8:	af00      	add	r7, sp, #0
 800a2da:	60f8      	str	r0, [r7, #12]
 800a2dc:	60b9      	str	r1, [r7, #8]
 800a2de:	607a      	str	r2, [r7, #4]
  HAL_StatusTypeDef status = HAL_OK;
 800a2e0:	2300      	movs	r3, #0
 800a2e2:	75fb      	strb	r3, [r7, #23]
  assert_param(IS_TIM_PWM_MODE(sConfig->OCMode));
  assert_param(IS_TIM_OC_POLARITY(sConfig->OCPolarity));
  assert_param(IS_TIM_FAST_STATE(sConfig->OCFastMode));

  /* Process Locked */
  __HAL_LOCK(htim);
 800a2e4:	68fb      	ldr	r3, [r7, #12]
 800a2e6:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a2ea:	2b01      	cmp	r3, #1
 800a2ec:	d101      	bne.n	800a2f2 <HAL_TIM_PWM_ConfigChannel+0x1e>
 800a2ee:	2302      	movs	r3, #2
 800a2f0:	e0ff      	b.n	800a4f2 <HAL_TIM_PWM_ConfigChannel+0x21e>
 800a2f2:	68fb      	ldr	r3, [r7, #12]
 800a2f4:	2201      	movs	r2, #1
 800a2f6:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  switch (Channel)
 800a2fa:	687b      	ldr	r3, [r7, #4]
 800a2fc:	2b14      	cmp	r3, #20
 800a2fe:	f200 80f0 	bhi.w	800a4e2 <HAL_TIM_PWM_ConfigChannel+0x20e>
 800a302:	a201      	add	r2, pc, #4	@ (adr r2, 800a308 <HAL_TIM_PWM_ConfigChannel+0x34>)
 800a304:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800a308:	0800a35d 	.word	0x0800a35d
 800a30c:	0800a4e3 	.word	0x0800a4e3
 800a310:	0800a4e3 	.word	0x0800a4e3
 800a314:	0800a4e3 	.word	0x0800a4e3
 800a318:	0800a39d 	.word	0x0800a39d
 800a31c:	0800a4e3 	.word	0x0800a4e3
 800a320:	0800a4e3 	.word	0x0800a4e3
 800a324:	0800a4e3 	.word	0x0800a4e3
 800a328:	0800a3df 	.word	0x0800a3df
 800a32c:	0800a4e3 	.word	0x0800a4e3
 800a330:	0800a4e3 	.word	0x0800a4e3
 800a334:	0800a4e3 	.word	0x0800a4e3
 800a338:	0800a41f 	.word	0x0800a41f
 800a33c:	0800a4e3 	.word	0x0800a4e3
 800a340:	0800a4e3 	.word	0x0800a4e3
 800a344:	0800a4e3 	.word	0x0800a4e3
 800a348:	0800a461 	.word	0x0800a461
 800a34c:	0800a4e3 	.word	0x0800a4e3
 800a350:	0800a4e3 	.word	0x0800a4e3
 800a354:	0800a4e3 	.word	0x0800a4e3
 800a358:	0800a4a1 	.word	0x0800a4a1
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC1_INSTANCE(htim->Instance));

      /* Configure the Channel 1 in PWM mode */
      TIM_OC1_SetConfig(htim->Instance, sConfig);
 800a35c:	68fb      	ldr	r3, [r7, #12]
 800a35e:	681b      	ldr	r3, [r3, #0]
 800a360:	68b9      	ldr	r1, [r7, #8]
 800a362:	4618      	mov	r0, r3
 800a364:	f000 fabc 	bl	800a8e0 <TIM_OC1_SetConfig>

      /* Set the Preload enable bit for channel1 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC1PE;
 800a368:	68fb      	ldr	r3, [r7, #12]
 800a36a:	681b      	ldr	r3, [r3, #0]
 800a36c:	699a      	ldr	r2, [r3, #24]
 800a36e:	68fb      	ldr	r3, [r7, #12]
 800a370:	681b      	ldr	r3, [r3, #0]
 800a372:	f042 0208 	orr.w	r2, r2, #8
 800a376:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC1FE;
 800a378:	68fb      	ldr	r3, [r7, #12]
 800a37a:	681b      	ldr	r3, [r3, #0]
 800a37c:	699a      	ldr	r2, [r3, #24]
 800a37e:	68fb      	ldr	r3, [r7, #12]
 800a380:	681b      	ldr	r3, [r3, #0]
 800a382:	f022 0204 	bic.w	r2, r2, #4
 800a386:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode;
 800a388:	68fb      	ldr	r3, [r7, #12]
 800a38a:	681b      	ldr	r3, [r3, #0]
 800a38c:	6999      	ldr	r1, [r3, #24]
 800a38e:	68bb      	ldr	r3, [r7, #8]
 800a390:	691a      	ldr	r2, [r3, #16]
 800a392:	68fb      	ldr	r3, [r7, #12]
 800a394:	681b      	ldr	r3, [r3, #0]
 800a396:	430a      	orrs	r2, r1
 800a398:	619a      	str	r2, [r3, #24]
      break;
 800a39a:	e0a5      	b.n	800a4e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC2_INSTANCE(htim->Instance));

      /* Configure the Channel 2 in PWM mode */
      TIM_OC2_SetConfig(htim->Instance, sConfig);
 800a39c:	68fb      	ldr	r3, [r7, #12]
 800a39e:	681b      	ldr	r3, [r3, #0]
 800a3a0:	68b9      	ldr	r1, [r7, #8]
 800a3a2:	4618      	mov	r0, r3
 800a3a4:	f000 fb36 	bl	800aa14 <TIM_OC2_SetConfig>

      /* Set the Preload enable bit for channel2 */
      htim->Instance->CCMR1 |= TIM_CCMR1_OC2PE;
 800a3a8:	68fb      	ldr	r3, [r7, #12]
 800a3aa:	681b      	ldr	r3, [r3, #0]
 800a3ac:	699a      	ldr	r2, [r3, #24]
 800a3ae:	68fb      	ldr	r3, [r7, #12]
 800a3b0:	681b      	ldr	r3, [r3, #0]
 800a3b2:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a3b6:	619a      	str	r2, [r3, #24]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR1 &= ~TIM_CCMR1_OC2FE;
 800a3b8:	68fb      	ldr	r3, [r7, #12]
 800a3ba:	681b      	ldr	r3, [r3, #0]
 800a3bc:	699a      	ldr	r2, [r3, #24]
 800a3be:	68fb      	ldr	r3, [r7, #12]
 800a3c0:	681b      	ldr	r3, [r3, #0]
 800a3c2:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a3c6:	619a      	str	r2, [r3, #24]
      htim->Instance->CCMR1 |= sConfig->OCFastMode << 8U;
 800a3c8:	68fb      	ldr	r3, [r7, #12]
 800a3ca:	681b      	ldr	r3, [r3, #0]
 800a3cc:	6999      	ldr	r1, [r3, #24]
 800a3ce:	68bb      	ldr	r3, [r7, #8]
 800a3d0:	691b      	ldr	r3, [r3, #16]
 800a3d2:	021a      	lsls	r2, r3, #8
 800a3d4:	68fb      	ldr	r3, [r7, #12]
 800a3d6:	681b      	ldr	r3, [r3, #0]
 800a3d8:	430a      	orrs	r2, r1
 800a3da:	619a      	str	r2, [r3, #24]
      break;
 800a3dc:	e084      	b.n	800a4e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC3_INSTANCE(htim->Instance));

      /* Configure the Channel 3 in PWM mode */
      TIM_OC3_SetConfig(htim->Instance, sConfig);
 800a3de:	68fb      	ldr	r3, [r7, #12]
 800a3e0:	681b      	ldr	r3, [r3, #0]
 800a3e2:	68b9      	ldr	r1, [r7, #8]
 800a3e4:	4618      	mov	r0, r3
 800a3e6:	f000 fba9 	bl	800ab3c <TIM_OC3_SetConfig>

      /* Set the Preload enable bit for channel3 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC3PE;
 800a3ea:	68fb      	ldr	r3, [r7, #12]
 800a3ec:	681b      	ldr	r3, [r3, #0]
 800a3ee:	69da      	ldr	r2, [r3, #28]
 800a3f0:	68fb      	ldr	r3, [r7, #12]
 800a3f2:	681b      	ldr	r3, [r3, #0]
 800a3f4:	f042 0208 	orr.w	r2, r2, #8
 800a3f8:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC3FE;
 800a3fa:	68fb      	ldr	r3, [r7, #12]
 800a3fc:	681b      	ldr	r3, [r3, #0]
 800a3fe:	69da      	ldr	r2, [r3, #28]
 800a400:	68fb      	ldr	r3, [r7, #12]
 800a402:	681b      	ldr	r3, [r3, #0]
 800a404:	f022 0204 	bic.w	r2, r2, #4
 800a408:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode;
 800a40a:	68fb      	ldr	r3, [r7, #12]
 800a40c:	681b      	ldr	r3, [r3, #0]
 800a40e:	69d9      	ldr	r1, [r3, #28]
 800a410:	68bb      	ldr	r3, [r7, #8]
 800a412:	691a      	ldr	r2, [r3, #16]
 800a414:	68fb      	ldr	r3, [r7, #12]
 800a416:	681b      	ldr	r3, [r3, #0]
 800a418:	430a      	orrs	r2, r1
 800a41a:	61da      	str	r2, [r3, #28]
      break;
 800a41c:	e064      	b.n	800a4e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC4_INSTANCE(htim->Instance));

      /* Configure the Channel 4 in PWM mode */
      TIM_OC4_SetConfig(htim->Instance, sConfig);
 800a41e:	68fb      	ldr	r3, [r7, #12]
 800a420:	681b      	ldr	r3, [r3, #0]
 800a422:	68b9      	ldr	r1, [r7, #8]
 800a424:	4618      	mov	r0, r3
 800a426:	f000 fc1b 	bl	800ac60 <TIM_OC4_SetConfig>

      /* Set the Preload enable bit for channel4 */
      htim->Instance->CCMR2 |= TIM_CCMR2_OC4PE;
 800a42a:	68fb      	ldr	r3, [r7, #12]
 800a42c:	681b      	ldr	r3, [r3, #0]
 800a42e:	69da      	ldr	r2, [r3, #28]
 800a430:	68fb      	ldr	r3, [r7, #12]
 800a432:	681b      	ldr	r3, [r3, #0]
 800a434:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a438:	61da      	str	r2, [r3, #28]

      /* Configure the Output Fast mode */
      htim->Instance->CCMR2 &= ~TIM_CCMR2_OC4FE;
 800a43a:	68fb      	ldr	r3, [r7, #12]
 800a43c:	681b      	ldr	r3, [r3, #0]
 800a43e:	69da      	ldr	r2, [r3, #28]
 800a440:	68fb      	ldr	r3, [r7, #12]
 800a442:	681b      	ldr	r3, [r3, #0]
 800a444:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a448:	61da      	str	r2, [r3, #28]
      htim->Instance->CCMR2 |= sConfig->OCFastMode << 8U;
 800a44a:	68fb      	ldr	r3, [r7, #12]
 800a44c:	681b      	ldr	r3, [r3, #0]
 800a44e:	69d9      	ldr	r1, [r3, #28]
 800a450:	68bb      	ldr	r3, [r7, #8]
 800a452:	691b      	ldr	r3, [r3, #16]
 800a454:	021a      	lsls	r2, r3, #8
 800a456:	68fb      	ldr	r3, [r7, #12]
 800a458:	681b      	ldr	r3, [r3, #0]
 800a45a:	430a      	orrs	r2, r1
 800a45c:	61da      	str	r2, [r3, #28]
      break;
 800a45e:	e043      	b.n	800a4e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC5_INSTANCE(htim->Instance));

      /* Configure the Channel 5 in PWM mode */
      TIM_OC5_SetConfig(htim->Instance, sConfig);
 800a460:	68fb      	ldr	r3, [r7, #12]
 800a462:	681b      	ldr	r3, [r3, #0]
 800a464:	68b9      	ldr	r1, [r7, #8]
 800a466:	4618      	mov	r0, r3
 800a468:	f000 fc8e 	bl	800ad88 <TIM_OC5_SetConfig>

      /* Set the Preload enable bit for channel5*/
      htim->Instance->CCMR3 |= TIM_CCMR3_OC5PE;
 800a46c:	68fb      	ldr	r3, [r7, #12]
 800a46e:	681b      	ldr	r3, [r3, #0]
 800a470:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a472:	68fb      	ldr	r3, [r7, #12]
 800a474:	681b      	ldr	r3, [r3, #0]
 800a476:	f042 0208 	orr.w	r2, r2, #8
 800a47a:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC5FE;
 800a47c:	68fb      	ldr	r3, [r7, #12]
 800a47e:	681b      	ldr	r3, [r3, #0]
 800a480:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a482:	68fb      	ldr	r3, [r7, #12]
 800a484:	681b      	ldr	r3, [r3, #0]
 800a486:	f022 0204 	bic.w	r2, r2, #4
 800a48a:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode;
 800a48c:	68fb      	ldr	r3, [r7, #12]
 800a48e:	681b      	ldr	r3, [r3, #0]
 800a490:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a492:	68bb      	ldr	r3, [r7, #8]
 800a494:	691a      	ldr	r2, [r3, #16]
 800a496:	68fb      	ldr	r3, [r7, #12]
 800a498:	681b      	ldr	r3, [r3, #0]
 800a49a:	430a      	orrs	r2, r1
 800a49c:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a49e:	e023      	b.n	800a4e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    {
      /* Check the parameters */
      assert_param(IS_TIM_CC6_INSTANCE(htim->Instance));

      /* Configure the Channel 6 in PWM mode */
      TIM_OC6_SetConfig(htim->Instance, sConfig);
 800a4a0:	68fb      	ldr	r3, [r7, #12]
 800a4a2:	681b      	ldr	r3, [r3, #0]
 800a4a4:	68b9      	ldr	r1, [r7, #8]
 800a4a6:	4618      	mov	r0, r3
 800a4a8:	f000 fcd8 	bl	800ae5c <TIM_OC6_SetConfig>

      /* Set the Preload enable bit for channel6 */
      htim->Instance->CCMR3 |= TIM_CCMR3_OC6PE;
 800a4ac:	68fb      	ldr	r3, [r7, #12]
 800a4ae:	681b      	ldr	r3, [r3, #0]
 800a4b0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a4b2:	68fb      	ldr	r3, [r7, #12]
 800a4b4:	681b      	ldr	r3, [r3, #0]
 800a4b6:	f442 6200 	orr.w	r2, r2, #2048	@ 0x800
 800a4ba:	651a      	str	r2, [r3, #80]	@ 0x50

      /* Configure the Output Fast mode */
      htim->Instance->CCMR3 &= ~TIM_CCMR3_OC6FE;
 800a4bc:	68fb      	ldr	r3, [r7, #12]
 800a4be:	681b      	ldr	r3, [r3, #0]
 800a4c0:	6d1a      	ldr	r2, [r3, #80]	@ 0x50
 800a4c2:	68fb      	ldr	r3, [r7, #12]
 800a4c4:	681b      	ldr	r3, [r3, #0]
 800a4c6:	f422 6280 	bic.w	r2, r2, #1024	@ 0x400
 800a4ca:	651a      	str	r2, [r3, #80]	@ 0x50
      htim->Instance->CCMR3 |= sConfig->OCFastMode << 8U;
 800a4cc:	68fb      	ldr	r3, [r7, #12]
 800a4ce:	681b      	ldr	r3, [r3, #0]
 800a4d0:	6d19      	ldr	r1, [r3, #80]	@ 0x50
 800a4d2:	68bb      	ldr	r3, [r7, #8]
 800a4d4:	691b      	ldr	r3, [r3, #16]
 800a4d6:	021a      	lsls	r2, r3, #8
 800a4d8:	68fb      	ldr	r3, [r7, #12]
 800a4da:	681b      	ldr	r3, [r3, #0]
 800a4dc:	430a      	orrs	r2, r1
 800a4de:	651a      	str	r2, [r3, #80]	@ 0x50
      break;
 800a4e0:	e002      	b.n	800a4e8 <HAL_TIM_PWM_ConfigChannel+0x214>
    }

    default:
      status = HAL_ERROR;
 800a4e2:	2301      	movs	r3, #1
 800a4e4:	75fb      	strb	r3, [r7, #23]
      break;
 800a4e6:	bf00      	nop
  }

  __HAL_UNLOCK(htim);
 800a4e8:	68fb      	ldr	r3, [r7, #12]
 800a4ea:	2200      	movs	r2, #0
 800a4ec:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a4f0:	7dfb      	ldrb	r3, [r7, #23]
}
 800a4f2:	4618      	mov	r0, r3
 800a4f4:	3718      	adds	r7, #24
 800a4f6:	46bd      	mov	sp, r7
 800a4f8:	bd80      	pop	{r7, pc}
 800a4fa:	bf00      	nop

0800a4fc <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 800a4fc:	b580      	push	{r7, lr}
 800a4fe:	b084      	sub	sp, #16
 800a500:	af00      	add	r7, sp, #0
 800a502:	6078      	str	r0, [r7, #4]
 800a504:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 800a506:	2300      	movs	r3, #0
 800a508:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 800a50a:	687b      	ldr	r3, [r7, #4]
 800a50c:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800a510:	2b01      	cmp	r3, #1
 800a512:	d101      	bne.n	800a518 <HAL_TIM_ConfigClockSource+0x1c>
 800a514:	2302      	movs	r3, #2
 800a516:	e0f6      	b.n	800a706 <HAL_TIM_ConfigClockSource+0x20a>
 800a518:	687b      	ldr	r3, [r7, #4]
 800a51a:	2201      	movs	r2, #1
 800a51c:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 800a520:	687b      	ldr	r3, [r7, #4]
 800a522:	2202      	movs	r2, #2
 800a524:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 800a528:	687b      	ldr	r3, [r7, #4]
 800a52a:	681b      	ldr	r3, [r3, #0]
 800a52c:	689b      	ldr	r3, [r3, #8]
 800a52e:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 800a530:	68bb      	ldr	r3, [r7, #8]
 800a532:	f423 1344 	bic.w	r3, r3, #3211264	@ 0x310000
 800a536:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 800a53a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800a53c:	68bb      	ldr	r3, [r7, #8]
 800a53e:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800a542:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 800a544:	687b      	ldr	r3, [r7, #4]
 800a546:	681b      	ldr	r3, [r3, #0]
 800a548:	68ba      	ldr	r2, [r7, #8]
 800a54a:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 800a54c:	683b      	ldr	r3, [r7, #0]
 800a54e:	681b      	ldr	r3, [r3, #0]
 800a550:	4a6f      	ldr	r2, [pc, #444]	@ (800a710 <HAL_TIM_ConfigClockSource+0x214>)
 800a552:	4293      	cmp	r3, r2
 800a554:	f000 80c1 	beq.w	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a558:	4a6d      	ldr	r2, [pc, #436]	@ (800a710 <HAL_TIM_ConfigClockSource+0x214>)
 800a55a:	4293      	cmp	r3, r2
 800a55c:	f200 80c6 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a560:	4a6c      	ldr	r2, [pc, #432]	@ (800a714 <HAL_TIM_ConfigClockSource+0x218>)
 800a562:	4293      	cmp	r3, r2
 800a564:	f000 80b9 	beq.w	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a568:	4a6a      	ldr	r2, [pc, #424]	@ (800a714 <HAL_TIM_ConfigClockSource+0x218>)
 800a56a:	4293      	cmp	r3, r2
 800a56c:	f200 80be 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a570:	4a69      	ldr	r2, [pc, #420]	@ (800a718 <HAL_TIM_ConfigClockSource+0x21c>)
 800a572:	4293      	cmp	r3, r2
 800a574:	f000 80b1 	beq.w	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a578:	4a67      	ldr	r2, [pc, #412]	@ (800a718 <HAL_TIM_ConfigClockSource+0x21c>)
 800a57a:	4293      	cmp	r3, r2
 800a57c:	f200 80b6 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a580:	4a66      	ldr	r2, [pc, #408]	@ (800a71c <HAL_TIM_ConfigClockSource+0x220>)
 800a582:	4293      	cmp	r3, r2
 800a584:	f000 80a9 	beq.w	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a588:	4a64      	ldr	r2, [pc, #400]	@ (800a71c <HAL_TIM_ConfigClockSource+0x220>)
 800a58a:	4293      	cmp	r3, r2
 800a58c:	f200 80ae 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a590:	4a63      	ldr	r2, [pc, #396]	@ (800a720 <HAL_TIM_ConfigClockSource+0x224>)
 800a592:	4293      	cmp	r3, r2
 800a594:	f000 80a1 	beq.w	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a598:	4a61      	ldr	r2, [pc, #388]	@ (800a720 <HAL_TIM_ConfigClockSource+0x224>)
 800a59a:	4293      	cmp	r3, r2
 800a59c:	f200 80a6 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a5a0:	4a60      	ldr	r2, [pc, #384]	@ (800a724 <HAL_TIM_ConfigClockSource+0x228>)
 800a5a2:	4293      	cmp	r3, r2
 800a5a4:	f000 8099 	beq.w	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a5a8:	4a5e      	ldr	r2, [pc, #376]	@ (800a724 <HAL_TIM_ConfigClockSource+0x228>)
 800a5aa:	4293      	cmp	r3, r2
 800a5ac:	f200 809e 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a5b0:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a5b4:	f000 8091 	beq.w	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a5b8:	f1b3 1f10 	cmp.w	r3, #1048592	@ 0x100010
 800a5bc:	f200 8096 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a5c0:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5c4:	f000 8089 	beq.w	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a5c8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800a5cc:	f200 808e 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a5d0:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5d4:	d03e      	beq.n	800a654 <HAL_TIM_ConfigClockSource+0x158>
 800a5d6:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 800a5da:	f200 8087 	bhi.w	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a5de:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5e2:	f000 8086 	beq.w	800a6f2 <HAL_TIM_ConfigClockSource+0x1f6>
 800a5e6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800a5ea:	d87f      	bhi.n	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a5ec:	2b70      	cmp	r3, #112	@ 0x70
 800a5ee:	d01a      	beq.n	800a626 <HAL_TIM_ConfigClockSource+0x12a>
 800a5f0:	2b70      	cmp	r3, #112	@ 0x70
 800a5f2:	d87b      	bhi.n	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a5f4:	2b60      	cmp	r3, #96	@ 0x60
 800a5f6:	d050      	beq.n	800a69a <HAL_TIM_ConfigClockSource+0x19e>
 800a5f8:	2b60      	cmp	r3, #96	@ 0x60
 800a5fa:	d877      	bhi.n	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a5fc:	2b50      	cmp	r3, #80	@ 0x50
 800a5fe:	d03c      	beq.n	800a67a <HAL_TIM_ConfigClockSource+0x17e>
 800a600:	2b50      	cmp	r3, #80	@ 0x50
 800a602:	d873      	bhi.n	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a604:	2b40      	cmp	r3, #64	@ 0x40
 800a606:	d058      	beq.n	800a6ba <HAL_TIM_ConfigClockSource+0x1be>
 800a608:	2b40      	cmp	r3, #64	@ 0x40
 800a60a:	d86f      	bhi.n	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a60c:	2b30      	cmp	r3, #48	@ 0x30
 800a60e:	d064      	beq.n	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a610:	2b30      	cmp	r3, #48	@ 0x30
 800a612:	d86b      	bhi.n	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a614:	2b20      	cmp	r3, #32
 800a616:	d060      	beq.n	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a618:	2b20      	cmp	r3, #32
 800a61a:	d867      	bhi.n	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
 800a61c:	2b00      	cmp	r3, #0
 800a61e:	d05c      	beq.n	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a620:	2b10      	cmp	r3, #16
 800a622:	d05a      	beq.n	800a6da <HAL_TIM_ConfigClockSource+0x1de>
 800a624:	e062      	b.n	800a6ec <HAL_TIM_ConfigClockSource+0x1f0>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a626:	687b      	ldr	r3, [r7, #4]
 800a628:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a62a:	683b      	ldr	r3, [r7, #0]
 800a62c:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a62e:	683b      	ldr	r3, [r7, #0]
 800a630:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a632:	683b      	ldr	r3, [r7, #0]
 800a634:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a636:	f000 fcf9 	bl	800b02c <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 800a63a:	687b      	ldr	r3, [r7, #4]
 800a63c:	681b      	ldr	r3, [r3, #0]
 800a63e:	689b      	ldr	r3, [r3, #8]
 800a640:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 800a642:	68bb      	ldr	r3, [r7, #8]
 800a644:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 800a648:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 800a64a:	687b      	ldr	r3, [r7, #4]
 800a64c:	681b      	ldr	r3, [r3, #0]
 800a64e:	68ba      	ldr	r2, [r7, #8]
 800a650:	609a      	str	r2, [r3, #8]
      break;
 800a652:	e04f      	b.n	800a6f4 <HAL_TIM_ConfigClockSource+0x1f8>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 800a654:	687b      	ldr	r3, [r7, #4]
 800a656:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 800a658:	683b      	ldr	r3, [r7, #0]
 800a65a:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 800a65c:	683b      	ldr	r3, [r7, #0]
 800a65e:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 800a660:	683b      	ldr	r3, [r7, #0]
 800a662:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 800a664:	f000 fce2 	bl	800b02c <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 800a668:	687b      	ldr	r3, [r7, #4]
 800a66a:	681b      	ldr	r3, [r3, #0]
 800a66c:	689a      	ldr	r2, [r3, #8]
 800a66e:	687b      	ldr	r3, [r7, #4]
 800a670:	681b      	ldr	r3, [r3, #0]
 800a672:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 800a676:	609a      	str	r2, [r3, #8]
      break;
 800a678:	e03c      	b.n	800a6f4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a67a:	687b      	ldr	r3, [r7, #4]
 800a67c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a67e:	683b      	ldr	r3, [r7, #0]
 800a680:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a682:	683b      	ldr	r3, [r7, #0]
 800a684:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a686:	461a      	mov	r2, r3
 800a688:	f000 fc54 	bl	800af34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 800a68c:	687b      	ldr	r3, [r7, #4]
 800a68e:	681b      	ldr	r3, [r3, #0]
 800a690:	2150      	movs	r1, #80	@ 0x50
 800a692:	4618      	mov	r0, r3
 800a694:	f000 fcad 	bl	800aff2 <TIM_ITRx_SetConfig>
      break;
 800a698:	e02c      	b.n	800a6f4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 800a69a:	687b      	ldr	r3, [r7, #4]
 800a69c:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a69e:	683b      	ldr	r3, [r7, #0]
 800a6a0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a6a2:	683b      	ldr	r3, [r7, #0]
 800a6a4:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 800a6a6:	461a      	mov	r2, r3
 800a6a8:	f000 fc73 	bl	800af92 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 800a6ac:	687b      	ldr	r3, [r7, #4]
 800a6ae:	681b      	ldr	r3, [r3, #0]
 800a6b0:	2160      	movs	r1, #96	@ 0x60
 800a6b2:	4618      	mov	r0, r3
 800a6b4:	f000 fc9d 	bl	800aff2 <TIM_ITRx_SetConfig>
      break;
 800a6b8:	e01c      	b.n	800a6f4 <HAL_TIM_ConfigClockSource+0x1f8>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 800a6ba:	687b      	ldr	r3, [r7, #4]
 800a6bc:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 800a6be:	683b      	ldr	r3, [r7, #0]
 800a6c0:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 800a6c2:	683b      	ldr	r3, [r7, #0]
 800a6c4:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 800a6c6:	461a      	mov	r2, r3
 800a6c8:	f000 fc34 	bl	800af34 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 800a6cc:	687b      	ldr	r3, [r7, #4]
 800a6ce:	681b      	ldr	r3, [r3, #0]
 800a6d0:	2140      	movs	r1, #64	@ 0x40
 800a6d2:	4618      	mov	r0, r3
 800a6d4:	f000 fc8d 	bl	800aff2 <TIM_ITRx_SetConfig>
      break;
 800a6d8:	e00c      	b.n	800a6f4 <HAL_TIM_ConfigClockSource+0x1f8>
    case TIM_CLOCKSOURCE_ITR11:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_INSTANCE((htim->Instance), sClockSourceConfig->ClockSource));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 800a6da:	687b      	ldr	r3, [r7, #4]
 800a6dc:	681a      	ldr	r2, [r3, #0]
 800a6de:	683b      	ldr	r3, [r7, #0]
 800a6e0:	681b      	ldr	r3, [r3, #0]
 800a6e2:	4619      	mov	r1, r3
 800a6e4:	4610      	mov	r0, r2
 800a6e6:	f000 fc84 	bl	800aff2 <TIM_ITRx_SetConfig>
      break;
 800a6ea:	e003      	b.n	800a6f4 <HAL_TIM_ConfigClockSource+0x1f8>
    }

    default:
      status = HAL_ERROR;
 800a6ec:	2301      	movs	r3, #1
 800a6ee:	73fb      	strb	r3, [r7, #15]
      break;
 800a6f0:	e000      	b.n	800a6f4 <HAL_TIM_ConfigClockSource+0x1f8>
      break;
 800a6f2:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 800a6f4:	687b      	ldr	r3, [r7, #4]
 800a6f6:	2201      	movs	r2, #1
 800a6f8:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800a6fc:	687b      	ldr	r3, [r7, #4]
 800a6fe:	2200      	movs	r2, #0
 800a700:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 800a704:	7bfb      	ldrb	r3, [r7, #15]
}
 800a706:	4618      	mov	r0, r3
 800a708:	3710      	adds	r7, #16
 800a70a:	46bd      	mov	sp, r7
 800a70c:	bd80      	pop	{r7, pc}
 800a70e:	bf00      	nop
 800a710:	00100070 	.word	0x00100070
 800a714:	00100060 	.word	0x00100060
 800a718:	00100050 	.word	0x00100050
 800a71c:	00100040 	.word	0x00100040
 800a720:	00100030 	.word	0x00100030
 800a724:	00100020 	.word	0x00100020

0800a728 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 800a728:	b480      	push	{r7}
 800a72a:	b083      	sub	sp, #12
 800a72c:	af00      	add	r7, sp, #0
 800a72e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 800a730:	bf00      	nop
 800a732:	370c      	adds	r7, #12
 800a734:	46bd      	mov	sp, r7
 800a736:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a73a:	4770      	bx	lr

0800a73c <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 800a73c:	b480      	push	{r7}
 800a73e:	b083      	sub	sp, #12
 800a740:	af00      	add	r7, sp, #0
 800a742:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 800a744:	bf00      	nop
 800a746:	370c      	adds	r7, #12
 800a748:	46bd      	mov	sp, r7
 800a74a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a74e:	4770      	bx	lr

0800a750 <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800a750:	b480      	push	{r7}
 800a752:	b083      	sub	sp, #12
 800a754:	af00      	add	r7, sp, #0
 800a756:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 800a758:	bf00      	nop
 800a75a:	370c      	adds	r7, #12
 800a75c:	46bd      	mov	sp, r7
 800a75e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a762:	4770      	bx	lr

0800a764 <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800a764:	b480      	push	{r7}
 800a766:	b083      	sub	sp, #12
 800a768:	af00      	add	r7, sp, #0
 800a76a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 800a76c:	bf00      	nop
 800a76e:	370c      	adds	r7, #12
 800a770:	46bd      	mov	sp, r7
 800a772:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a776:	4770      	bx	lr

0800a778 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 800a778:	b480      	push	{r7}
 800a77a:	b085      	sub	sp, #20
 800a77c:	af00      	add	r7, sp, #0
 800a77e:	6078      	str	r0, [r7, #4]
 800a780:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800a782:	687b      	ldr	r3, [r7, #4]
 800a784:	681b      	ldr	r3, [r3, #0]
 800a786:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 800a788:	687b      	ldr	r3, [r7, #4]
 800a78a:	4a4c      	ldr	r2, [pc, #304]	@ (800a8bc <TIM_Base_SetConfig+0x144>)
 800a78c:	4293      	cmp	r3, r2
 800a78e:	d017      	beq.n	800a7c0 <TIM_Base_SetConfig+0x48>
 800a790:	687b      	ldr	r3, [r7, #4]
 800a792:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a796:	d013      	beq.n	800a7c0 <TIM_Base_SetConfig+0x48>
 800a798:	687b      	ldr	r3, [r7, #4]
 800a79a:	4a49      	ldr	r2, [pc, #292]	@ (800a8c0 <TIM_Base_SetConfig+0x148>)
 800a79c:	4293      	cmp	r3, r2
 800a79e:	d00f      	beq.n	800a7c0 <TIM_Base_SetConfig+0x48>
 800a7a0:	687b      	ldr	r3, [r7, #4]
 800a7a2:	4a48      	ldr	r2, [pc, #288]	@ (800a8c4 <TIM_Base_SetConfig+0x14c>)
 800a7a4:	4293      	cmp	r3, r2
 800a7a6:	d00b      	beq.n	800a7c0 <TIM_Base_SetConfig+0x48>
 800a7a8:	687b      	ldr	r3, [r7, #4]
 800a7aa:	4a47      	ldr	r2, [pc, #284]	@ (800a8c8 <TIM_Base_SetConfig+0x150>)
 800a7ac:	4293      	cmp	r3, r2
 800a7ae:	d007      	beq.n	800a7c0 <TIM_Base_SetConfig+0x48>
 800a7b0:	687b      	ldr	r3, [r7, #4]
 800a7b2:	4a46      	ldr	r2, [pc, #280]	@ (800a8cc <TIM_Base_SetConfig+0x154>)
 800a7b4:	4293      	cmp	r3, r2
 800a7b6:	d003      	beq.n	800a7c0 <TIM_Base_SetConfig+0x48>
 800a7b8:	687b      	ldr	r3, [r7, #4]
 800a7ba:	4a45      	ldr	r2, [pc, #276]	@ (800a8d0 <TIM_Base_SetConfig+0x158>)
 800a7bc:	4293      	cmp	r3, r2
 800a7be:	d108      	bne.n	800a7d2 <TIM_Base_SetConfig+0x5a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 800a7c0:	68fb      	ldr	r3, [r7, #12]
 800a7c2:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a7c6:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 800a7c8:	683b      	ldr	r3, [r7, #0]
 800a7ca:	685b      	ldr	r3, [r3, #4]
 800a7cc:	68fa      	ldr	r2, [r7, #12]
 800a7ce:	4313      	orrs	r3, r2
 800a7d0:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800a7d2:	687b      	ldr	r3, [r7, #4]
 800a7d4:	4a39      	ldr	r2, [pc, #228]	@ (800a8bc <TIM_Base_SetConfig+0x144>)
 800a7d6:	4293      	cmp	r3, r2
 800a7d8:	d023      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a7da:	687b      	ldr	r3, [r7, #4]
 800a7dc:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800a7e0:	d01f      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a7e2:	687b      	ldr	r3, [r7, #4]
 800a7e4:	4a36      	ldr	r2, [pc, #216]	@ (800a8c0 <TIM_Base_SetConfig+0x148>)
 800a7e6:	4293      	cmp	r3, r2
 800a7e8:	d01b      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a7ea:	687b      	ldr	r3, [r7, #4]
 800a7ec:	4a35      	ldr	r2, [pc, #212]	@ (800a8c4 <TIM_Base_SetConfig+0x14c>)
 800a7ee:	4293      	cmp	r3, r2
 800a7f0:	d017      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a7f2:	687b      	ldr	r3, [r7, #4]
 800a7f4:	4a34      	ldr	r2, [pc, #208]	@ (800a8c8 <TIM_Base_SetConfig+0x150>)
 800a7f6:	4293      	cmp	r3, r2
 800a7f8:	d013      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a7fa:	687b      	ldr	r3, [r7, #4]
 800a7fc:	4a33      	ldr	r2, [pc, #204]	@ (800a8cc <TIM_Base_SetConfig+0x154>)
 800a7fe:	4293      	cmp	r3, r2
 800a800:	d00f      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a802:	687b      	ldr	r3, [r7, #4]
 800a804:	4a33      	ldr	r2, [pc, #204]	@ (800a8d4 <TIM_Base_SetConfig+0x15c>)
 800a806:	4293      	cmp	r3, r2
 800a808:	d00b      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a80a:	687b      	ldr	r3, [r7, #4]
 800a80c:	4a32      	ldr	r2, [pc, #200]	@ (800a8d8 <TIM_Base_SetConfig+0x160>)
 800a80e:	4293      	cmp	r3, r2
 800a810:	d007      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a812:	687b      	ldr	r3, [r7, #4]
 800a814:	4a31      	ldr	r2, [pc, #196]	@ (800a8dc <TIM_Base_SetConfig+0x164>)
 800a816:	4293      	cmp	r3, r2
 800a818:	d003      	beq.n	800a822 <TIM_Base_SetConfig+0xaa>
 800a81a:	687b      	ldr	r3, [r7, #4]
 800a81c:	4a2c      	ldr	r2, [pc, #176]	@ (800a8d0 <TIM_Base_SetConfig+0x158>)
 800a81e:	4293      	cmp	r3, r2
 800a820:	d108      	bne.n	800a834 <TIM_Base_SetConfig+0xbc>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 800a822:	68fb      	ldr	r3, [r7, #12]
 800a824:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800a828:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800a82a:	683b      	ldr	r3, [r7, #0]
 800a82c:	68db      	ldr	r3, [r3, #12]
 800a82e:	68fa      	ldr	r2, [r7, #12]
 800a830:	4313      	orrs	r3, r2
 800a832:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 800a834:	68fb      	ldr	r3, [r7, #12]
 800a836:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800a83a:	683b      	ldr	r3, [r7, #0]
 800a83c:	695b      	ldr	r3, [r3, #20]
 800a83e:	4313      	orrs	r3, r2
 800a840:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 800a842:	687b      	ldr	r3, [r7, #4]
 800a844:	68fa      	ldr	r2, [r7, #12]
 800a846:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 800a848:	683b      	ldr	r3, [r7, #0]
 800a84a:	689a      	ldr	r2, [r3, #8]
 800a84c:	687b      	ldr	r3, [r7, #4]
 800a84e:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 800a850:	683b      	ldr	r3, [r7, #0]
 800a852:	681a      	ldr	r2, [r3, #0]
 800a854:	687b      	ldr	r3, [r7, #4]
 800a856:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 800a858:	687b      	ldr	r3, [r7, #4]
 800a85a:	4a18      	ldr	r2, [pc, #96]	@ (800a8bc <TIM_Base_SetConfig+0x144>)
 800a85c:	4293      	cmp	r3, r2
 800a85e:	d013      	beq.n	800a888 <TIM_Base_SetConfig+0x110>
 800a860:	687b      	ldr	r3, [r7, #4]
 800a862:	4a1a      	ldr	r2, [pc, #104]	@ (800a8cc <TIM_Base_SetConfig+0x154>)
 800a864:	4293      	cmp	r3, r2
 800a866:	d00f      	beq.n	800a888 <TIM_Base_SetConfig+0x110>
 800a868:	687b      	ldr	r3, [r7, #4]
 800a86a:	4a1a      	ldr	r2, [pc, #104]	@ (800a8d4 <TIM_Base_SetConfig+0x15c>)
 800a86c:	4293      	cmp	r3, r2
 800a86e:	d00b      	beq.n	800a888 <TIM_Base_SetConfig+0x110>
 800a870:	687b      	ldr	r3, [r7, #4]
 800a872:	4a19      	ldr	r2, [pc, #100]	@ (800a8d8 <TIM_Base_SetConfig+0x160>)
 800a874:	4293      	cmp	r3, r2
 800a876:	d007      	beq.n	800a888 <TIM_Base_SetConfig+0x110>
 800a878:	687b      	ldr	r3, [r7, #4]
 800a87a:	4a18      	ldr	r2, [pc, #96]	@ (800a8dc <TIM_Base_SetConfig+0x164>)
 800a87c:	4293      	cmp	r3, r2
 800a87e:	d003      	beq.n	800a888 <TIM_Base_SetConfig+0x110>
 800a880:	687b      	ldr	r3, [r7, #4]
 800a882:	4a13      	ldr	r2, [pc, #76]	@ (800a8d0 <TIM_Base_SetConfig+0x158>)
 800a884:	4293      	cmp	r3, r2
 800a886:	d103      	bne.n	800a890 <TIM_Base_SetConfig+0x118>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 800a888:	683b      	ldr	r3, [r7, #0]
 800a88a:	691a      	ldr	r2, [r3, #16]
 800a88c:	687b      	ldr	r3, [r7, #4]
 800a88e:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 800a890:	687b      	ldr	r3, [r7, #4]
 800a892:	2201      	movs	r2, #1
 800a894:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 800a896:	687b      	ldr	r3, [r7, #4]
 800a898:	691b      	ldr	r3, [r3, #16]
 800a89a:	f003 0301 	and.w	r3, r3, #1
 800a89e:	2b01      	cmp	r3, #1
 800a8a0:	d105      	bne.n	800a8ae <TIM_Base_SetConfig+0x136>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 800a8a2:	687b      	ldr	r3, [r7, #4]
 800a8a4:	691b      	ldr	r3, [r3, #16]
 800a8a6:	f023 0201 	bic.w	r2, r3, #1
 800a8aa:	687b      	ldr	r3, [r7, #4]
 800a8ac:	611a      	str	r2, [r3, #16]
  }
}
 800a8ae:	bf00      	nop
 800a8b0:	3714      	adds	r7, #20
 800a8b2:	46bd      	mov	sp, r7
 800a8b4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a8b8:	4770      	bx	lr
 800a8ba:	bf00      	nop
 800a8bc:	40012c00 	.word	0x40012c00
 800a8c0:	40000400 	.word	0x40000400
 800a8c4:	40000800 	.word	0x40000800
 800a8c8:	40000c00 	.word	0x40000c00
 800a8cc:	40013400 	.word	0x40013400
 800a8d0:	40015000 	.word	0x40015000
 800a8d4:	40014000 	.word	0x40014000
 800a8d8:	40014400 	.word	0x40014400
 800a8dc:	40014800 	.word	0x40014800

0800a8e0 <TIM_OC1_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC1_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800a8e0:	b480      	push	{r7}
 800a8e2:	b087      	sub	sp, #28
 800a8e4:	af00      	add	r7, sp, #0
 800a8e6:	6078      	str	r0, [r7, #4]
 800a8e8:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800a8ea:	687b      	ldr	r3, [r7, #4]
 800a8ec:	6a1b      	ldr	r3, [r3, #32]
 800a8ee:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 1: Reset the CC1E Bit */
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800a8f0:	687b      	ldr	r3, [r7, #4]
 800a8f2:	6a1b      	ldr	r3, [r3, #32]
 800a8f4:	f023 0201 	bic.w	r2, r3, #1
 800a8f8:	687b      	ldr	r3, [r7, #4]
 800a8fa:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800a8fc:	687b      	ldr	r3, [r7, #4]
 800a8fe:	685b      	ldr	r3, [r3, #4]
 800a900:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800a902:	687b      	ldr	r3, [r7, #4]
 800a904:	699b      	ldr	r3, [r3, #24]
 800a906:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~TIM_CCMR1_OC1M;
 800a908:	68fb      	ldr	r3, [r7, #12]
 800a90a:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800a90e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800a912:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC1S;
 800a914:	68fb      	ldr	r3, [r7, #12]
 800a916:	f023 0303 	bic.w	r3, r3, #3
 800a91a:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800a91c:	683b      	ldr	r3, [r7, #0]
 800a91e:	681b      	ldr	r3, [r3, #0]
 800a920:	68fa      	ldr	r2, [r7, #12]
 800a922:	4313      	orrs	r3, r2
 800a924:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC1P;
 800a926:	697b      	ldr	r3, [r7, #20]
 800a928:	f023 0302 	bic.w	r3, r3, #2
 800a92c:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= OC_Config->OCPolarity;
 800a92e:	683b      	ldr	r3, [r7, #0]
 800a930:	689b      	ldr	r3, [r3, #8]
 800a932:	697a      	ldr	r2, [r7, #20]
 800a934:	4313      	orrs	r3, r2
 800a936:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_1))
 800a938:	687b      	ldr	r3, [r7, #4]
 800a93a:	4a30      	ldr	r2, [pc, #192]	@ (800a9fc <TIM_OC1_SetConfig+0x11c>)
 800a93c:	4293      	cmp	r3, r2
 800a93e:	d013      	beq.n	800a968 <TIM_OC1_SetConfig+0x88>
 800a940:	687b      	ldr	r3, [r7, #4]
 800a942:	4a2f      	ldr	r2, [pc, #188]	@ (800aa00 <TIM_OC1_SetConfig+0x120>)
 800a944:	4293      	cmp	r3, r2
 800a946:	d00f      	beq.n	800a968 <TIM_OC1_SetConfig+0x88>
 800a948:	687b      	ldr	r3, [r7, #4]
 800a94a:	4a2e      	ldr	r2, [pc, #184]	@ (800aa04 <TIM_OC1_SetConfig+0x124>)
 800a94c:	4293      	cmp	r3, r2
 800a94e:	d00b      	beq.n	800a968 <TIM_OC1_SetConfig+0x88>
 800a950:	687b      	ldr	r3, [r7, #4]
 800a952:	4a2d      	ldr	r2, [pc, #180]	@ (800aa08 <TIM_OC1_SetConfig+0x128>)
 800a954:	4293      	cmp	r3, r2
 800a956:	d007      	beq.n	800a968 <TIM_OC1_SetConfig+0x88>
 800a958:	687b      	ldr	r3, [r7, #4]
 800a95a:	4a2c      	ldr	r2, [pc, #176]	@ (800aa0c <TIM_OC1_SetConfig+0x12c>)
 800a95c:	4293      	cmp	r3, r2
 800a95e:	d003      	beq.n	800a968 <TIM_OC1_SetConfig+0x88>
 800a960:	687b      	ldr	r3, [r7, #4]
 800a962:	4a2b      	ldr	r2, [pc, #172]	@ (800aa10 <TIM_OC1_SetConfig+0x130>)
 800a964:	4293      	cmp	r3, r2
 800a966:	d10c      	bne.n	800a982 <TIM_OC1_SetConfig+0xa2>
  {
    /* Check parameters */
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC1NP;
 800a968:	697b      	ldr	r3, [r7, #20]
 800a96a:	f023 0308 	bic.w	r3, r3, #8
 800a96e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= OC_Config->OCNPolarity;
 800a970:	683b      	ldr	r3, [r7, #0]
 800a972:	68db      	ldr	r3, [r3, #12]
 800a974:	697a      	ldr	r2, [r7, #20]
 800a976:	4313      	orrs	r3, r2
 800a978:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC1NE;
 800a97a:	697b      	ldr	r3, [r7, #20]
 800a97c:	f023 0304 	bic.w	r3, r3, #4
 800a980:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800a982:	687b      	ldr	r3, [r7, #4]
 800a984:	4a1d      	ldr	r2, [pc, #116]	@ (800a9fc <TIM_OC1_SetConfig+0x11c>)
 800a986:	4293      	cmp	r3, r2
 800a988:	d013      	beq.n	800a9b2 <TIM_OC1_SetConfig+0xd2>
 800a98a:	687b      	ldr	r3, [r7, #4]
 800a98c:	4a1c      	ldr	r2, [pc, #112]	@ (800aa00 <TIM_OC1_SetConfig+0x120>)
 800a98e:	4293      	cmp	r3, r2
 800a990:	d00f      	beq.n	800a9b2 <TIM_OC1_SetConfig+0xd2>
 800a992:	687b      	ldr	r3, [r7, #4]
 800a994:	4a1b      	ldr	r2, [pc, #108]	@ (800aa04 <TIM_OC1_SetConfig+0x124>)
 800a996:	4293      	cmp	r3, r2
 800a998:	d00b      	beq.n	800a9b2 <TIM_OC1_SetConfig+0xd2>
 800a99a:	687b      	ldr	r3, [r7, #4]
 800a99c:	4a1a      	ldr	r2, [pc, #104]	@ (800aa08 <TIM_OC1_SetConfig+0x128>)
 800a99e:	4293      	cmp	r3, r2
 800a9a0:	d007      	beq.n	800a9b2 <TIM_OC1_SetConfig+0xd2>
 800a9a2:	687b      	ldr	r3, [r7, #4]
 800a9a4:	4a19      	ldr	r2, [pc, #100]	@ (800aa0c <TIM_OC1_SetConfig+0x12c>)
 800a9a6:	4293      	cmp	r3, r2
 800a9a8:	d003      	beq.n	800a9b2 <TIM_OC1_SetConfig+0xd2>
 800a9aa:	687b      	ldr	r3, [r7, #4]
 800a9ac:	4a18      	ldr	r2, [pc, #96]	@ (800aa10 <TIM_OC1_SetConfig+0x130>)
 800a9ae:	4293      	cmp	r3, r2
 800a9b0:	d111      	bne.n	800a9d6 <TIM_OC1_SetConfig+0xf6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS1;
 800a9b2:	693b      	ldr	r3, [r7, #16]
 800a9b4:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800a9b8:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS1N;
 800a9ba:	693b      	ldr	r3, [r7, #16]
 800a9bc:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800a9c0:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= OC_Config->OCIdleState;
 800a9c2:	683b      	ldr	r3, [r7, #0]
 800a9c4:	695b      	ldr	r3, [r3, #20]
 800a9c6:	693a      	ldr	r2, [r7, #16]
 800a9c8:	4313      	orrs	r3, r2
 800a9ca:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= OC_Config->OCNIdleState;
 800a9cc:	683b      	ldr	r3, [r7, #0]
 800a9ce:	699b      	ldr	r3, [r3, #24]
 800a9d0:	693a      	ldr	r2, [r7, #16]
 800a9d2:	4313      	orrs	r3, r2
 800a9d4:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800a9d6:	687b      	ldr	r3, [r7, #4]
 800a9d8:	693a      	ldr	r2, [r7, #16]
 800a9da:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800a9dc:	687b      	ldr	r3, [r7, #4]
 800a9de:	68fa      	ldr	r2, [r7, #12]
 800a9e0:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR1 = OC_Config->Pulse;
 800a9e2:	683b      	ldr	r3, [r7, #0]
 800a9e4:	685a      	ldr	r2, [r3, #4]
 800a9e6:	687b      	ldr	r3, [r7, #4]
 800a9e8:	635a      	str	r2, [r3, #52]	@ 0x34

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800a9ea:	687b      	ldr	r3, [r7, #4]
 800a9ec:	697a      	ldr	r2, [r7, #20]
 800a9ee:	621a      	str	r2, [r3, #32]
}
 800a9f0:	bf00      	nop
 800a9f2:	371c      	adds	r7, #28
 800a9f4:	46bd      	mov	sp, r7
 800a9f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800a9fa:	4770      	bx	lr
 800a9fc:	40012c00 	.word	0x40012c00
 800aa00:	40013400 	.word	0x40013400
 800aa04:	40014000 	.word	0x40014000
 800aa08:	40014400 	.word	0x40014400
 800aa0c:	40014800 	.word	0x40014800
 800aa10:	40015000 	.word	0x40015000

0800aa14 <TIM_OC2_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
void TIM_OC2_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800aa14:	b480      	push	{r7}
 800aa16:	b087      	sub	sp, #28
 800aa18:	af00      	add	r7, sp, #0
 800aa1a:	6078      	str	r0, [r7, #4]
 800aa1c:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800aa1e:	687b      	ldr	r3, [r7, #4]
 800aa20:	6a1b      	ldr	r3, [r3, #32]
 800aa22:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 2: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800aa24:	687b      	ldr	r3, [r7, #4]
 800aa26:	6a1b      	ldr	r3, [r3, #32]
 800aa28:	f023 0210 	bic.w	r2, r3, #16
 800aa2c:	687b      	ldr	r3, [r7, #4]
 800aa2e:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800aa30:	687b      	ldr	r3, [r7, #4]
 800aa32:	685b      	ldr	r3, [r3, #4]
 800aa34:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR1;
 800aa36:	687b      	ldr	r3, [r7, #4]
 800aa38:	699b      	ldr	r3, [r3, #24]
 800aa3a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR1_OC2M;
 800aa3c:	68fb      	ldr	r3, [r7, #12]
 800aa3e:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800aa42:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800aa46:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR1_CC2S;
 800aa48:	68fb      	ldr	r3, [r7, #12]
 800aa4a:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800aa4e:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800aa50:	683b      	ldr	r3, [r7, #0]
 800aa52:	681b      	ldr	r3, [r3, #0]
 800aa54:	021b      	lsls	r3, r3, #8
 800aa56:	68fa      	ldr	r2, [r7, #12]
 800aa58:	4313      	orrs	r3, r2
 800aa5a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC2P;
 800aa5c:	697b      	ldr	r3, [r7, #20]
 800aa5e:	f023 0320 	bic.w	r3, r3, #32
 800aa62:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 4U);
 800aa64:	683b      	ldr	r3, [r7, #0]
 800aa66:	689b      	ldr	r3, [r3, #8]
 800aa68:	011b      	lsls	r3, r3, #4
 800aa6a:	697a      	ldr	r2, [r7, #20]
 800aa6c:	4313      	orrs	r3, r2
 800aa6e:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_2))
 800aa70:	687b      	ldr	r3, [r7, #4]
 800aa72:	4a2c      	ldr	r2, [pc, #176]	@ (800ab24 <TIM_OC2_SetConfig+0x110>)
 800aa74:	4293      	cmp	r3, r2
 800aa76:	d007      	beq.n	800aa88 <TIM_OC2_SetConfig+0x74>
 800aa78:	687b      	ldr	r3, [r7, #4]
 800aa7a:	4a2b      	ldr	r2, [pc, #172]	@ (800ab28 <TIM_OC2_SetConfig+0x114>)
 800aa7c:	4293      	cmp	r3, r2
 800aa7e:	d003      	beq.n	800aa88 <TIM_OC2_SetConfig+0x74>
 800aa80:	687b      	ldr	r3, [r7, #4]
 800aa82:	4a2a      	ldr	r2, [pc, #168]	@ (800ab2c <TIM_OC2_SetConfig+0x118>)
 800aa84:	4293      	cmp	r3, r2
 800aa86:	d10d      	bne.n	800aaa4 <TIM_OC2_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC2NP;
 800aa88:	697b      	ldr	r3, [r7, #20]
 800aa8a:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800aa8e:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 4U);
 800aa90:	683b      	ldr	r3, [r7, #0]
 800aa92:	68db      	ldr	r3, [r3, #12]
 800aa94:	011b      	lsls	r3, r3, #4
 800aa96:	697a      	ldr	r2, [r7, #20]
 800aa98:	4313      	orrs	r3, r2
 800aa9a:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC2NE;
 800aa9c:	697b      	ldr	r3, [r7, #20]
 800aa9e:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800aaa2:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aaa4:	687b      	ldr	r3, [r7, #4]
 800aaa6:	4a1f      	ldr	r2, [pc, #124]	@ (800ab24 <TIM_OC2_SetConfig+0x110>)
 800aaa8:	4293      	cmp	r3, r2
 800aaaa:	d013      	beq.n	800aad4 <TIM_OC2_SetConfig+0xc0>
 800aaac:	687b      	ldr	r3, [r7, #4]
 800aaae:	4a1e      	ldr	r2, [pc, #120]	@ (800ab28 <TIM_OC2_SetConfig+0x114>)
 800aab0:	4293      	cmp	r3, r2
 800aab2:	d00f      	beq.n	800aad4 <TIM_OC2_SetConfig+0xc0>
 800aab4:	687b      	ldr	r3, [r7, #4]
 800aab6:	4a1e      	ldr	r2, [pc, #120]	@ (800ab30 <TIM_OC2_SetConfig+0x11c>)
 800aab8:	4293      	cmp	r3, r2
 800aaba:	d00b      	beq.n	800aad4 <TIM_OC2_SetConfig+0xc0>
 800aabc:	687b      	ldr	r3, [r7, #4]
 800aabe:	4a1d      	ldr	r2, [pc, #116]	@ (800ab34 <TIM_OC2_SetConfig+0x120>)
 800aac0:	4293      	cmp	r3, r2
 800aac2:	d007      	beq.n	800aad4 <TIM_OC2_SetConfig+0xc0>
 800aac4:	687b      	ldr	r3, [r7, #4]
 800aac6:	4a1c      	ldr	r2, [pc, #112]	@ (800ab38 <TIM_OC2_SetConfig+0x124>)
 800aac8:	4293      	cmp	r3, r2
 800aaca:	d003      	beq.n	800aad4 <TIM_OC2_SetConfig+0xc0>
 800aacc:	687b      	ldr	r3, [r7, #4]
 800aace:	4a17      	ldr	r2, [pc, #92]	@ (800ab2c <TIM_OC2_SetConfig+0x118>)
 800aad0:	4293      	cmp	r3, r2
 800aad2:	d113      	bne.n	800aafc <TIM_OC2_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS2;
 800aad4:	693b      	ldr	r3, [r7, #16]
 800aad6:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800aada:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS2N;
 800aadc:	693b      	ldr	r3, [r7, #16]
 800aade:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800aae2:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 2U);
 800aae4:	683b      	ldr	r3, [r7, #0]
 800aae6:	695b      	ldr	r3, [r3, #20]
 800aae8:	009b      	lsls	r3, r3, #2
 800aaea:	693a      	ldr	r2, [r7, #16]
 800aaec:	4313      	orrs	r3, r2
 800aaee:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 2U);
 800aaf0:	683b      	ldr	r3, [r7, #0]
 800aaf2:	699b      	ldr	r3, [r3, #24]
 800aaf4:	009b      	lsls	r3, r3, #2
 800aaf6:	693a      	ldr	r2, [r7, #16]
 800aaf8:	4313      	orrs	r3, r2
 800aafa:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aafc:	687b      	ldr	r3, [r7, #4]
 800aafe:	693a      	ldr	r2, [r7, #16]
 800ab00:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR1 */
  TIMx->CCMR1 = tmpccmrx;
 800ab02:	687b      	ldr	r3, [r7, #4]
 800ab04:	68fa      	ldr	r2, [r7, #12]
 800ab06:	619a      	str	r2, [r3, #24]

  /* Set the Capture Compare Register value */
  TIMx->CCR2 = OC_Config->Pulse;
 800ab08:	683b      	ldr	r3, [r7, #0]
 800ab0a:	685a      	ldr	r2, [r3, #4]
 800ab0c:	687b      	ldr	r3, [r7, #4]
 800ab0e:	639a      	str	r2, [r3, #56]	@ 0x38

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ab10:	687b      	ldr	r3, [r7, #4]
 800ab12:	697a      	ldr	r2, [r7, #20]
 800ab14:	621a      	str	r2, [r3, #32]
}
 800ab16:	bf00      	nop
 800ab18:	371c      	adds	r7, #28
 800ab1a:	46bd      	mov	sp, r7
 800ab1c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ab20:	4770      	bx	lr
 800ab22:	bf00      	nop
 800ab24:	40012c00 	.word	0x40012c00
 800ab28:	40013400 	.word	0x40013400
 800ab2c:	40015000 	.word	0x40015000
 800ab30:	40014000 	.word	0x40014000
 800ab34:	40014400 	.word	0x40014400
 800ab38:	40014800 	.word	0x40014800

0800ab3c <TIM_OC3_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC3_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ab3c:	b480      	push	{r7}
 800ab3e:	b087      	sub	sp, #28
 800ab40:	af00      	add	r7, sp, #0
 800ab42:	6078      	str	r0, [r7, #4]
 800ab44:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ab46:	687b      	ldr	r3, [r7, #4]
 800ab48:	6a1b      	ldr	r3, [r3, #32]
 800ab4a:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 3: Reset the CC2E Bit */
  TIMx->CCER &= ~TIM_CCER_CC3E;
 800ab4c:	687b      	ldr	r3, [r7, #4]
 800ab4e:	6a1b      	ldr	r3, [r3, #32]
 800ab50:	f423 7280 	bic.w	r2, r3, #256	@ 0x100
 800ab54:	687b      	ldr	r3, [r7, #4]
 800ab56:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ab58:	687b      	ldr	r3, [r7, #4]
 800ab5a:	685b      	ldr	r3, [r3, #4]
 800ab5c:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ab5e:	687b      	ldr	r3, [r7, #4]
 800ab60:	69db      	ldr	r3, [r3, #28]
 800ab62:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC3M;
 800ab64:	68fb      	ldr	r3, [r7, #12]
 800ab66:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ab6a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800ab6e:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC3S;
 800ab70:	68fb      	ldr	r3, [r7, #12]
 800ab72:	f023 0303 	bic.w	r3, r3, #3
 800ab76:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800ab78:	683b      	ldr	r3, [r7, #0]
 800ab7a:	681b      	ldr	r3, [r3, #0]
 800ab7c:	68fa      	ldr	r2, [r7, #12]
 800ab7e:	4313      	orrs	r3, r2
 800ab80:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC3P;
 800ab82:	697b      	ldr	r3, [r7, #20]
 800ab84:	f423 7300 	bic.w	r3, r3, #512	@ 0x200
 800ab88:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 8U);
 800ab8a:	683b      	ldr	r3, [r7, #0]
 800ab8c:	689b      	ldr	r3, [r3, #8]
 800ab8e:	021b      	lsls	r3, r3, #8
 800ab90:	697a      	ldr	r2, [r7, #20]
 800ab92:	4313      	orrs	r3, r2
 800ab94:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_3))
 800ab96:	687b      	ldr	r3, [r7, #4]
 800ab98:	4a2b      	ldr	r2, [pc, #172]	@ (800ac48 <TIM_OC3_SetConfig+0x10c>)
 800ab9a:	4293      	cmp	r3, r2
 800ab9c:	d007      	beq.n	800abae <TIM_OC3_SetConfig+0x72>
 800ab9e:	687b      	ldr	r3, [r7, #4]
 800aba0:	4a2a      	ldr	r2, [pc, #168]	@ (800ac4c <TIM_OC3_SetConfig+0x110>)
 800aba2:	4293      	cmp	r3, r2
 800aba4:	d003      	beq.n	800abae <TIM_OC3_SetConfig+0x72>
 800aba6:	687b      	ldr	r3, [r7, #4]
 800aba8:	4a29      	ldr	r2, [pc, #164]	@ (800ac50 <TIM_OC3_SetConfig+0x114>)
 800abaa:	4293      	cmp	r3, r2
 800abac:	d10d      	bne.n	800abca <TIM_OC3_SetConfig+0x8e>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC3NP;
 800abae:	697b      	ldr	r3, [r7, #20]
 800abb0:	f423 6300 	bic.w	r3, r3, #2048	@ 0x800
 800abb4:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 8U);
 800abb6:	683b      	ldr	r3, [r7, #0]
 800abb8:	68db      	ldr	r3, [r3, #12]
 800abba:	021b      	lsls	r3, r3, #8
 800abbc:	697a      	ldr	r2, [r7, #20]
 800abbe:	4313      	orrs	r3, r2
 800abc0:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC3NE;
 800abc2:	697b      	ldr	r3, [r7, #20]
 800abc4:	f423 6380 	bic.w	r3, r3, #1024	@ 0x400
 800abc8:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800abca:	687b      	ldr	r3, [r7, #4]
 800abcc:	4a1e      	ldr	r2, [pc, #120]	@ (800ac48 <TIM_OC3_SetConfig+0x10c>)
 800abce:	4293      	cmp	r3, r2
 800abd0:	d013      	beq.n	800abfa <TIM_OC3_SetConfig+0xbe>
 800abd2:	687b      	ldr	r3, [r7, #4]
 800abd4:	4a1d      	ldr	r2, [pc, #116]	@ (800ac4c <TIM_OC3_SetConfig+0x110>)
 800abd6:	4293      	cmp	r3, r2
 800abd8:	d00f      	beq.n	800abfa <TIM_OC3_SetConfig+0xbe>
 800abda:	687b      	ldr	r3, [r7, #4]
 800abdc:	4a1d      	ldr	r2, [pc, #116]	@ (800ac54 <TIM_OC3_SetConfig+0x118>)
 800abde:	4293      	cmp	r3, r2
 800abe0:	d00b      	beq.n	800abfa <TIM_OC3_SetConfig+0xbe>
 800abe2:	687b      	ldr	r3, [r7, #4]
 800abe4:	4a1c      	ldr	r2, [pc, #112]	@ (800ac58 <TIM_OC3_SetConfig+0x11c>)
 800abe6:	4293      	cmp	r3, r2
 800abe8:	d007      	beq.n	800abfa <TIM_OC3_SetConfig+0xbe>
 800abea:	687b      	ldr	r3, [r7, #4]
 800abec:	4a1b      	ldr	r2, [pc, #108]	@ (800ac5c <TIM_OC3_SetConfig+0x120>)
 800abee:	4293      	cmp	r3, r2
 800abf0:	d003      	beq.n	800abfa <TIM_OC3_SetConfig+0xbe>
 800abf2:	687b      	ldr	r3, [r7, #4]
 800abf4:	4a16      	ldr	r2, [pc, #88]	@ (800ac50 <TIM_OC3_SetConfig+0x114>)
 800abf6:	4293      	cmp	r3, r2
 800abf8:	d113      	bne.n	800ac22 <TIM_OC3_SetConfig+0xe6>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare and Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS3;
 800abfa:	693b      	ldr	r3, [r7, #16]
 800abfc:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 800ac00:	613b      	str	r3, [r7, #16]
    tmpcr2 &= ~TIM_CR2_OIS3N;
 800ac02:	693b      	ldr	r3, [r7, #16]
 800ac04:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800ac08:	613b      	str	r3, [r7, #16]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 4U);
 800ac0a:	683b      	ldr	r3, [r7, #0]
 800ac0c:	695b      	ldr	r3, [r3, #20]
 800ac0e:	011b      	lsls	r3, r3, #4
 800ac10:	693a      	ldr	r2, [r7, #16]
 800ac12:	4313      	orrs	r3, r2
 800ac14:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 4U);
 800ac16:	683b      	ldr	r3, [r7, #0]
 800ac18:	699b      	ldr	r3, [r3, #24]
 800ac1a:	011b      	lsls	r3, r3, #4
 800ac1c:	693a      	ldr	r2, [r7, #16]
 800ac1e:	4313      	orrs	r3, r2
 800ac20:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ac22:	687b      	ldr	r3, [r7, #4]
 800ac24:	693a      	ldr	r2, [r7, #16]
 800ac26:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ac28:	687b      	ldr	r3, [r7, #4]
 800ac2a:	68fa      	ldr	r2, [r7, #12]
 800ac2c:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR3 = OC_Config->Pulse;
 800ac2e:	683b      	ldr	r3, [r7, #0]
 800ac30:	685a      	ldr	r2, [r3, #4]
 800ac32:	687b      	ldr	r3, [r7, #4]
 800ac34:	63da      	str	r2, [r3, #60]	@ 0x3c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ac36:	687b      	ldr	r3, [r7, #4]
 800ac38:	697a      	ldr	r2, [r7, #20]
 800ac3a:	621a      	str	r2, [r3, #32]
}
 800ac3c:	bf00      	nop
 800ac3e:	371c      	adds	r7, #28
 800ac40:	46bd      	mov	sp, r7
 800ac42:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ac46:	4770      	bx	lr
 800ac48:	40012c00 	.word	0x40012c00
 800ac4c:	40013400 	.word	0x40013400
 800ac50:	40015000 	.word	0x40015000
 800ac54:	40014000 	.word	0x40014000
 800ac58:	40014400 	.word	0x40014400
 800ac5c:	40014800 	.word	0x40014800

0800ac60 <TIM_OC4_SetConfig>:
  * @param  TIMx to select the TIM peripheral
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC4_SetConfig(TIM_TypeDef *TIMx, const TIM_OC_InitTypeDef *OC_Config)
{
 800ac60:	b480      	push	{r7}
 800ac62:	b087      	sub	sp, #28
 800ac64:	af00      	add	r7, sp, #0
 800ac66:	6078      	str	r0, [r7, #4]
 800ac68:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ac6a:	687b      	ldr	r3, [r7, #4]
 800ac6c:	6a1b      	ldr	r3, [r3, #32]
 800ac6e:	617b      	str	r3, [r7, #20]

  /* Disable the Channel 4: Reset the CC4E Bit */
  TIMx->CCER &= ~TIM_CCER_CC4E;
 800ac70:	687b      	ldr	r3, [r7, #4]
 800ac72:	6a1b      	ldr	r3, [r3, #32]
 800ac74:	f423 5280 	bic.w	r2, r3, #4096	@ 0x1000
 800ac78:	687b      	ldr	r3, [r7, #4]
 800ac7a:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ac7c:	687b      	ldr	r3, [r7, #4]
 800ac7e:	685b      	ldr	r3, [r3, #4]
 800ac80:	613b      	str	r3, [r7, #16]

  /* Get the TIMx CCMR2 register value */
  tmpccmrx = TIMx->CCMR2;
 800ac82:	687b      	ldr	r3, [r7, #4]
 800ac84:	69db      	ldr	r3, [r3, #28]
 800ac86:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare mode and Capture/Compare selection Bits */
  tmpccmrx &= ~TIM_CCMR2_OC4M;
 800ac88:	68fb      	ldr	r3, [r7, #12]
 800ac8a:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ac8e:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ac92:	60fb      	str	r3, [r7, #12]
  tmpccmrx &= ~TIM_CCMR2_CC4S;
 800ac94:	68fb      	ldr	r3, [r7, #12]
 800ac96:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 800ac9a:	60fb      	str	r3, [r7, #12]

  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ac9c:	683b      	ldr	r3, [r7, #0]
 800ac9e:	681b      	ldr	r3, [r3, #0]
 800aca0:	021b      	lsls	r3, r3, #8
 800aca2:	68fa      	ldr	r2, [r7, #12]
 800aca4:	4313      	orrs	r3, r2
 800aca6:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC4P;
 800aca8:	697b      	ldr	r3, [r7, #20]
 800acaa:	f423 5300 	bic.w	r3, r3, #8192	@ 0x2000
 800acae:	617b      	str	r3, [r7, #20]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 12U);
 800acb0:	683b      	ldr	r3, [r7, #0]
 800acb2:	689b      	ldr	r3, [r3, #8]
 800acb4:	031b      	lsls	r3, r3, #12
 800acb6:	697a      	ldr	r2, [r7, #20]
 800acb8:	4313      	orrs	r3, r2
 800acba:	617b      	str	r3, [r7, #20]

  if (IS_TIM_CCXN_INSTANCE(TIMx, TIM_CHANNEL_4))
 800acbc:	687b      	ldr	r3, [r7, #4]
 800acbe:	4a2c      	ldr	r2, [pc, #176]	@ (800ad70 <TIM_OC4_SetConfig+0x110>)
 800acc0:	4293      	cmp	r3, r2
 800acc2:	d007      	beq.n	800acd4 <TIM_OC4_SetConfig+0x74>
 800acc4:	687b      	ldr	r3, [r7, #4]
 800acc6:	4a2b      	ldr	r2, [pc, #172]	@ (800ad74 <TIM_OC4_SetConfig+0x114>)
 800acc8:	4293      	cmp	r3, r2
 800acca:	d003      	beq.n	800acd4 <TIM_OC4_SetConfig+0x74>
 800accc:	687b      	ldr	r3, [r7, #4]
 800acce:	4a2a      	ldr	r2, [pc, #168]	@ (800ad78 <TIM_OC4_SetConfig+0x118>)
 800acd0:	4293      	cmp	r3, r2
 800acd2:	d10d      	bne.n	800acf0 <TIM_OC4_SetConfig+0x90>
  {
    assert_param(IS_TIM_OCN_POLARITY(OC_Config->OCNPolarity));

    /* Reset the Output N Polarity level */
    tmpccer &= ~TIM_CCER_CC4NP;
 800acd4:	697b      	ldr	r3, [r7, #20]
 800acd6:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800acda:	617b      	str	r3, [r7, #20]
    /* Set the Output N Polarity */
    tmpccer |= (OC_Config->OCNPolarity << 12U);
 800acdc:	683b      	ldr	r3, [r7, #0]
 800acde:	68db      	ldr	r3, [r3, #12]
 800ace0:	031b      	lsls	r3, r3, #12
 800ace2:	697a      	ldr	r2, [r7, #20]
 800ace4:	4313      	orrs	r3, r2
 800ace6:	617b      	str	r3, [r7, #20]
    /* Reset the Output N State */
    tmpccer &= ~TIM_CCER_CC4NE;
 800ace8:	697b      	ldr	r3, [r7, #20]
 800acea:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800acee:	617b      	str	r3, [r7, #20]
  }

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800acf0:	687b      	ldr	r3, [r7, #4]
 800acf2:	4a1f      	ldr	r2, [pc, #124]	@ (800ad70 <TIM_OC4_SetConfig+0x110>)
 800acf4:	4293      	cmp	r3, r2
 800acf6:	d013      	beq.n	800ad20 <TIM_OC4_SetConfig+0xc0>
 800acf8:	687b      	ldr	r3, [r7, #4]
 800acfa:	4a1e      	ldr	r2, [pc, #120]	@ (800ad74 <TIM_OC4_SetConfig+0x114>)
 800acfc:	4293      	cmp	r3, r2
 800acfe:	d00f      	beq.n	800ad20 <TIM_OC4_SetConfig+0xc0>
 800ad00:	687b      	ldr	r3, [r7, #4]
 800ad02:	4a1e      	ldr	r2, [pc, #120]	@ (800ad7c <TIM_OC4_SetConfig+0x11c>)
 800ad04:	4293      	cmp	r3, r2
 800ad06:	d00b      	beq.n	800ad20 <TIM_OC4_SetConfig+0xc0>
 800ad08:	687b      	ldr	r3, [r7, #4]
 800ad0a:	4a1d      	ldr	r2, [pc, #116]	@ (800ad80 <TIM_OC4_SetConfig+0x120>)
 800ad0c:	4293      	cmp	r3, r2
 800ad0e:	d007      	beq.n	800ad20 <TIM_OC4_SetConfig+0xc0>
 800ad10:	687b      	ldr	r3, [r7, #4]
 800ad12:	4a1c      	ldr	r2, [pc, #112]	@ (800ad84 <TIM_OC4_SetConfig+0x124>)
 800ad14:	4293      	cmp	r3, r2
 800ad16:	d003      	beq.n	800ad20 <TIM_OC4_SetConfig+0xc0>
 800ad18:	687b      	ldr	r3, [r7, #4]
 800ad1a:	4a17      	ldr	r2, [pc, #92]	@ (800ad78 <TIM_OC4_SetConfig+0x118>)
 800ad1c:	4293      	cmp	r3, r2
 800ad1e:	d113      	bne.n	800ad48 <TIM_OC4_SetConfig+0xe8>
    /* Check parameters */
    assert_param(IS_TIM_OCNIDLE_STATE(OC_Config->OCNIdleState));
    assert_param(IS_TIM_OCIDLE_STATE(OC_Config->OCIdleState));

    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4;
 800ad20:	693b      	ldr	r3, [r7, #16]
 800ad22:	f423 4380 	bic.w	r3, r3, #16384	@ 0x4000
 800ad26:	613b      	str	r3, [r7, #16]
    /* Reset the Output Compare N IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS4N;
 800ad28:	693b      	ldr	r3, [r7, #16]
 800ad2a:	f423 4300 	bic.w	r3, r3, #32768	@ 0x8000
 800ad2e:	613b      	str	r3, [r7, #16]

    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 6U);
 800ad30:	683b      	ldr	r3, [r7, #0]
 800ad32:	695b      	ldr	r3, [r3, #20]
 800ad34:	019b      	lsls	r3, r3, #6
 800ad36:	693a      	ldr	r2, [r7, #16]
 800ad38:	4313      	orrs	r3, r2
 800ad3a:	613b      	str	r3, [r7, #16]
    /* Set the Output N Idle state */
    tmpcr2 |= (OC_Config->OCNIdleState << 6U);
 800ad3c:	683b      	ldr	r3, [r7, #0]
 800ad3e:	699b      	ldr	r3, [r3, #24]
 800ad40:	019b      	lsls	r3, r3, #6
 800ad42:	693a      	ldr	r2, [r7, #16]
 800ad44:	4313      	orrs	r3, r2
 800ad46:	613b      	str	r3, [r7, #16]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ad48:	687b      	ldr	r3, [r7, #4]
 800ad4a:	693a      	ldr	r2, [r7, #16]
 800ad4c:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR2 */
  TIMx->CCMR2 = tmpccmrx;
 800ad4e:	687b      	ldr	r3, [r7, #4]
 800ad50:	68fa      	ldr	r2, [r7, #12]
 800ad52:	61da      	str	r2, [r3, #28]

  /* Set the Capture Compare Register value */
  TIMx->CCR4 = OC_Config->Pulse;
 800ad54:	683b      	ldr	r3, [r7, #0]
 800ad56:	685a      	ldr	r2, [r3, #4]
 800ad58:	687b      	ldr	r3, [r7, #4]
 800ad5a:	641a      	str	r2, [r3, #64]	@ 0x40

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ad5c:	687b      	ldr	r3, [r7, #4]
 800ad5e:	697a      	ldr	r2, [r7, #20]
 800ad60:	621a      	str	r2, [r3, #32]
}
 800ad62:	bf00      	nop
 800ad64:	371c      	adds	r7, #28
 800ad66:	46bd      	mov	sp, r7
 800ad68:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ad6c:	4770      	bx	lr
 800ad6e:	bf00      	nop
 800ad70:	40012c00 	.word	0x40012c00
 800ad74:	40013400 	.word	0x40013400
 800ad78:	40015000 	.word	0x40015000
 800ad7c:	40014000 	.word	0x40014000
 800ad80:	40014400 	.word	0x40014400
 800ad84:	40014800 	.word	0x40014800

0800ad88 <TIM_OC5_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC5_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ad88:	b480      	push	{r7}
 800ad8a:	b087      	sub	sp, #28
 800ad8c:	af00      	add	r7, sp, #0
 800ad8e:	6078      	str	r0, [r7, #4]
 800ad90:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ad92:	687b      	ldr	r3, [r7, #4]
 800ad94:	6a1b      	ldr	r3, [r3, #32]
 800ad96:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC5E;
 800ad98:	687b      	ldr	r3, [r7, #4]
 800ad9a:	6a1b      	ldr	r3, [r3, #32]
 800ad9c:	f423 3280 	bic.w	r2, r3, #65536	@ 0x10000
 800ada0:	687b      	ldr	r3, [r7, #4]
 800ada2:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ada4:	687b      	ldr	r3, [r7, #4]
 800ada6:	685b      	ldr	r3, [r3, #4]
 800ada8:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800adaa:	687b      	ldr	r3, [r7, #4]
 800adac:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800adae:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC5M);
 800adb0:	68fb      	ldr	r3, [r7, #12]
 800adb2:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800adb6:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800adba:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= OC_Config->OCMode;
 800adbc:	683b      	ldr	r3, [r7, #0]
 800adbe:	681b      	ldr	r3, [r3, #0]
 800adc0:	68fa      	ldr	r2, [r7, #12]
 800adc2:	4313      	orrs	r3, r2
 800adc4:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= ~TIM_CCER_CC5P;
 800adc6:	693b      	ldr	r3, [r7, #16]
 800adc8:	f423 3300 	bic.w	r3, r3, #131072	@ 0x20000
 800adcc:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 16U);
 800adce:	683b      	ldr	r3, [r7, #0]
 800add0:	689b      	ldr	r3, [r3, #8]
 800add2:	041b      	lsls	r3, r3, #16
 800add4:	693a      	ldr	r2, [r7, #16]
 800add6:	4313      	orrs	r3, r2
 800add8:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800adda:	687b      	ldr	r3, [r7, #4]
 800addc:	4a19      	ldr	r2, [pc, #100]	@ (800ae44 <TIM_OC5_SetConfig+0xbc>)
 800adde:	4293      	cmp	r3, r2
 800ade0:	d013      	beq.n	800ae0a <TIM_OC5_SetConfig+0x82>
 800ade2:	687b      	ldr	r3, [r7, #4]
 800ade4:	4a18      	ldr	r2, [pc, #96]	@ (800ae48 <TIM_OC5_SetConfig+0xc0>)
 800ade6:	4293      	cmp	r3, r2
 800ade8:	d00f      	beq.n	800ae0a <TIM_OC5_SetConfig+0x82>
 800adea:	687b      	ldr	r3, [r7, #4]
 800adec:	4a17      	ldr	r2, [pc, #92]	@ (800ae4c <TIM_OC5_SetConfig+0xc4>)
 800adee:	4293      	cmp	r3, r2
 800adf0:	d00b      	beq.n	800ae0a <TIM_OC5_SetConfig+0x82>
 800adf2:	687b      	ldr	r3, [r7, #4]
 800adf4:	4a16      	ldr	r2, [pc, #88]	@ (800ae50 <TIM_OC5_SetConfig+0xc8>)
 800adf6:	4293      	cmp	r3, r2
 800adf8:	d007      	beq.n	800ae0a <TIM_OC5_SetConfig+0x82>
 800adfa:	687b      	ldr	r3, [r7, #4]
 800adfc:	4a15      	ldr	r2, [pc, #84]	@ (800ae54 <TIM_OC5_SetConfig+0xcc>)
 800adfe:	4293      	cmp	r3, r2
 800ae00:	d003      	beq.n	800ae0a <TIM_OC5_SetConfig+0x82>
 800ae02:	687b      	ldr	r3, [r7, #4]
 800ae04:	4a14      	ldr	r2, [pc, #80]	@ (800ae58 <TIM_OC5_SetConfig+0xd0>)
 800ae06:	4293      	cmp	r3, r2
 800ae08:	d109      	bne.n	800ae1e <TIM_OC5_SetConfig+0x96>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS5;
 800ae0a:	697b      	ldr	r3, [r7, #20]
 800ae0c:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800ae10:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 8U);
 800ae12:	683b      	ldr	r3, [r7, #0]
 800ae14:	695b      	ldr	r3, [r3, #20]
 800ae16:	021b      	lsls	r3, r3, #8
 800ae18:	697a      	ldr	r2, [r7, #20]
 800ae1a:	4313      	orrs	r3, r2
 800ae1c:	617b      	str	r3, [r7, #20]
  }
  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800ae1e:	687b      	ldr	r3, [r7, #4]
 800ae20:	697a      	ldr	r2, [r7, #20]
 800ae22:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800ae24:	687b      	ldr	r3, [r7, #4]
 800ae26:	68fa      	ldr	r2, [r7, #12]
 800ae28:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR5 = OC_Config->Pulse;
 800ae2a:	683b      	ldr	r3, [r7, #0]
 800ae2c:	685a      	ldr	r2, [r3, #4]
 800ae2e:	687b      	ldr	r3, [r7, #4]
 800ae30:	649a      	str	r2, [r3, #72]	@ 0x48

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800ae32:	687b      	ldr	r3, [r7, #4]
 800ae34:	693a      	ldr	r2, [r7, #16]
 800ae36:	621a      	str	r2, [r3, #32]
}
 800ae38:	bf00      	nop
 800ae3a:	371c      	adds	r7, #28
 800ae3c:	46bd      	mov	sp, r7
 800ae3e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ae42:	4770      	bx	lr
 800ae44:	40012c00 	.word	0x40012c00
 800ae48:	40013400 	.word	0x40013400
 800ae4c:	40014000 	.word	0x40014000
 800ae50:	40014400 	.word	0x40014400
 800ae54:	40014800 	.word	0x40014800
 800ae58:	40015000 	.word	0x40015000

0800ae5c <TIM_OC6_SetConfig>:
  * @param  OC_Config The output configuration structure
  * @retval None
  */
static void TIM_OC6_SetConfig(TIM_TypeDef *TIMx,
                              const TIM_OC_InitTypeDef *OC_Config)
{
 800ae5c:	b480      	push	{r7}
 800ae5e:	b087      	sub	sp, #28
 800ae60:	af00      	add	r7, sp, #0
 800ae62:	6078      	str	r0, [r7, #4]
 800ae64:	6039      	str	r1, [r7, #0]
  uint32_t tmpccmrx;
  uint32_t tmpccer;
  uint32_t tmpcr2;

  /* Get the TIMx CCER register value */
  tmpccer = TIMx->CCER;
 800ae66:	687b      	ldr	r3, [r7, #4]
 800ae68:	6a1b      	ldr	r3, [r3, #32]
 800ae6a:	613b      	str	r3, [r7, #16]

  /* Disable the output: Reset the CCxE Bit */
  TIMx->CCER &= ~TIM_CCER_CC6E;
 800ae6c:	687b      	ldr	r3, [r7, #4]
 800ae6e:	6a1b      	ldr	r3, [r3, #32]
 800ae70:	f423 1280 	bic.w	r2, r3, #1048576	@ 0x100000
 800ae74:	687b      	ldr	r3, [r7, #4]
 800ae76:	621a      	str	r2, [r3, #32]

  /* Get the TIMx CR2 register value */
  tmpcr2 =  TIMx->CR2;
 800ae78:	687b      	ldr	r3, [r7, #4]
 800ae7a:	685b      	ldr	r3, [r3, #4]
 800ae7c:	617b      	str	r3, [r7, #20]
  /* Get the TIMx CCMR1 register value */
  tmpccmrx = TIMx->CCMR3;
 800ae7e:	687b      	ldr	r3, [r7, #4]
 800ae80:	6d1b      	ldr	r3, [r3, #80]	@ 0x50
 800ae82:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Compare Mode Bits */
  tmpccmrx &= ~(TIM_CCMR3_OC6M);
 800ae84:	68fb      	ldr	r3, [r7, #12]
 800ae86:	f023 7380 	bic.w	r3, r3, #16777216	@ 0x1000000
 800ae8a:	f423 43e0 	bic.w	r3, r3, #28672	@ 0x7000
 800ae8e:	60fb      	str	r3, [r7, #12]
  /* Select the Output Compare Mode */
  tmpccmrx |= (OC_Config->OCMode << 8U);
 800ae90:	683b      	ldr	r3, [r7, #0]
 800ae92:	681b      	ldr	r3, [r3, #0]
 800ae94:	021b      	lsls	r3, r3, #8
 800ae96:	68fa      	ldr	r2, [r7, #12]
 800ae98:	4313      	orrs	r3, r2
 800ae9a:	60fb      	str	r3, [r7, #12]

  /* Reset the Output Polarity level */
  tmpccer &= (uint32_t)~TIM_CCER_CC6P;
 800ae9c:	693b      	ldr	r3, [r7, #16]
 800ae9e:	f423 1300 	bic.w	r3, r3, #2097152	@ 0x200000
 800aea2:	613b      	str	r3, [r7, #16]
  /* Set the Output Compare Polarity */
  tmpccer |= (OC_Config->OCPolarity << 20U);
 800aea4:	683b      	ldr	r3, [r7, #0]
 800aea6:	689b      	ldr	r3, [r3, #8]
 800aea8:	051b      	lsls	r3, r3, #20
 800aeaa:	693a      	ldr	r2, [r7, #16]
 800aeac:	4313      	orrs	r3, r2
 800aeae:	613b      	str	r3, [r7, #16]

  if (IS_TIM_BREAK_INSTANCE(TIMx))
 800aeb0:	687b      	ldr	r3, [r7, #4]
 800aeb2:	4a1a      	ldr	r2, [pc, #104]	@ (800af1c <TIM_OC6_SetConfig+0xc0>)
 800aeb4:	4293      	cmp	r3, r2
 800aeb6:	d013      	beq.n	800aee0 <TIM_OC6_SetConfig+0x84>
 800aeb8:	687b      	ldr	r3, [r7, #4]
 800aeba:	4a19      	ldr	r2, [pc, #100]	@ (800af20 <TIM_OC6_SetConfig+0xc4>)
 800aebc:	4293      	cmp	r3, r2
 800aebe:	d00f      	beq.n	800aee0 <TIM_OC6_SetConfig+0x84>
 800aec0:	687b      	ldr	r3, [r7, #4]
 800aec2:	4a18      	ldr	r2, [pc, #96]	@ (800af24 <TIM_OC6_SetConfig+0xc8>)
 800aec4:	4293      	cmp	r3, r2
 800aec6:	d00b      	beq.n	800aee0 <TIM_OC6_SetConfig+0x84>
 800aec8:	687b      	ldr	r3, [r7, #4]
 800aeca:	4a17      	ldr	r2, [pc, #92]	@ (800af28 <TIM_OC6_SetConfig+0xcc>)
 800aecc:	4293      	cmp	r3, r2
 800aece:	d007      	beq.n	800aee0 <TIM_OC6_SetConfig+0x84>
 800aed0:	687b      	ldr	r3, [r7, #4]
 800aed2:	4a16      	ldr	r2, [pc, #88]	@ (800af2c <TIM_OC6_SetConfig+0xd0>)
 800aed4:	4293      	cmp	r3, r2
 800aed6:	d003      	beq.n	800aee0 <TIM_OC6_SetConfig+0x84>
 800aed8:	687b      	ldr	r3, [r7, #4]
 800aeda:	4a15      	ldr	r2, [pc, #84]	@ (800af30 <TIM_OC6_SetConfig+0xd4>)
 800aedc:	4293      	cmp	r3, r2
 800aede:	d109      	bne.n	800aef4 <TIM_OC6_SetConfig+0x98>
  {
    /* Reset the Output Compare IDLE State */
    tmpcr2 &= ~TIM_CR2_OIS6;
 800aee0:	697b      	ldr	r3, [r7, #20]
 800aee2:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 800aee6:	617b      	str	r3, [r7, #20]
    /* Set the Output Idle state */
    tmpcr2 |= (OC_Config->OCIdleState << 10U);
 800aee8:	683b      	ldr	r3, [r7, #0]
 800aeea:	695b      	ldr	r3, [r3, #20]
 800aeec:	029b      	lsls	r3, r3, #10
 800aeee:	697a      	ldr	r2, [r7, #20]
 800aef0:	4313      	orrs	r3, r2
 800aef2:	617b      	str	r3, [r7, #20]
  }

  /* Write to TIMx CR2 */
  TIMx->CR2 = tmpcr2;
 800aef4:	687b      	ldr	r3, [r7, #4]
 800aef6:	697a      	ldr	r2, [r7, #20]
 800aef8:	605a      	str	r2, [r3, #4]

  /* Write to TIMx CCMR3 */
  TIMx->CCMR3 = tmpccmrx;
 800aefa:	687b      	ldr	r3, [r7, #4]
 800aefc:	68fa      	ldr	r2, [r7, #12]
 800aefe:	651a      	str	r2, [r3, #80]	@ 0x50

  /* Set the Capture Compare Register value */
  TIMx->CCR6 = OC_Config->Pulse;
 800af00:	683b      	ldr	r3, [r7, #0]
 800af02:	685a      	ldr	r2, [r3, #4]
 800af04:	687b      	ldr	r3, [r7, #4]
 800af06:	64da      	str	r2, [r3, #76]	@ 0x4c

  /* Write to TIMx CCER */
  TIMx->CCER = tmpccer;
 800af08:	687b      	ldr	r3, [r7, #4]
 800af0a:	693a      	ldr	r2, [r7, #16]
 800af0c:	621a      	str	r2, [r3, #32]
}
 800af0e:	bf00      	nop
 800af10:	371c      	adds	r7, #28
 800af12:	46bd      	mov	sp, r7
 800af14:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af18:	4770      	bx	lr
 800af1a:	bf00      	nop
 800af1c:	40012c00 	.word	0x40012c00
 800af20:	40013400 	.word	0x40013400
 800af24:	40014000 	.word	0x40014000
 800af28:	40014400 	.word	0x40014400
 800af2c:	40014800 	.word	0x40014800
 800af30:	40015000 	.word	0x40015000

0800af34 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af34:	b480      	push	{r7}
 800af36:	b087      	sub	sp, #28
 800af38:	af00      	add	r7, sp, #0
 800af3a:	60f8      	str	r0, [r7, #12]
 800af3c:	60b9      	str	r1, [r7, #8]
 800af3e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 800af40:	68fb      	ldr	r3, [r7, #12]
 800af42:	6a1b      	ldr	r3, [r3, #32]
 800af44:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800af46:	68fb      	ldr	r3, [r7, #12]
 800af48:	6a1b      	ldr	r3, [r3, #32]
 800af4a:	f023 0201 	bic.w	r2, r3, #1
 800af4e:	68fb      	ldr	r3, [r7, #12]
 800af50:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800af52:	68fb      	ldr	r3, [r7, #12]
 800af54:	699b      	ldr	r3, [r3, #24]
 800af56:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800af58:	693b      	ldr	r3, [r7, #16]
 800af5a:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 800af5e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 800af60:	687b      	ldr	r3, [r7, #4]
 800af62:	011b      	lsls	r3, r3, #4
 800af64:	693a      	ldr	r2, [r7, #16]
 800af66:	4313      	orrs	r3, r2
 800af68:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800af6a:	697b      	ldr	r3, [r7, #20]
 800af6c:	f023 030a 	bic.w	r3, r3, #10
 800af70:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 800af72:	697a      	ldr	r2, [r7, #20]
 800af74:	68bb      	ldr	r3, [r7, #8]
 800af76:	4313      	orrs	r3, r2
 800af78:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800af7a:	68fb      	ldr	r3, [r7, #12]
 800af7c:	693a      	ldr	r2, [r7, #16]
 800af7e:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800af80:	68fb      	ldr	r3, [r7, #12]
 800af82:	697a      	ldr	r2, [r7, #20]
 800af84:	621a      	str	r2, [r3, #32]
}
 800af86:	bf00      	nop
 800af88:	371c      	adds	r7, #28
 800af8a:	46bd      	mov	sp, r7
 800af8c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800af90:	4770      	bx	lr

0800af92 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 800af92:	b480      	push	{r7}
 800af94:	b087      	sub	sp, #28
 800af96:	af00      	add	r7, sp, #0
 800af98:	60f8      	str	r0, [r7, #12]
 800af9a:	60b9      	str	r1, [r7, #8]
 800af9c:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 800af9e:	68fb      	ldr	r3, [r7, #12]
 800afa0:	6a1b      	ldr	r3, [r3, #32]
 800afa2:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 800afa4:	68fb      	ldr	r3, [r7, #12]
 800afa6:	6a1b      	ldr	r3, [r3, #32]
 800afa8:	f023 0210 	bic.w	r2, r3, #16
 800afac:	68fb      	ldr	r3, [r7, #12]
 800afae:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 800afb0:	68fb      	ldr	r3, [r7, #12]
 800afb2:	699b      	ldr	r3, [r3, #24]
 800afb4:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 800afb6:	693b      	ldr	r3, [r7, #16]
 800afb8:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800afbc:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 800afbe:	687b      	ldr	r3, [r7, #4]
 800afc0:	031b      	lsls	r3, r3, #12
 800afc2:	693a      	ldr	r2, [r7, #16]
 800afc4:	4313      	orrs	r3, r2
 800afc6:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800afc8:	697b      	ldr	r3, [r7, #20]
 800afca:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 800afce:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 800afd0:	68bb      	ldr	r3, [r7, #8]
 800afd2:	011b      	lsls	r3, r3, #4
 800afd4:	697a      	ldr	r2, [r7, #20]
 800afd6:	4313      	orrs	r3, r2
 800afd8:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800afda:	68fb      	ldr	r3, [r7, #12]
 800afdc:	693a      	ldr	r2, [r7, #16]
 800afde:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 800afe0:	68fb      	ldr	r3, [r7, #12]
 800afe2:	697a      	ldr	r2, [r7, #20]
 800afe4:	621a      	str	r2, [r3, #32]
}
 800afe6:	bf00      	nop
 800afe8:	371c      	adds	r7, #28
 800afea:	46bd      	mov	sp, r7
 800afec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800aff0:	4770      	bx	lr

0800aff2 <TIM_ITRx_SetConfig>:
  *       (*)  Value not defined in all devices.
  *
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 800aff2:	b480      	push	{r7}
 800aff4:	b085      	sub	sp, #20
 800aff6:	af00      	add	r7, sp, #0
 800aff8:	6078      	str	r0, [r7, #4]
 800affa:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 800affc:	687b      	ldr	r3, [r7, #4]
 800affe:	689b      	ldr	r3, [r3, #8]
 800b000:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 800b002:	68fb      	ldr	r3, [r7, #12]
 800b004:	f423 1340 	bic.w	r3, r3, #3145728	@ 0x300000
 800b008:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b00c:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 800b00e:	683a      	ldr	r2, [r7, #0]
 800b010:	68fb      	ldr	r3, [r7, #12]
 800b012:	4313      	orrs	r3, r2
 800b014:	f043 0307 	orr.w	r3, r3, #7
 800b018:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b01a:	687b      	ldr	r3, [r7, #4]
 800b01c:	68fa      	ldr	r2, [r7, #12]
 800b01e:	609a      	str	r2, [r3, #8]
}
 800b020:	bf00      	nop
 800b022:	3714      	adds	r7, #20
 800b024:	46bd      	mov	sp, r7
 800b026:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b02a:	4770      	bx	lr

0800b02c <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 800b02c:	b480      	push	{r7}
 800b02e:	b087      	sub	sp, #28
 800b030:	af00      	add	r7, sp, #0
 800b032:	60f8      	str	r0, [r7, #12]
 800b034:	60b9      	str	r1, [r7, #8]
 800b036:	607a      	str	r2, [r7, #4]
 800b038:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 800b03a:	68fb      	ldr	r3, [r7, #12]
 800b03c:	689b      	ldr	r3, [r3, #8]
 800b03e:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 800b040:	697b      	ldr	r3, [r7, #20]
 800b042:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 800b046:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 800b048:	683b      	ldr	r3, [r7, #0]
 800b04a:	021a      	lsls	r2, r3, #8
 800b04c:	687b      	ldr	r3, [r7, #4]
 800b04e:	431a      	orrs	r2, r3
 800b050:	68bb      	ldr	r3, [r7, #8]
 800b052:	4313      	orrs	r3, r2
 800b054:	697a      	ldr	r2, [r7, #20]
 800b056:	4313      	orrs	r3, r2
 800b058:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 800b05a:	68fb      	ldr	r3, [r7, #12]
 800b05c:	697a      	ldr	r2, [r7, #20]
 800b05e:	609a      	str	r2, [r3, #8]
}
 800b060:	bf00      	nop
 800b062:	371c      	adds	r7, #28
 800b064:	46bd      	mov	sp, r7
 800b066:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b06a:	4770      	bx	lr

0800b06c <TIM_CCxChannelCmd>:
  * @param  ChannelState specifies the TIM Channel CCxE bit new state.
  *          This parameter can be: TIM_CCx_ENABLE or TIM_CCx_DISABLE.
  * @retval None
  */
void TIM_CCxChannelCmd(TIM_TypeDef *TIMx, uint32_t Channel, uint32_t ChannelState)
{
 800b06c:	b480      	push	{r7}
 800b06e:	b087      	sub	sp, #28
 800b070:	af00      	add	r7, sp, #0
 800b072:	60f8      	str	r0, [r7, #12]
 800b074:	60b9      	str	r1, [r7, #8]
 800b076:	607a      	str	r2, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_CC1_INSTANCE(TIMx));
  assert_param(IS_TIM_CHANNELS(Channel));

  tmp = TIM_CCER_CC1E << (Channel & 0x1FU); /* 0x1FU = 31 bits max shift */
 800b078:	68bb      	ldr	r3, [r7, #8]
 800b07a:	f003 031f 	and.w	r3, r3, #31
 800b07e:	2201      	movs	r2, #1
 800b080:	fa02 f303 	lsl.w	r3, r2, r3
 800b084:	617b      	str	r3, [r7, #20]

  /* Reset the CCxE Bit */
  TIMx->CCER &= ~tmp;
 800b086:	68fb      	ldr	r3, [r7, #12]
 800b088:	6a1a      	ldr	r2, [r3, #32]
 800b08a:	697b      	ldr	r3, [r7, #20]
 800b08c:	43db      	mvns	r3, r3
 800b08e:	401a      	ands	r2, r3
 800b090:	68fb      	ldr	r3, [r7, #12]
 800b092:	621a      	str	r2, [r3, #32]

  /* Set or reset the CCxE Bit */
  TIMx->CCER |= (uint32_t)(ChannelState << (Channel & 0x1FU)); /* 0x1FU = 31 bits max shift */
 800b094:	68fb      	ldr	r3, [r7, #12]
 800b096:	6a1a      	ldr	r2, [r3, #32]
 800b098:	68bb      	ldr	r3, [r7, #8]
 800b09a:	f003 031f 	and.w	r3, r3, #31
 800b09e:	6879      	ldr	r1, [r7, #4]
 800b0a0:	fa01 f303 	lsl.w	r3, r1, r3
 800b0a4:	431a      	orrs	r2, r3
 800b0a6:	68fb      	ldr	r3, [r7, #12]
 800b0a8:	621a      	str	r2, [r3, #32]
}
 800b0aa:	bf00      	nop
 800b0ac:	371c      	adds	r7, #28
 800b0ae:	46bd      	mov	sp, r7
 800b0b0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b0b4:	4770      	bx	lr
	...

0800b0b8 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 800b0b8:	b480      	push	{r7}
 800b0ba:	b085      	sub	sp, #20
 800b0bc:	af00      	add	r7, sp, #0
 800b0be:	6078      	str	r0, [r7, #4]
 800b0c0:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800b0c2:	687b      	ldr	r3, [r7, #4]
 800b0c4:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 800b0c8:	2b01      	cmp	r3, #1
 800b0ca:	d101      	bne.n	800b0d0 <HAL_TIMEx_MasterConfigSynchronization+0x18>
 800b0cc:	2302      	movs	r3, #2
 800b0ce:	e074      	b.n	800b1ba <HAL_TIMEx_MasterConfigSynchronization+0x102>
 800b0d0:	687b      	ldr	r3, [r7, #4]
 800b0d2:	2201      	movs	r2, #1
 800b0d4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 800b0d8:	687b      	ldr	r3, [r7, #4]
 800b0da:	2202      	movs	r2, #2
 800b0dc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800b0e0:	687b      	ldr	r3, [r7, #4]
 800b0e2:	681b      	ldr	r3, [r3, #0]
 800b0e4:	685b      	ldr	r3, [r3, #4]
 800b0e6:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 800b0e8:	687b      	ldr	r3, [r7, #4]
 800b0ea:	681b      	ldr	r3, [r3, #0]
 800b0ec:	689b      	ldr	r3, [r3, #8]
 800b0ee:	60bb      	str	r3, [r7, #8]

  /* If the timer supports ADC synchronization through TRGO2, set the master mode selection 2 */
  if (IS_TIM_TRGO2_INSTANCE(htim->Instance))
 800b0f0:	687b      	ldr	r3, [r7, #4]
 800b0f2:	681b      	ldr	r3, [r3, #0]
 800b0f4:	4a34      	ldr	r2, [pc, #208]	@ (800b1c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b0f6:	4293      	cmp	r3, r2
 800b0f8:	d009      	beq.n	800b10e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b0fa:	687b      	ldr	r3, [r7, #4]
 800b0fc:	681b      	ldr	r3, [r3, #0]
 800b0fe:	4a33      	ldr	r2, [pc, #204]	@ (800b1cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b100:	4293      	cmp	r3, r2
 800b102:	d004      	beq.n	800b10e <HAL_TIMEx_MasterConfigSynchronization+0x56>
 800b104:	687b      	ldr	r3, [r7, #4]
 800b106:	681b      	ldr	r3, [r3, #0]
 800b108:	4a31      	ldr	r2, [pc, #196]	@ (800b1d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b10a:	4293      	cmp	r3, r2
 800b10c:	d108      	bne.n	800b120 <HAL_TIMEx_MasterConfigSynchronization+0x68>
  {
    /* Check the parameters */
    assert_param(IS_TIM_TRGO2_SOURCE(sMasterConfig->MasterOutputTrigger2));

    /* Clear the MMS2 bits */
    tmpcr2 &= ~TIM_CR2_MMS2;
 800b10e:	68fb      	ldr	r3, [r7, #12]
 800b110:	f423 0370 	bic.w	r3, r3, #15728640	@ 0xf00000
 800b114:	60fb      	str	r3, [r7, #12]
    /* Select the TRGO2 source*/
    tmpcr2 |= sMasterConfig->MasterOutputTrigger2;
 800b116:	683b      	ldr	r3, [r7, #0]
 800b118:	685b      	ldr	r3, [r3, #4]
 800b11a:	68fa      	ldr	r2, [r7, #12]
 800b11c:	4313      	orrs	r3, r2
 800b11e:	60fb      	str	r3, [r7, #12]
  }

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800b120:	68fb      	ldr	r3, [r7, #12]
 800b122:	f023 7300 	bic.w	r3, r3, #33554432	@ 0x2000000
 800b126:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800b12a:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 800b12c:	683b      	ldr	r3, [r7, #0]
 800b12e:	681b      	ldr	r3, [r3, #0]
 800b130:	68fa      	ldr	r2, [r7, #12]
 800b132:	4313      	orrs	r3, r2
 800b134:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800b136:	687b      	ldr	r3, [r7, #4]
 800b138:	681b      	ldr	r3, [r3, #0]
 800b13a:	68fa      	ldr	r2, [r7, #12]
 800b13c:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 800b13e:	687b      	ldr	r3, [r7, #4]
 800b140:	681b      	ldr	r3, [r3, #0]
 800b142:	4a21      	ldr	r2, [pc, #132]	@ (800b1c8 <HAL_TIMEx_MasterConfigSynchronization+0x110>)
 800b144:	4293      	cmp	r3, r2
 800b146:	d022      	beq.n	800b18e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b148:	687b      	ldr	r3, [r7, #4]
 800b14a:	681b      	ldr	r3, [r3, #0]
 800b14c:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800b150:	d01d      	beq.n	800b18e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b152:	687b      	ldr	r3, [r7, #4]
 800b154:	681b      	ldr	r3, [r3, #0]
 800b156:	4a1f      	ldr	r2, [pc, #124]	@ (800b1d4 <HAL_TIMEx_MasterConfigSynchronization+0x11c>)
 800b158:	4293      	cmp	r3, r2
 800b15a:	d018      	beq.n	800b18e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b15c:	687b      	ldr	r3, [r7, #4]
 800b15e:	681b      	ldr	r3, [r3, #0]
 800b160:	4a1d      	ldr	r2, [pc, #116]	@ (800b1d8 <HAL_TIMEx_MasterConfigSynchronization+0x120>)
 800b162:	4293      	cmp	r3, r2
 800b164:	d013      	beq.n	800b18e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b166:	687b      	ldr	r3, [r7, #4]
 800b168:	681b      	ldr	r3, [r3, #0]
 800b16a:	4a1c      	ldr	r2, [pc, #112]	@ (800b1dc <HAL_TIMEx_MasterConfigSynchronization+0x124>)
 800b16c:	4293      	cmp	r3, r2
 800b16e:	d00e      	beq.n	800b18e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b170:	687b      	ldr	r3, [r7, #4]
 800b172:	681b      	ldr	r3, [r3, #0]
 800b174:	4a15      	ldr	r2, [pc, #84]	@ (800b1cc <HAL_TIMEx_MasterConfigSynchronization+0x114>)
 800b176:	4293      	cmp	r3, r2
 800b178:	d009      	beq.n	800b18e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b17a:	687b      	ldr	r3, [r7, #4]
 800b17c:	681b      	ldr	r3, [r3, #0]
 800b17e:	4a18      	ldr	r2, [pc, #96]	@ (800b1e0 <HAL_TIMEx_MasterConfigSynchronization+0x128>)
 800b180:	4293      	cmp	r3, r2
 800b182:	d004      	beq.n	800b18e <HAL_TIMEx_MasterConfigSynchronization+0xd6>
 800b184:	687b      	ldr	r3, [r7, #4]
 800b186:	681b      	ldr	r3, [r3, #0]
 800b188:	4a11      	ldr	r2, [pc, #68]	@ (800b1d0 <HAL_TIMEx_MasterConfigSynchronization+0x118>)
 800b18a:	4293      	cmp	r3, r2
 800b18c:	d10c      	bne.n	800b1a8 <HAL_TIMEx_MasterConfigSynchronization+0xf0>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 800b18e:	68bb      	ldr	r3, [r7, #8]
 800b190:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800b194:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800b196:	683b      	ldr	r3, [r7, #0]
 800b198:	689b      	ldr	r3, [r3, #8]
 800b19a:	68ba      	ldr	r2, [r7, #8]
 800b19c:	4313      	orrs	r3, r2
 800b19e:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 800b1a0:	687b      	ldr	r3, [r7, #4]
 800b1a2:	681b      	ldr	r3, [r3, #0]
 800b1a4:	68ba      	ldr	r2, [r7, #8]
 800b1a6:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 800b1a8:	687b      	ldr	r3, [r7, #4]
 800b1aa:	2201      	movs	r2, #1
 800b1ac:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 800b1b0:	687b      	ldr	r3, [r7, #4]
 800b1b2:	2200      	movs	r2, #0
 800b1b4:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 800b1b8:	2300      	movs	r3, #0
}
 800b1ba:	4618      	mov	r0, r3
 800b1bc:	3714      	adds	r7, #20
 800b1be:	46bd      	mov	sp, r7
 800b1c0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1c4:	4770      	bx	lr
 800b1c6:	bf00      	nop
 800b1c8:	40012c00 	.word	0x40012c00
 800b1cc:	40013400 	.word	0x40013400
 800b1d0:	40015000 	.word	0x40015000
 800b1d4:	40000400 	.word	0x40000400
 800b1d8:	40000800 	.word	0x40000800
 800b1dc:	40000c00 	.word	0x40000c00
 800b1e0:	40014000 	.word	0x40014000

0800b1e4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 800b1e4:	b480      	push	{r7}
 800b1e6:	b083      	sub	sp, #12
 800b1e8:	af00      	add	r7, sp, #0
 800b1ea:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 800b1ec:	bf00      	nop
 800b1ee:	370c      	adds	r7, #12
 800b1f0:	46bd      	mov	sp, r7
 800b1f2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b1f6:	4770      	bx	lr

0800b1f8 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 800b1f8:	b480      	push	{r7}
 800b1fa:	b083      	sub	sp, #12
 800b1fc:	af00      	add	r7, sp, #0
 800b1fe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 800b200:	bf00      	nop
 800b202:	370c      	adds	r7, #12
 800b204:	46bd      	mov	sp, r7
 800b206:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b20a:	4770      	bx	lr

0800b20c <HAL_TIMEx_Break2Callback>:
  * @brief  Break2 detection callback in non blocking mode
  * @param  htim: TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_Break2Callback(TIM_HandleTypeDef *htim)
{
 800b20c:	b480      	push	{r7}
 800b20e:	b083      	sub	sp, #12
 800b210:	af00      	add	r7, sp, #0
 800b212:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function Should not be modified, when the callback is needed,
            the HAL_TIMEx_Break2Callback could be implemented in the user file
   */
}
 800b214:	bf00      	nop
 800b216:	370c      	adds	r7, #12
 800b218:	46bd      	mov	sp, r7
 800b21a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b21e:	4770      	bx	lr

0800b220 <HAL_TIMEx_EncoderIndexCallback>:
  * @brief  Encoder index callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_EncoderIndexCallback(TIM_HandleTypeDef *htim)
{
 800b220:	b480      	push	{r7}
 800b222:	b083      	sub	sp, #12
 800b224:	af00      	add	r7, sp, #0
 800b226:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_EncoderIndexCallback could be implemented in the user file
   */
}
 800b228:	bf00      	nop
 800b22a:	370c      	adds	r7, #12
 800b22c:	46bd      	mov	sp, r7
 800b22e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b232:	4770      	bx	lr

0800b234 <HAL_TIMEx_DirectionChangeCallback>:
  * @brief  Direction change callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_DirectionChangeCallback(TIM_HandleTypeDef *htim)
{
 800b234:	b480      	push	{r7}
 800b236:	b083      	sub	sp, #12
 800b238:	af00      	add	r7, sp, #0
 800b23a:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_DirectionChangeCallback could be implemented in the user file
   */
}
 800b23c:	bf00      	nop
 800b23e:	370c      	adds	r7, #12
 800b240:	46bd      	mov	sp, r7
 800b242:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b246:	4770      	bx	lr

0800b248 <HAL_TIMEx_IndexErrorCallback>:
  * @brief  Index error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_IndexErrorCallback(TIM_HandleTypeDef *htim)
{
 800b248:	b480      	push	{r7}
 800b24a:	b083      	sub	sp, #12
 800b24c:	af00      	add	r7, sp, #0
 800b24e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_IndexErrorCallback could be implemented in the user file
   */
}
 800b250:	bf00      	nop
 800b252:	370c      	adds	r7, #12
 800b254:	46bd      	mov	sp, r7
 800b256:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b25a:	4770      	bx	lr

0800b25c <HAL_TIMEx_TransitionErrorCallback>:
  * @brief  Transition error callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_TransitionErrorCallback(TIM_HandleTypeDef *htim)
{
 800b25c:	b480      	push	{r7}
 800b25e:	b083      	sub	sp, #12
 800b260:	af00      	add	r7, sp, #0
 800b262:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_TransitionErrorCallback could be implemented in the user file
   */
}
 800b264:	bf00      	nop
 800b266:	370c      	adds	r7, #12
 800b268:	46bd      	mov	sp, r7
 800b26a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800b26e:	4770      	bx	lr

0800b270 <HAL_UART_Init>:
  *        parameters in the UART_InitTypeDef and initialize the associated handle.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Init(UART_HandleTypeDef *huart)
{
 800b270:	b580      	push	{r7, lr}
 800b272:	b082      	sub	sp, #8
 800b274:	af00      	add	r7, sp, #0
 800b276:	6078      	str	r0, [r7, #4]
  /* Check the UART handle allocation */
  if (huart == NULL)
 800b278:	687b      	ldr	r3, [r7, #4]
 800b27a:	2b00      	cmp	r3, #0
 800b27c:	d101      	bne.n	800b282 <HAL_UART_Init+0x12>
  {
    return HAL_ERROR;
 800b27e:	2301      	movs	r3, #1
 800b280:	e042      	b.n	800b308 <HAL_UART_Init+0x98>
  {
    /* Check the parameters */
    assert_param((IS_UART_INSTANCE(huart->Instance)) || (IS_LPUART_INSTANCE(huart->Instance)));
  }

  if (huart->gState == HAL_UART_STATE_RESET)
 800b282:	687b      	ldr	r3, [r7, #4]
 800b284:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b288:	2b00      	cmp	r3, #0
 800b28a:	d106      	bne.n	800b29a <HAL_UART_Init+0x2a>
  {
    /* Allocate lock resource and initialize it */
    huart->Lock = HAL_UNLOCKED;
 800b28c:	687b      	ldr	r3, [r7, #4]
 800b28e:	2200      	movs	r2, #0
 800b290:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

    /* Init the low level hardware */
    huart->MspInitCallback(huart);
#else
    /* Init the low level hardware : GPIO, CLOCK */
    HAL_UART_MspInit(huart);
 800b294:	6878      	ldr	r0, [r7, #4]
 800b296:	f7f9 fe8b 	bl	8004fb0 <HAL_UART_MspInit>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
  }

  huart->gState = HAL_UART_STATE_BUSY;
 800b29a:	687b      	ldr	r3, [r7, #4]
 800b29c:	2224      	movs	r2, #36	@ 0x24
 800b29e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  __HAL_UART_DISABLE(huart);
 800b2a2:	687b      	ldr	r3, [r7, #4]
 800b2a4:	681b      	ldr	r3, [r3, #0]
 800b2a6:	681a      	ldr	r2, [r3, #0]
 800b2a8:	687b      	ldr	r3, [r7, #4]
 800b2aa:	681b      	ldr	r3, [r3, #0]
 800b2ac:	f022 0201 	bic.w	r2, r2, #1
 800b2b0:	601a      	str	r2, [r3, #0]

  /* Perform advanced settings configuration */
  /* For some items, configuration requires to be done prior TE and RE bits are set */
  if (huart->AdvancedInit.AdvFeatureInit != UART_ADVFEATURE_NO_INIT)
 800b2b2:	687b      	ldr	r3, [r7, #4]
 800b2b4:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800b2b6:	2b00      	cmp	r3, #0
 800b2b8:	d002      	beq.n	800b2c0 <HAL_UART_Init+0x50>
  {
    UART_AdvFeatureConfig(huart);
 800b2ba:	6878      	ldr	r0, [r7, #4]
 800b2bc:	f000 ff60 	bl	800c180 <UART_AdvFeatureConfig>
  }

  /* Set the UART Communication parameters */
  if (UART_SetConfig(huart) == HAL_ERROR)
 800b2c0:	6878      	ldr	r0, [r7, #4]
 800b2c2:	f000 fc61 	bl	800bb88 <UART_SetConfig>
 800b2c6:	4603      	mov	r3, r0
 800b2c8:	2b01      	cmp	r3, #1
 800b2ca:	d101      	bne.n	800b2d0 <HAL_UART_Init+0x60>
  {
    return HAL_ERROR;
 800b2cc:	2301      	movs	r3, #1
 800b2ce:	e01b      	b.n	800b308 <HAL_UART_Init+0x98>
  }

  /* In asynchronous mode, the following bits must be kept cleared:
  - LINEN and CLKEN bits in the USART_CR2 register,
  - SCEN, HDSEL and IREN  bits in the USART_CR3 register.*/
  CLEAR_BIT(huart->Instance->CR2, (USART_CR2_LINEN | USART_CR2_CLKEN));
 800b2d0:	687b      	ldr	r3, [r7, #4]
 800b2d2:	681b      	ldr	r3, [r3, #0]
 800b2d4:	685a      	ldr	r2, [r3, #4]
 800b2d6:	687b      	ldr	r3, [r7, #4]
 800b2d8:	681b      	ldr	r3, [r3, #0]
 800b2da:	f422 4290 	bic.w	r2, r2, #18432	@ 0x4800
 800b2de:	605a      	str	r2, [r3, #4]
  CLEAR_BIT(huart->Instance->CR3, (USART_CR3_SCEN | USART_CR3_HDSEL | USART_CR3_IREN));
 800b2e0:	687b      	ldr	r3, [r7, #4]
 800b2e2:	681b      	ldr	r3, [r3, #0]
 800b2e4:	689a      	ldr	r2, [r3, #8]
 800b2e6:	687b      	ldr	r3, [r7, #4]
 800b2e8:	681b      	ldr	r3, [r3, #0]
 800b2ea:	f022 022a 	bic.w	r2, r2, #42	@ 0x2a
 800b2ee:	609a      	str	r2, [r3, #8]

  __HAL_UART_ENABLE(huart);
 800b2f0:	687b      	ldr	r3, [r7, #4]
 800b2f2:	681b      	ldr	r3, [r3, #0]
 800b2f4:	681a      	ldr	r2, [r3, #0]
 800b2f6:	687b      	ldr	r3, [r7, #4]
 800b2f8:	681b      	ldr	r3, [r3, #0]
 800b2fa:	f042 0201 	orr.w	r2, r2, #1
 800b2fe:	601a      	str	r2, [r3, #0]

  /* TEACK and/or REACK to check before moving huart->gState and huart->RxState to Ready */
  return (UART_CheckIdleState(huart));
 800b300:	6878      	ldr	r0, [r7, #4]
 800b302:	f000 ffdf 	bl	800c2c4 <UART_CheckIdleState>
 800b306:	4603      	mov	r3, r0
}
 800b308:	4618      	mov	r0, r3
 800b30a:	3708      	adds	r7, #8
 800b30c:	46bd      	mov	sp, r7
 800b30e:	bd80      	pop	{r7, pc}

0800b310 <HAL_UART_Transmit>:
  * @param Size    Amount of data elements (u8 or u16) to be sent.
  * @param Timeout Timeout duration.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Transmit(UART_HandleTypeDef *huart, const uint8_t *pData, uint16_t Size, uint32_t Timeout)
{
 800b310:	b580      	push	{r7, lr}
 800b312:	b08a      	sub	sp, #40	@ 0x28
 800b314:	af02      	add	r7, sp, #8
 800b316:	60f8      	str	r0, [r7, #12]
 800b318:	60b9      	str	r1, [r7, #8]
 800b31a:	603b      	str	r3, [r7, #0]
 800b31c:	4613      	mov	r3, r2
 800b31e:	80fb      	strh	r3, [r7, #6]
  const uint8_t  *pdata8bits;
  const uint16_t *pdata16bits;
  uint32_t tickstart;

  /* Check that a Tx process is not already ongoing */
  if (huart->gState == HAL_UART_STATE_READY)
 800b320:	68fb      	ldr	r3, [r7, #12]
 800b322:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800b326:	2b20      	cmp	r3, #32
 800b328:	d17b      	bne.n	800b422 <HAL_UART_Transmit+0x112>
  {
    if ((pData == NULL) || (Size == 0U))
 800b32a:	68bb      	ldr	r3, [r7, #8]
 800b32c:	2b00      	cmp	r3, #0
 800b32e:	d002      	beq.n	800b336 <HAL_UART_Transmit+0x26>
 800b330:	88fb      	ldrh	r3, [r7, #6]
 800b332:	2b00      	cmp	r3, #0
 800b334:	d101      	bne.n	800b33a <HAL_UART_Transmit+0x2a>
    {
      return  HAL_ERROR;
 800b336:	2301      	movs	r3, #1
 800b338:	e074      	b.n	800b424 <HAL_UART_Transmit+0x114>
    }

    huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b33a:	68fb      	ldr	r3, [r7, #12]
 800b33c:	2200      	movs	r2, #0
 800b33e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    huart->gState = HAL_UART_STATE_BUSY_TX;
 800b342:	68fb      	ldr	r3, [r7, #12]
 800b344:	2221      	movs	r2, #33	@ 0x21
 800b346:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    /* Init tickstart for timeout management */
    tickstart = HAL_GetTick();
 800b34a:	f7f9 ff1f 	bl	800518c <HAL_GetTick>
 800b34e:	6178      	str	r0, [r7, #20]

    huart->TxXferSize  = Size;
 800b350:	68fb      	ldr	r3, [r7, #12]
 800b352:	88fa      	ldrh	r2, [r7, #6]
 800b354:	f8a3 2054 	strh.w	r2, [r3, #84]	@ 0x54
    huart->TxXferCount = Size;
 800b358:	68fb      	ldr	r3, [r7, #12]
 800b35a:	88fa      	ldrh	r2, [r7, #6]
 800b35c:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56

    /* In case of 9bits/No Parity transfer, pData needs to be handled as a uint16_t pointer */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800b360:	68fb      	ldr	r3, [r7, #12]
 800b362:	689b      	ldr	r3, [r3, #8]
 800b364:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800b368:	d108      	bne.n	800b37c <HAL_UART_Transmit+0x6c>
 800b36a:	68fb      	ldr	r3, [r7, #12]
 800b36c:	691b      	ldr	r3, [r3, #16]
 800b36e:	2b00      	cmp	r3, #0
 800b370:	d104      	bne.n	800b37c <HAL_UART_Transmit+0x6c>
    {
      pdata8bits  = NULL;
 800b372:	2300      	movs	r3, #0
 800b374:	61fb      	str	r3, [r7, #28]
      pdata16bits = (const uint16_t *) pData;
 800b376:	68bb      	ldr	r3, [r7, #8]
 800b378:	61bb      	str	r3, [r7, #24]
 800b37a:	e003      	b.n	800b384 <HAL_UART_Transmit+0x74>
    }
    else
    {
      pdata8bits  = pData;
 800b37c:	68bb      	ldr	r3, [r7, #8]
 800b37e:	61fb      	str	r3, [r7, #28]
      pdata16bits = NULL;
 800b380:	2300      	movs	r3, #0
 800b382:	61bb      	str	r3, [r7, #24]
    }

    while (huart->TxXferCount > 0U)
 800b384:	e030      	b.n	800b3e8 <HAL_UART_Transmit+0xd8>
    {
      if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TXE, RESET, tickstart, Timeout) != HAL_OK)
 800b386:	683b      	ldr	r3, [r7, #0]
 800b388:	9300      	str	r3, [sp, #0]
 800b38a:	697b      	ldr	r3, [r7, #20]
 800b38c:	2200      	movs	r2, #0
 800b38e:	2180      	movs	r1, #128	@ 0x80
 800b390:	68f8      	ldr	r0, [r7, #12]
 800b392:	f001 f841 	bl	800c418 <UART_WaitOnFlagUntilTimeout>
 800b396:	4603      	mov	r3, r0
 800b398:	2b00      	cmp	r3, #0
 800b39a:	d005      	beq.n	800b3a8 <HAL_UART_Transmit+0x98>
      {

        huart->gState = HAL_UART_STATE_READY;
 800b39c:	68fb      	ldr	r3, [r7, #12]
 800b39e:	2220      	movs	r2, #32
 800b3a0:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

        return HAL_TIMEOUT;
 800b3a4:	2303      	movs	r3, #3
 800b3a6:	e03d      	b.n	800b424 <HAL_UART_Transmit+0x114>
      }
      if (pdata8bits == NULL)
 800b3a8:	69fb      	ldr	r3, [r7, #28]
 800b3aa:	2b00      	cmp	r3, #0
 800b3ac:	d10b      	bne.n	800b3c6 <HAL_UART_Transmit+0xb6>
      {
        huart->Instance->TDR = (uint16_t)(*pdata16bits & 0x01FFU);
 800b3ae:	69bb      	ldr	r3, [r7, #24]
 800b3b0:	881b      	ldrh	r3, [r3, #0]
 800b3b2:	461a      	mov	r2, r3
 800b3b4:	68fb      	ldr	r3, [r7, #12]
 800b3b6:	681b      	ldr	r3, [r3, #0]
 800b3b8:	f3c2 0208 	ubfx	r2, r2, #0, #9
 800b3bc:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata16bits++;
 800b3be:	69bb      	ldr	r3, [r7, #24]
 800b3c0:	3302      	adds	r3, #2
 800b3c2:	61bb      	str	r3, [r7, #24]
 800b3c4:	e007      	b.n	800b3d6 <HAL_UART_Transmit+0xc6>
      }
      else
      {
        huart->Instance->TDR = (uint8_t)(*pdata8bits & 0xFFU);
 800b3c6:	69fb      	ldr	r3, [r7, #28]
 800b3c8:	781a      	ldrb	r2, [r3, #0]
 800b3ca:	68fb      	ldr	r3, [r7, #12]
 800b3cc:	681b      	ldr	r3, [r3, #0]
 800b3ce:	629a      	str	r2, [r3, #40]	@ 0x28
        pdata8bits++;
 800b3d0:	69fb      	ldr	r3, [r7, #28]
 800b3d2:	3301      	adds	r3, #1
 800b3d4:	61fb      	str	r3, [r7, #28]
      }
      huart->TxXferCount--;
 800b3d6:	68fb      	ldr	r3, [r7, #12]
 800b3d8:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b3dc:	b29b      	uxth	r3, r3
 800b3de:	3b01      	subs	r3, #1
 800b3e0:	b29a      	uxth	r2, r3
 800b3e2:	68fb      	ldr	r3, [r7, #12]
 800b3e4:	f8a3 2056 	strh.w	r2, [r3, #86]	@ 0x56
    while (huart->TxXferCount > 0U)
 800b3e8:	68fb      	ldr	r3, [r7, #12]
 800b3ea:	f8b3 3056 	ldrh.w	r3, [r3, #86]	@ 0x56
 800b3ee:	b29b      	uxth	r3, r3
 800b3f0:	2b00      	cmp	r3, #0
 800b3f2:	d1c8      	bne.n	800b386 <HAL_UART_Transmit+0x76>
    }

    if (UART_WaitOnFlagUntilTimeout(huart, UART_FLAG_TC, RESET, tickstart, Timeout) != HAL_OK)
 800b3f4:	683b      	ldr	r3, [r7, #0]
 800b3f6:	9300      	str	r3, [sp, #0]
 800b3f8:	697b      	ldr	r3, [r7, #20]
 800b3fa:	2200      	movs	r2, #0
 800b3fc:	2140      	movs	r1, #64	@ 0x40
 800b3fe:	68f8      	ldr	r0, [r7, #12]
 800b400:	f001 f80a 	bl	800c418 <UART_WaitOnFlagUntilTimeout>
 800b404:	4603      	mov	r3, r0
 800b406:	2b00      	cmp	r3, #0
 800b408:	d005      	beq.n	800b416 <HAL_UART_Transmit+0x106>
    {
      huart->gState = HAL_UART_STATE_READY;
 800b40a:	68fb      	ldr	r3, [r7, #12]
 800b40c:	2220      	movs	r2, #32
 800b40e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      return HAL_TIMEOUT;
 800b412:	2303      	movs	r3, #3
 800b414:	e006      	b.n	800b424 <HAL_UART_Transmit+0x114>
    }

    /* At end of Tx process, restore huart->gState to Ready */
    huart->gState = HAL_UART_STATE_READY;
 800b416:	68fb      	ldr	r3, [r7, #12]
 800b418:	2220      	movs	r2, #32
 800b41a:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

    return HAL_OK;
 800b41e:	2300      	movs	r3, #0
 800b420:	e000      	b.n	800b424 <HAL_UART_Transmit+0x114>
  }
  else
  {
    return HAL_BUSY;
 800b422:	2302      	movs	r3, #2
  }
}
 800b424:	4618      	mov	r0, r3
 800b426:	3720      	adds	r7, #32
 800b428:	46bd      	mov	sp, r7
 800b42a:	bd80      	pop	{r7, pc}

0800b42c <HAL_UART_Receive_IT>:
  * @param pData Pointer to data buffer (u8 or u16 data elements).
  * @param Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UART_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800b42c:	b580      	push	{r7, lr}
 800b42e:	b08a      	sub	sp, #40	@ 0x28
 800b430:	af00      	add	r7, sp, #0
 800b432:	60f8      	str	r0, [r7, #12]
 800b434:	60b9      	str	r1, [r7, #8]
 800b436:	4613      	mov	r3, r2
 800b438:	80fb      	strh	r3, [r7, #6]
  /* Check that a Rx process is not already ongoing */
  if (huart->RxState == HAL_UART_STATE_READY)
 800b43a:	68fb      	ldr	r3, [r7, #12]
 800b43c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800b440:	2b20      	cmp	r3, #32
 800b442:	d137      	bne.n	800b4b4 <HAL_UART_Receive_IT+0x88>
  {
    if ((pData == NULL) || (Size == 0U))
 800b444:	68bb      	ldr	r3, [r7, #8]
 800b446:	2b00      	cmp	r3, #0
 800b448:	d002      	beq.n	800b450 <HAL_UART_Receive_IT+0x24>
 800b44a:	88fb      	ldrh	r3, [r7, #6]
 800b44c:	2b00      	cmp	r3, #0
 800b44e:	d101      	bne.n	800b454 <HAL_UART_Receive_IT+0x28>
    {
      return HAL_ERROR;
 800b450:	2301      	movs	r3, #1
 800b452:	e030      	b.n	800b4b6 <HAL_UART_Receive_IT+0x8a>
    }

    /* Set Reception type to Standard reception */
    huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b454:	68fb      	ldr	r3, [r7, #12]
 800b456:	2200      	movs	r2, #0
 800b458:	66da      	str	r2, [r3, #108]	@ 0x6c

    if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800b45a:	68fb      	ldr	r3, [r7, #12]
 800b45c:	681b      	ldr	r3, [r3, #0]
 800b45e:	4a18      	ldr	r2, [pc, #96]	@ (800b4c0 <HAL_UART_Receive_IT+0x94>)
 800b460:	4293      	cmp	r3, r2
 800b462:	d01f      	beq.n	800b4a4 <HAL_UART_Receive_IT+0x78>
    {
      /* Check that USART RTOEN bit is set */
      if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800b464:	68fb      	ldr	r3, [r7, #12]
 800b466:	681b      	ldr	r3, [r3, #0]
 800b468:	685b      	ldr	r3, [r3, #4]
 800b46a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800b46e:	2b00      	cmp	r3, #0
 800b470:	d018      	beq.n	800b4a4 <HAL_UART_Receive_IT+0x78>
      {
        /* Enable the UART Receiver Timeout Interrupt */
        ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800b472:	68fb      	ldr	r3, [r7, #12]
 800b474:	681b      	ldr	r3, [r3, #0]
 800b476:	617b      	str	r3, [r7, #20]
 */
__STATIC_FORCEINLINE uint32_t __LDREXW(volatile uint32_t *addr)
{
    uint32_t result;

   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b478:	697b      	ldr	r3, [r7, #20]
 800b47a:	e853 3f00 	ldrex	r3, [r3]
 800b47e:	613b      	str	r3, [r7, #16]
   return(result);
 800b480:	693b      	ldr	r3, [r7, #16]
 800b482:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 800b486:	627b      	str	r3, [r7, #36]	@ 0x24
 800b488:	68fb      	ldr	r3, [r7, #12]
 800b48a:	681b      	ldr	r3, [r3, #0]
 800b48c:	461a      	mov	r2, r3
 800b48e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b490:	623b      	str	r3, [r7, #32]
 800b492:	61fa      	str	r2, [r7, #28]
 */
__STATIC_FORCEINLINE uint32_t __STREXW(uint32_t value, volatile uint32_t *addr)
{
   uint32_t result;

   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b494:	69f9      	ldr	r1, [r7, #28]
 800b496:	6a3a      	ldr	r2, [r7, #32]
 800b498:	e841 2300 	strex	r3, r2, [r1]
 800b49c:	61bb      	str	r3, [r7, #24]
   return(result);
 800b49e:	69bb      	ldr	r3, [r7, #24]
 800b4a0:	2b00      	cmp	r3, #0
 800b4a2:	d1e6      	bne.n	800b472 <HAL_UART_Receive_IT+0x46>
      }
    }

    return (UART_Start_Receive_IT(huart, pData, Size));
 800b4a4:	88fb      	ldrh	r3, [r7, #6]
 800b4a6:	461a      	mov	r2, r3
 800b4a8:	68b9      	ldr	r1, [r7, #8]
 800b4aa:	68f8      	ldr	r0, [r7, #12]
 800b4ac:	f001 f822 	bl	800c4f4 <UART_Start_Receive_IT>
 800b4b0:	4603      	mov	r3, r0
 800b4b2:	e000      	b.n	800b4b6 <HAL_UART_Receive_IT+0x8a>
  }
  else
  {
    return HAL_BUSY;
 800b4b4:	2302      	movs	r3, #2
  }
}
 800b4b6:	4618      	mov	r0, r3
 800b4b8:	3728      	adds	r7, #40	@ 0x28
 800b4ba:	46bd      	mov	sp, r7
 800b4bc:	bd80      	pop	{r7, pc}
 800b4be:	bf00      	nop
 800b4c0:	40008000 	.word	0x40008000

0800b4c4 <HAL_UART_IRQHandler>:
  * @brief Handle UART interrupt request.
  * @param huart UART handle.
  * @retval None
  */
void HAL_UART_IRQHandler(UART_HandleTypeDef *huart)
{
 800b4c4:	b580      	push	{r7, lr}
 800b4c6:	b0ba      	sub	sp, #232	@ 0xe8
 800b4c8:	af00      	add	r7, sp, #0
 800b4ca:	6078      	str	r0, [r7, #4]
  uint32_t isrflags   = READ_REG(huart->Instance->ISR);
 800b4cc:	687b      	ldr	r3, [r7, #4]
 800b4ce:	681b      	ldr	r3, [r3, #0]
 800b4d0:	69db      	ldr	r3, [r3, #28]
 800b4d2:	f8c7 30e4 	str.w	r3, [r7, #228]	@ 0xe4
  uint32_t cr1its     = READ_REG(huart->Instance->CR1);
 800b4d6:	687b      	ldr	r3, [r7, #4]
 800b4d8:	681b      	ldr	r3, [r3, #0]
 800b4da:	681b      	ldr	r3, [r3, #0]
 800b4dc:	f8c7 30e0 	str.w	r3, [r7, #224]	@ 0xe0
  uint32_t cr3its     = READ_REG(huart->Instance->CR3);
 800b4e0:	687b      	ldr	r3, [r7, #4]
 800b4e2:	681b      	ldr	r3, [r3, #0]
 800b4e4:	689b      	ldr	r3, [r3, #8]
 800b4e6:	f8c7 30dc 	str.w	r3, [r7, #220]	@ 0xdc

  uint32_t errorflags;
  uint32_t errorcode;

  /* If no error occurs */
  errorflags = (isrflags & (uint32_t)(USART_ISR_PE | USART_ISR_FE | USART_ISR_ORE | USART_ISR_NE | USART_ISR_RTOF));
 800b4ea:	f8d7 20e4 	ldr.w	r2, [r7, #228]	@ 0xe4
 800b4ee:	f640 030f 	movw	r3, #2063	@ 0x80f
 800b4f2:	4013      	ands	r3, r2
 800b4f4:	f8c7 30d8 	str.w	r3, [r7, #216]	@ 0xd8
  if (errorflags == 0U)
 800b4f8:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b4fc:	2b00      	cmp	r3, #0
 800b4fe:	d11b      	bne.n	800b538 <HAL_UART_IRQHandler+0x74>
  {
    /* UART in mode Receiver ---------------------------------------------------*/
    if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b500:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b504:	f003 0320 	and.w	r3, r3, #32
 800b508:	2b00      	cmp	r3, #0
 800b50a:	d015      	beq.n	800b538 <HAL_UART_IRQHandler+0x74>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b50c:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b510:	f003 0320 	and.w	r3, r3, #32
 800b514:	2b00      	cmp	r3, #0
 800b516:	d105      	bne.n	800b524 <HAL_UART_IRQHandler+0x60>
            || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b518:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b51c:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b520:	2b00      	cmp	r3, #0
 800b522:	d009      	beq.n	800b538 <HAL_UART_IRQHandler+0x74>
    {
      if (huart->RxISR != NULL)
 800b524:	687b      	ldr	r3, [r7, #4]
 800b526:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b528:	2b00      	cmp	r3, #0
 800b52a:	f000 8300 	beq.w	800bb2e <HAL_UART_IRQHandler+0x66a>
      {
        huart->RxISR(huart);
 800b52e:	687b      	ldr	r3, [r7, #4]
 800b530:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b532:	6878      	ldr	r0, [r7, #4]
 800b534:	4798      	blx	r3
      }
      return;
 800b536:	e2fa      	b.n	800bb2e <HAL_UART_IRQHandler+0x66a>
    }
  }

  /* If some errors occur */
  if ((errorflags != 0U)
 800b538:	f8d7 30d8 	ldr.w	r3, [r7, #216]	@ 0xd8
 800b53c:	2b00      	cmp	r3, #0
 800b53e:	f000 8123 	beq.w	800b788 <HAL_UART_IRQHandler+0x2c4>
      && ((((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)
 800b542:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b546:	4b8d      	ldr	r3, [pc, #564]	@ (800b77c <HAL_UART_IRQHandler+0x2b8>)
 800b548:	4013      	ands	r3, r2
 800b54a:	2b00      	cmp	r3, #0
 800b54c:	d106      	bne.n	800b55c <HAL_UART_IRQHandler+0x98>
           || ((cr1its & (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE | USART_CR1_RTOIE)) != 0U))))
 800b54e:	f8d7 20e0 	ldr.w	r2, [r7, #224]	@ 0xe0
 800b552:	4b8b      	ldr	r3, [pc, #556]	@ (800b780 <HAL_UART_IRQHandler+0x2bc>)
 800b554:	4013      	ands	r3, r2
 800b556:	2b00      	cmp	r3, #0
 800b558:	f000 8116 	beq.w	800b788 <HAL_UART_IRQHandler+0x2c4>
  {
    /* UART parity error interrupt occurred -------------------------------------*/
    if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800b55c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b560:	f003 0301 	and.w	r3, r3, #1
 800b564:	2b00      	cmp	r3, #0
 800b566:	d011      	beq.n	800b58c <HAL_UART_IRQHandler+0xc8>
 800b568:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b56c:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800b570:	2b00      	cmp	r3, #0
 800b572:	d00b      	beq.n	800b58c <HAL_UART_IRQHandler+0xc8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800b574:	687b      	ldr	r3, [r7, #4]
 800b576:	681b      	ldr	r3, [r3, #0]
 800b578:	2201      	movs	r2, #1
 800b57a:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_PE;
 800b57c:	687b      	ldr	r3, [r7, #4]
 800b57e:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b582:	f043 0201 	orr.w	r2, r3, #1
 800b586:	687b      	ldr	r3, [r7, #4]
 800b588:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART frame error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b58c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b590:	f003 0302 	and.w	r3, r3, #2
 800b594:	2b00      	cmp	r3, #0
 800b596:	d011      	beq.n	800b5bc <HAL_UART_IRQHandler+0xf8>
 800b598:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b59c:	f003 0301 	and.w	r3, r3, #1
 800b5a0:	2b00      	cmp	r3, #0
 800b5a2:	d00b      	beq.n	800b5bc <HAL_UART_IRQHandler+0xf8>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800b5a4:	687b      	ldr	r3, [r7, #4]
 800b5a6:	681b      	ldr	r3, [r3, #0]
 800b5a8:	2202      	movs	r2, #2
 800b5aa:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_FE;
 800b5ac:	687b      	ldr	r3, [r7, #4]
 800b5ae:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5b2:	f043 0204 	orr.w	r2, r3, #4
 800b5b6:	687b      	ldr	r3, [r7, #4]
 800b5b8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART noise error interrupt occurred --------------------------------------*/
    if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800b5bc:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5c0:	f003 0304 	and.w	r3, r3, #4
 800b5c4:	2b00      	cmp	r3, #0
 800b5c6:	d011      	beq.n	800b5ec <HAL_UART_IRQHandler+0x128>
 800b5c8:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b5cc:	f003 0301 	and.w	r3, r3, #1
 800b5d0:	2b00      	cmp	r3, #0
 800b5d2:	d00b      	beq.n	800b5ec <HAL_UART_IRQHandler+0x128>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800b5d4:	687b      	ldr	r3, [r7, #4]
 800b5d6:	681b      	ldr	r3, [r3, #0]
 800b5d8:	2204      	movs	r2, #4
 800b5da:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_NE;
 800b5dc:	687b      	ldr	r3, [r7, #4]
 800b5de:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b5e2:	f043 0202 	orr.w	r2, r3, #2
 800b5e6:	687b      	ldr	r3, [r7, #4]
 800b5e8:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Over-Run interrupt occurred -----------------------------------------*/
    if (((isrflags & USART_ISR_ORE) != 0U)
 800b5ec:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b5f0:	f003 0308 	and.w	r3, r3, #8
 800b5f4:	2b00      	cmp	r3, #0
 800b5f6:	d017      	beq.n	800b628 <HAL_UART_IRQHandler+0x164>
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b5f8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b5fc:	f003 0320 	and.w	r3, r3, #32
 800b600:	2b00      	cmp	r3, #0
 800b602:	d105      	bne.n	800b610 <HAL_UART_IRQHandler+0x14c>
            ((cr3its & (USART_CR3_RXFTIE | USART_CR3_EIE)) != 0U)))
 800b604:	f8d7 20dc 	ldr.w	r2, [r7, #220]	@ 0xdc
 800b608:	4b5c      	ldr	r3, [pc, #368]	@ (800b77c <HAL_UART_IRQHandler+0x2b8>)
 800b60a:	4013      	ands	r3, r2
        && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U) ||
 800b60c:	2b00      	cmp	r3, #0
 800b60e:	d00b      	beq.n	800b628 <HAL_UART_IRQHandler+0x164>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800b610:	687b      	ldr	r3, [r7, #4]
 800b612:	681b      	ldr	r3, [r3, #0]
 800b614:	2208      	movs	r2, #8
 800b616:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_ORE;
 800b618:	687b      	ldr	r3, [r7, #4]
 800b61a:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b61e:	f043 0208 	orr.w	r2, r3, #8
 800b622:	687b      	ldr	r3, [r7, #4]
 800b624:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* UART Receiver Timeout interrupt occurred ---------------------------------*/
    if (((isrflags & USART_ISR_RTOF) != 0U) && ((cr1its & USART_CR1_RTOIE) != 0U))
 800b628:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b62c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800b630:	2b00      	cmp	r3, #0
 800b632:	d012      	beq.n	800b65a <HAL_UART_IRQHandler+0x196>
 800b634:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b638:	f003 6380 	and.w	r3, r3, #67108864	@ 0x4000000
 800b63c:	2b00      	cmp	r3, #0
 800b63e:	d00c      	beq.n	800b65a <HAL_UART_IRQHandler+0x196>
    {
      __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800b640:	687b      	ldr	r3, [r7, #4]
 800b642:	681b      	ldr	r3, [r3, #0]
 800b644:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800b648:	621a      	str	r2, [r3, #32]

      huart->ErrorCode |= HAL_UART_ERROR_RTO;
 800b64a:	687b      	ldr	r3, [r7, #4]
 800b64c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b650:	f043 0220 	orr.w	r2, r3, #32
 800b654:	687b      	ldr	r3, [r7, #4]
 800b656:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
    }

    /* Call UART Error Call back function if need be ----------------------------*/
    if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800b65a:	687b      	ldr	r3, [r7, #4]
 800b65c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b660:	2b00      	cmp	r3, #0
 800b662:	f000 8266 	beq.w	800bb32 <HAL_UART_IRQHandler+0x66e>
    {
      /* UART in mode Receiver --------------------------------------------------*/
      if (((isrflags & USART_ISR_RXNE_RXFNE) != 0U)
 800b666:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b66a:	f003 0320 	and.w	r3, r3, #32
 800b66e:	2b00      	cmp	r3, #0
 800b670:	d013      	beq.n	800b69a <HAL_UART_IRQHandler+0x1d6>
          && (((cr1its & USART_CR1_RXNEIE_RXFNEIE) != 0U)
 800b672:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b676:	f003 0320 	and.w	r3, r3, #32
 800b67a:	2b00      	cmp	r3, #0
 800b67c:	d105      	bne.n	800b68a <HAL_UART_IRQHandler+0x1c6>
              || ((cr3its & USART_CR3_RXFTIE) != 0U)))
 800b67e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800b682:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800b686:	2b00      	cmp	r3, #0
 800b688:	d007      	beq.n	800b69a <HAL_UART_IRQHandler+0x1d6>
      {
        if (huart->RxISR != NULL)
 800b68a:	687b      	ldr	r3, [r7, #4]
 800b68c:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b68e:	2b00      	cmp	r3, #0
 800b690:	d003      	beq.n	800b69a <HAL_UART_IRQHandler+0x1d6>
        {
          huart->RxISR(huart);
 800b692:	687b      	ldr	r3, [r7, #4]
 800b694:	6f5b      	ldr	r3, [r3, #116]	@ 0x74
 800b696:	6878      	ldr	r0, [r7, #4]
 800b698:	4798      	blx	r3
      /* If Error is to be considered as blocking :
          - Receiver Timeout error in Reception
          - Overrun error in Reception
          - any error occurs in DMA mode reception
      */
      errorcode = huart->ErrorCode;
 800b69a:	687b      	ldr	r3, [r7, #4]
 800b69c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800b6a0:	f8c7 30d4 	str.w	r3, [r7, #212]	@ 0xd4
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b6a4:	687b      	ldr	r3, [r7, #4]
 800b6a6:	681b      	ldr	r3, [r3, #0]
 800b6a8:	689b      	ldr	r3, [r3, #8]
 800b6aa:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6ae:	2b40      	cmp	r3, #64	@ 0x40
 800b6b0:	d005      	beq.n	800b6be <HAL_UART_IRQHandler+0x1fa>
          ((errorcode & (HAL_UART_ERROR_RTO | HAL_UART_ERROR_ORE)) != 0U))
 800b6b2:	f8d7 30d4 	ldr.w	r3, [r7, #212]	@ 0xd4
 800b6b6:	f003 0328 	and.w	r3, r3, #40	@ 0x28
      if ((HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR)) ||
 800b6ba:	2b00      	cmp	r3, #0
 800b6bc:	d054      	beq.n	800b768 <HAL_UART_IRQHandler+0x2a4>
      {
        /* Blocking error : transfer is aborted
           Set the UART state ready to be able to start again the process,
           Disable Rx Interrupts, and disable Rx DMA request, if ongoing */
        UART_EndRxTransfer(huart);
 800b6be:	6878      	ldr	r0, [r7, #4]
 800b6c0:	f001 f83a 	bl	800c738 <UART_EndRxTransfer>

        /* Abort the UART DMA Rx channel if enabled */
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b6c4:	687b      	ldr	r3, [r7, #4]
 800b6c6:	681b      	ldr	r3, [r3, #0]
 800b6c8:	689b      	ldr	r3, [r3, #8]
 800b6ca:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b6ce:	2b40      	cmp	r3, #64	@ 0x40
 800b6d0:	d146      	bne.n	800b760 <HAL_UART_IRQHandler+0x29c>
        {
          /* Disable the UART DMA Rx request if enabled */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b6d2:	687b      	ldr	r3, [r7, #4]
 800b6d4:	681b      	ldr	r3, [r3, #0]
 800b6d6:	3308      	adds	r3, #8
 800b6d8:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b6dc:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800b6e0:	e853 3f00 	ldrex	r3, [r3]
 800b6e4:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
   return(result);
 800b6e8:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800b6ec:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b6f0:	f8c7 30d0 	str.w	r3, [r7, #208]	@ 0xd0
 800b6f4:	687b      	ldr	r3, [r7, #4]
 800b6f6:	681b      	ldr	r3, [r3, #0]
 800b6f8:	3308      	adds	r3, #8
 800b6fa:	f8d7 20d0 	ldr.w	r2, [r7, #208]	@ 0xd0
 800b6fe:	f8c7 20a8 	str.w	r2, [r7, #168]	@ 0xa8
 800b702:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b706:	f8d7 10a4 	ldr.w	r1, [r7, #164]	@ 0xa4
 800b70a:	f8d7 20a8 	ldr.w	r2, [r7, #168]	@ 0xa8
 800b70e:	e841 2300 	strex	r3, r2, [r1]
 800b712:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
   return(result);
 800b716:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800b71a:	2b00      	cmp	r3, #0
 800b71c:	d1d9      	bne.n	800b6d2 <HAL_UART_IRQHandler+0x20e>

          /* Abort the UART DMA Rx channel */
          if (huart->hdmarx != NULL)
 800b71e:	687b      	ldr	r3, [r7, #4]
 800b720:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b724:	2b00      	cmp	r3, #0
 800b726:	d017      	beq.n	800b758 <HAL_UART_IRQHandler+0x294>
          {
            /* Set the UART DMA Abort callback :
               will lead to call HAL_UART_ErrorCallback() at end of DMA abort procedure */
            huart->hdmarx->XferAbortCallback = UART_DMAAbortOnError;
 800b728:	687b      	ldr	r3, [r7, #4]
 800b72a:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b72e:	4a15      	ldr	r2, [pc, #84]	@ (800b784 <HAL_UART_IRQHandler+0x2c0>)
 800b730:	639a      	str	r2, [r3, #56]	@ 0x38

            /* Abort DMA RX */
            if (HAL_DMA_Abort_IT(huart->hdmarx) != HAL_OK)
 800b732:	687b      	ldr	r3, [r7, #4]
 800b734:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b738:	4618      	mov	r0, r3
 800b73a:	f7fb fb45 	bl	8006dc8 <HAL_DMA_Abort_IT>
 800b73e:	4603      	mov	r3, r0
 800b740:	2b00      	cmp	r3, #0
 800b742:	d019      	beq.n	800b778 <HAL_UART_IRQHandler+0x2b4>
            {
              /* Call Directly huart->hdmarx->XferAbortCallback function in case of error */
              huart->hdmarx->XferAbortCallback(huart->hdmarx);
 800b744:	687b      	ldr	r3, [r7, #4]
 800b746:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b74a:	6b9b      	ldr	r3, [r3, #56]	@ 0x38
 800b74c:	687a      	ldr	r2, [r7, #4]
 800b74e:	f8d2 2080 	ldr.w	r2, [r2, #128]	@ 0x80
 800b752:	4610      	mov	r0, r2
 800b754:	4798      	blx	r3
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b756:	e00f      	b.n	800b778 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
            /*Call registered error callback*/
            huart->ErrorCallback(huart);
#else
            /*Call legacy weak error callback*/
            HAL_UART_ErrorCallback(huart);
 800b758:	6878      	ldr	r0, [r7, #4]
 800b75a:	f000 f9ff 	bl	800bb5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b75e:	e00b      	b.n	800b778 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800b760:	6878      	ldr	r0, [r7, #4]
 800b762:	f000 f9fb 	bl	800bb5c <HAL_UART_ErrorCallback>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b766:	e007      	b.n	800b778 <HAL_UART_IRQHandler+0x2b4>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered error callback*/
        huart->ErrorCallback(huart);
#else
        /*Call legacy weak error callback*/
        HAL_UART_ErrorCallback(huart);
 800b768:	6878      	ldr	r0, [r7, #4]
 800b76a:	f000 f9f7 	bl	800bb5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        huart->ErrorCode = HAL_UART_ERROR_NONE;
 800b76e:	687b      	ldr	r3, [r7, #4]
 800b770:	2200      	movs	r2, #0
 800b772:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
      }
    }
    return;
 800b776:	e1dc      	b.n	800bb32 <HAL_UART_IRQHandler+0x66e>
        if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b778:	bf00      	nop
    return;
 800b77a:	e1da      	b.n	800bb32 <HAL_UART_IRQHandler+0x66e>
 800b77c:	10000001 	.word	0x10000001
 800b780:	04000120 	.word	0x04000120
 800b784:	0800c805 	.word	0x0800c805

  } /* End if some error occurs */

  /* Check current reception Mode :
     If Reception till IDLE event has been selected : */
  if ((huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800b788:	687b      	ldr	r3, [r7, #4]
 800b78a:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800b78c:	2b01      	cmp	r3, #1
 800b78e:	f040 8170 	bne.w	800ba72 <HAL_UART_IRQHandler+0x5ae>
      && ((isrflags & USART_ISR_IDLE) != 0U)
 800b792:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800b796:	f003 0310 	and.w	r3, r3, #16
 800b79a:	2b00      	cmp	r3, #0
 800b79c:	f000 8169 	beq.w	800ba72 <HAL_UART_IRQHandler+0x5ae>
      && ((cr1its & USART_ISR_IDLE) != 0U))
 800b7a0:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800b7a4:	f003 0310 	and.w	r3, r3, #16
 800b7a8:	2b00      	cmp	r3, #0
 800b7aa:	f000 8162 	beq.w	800ba72 <HAL_UART_IRQHandler+0x5ae>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800b7ae:	687b      	ldr	r3, [r7, #4]
 800b7b0:	681b      	ldr	r3, [r3, #0]
 800b7b2:	2210      	movs	r2, #16
 800b7b4:	621a      	str	r2, [r3, #32]

    /* Check if DMA mode is enabled in UART */
    if (HAL_IS_BIT_SET(huart->Instance->CR3, USART_CR3_DMAR))
 800b7b6:	687b      	ldr	r3, [r7, #4]
 800b7b8:	681b      	ldr	r3, [r3, #0]
 800b7ba:	689b      	ldr	r3, [r3, #8]
 800b7bc:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800b7c0:	2b40      	cmp	r3, #64	@ 0x40
 800b7c2:	f040 80d8 	bne.w	800b976 <HAL_UART_IRQHandler+0x4b2>
    {
      /* DMA mode enabled */
      /* Check received length : If all expected data are received, do nothing,
         (DMA cplt callback will be called).
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_remaining_rx_data = (uint16_t) __HAL_DMA_GET_COUNTER(huart->hdmarx);
 800b7c6:	687b      	ldr	r3, [r7, #4]
 800b7c8:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7cc:	681b      	ldr	r3, [r3, #0]
 800b7ce:	685b      	ldr	r3, [r3, #4]
 800b7d0:	f8a7 30be 	strh.w	r3, [r7, #190]	@ 0xbe
      if ((nb_remaining_rx_data > 0U)
 800b7d4:	f8b7 30be 	ldrh.w	r3, [r7, #190]	@ 0xbe
 800b7d8:	2b00      	cmp	r3, #0
 800b7da:	f000 80af 	beq.w	800b93c <HAL_UART_IRQHandler+0x478>
          && (nb_remaining_rx_data < huart->RxXferSize))
 800b7de:	687b      	ldr	r3, [r7, #4]
 800b7e0:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b7e4:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b7e8:	429a      	cmp	r2, r3
 800b7ea:	f080 80a7 	bcs.w	800b93c <HAL_UART_IRQHandler+0x478>
      {
        /* Reception is not complete */
        huart->RxXferCount = nb_remaining_rx_data;
 800b7ee:	687b      	ldr	r3, [r7, #4]
 800b7f0:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b7f4:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

        /* In Normal mode, end DMA xfer and HAL UART Rx process*/
        if (HAL_IS_BIT_CLR(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b7f8:	687b      	ldr	r3, [r7, #4]
 800b7fa:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b7fe:	681b      	ldr	r3, [r3, #0]
 800b800:	681b      	ldr	r3, [r3, #0]
 800b802:	f003 0320 	and.w	r3, r3, #32
 800b806:	2b00      	cmp	r3, #0
 800b808:	f040 8087 	bne.w	800b91a <HAL_UART_IRQHandler+0x456>
        {
          /* Disable PE and ERR (Frame error, noise error, overrun error) interrupts */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800b80c:	687b      	ldr	r3, [r7, #4]
 800b80e:	681b      	ldr	r3, [r3, #0]
 800b810:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b814:	f8d7 3088 	ldr.w	r3, [r7, #136]	@ 0x88
 800b818:	e853 3f00 	ldrex	r3, [r3]
 800b81c:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
   return(result);
 800b820:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800b824:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800b828:	f8c7 30b8 	str.w	r3, [r7, #184]	@ 0xb8
 800b82c:	687b      	ldr	r3, [r7, #4]
 800b82e:	681b      	ldr	r3, [r3, #0]
 800b830:	461a      	mov	r2, r3
 800b832:	f8d7 30b8 	ldr.w	r3, [r7, #184]	@ 0xb8
 800b836:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800b83a:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b83e:	f8d7 1090 	ldr.w	r1, [r7, #144]	@ 0x90
 800b842:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800b846:	e841 2300 	strex	r3, r2, [r1]
 800b84a:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
   return(result);
 800b84e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800b852:	2b00      	cmp	r3, #0
 800b854:	d1da      	bne.n	800b80c <HAL_UART_IRQHandler+0x348>
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800b856:	687b      	ldr	r3, [r7, #4]
 800b858:	681b      	ldr	r3, [r3, #0]
 800b85a:	3308      	adds	r3, #8
 800b85c:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b85e:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800b860:	e853 3f00 	ldrex	r3, [r3]
 800b864:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800b866:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800b868:	f023 0301 	bic.w	r3, r3, #1
 800b86c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
 800b870:	687b      	ldr	r3, [r7, #4]
 800b872:	681b      	ldr	r3, [r3, #0]
 800b874:	3308      	adds	r3, #8
 800b876:	f8d7 20b4 	ldr.w	r2, [r7, #180]	@ 0xb4
 800b87a:	f8c7 2080 	str.w	r2, [r7, #128]	@ 0x80
 800b87e:	67fb      	str	r3, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b880:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800b882:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800b886:	e841 2300 	strex	r3, r2, [r1]
 800b88a:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800b88c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800b88e:	2b00      	cmp	r3, #0
 800b890:	d1e1      	bne.n	800b856 <HAL_UART_IRQHandler+0x392>

          /* Disable the DMA transfer for the receiver request by resetting the DMAR bit
             in the UART CR3 register */
          ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_DMAR);
 800b892:	687b      	ldr	r3, [r7, #4]
 800b894:	681b      	ldr	r3, [r3, #0]
 800b896:	3308      	adds	r3, #8
 800b898:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b89a:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800b89c:	e853 3f00 	ldrex	r3, [r3]
 800b8a0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800b8a2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800b8a4:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800b8a8:	f8c7 30b0 	str.w	r3, [r7, #176]	@ 0xb0
 800b8ac:	687b      	ldr	r3, [r7, #4]
 800b8ae:	681b      	ldr	r3, [r3, #0]
 800b8b0:	3308      	adds	r3, #8
 800b8b2:	f8d7 20b0 	ldr.w	r2, [r7, #176]	@ 0xb0
 800b8b6:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800b8b8:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8ba:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800b8bc:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800b8be:	e841 2300 	strex	r3, r2, [r1]
 800b8c2:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800b8c4:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800b8c6:	2b00      	cmp	r3, #0
 800b8c8:	d1e3      	bne.n	800b892 <HAL_UART_IRQHandler+0x3ce>

          /* At end of Rx process, restore huart->RxState to Ready */
          huart->RxState = HAL_UART_STATE_READY;
 800b8ca:	687b      	ldr	r3, [r7, #4]
 800b8cc:	2220      	movs	r2, #32
 800b8ce:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800b8d2:	687b      	ldr	r3, [r7, #4]
 800b8d4:	2200      	movs	r2, #0
 800b8d6:	66da      	str	r2, [r3, #108]	@ 0x6c

          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800b8d8:	687b      	ldr	r3, [r7, #4]
 800b8da:	681b      	ldr	r3, [r3, #0]
 800b8dc:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b8de:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800b8e0:	e853 3f00 	ldrex	r3, [r3]
 800b8e4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800b8e6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800b8e8:	f023 0310 	bic.w	r3, r3, #16
 800b8ec:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
 800b8f0:	687b      	ldr	r3, [r7, #4]
 800b8f2:	681b      	ldr	r3, [r3, #0]
 800b8f4:	461a      	mov	r2, r3
 800b8f6:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800b8fa:	65bb      	str	r3, [r7, #88]	@ 0x58
 800b8fc:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b8fe:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800b900:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800b902:	e841 2300 	strex	r3, r2, [r1]
 800b906:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800b908:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800b90a:	2b00      	cmp	r3, #0
 800b90c:	d1e4      	bne.n	800b8d8 <HAL_UART_IRQHandler+0x414>

          /* Last bytes received, so no need as the abort is immediate */
          (void)HAL_DMA_Abort(huart->hdmarx);
 800b90e:	687b      	ldr	r3, [r7, #4]
 800b910:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b914:	4618      	mov	r0, r3
 800b916:	f7fb f9fe 	bl	8006d16 <HAL_DMA_Abort>
        }

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b91a:	687b      	ldr	r3, [r7, #4]
 800b91c:	2202      	movs	r2, #2
 800b91e:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, (huart->RxXferSize - huart->RxXferCount));
 800b920:	687b      	ldr	r3, [r7, #4]
 800b922:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b926:	687b      	ldr	r3, [r7, #4]
 800b928:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b92c:	b29b      	uxth	r3, r3
 800b92e:	1ad3      	subs	r3, r2, r3
 800b930:	b29b      	uxth	r3, r3
 800b932:	4619      	mov	r1, r3
 800b934:	6878      	ldr	r0, [r7, #4]
 800b936:	f000 f91b 	bl	800bb70 <HAL_UARTEx_RxEventCallback>
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
          }
        }
      }
      return;
 800b93a:	e0fc      	b.n	800bb36 <HAL_UART_IRQHandler+0x672>
        if (nb_remaining_rx_data == huart->RxXferSize)
 800b93c:	687b      	ldr	r3, [r7, #4]
 800b93e:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b942:	f8b7 20be 	ldrh.w	r2, [r7, #190]	@ 0xbe
 800b946:	429a      	cmp	r2, r3
 800b948:	f040 80f5 	bne.w	800bb36 <HAL_UART_IRQHandler+0x672>
          if (HAL_IS_BIT_SET(huart->hdmarx->Instance->CCR, DMA_CCR_CIRC))
 800b94c:	687b      	ldr	r3, [r7, #4]
 800b94e:	f8d3 3080 	ldr.w	r3, [r3, #128]	@ 0x80
 800b952:	681b      	ldr	r3, [r3, #0]
 800b954:	681b      	ldr	r3, [r3, #0]
 800b956:	f003 0320 	and.w	r3, r3, #32
 800b95a:	2b20      	cmp	r3, #32
 800b95c:	f040 80eb 	bne.w	800bb36 <HAL_UART_IRQHandler+0x672>
            huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800b960:	687b      	ldr	r3, [r7, #4]
 800b962:	2202      	movs	r2, #2
 800b964:	671a      	str	r2, [r3, #112]	@ 0x70
            HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800b966:	687b      	ldr	r3, [r7, #4]
 800b968:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800b96c:	4619      	mov	r1, r3
 800b96e:	6878      	ldr	r0, [r7, #4]
 800b970:	f000 f8fe 	bl	800bb70 <HAL_UARTEx_RxEventCallback>
      return;
 800b974:	e0df      	b.n	800bb36 <HAL_UART_IRQHandler+0x672>
    else
    {
      /* DMA mode not enabled */
      /* Check received length : If all expected data are received, do nothing.
         Otherwise, if at least one data has already been received, IDLE event is to be notified to user */
      uint16_t nb_rx_data = huart->RxXferSize - huart->RxXferCount;
 800b976:	687b      	ldr	r3, [r7, #4]
 800b978:	f8b3 205c 	ldrh.w	r2, [r3, #92]	@ 0x5c
 800b97c:	687b      	ldr	r3, [r7, #4]
 800b97e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b982:	b29b      	uxth	r3, r3
 800b984:	1ad3      	subs	r3, r2, r3
 800b986:	f8a7 30ce 	strh.w	r3, [r7, #206]	@ 0xce
      if ((huart->RxXferCount > 0U)
 800b98a:	687b      	ldr	r3, [r7, #4]
 800b98c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800b990:	b29b      	uxth	r3, r3
 800b992:	2b00      	cmp	r3, #0
 800b994:	f000 80d1 	beq.w	800bb3a <HAL_UART_IRQHandler+0x676>
          && (nb_rx_data > 0U))
 800b998:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800b99c:	2b00      	cmp	r3, #0
 800b99e:	f000 80cc 	beq.w	800bb3a <HAL_UART_IRQHandler+0x676>
      {
        /* Disable the UART Parity Error Interrupt and RXNE interrupts */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800b9a2:	687b      	ldr	r3, [r7, #4]
 800b9a4:	681b      	ldr	r3, [r3, #0]
 800b9a6:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800b9aa:	e853 3f00 	ldrex	r3, [r3]
 800b9ae:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800b9b0:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800b9b2:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800b9b6:	f8c7 30c8 	str.w	r3, [r7, #200]	@ 0xc8
 800b9ba:	687b      	ldr	r3, [r7, #4]
 800b9bc:	681b      	ldr	r3, [r3, #0]
 800b9be:	461a      	mov	r2, r3
 800b9c0:	f8d7 30c8 	ldr.w	r3, [r7, #200]	@ 0xc8
 800b9c4:	647b      	str	r3, [r7, #68]	@ 0x44
 800b9c6:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800b9c8:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800b9ca:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800b9cc:	e841 2300 	strex	r3, r2, [r1]
 800b9d0:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800b9d2:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800b9d4:	2b00      	cmp	r3, #0
 800b9d6:	d1e4      	bne.n	800b9a2 <HAL_UART_IRQHandler+0x4de>

        /* Disable the UART Error Interrupt:(Frame error, noise error, overrun error) and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800b9d8:	687b      	ldr	r3, [r7, #4]
 800b9da:	681b      	ldr	r3, [r3, #0]
 800b9dc:	3308      	adds	r3, #8
 800b9de:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800b9e0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800b9e2:	e853 3f00 	ldrex	r3, [r3]
 800b9e6:	623b      	str	r3, [r7, #32]
   return(result);
 800b9e8:	6a3b      	ldr	r3, [r7, #32]
 800b9ea:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800b9ee:	f023 0301 	bic.w	r3, r3, #1
 800b9f2:	f8c7 30c4 	str.w	r3, [r7, #196]	@ 0xc4
 800b9f6:	687b      	ldr	r3, [r7, #4]
 800b9f8:	681b      	ldr	r3, [r3, #0]
 800b9fa:	3308      	adds	r3, #8
 800b9fc:	f8d7 20c4 	ldr.w	r2, [r7, #196]	@ 0xc4
 800ba00:	633a      	str	r2, [r7, #48]	@ 0x30
 800ba02:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba04:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800ba06:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ba08:	e841 2300 	strex	r3, r2, [r1]
 800ba0c:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800ba0e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ba10:	2b00      	cmp	r3, #0
 800ba12:	d1e1      	bne.n	800b9d8 <HAL_UART_IRQHandler+0x514>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800ba14:	687b      	ldr	r3, [r7, #4]
 800ba16:	2220      	movs	r2, #32
 800ba18:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ba1c:	687b      	ldr	r3, [r7, #4]
 800ba1e:	2200      	movs	r2, #0
 800ba20:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800ba22:	687b      	ldr	r3, [r7, #4]
 800ba24:	2200      	movs	r2, #0
 800ba26:	675a      	str	r2, [r3, #116]	@ 0x74

        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ba28:	687b      	ldr	r3, [r7, #4]
 800ba2a:	681b      	ldr	r3, [r3, #0]
 800ba2c:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ba2e:	693b      	ldr	r3, [r7, #16]
 800ba30:	e853 3f00 	ldrex	r3, [r3]
 800ba34:	60fb      	str	r3, [r7, #12]
   return(result);
 800ba36:	68fb      	ldr	r3, [r7, #12]
 800ba38:	f023 0310 	bic.w	r3, r3, #16
 800ba3c:	f8c7 30c0 	str.w	r3, [r7, #192]	@ 0xc0
 800ba40:	687b      	ldr	r3, [r7, #4]
 800ba42:	681b      	ldr	r3, [r3, #0]
 800ba44:	461a      	mov	r2, r3
 800ba46:	f8d7 30c0 	ldr.w	r3, [r7, #192]	@ 0xc0
 800ba4a:	61fb      	str	r3, [r7, #28]
 800ba4c:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ba4e:	69b9      	ldr	r1, [r7, #24]
 800ba50:	69fa      	ldr	r2, [r7, #28]
 800ba52:	e841 2300 	strex	r3, r2, [r1]
 800ba56:	617b      	str	r3, [r7, #20]
   return(result);
 800ba58:	697b      	ldr	r3, [r7, #20]
 800ba5a:	2b00      	cmp	r3, #0
 800ba5c:	d1e4      	bne.n	800ba28 <HAL_UART_IRQHandler+0x564>

        /* Initialize type of RxEvent that correspond to RxEvent callback execution;
           In this case, Rx Event type is Idle Event */
        huart->RxEventType = HAL_UART_RXEVENT_IDLE;
 800ba5e:	687b      	ldr	r3, [r7, #4]
 800ba60:	2202      	movs	r2, #2
 800ba62:	671a      	str	r2, [r3, #112]	@ 0x70
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx complete callback*/
        huart->RxEventCallback(huart, nb_rx_data);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, nb_rx_data);
 800ba64:	f8b7 30ce 	ldrh.w	r3, [r7, #206]	@ 0xce
 800ba68:	4619      	mov	r1, r3
 800ba6a:	6878      	ldr	r0, [r7, #4]
 800ba6c:	f000 f880 	bl	800bb70 <HAL_UARTEx_RxEventCallback>
#endif /* (USE_HAL_UART_REGISTER_CALLBACKS) */
      }
      return;
 800ba70:	e063      	b.n	800bb3a <HAL_UART_IRQHandler+0x676>
    }
  }

  /* UART wakeup from Stop mode interrupt occurred ---------------------------*/
  if (((isrflags & USART_ISR_WUF) != 0U) && ((cr3its & USART_CR3_WUFIE) != 0U))
 800ba72:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800ba76:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 800ba7a:	2b00      	cmp	r3, #0
 800ba7c:	d00e      	beq.n	800ba9c <HAL_UART_IRQHandler+0x5d8>
 800ba7e:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800ba82:	f403 0380 	and.w	r3, r3, #4194304	@ 0x400000
 800ba86:	2b00      	cmp	r3, #0
 800ba88:	d008      	beq.n	800ba9c <HAL_UART_IRQHandler+0x5d8>
  {
    __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_WUF);
 800ba8a:	687b      	ldr	r3, [r7, #4]
 800ba8c:	681b      	ldr	r3, [r3, #0]
 800ba8e:	f44f 1280 	mov.w	r2, #1048576	@ 0x100000
 800ba92:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Wakeup Callback */
    huart->WakeupCallback(huart);
#else
    /* Call legacy weak Wakeup Callback */
    HAL_UARTEx_WakeupCallback(huart);
 800ba94:	6878      	ldr	r0, [r7, #4]
 800ba96:	f001 fc13 	bl	800d2c0 <HAL_UARTEx_WakeupCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800ba9a:	e051      	b.n	800bb40 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART in mode Transmitter ------------------------------------------------*/
  if (((isrflags & USART_ISR_TXE_TXFNF) != 0U)
 800ba9c:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800baa0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800baa4:	2b00      	cmp	r3, #0
 800baa6:	d014      	beq.n	800bad2 <HAL_UART_IRQHandler+0x60e>
      && (((cr1its & USART_CR1_TXEIE_TXFNFIE) != 0U)
 800baa8:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800baac:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800bab0:	2b00      	cmp	r3, #0
 800bab2:	d105      	bne.n	800bac0 <HAL_UART_IRQHandler+0x5fc>
          || ((cr3its & USART_CR3_TXFTIE) != 0U)))
 800bab4:	f8d7 30dc 	ldr.w	r3, [r7, #220]	@ 0xdc
 800bab8:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800babc:	2b00      	cmp	r3, #0
 800babe:	d008      	beq.n	800bad2 <HAL_UART_IRQHandler+0x60e>
  {
    if (huart->TxISR != NULL)
 800bac0:	687b      	ldr	r3, [r7, #4]
 800bac2:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bac4:	2b00      	cmp	r3, #0
 800bac6:	d03a      	beq.n	800bb3e <HAL_UART_IRQHandler+0x67a>
    {
      huart->TxISR(huart);
 800bac8:	687b      	ldr	r3, [r7, #4]
 800baca:	6f9b      	ldr	r3, [r3, #120]	@ 0x78
 800bacc:	6878      	ldr	r0, [r7, #4]
 800bace:	4798      	blx	r3
    }
    return;
 800bad0:	e035      	b.n	800bb3e <HAL_UART_IRQHandler+0x67a>
  }

  /* UART in mode Transmitter (transmission end) -----------------------------*/
  if (((isrflags & USART_ISR_TC) != 0U) && ((cr1its & USART_CR1_TCIE) != 0U))
 800bad2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bad6:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bada:	2b00      	cmp	r3, #0
 800badc:	d009      	beq.n	800baf2 <HAL_UART_IRQHandler+0x62e>
 800bade:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bae2:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800bae6:	2b00      	cmp	r3, #0
 800bae8:	d003      	beq.n	800baf2 <HAL_UART_IRQHandler+0x62e>
  {
    UART_EndTransmit_IT(huart);
 800baea:	6878      	ldr	r0, [r7, #4]
 800baec:	f000 fe9c 	bl	800c828 <UART_EndTransmit_IT>
    return;
 800baf0:	e026      	b.n	800bb40 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART TX Fifo Empty occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_TXFE) != 0U) && ((cr1its & USART_CR1_TXFEIE) != 0U))
 800baf2:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800baf6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800bafa:	2b00      	cmp	r3, #0
 800bafc:	d009      	beq.n	800bb12 <HAL_UART_IRQHandler+0x64e>
 800bafe:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb02:	f003 4380 	and.w	r3, r3, #1073741824	@ 0x40000000
 800bb06:	2b00      	cmp	r3, #0
 800bb08:	d003      	beq.n	800bb12 <HAL_UART_IRQHandler+0x64e>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Tx Fifo Empty Callback */
    huart->TxFifoEmptyCallback(huart);
#else
    /* Call legacy weak Tx Fifo Empty Callback */
    HAL_UARTEx_TxFifoEmptyCallback(huart);
 800bb0a:	6878      	ldr	r0, [r7, #4]
 800bb0c:	f001 fbec 	bl	800d2e8 <HAL_UARTEx_TxFifoEmptyCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bb10:	e016      	b.n	800bb40 <HAL_UART_IRQHandler+0x67c>
  }

  /* UART RX Fifo Full occurred ----------------------------------------------*/
  if (((isrflags & USART_ISR_RXFF) != 0U) && ((cr1its & USART_CR1_RXFFIE) != 0U))
 800bb12:	f8d7 30e4 	ldr.w	r3, [r7, #228]	@ 0xe4
 800bb16:	f003 7380 	and.w	r3, r3, #16777216	@ 0x1000000
 800bb1a:	2b00      	cmp	r3, #0
 800bb1c:	d010      	beq.n	800bb40 <HAL_UART_IRQHandler+0x67c>
 800bb1e:	f8d7 30e0 	ldr.w	r3, [r7, #224]	@ 0xe0
 800bb22:	2b00      	cmp	r3, #0
 800bb24:	da0c      	bge.n	800bb40 <HAL_UART_IRQHandler+0x67c>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
    /* Call registered Rx Fifo Full Callback */
    huart->RxFifoFullCallback(huart);
#else
    /* Call legacy weak Rx Fifo Full Callback */
    HAL_UARTEx_RxFifoFullCallback(huart);
 800bb26:	6878      	ldr	r0, [r7, #4]
 800bb28:	f001 fbd4 	bl	800d2d4 <HAL_UARTEx_RxFifoFullCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
    return;
 800bb2c:	e008      	b.n	800bb40 <HAL_UART_IRQHandler+0x67c>
      return;
 800bb2e:	bf00      	nop
 800bb30:	e006      	b.n	800bb40 <HAL_UART_IRQHandler+0x67c>
    return;
 800bb32:	bf00      	nop
 800bb34:	e004      	b.n	800bb40 <HAL_UART_IRQHandler+0x67c>
      return;
 800bb36:	bf00      	nop
 800bb38:	e002      	b.n	800bb40 <HAL_UART_IRQHandler+0x67c>
      return;
 800bb3a:	bf00      	nop
 800bb3c:	e000      	b.n	800bb40 <HAL_UART_IRQHandler+0x67c>
    return;
 800bb3e:	bf00      	nop
  }
}
 800bb40:	37e8      	adds	r7, #232	@ 0xe8
 800bb42:	46bd      	mov	sp, r7
 800bb44:	bd80      	pop	{r7, pc}
 800bb46:	bf00      	nop

0800bb48 <HAL_UART_TxCpltCallback>:
  * @brief Tx Transfer completed callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UART_TxCpltCallback(UART_HandleTypeDef *huart)
{
 800bb48:	b480      	push	{r7}
 800bb4a:	b083      	sub	sp, #12
 800bb4c:	af00      	add	r7, sp, #0
 800bb4e:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_TxCpltCallback can be implemented in the user file.
   */
}
 800bb50:	bf00      	nop
 800bb52:	370c      	adds	r7, #12
 800bb54:	46bd      	mov	sp, r7
 800bb56:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb5a:	4770      	bx	lr

0800bb5c <HAL_UART_ErrorCallback>:
  * @brief  UART error callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UART_ErrorCallback(UART_HandleTypeDef *huart)
{
 800bb5c:	b480      	push	{r7}
 800bb5e:	b083      	sub	sp, #12
 800bb60:	af00      	add	r7, sp, #0
 800bb62:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UART_ErrorCallback can be implemented in the user file.
   */
}
 800bb64:	bf00      	nop
 800bb66:	370c      	adds	r7, #12
 800bb68:	46bd      	mov	sp, r7
 800bb6a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb6e:	4770      	bx	lr

0800bb70 <HAL_UARTEx_RxEventCallback>:
  * @param  Size  Number of data available in application reception buffer (indicates a position in
  *               reception buffer until which, data are available)
  * @retval None
  */
__weak void HAL_UARTEx_RxEventCallback(UART_HandleTypeDef *huart, uint16_t Size)
{
 800bb70:	b480      	push	{r7}
 800bb72:	b083      	sub	sp, #12
 800bb74:	af00      	add	r7, sp, #0
 800bb76:	6078      	str	r0, [r7, #4]
 800bb78:	460b      	mov	r3, r1
 800bb7a:	807b      	strh	r3, [r7, #2]
  UNUSED(Size);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxEventCallback can be implemented in the user file.
   */
}
 800bb7c:	bf00      	nop
 800bb7e:	370c      	adds	r7, #12
 800bb80:	46bd      	mov	sp, r7
 800bb82:	f85d 7b04 	ldr.w	r7, [sp], #4
 800bb86:	4770      	bx	lr

0800bb88 <UART_SetConfig>:
  * @brief Configure the UART peripheral.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_SetConfig(UART_HandleTypeDef *huart)
{
 800bb88:	e92d 4fb0 	stmdb	sp!, {r4, r5, r7, r8, r9, sl, fp, lr}
 800bb8c:	b08c      	sub	sp, #48	@ 0x30
 800bb8e:	af00      	add	r7, sp, #0
 800bb90:	6178      	str	r0, [r7, #20]
  uint32_t tmpreg;
  uint16_t brrtemp;
  UART_ClockSourceTypeDef clocksource;
  uint32_t usartdiv;
  HAL_StatusTypeDef ret               = HAL_OK;
 800bb92:	2300      	movs	r3, #0
 800bb94:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
  *  the UART Word Length, Parity, Mode and oversampling:
  *  set the M bits according to huart->Init.WordLength value
  *  set PCE and PS bits according to huart->Init.Parity value
  *  set TE and RE bits according to huart->Init.Mode value
  *  set OVER8 bit according to huart->Init.OverSampling value */
  tmpreg = (uint32_t)huart->Init.WordLength | huart->Init.Parity | huart->Init.Mode | huart->Init.OverSampling ;
 800bb98:	697b      	ldr	r3, [r7, #20]
 800bb9a:	689a      	ldr	r2, [r3, #8]
 800bb9c:	697b      	ldr	r3, [r7, #20]
 800bb9e:	691b      	ldr	r3, [r3, #16]
 800bba0:	431a      	orrs	r2, r3
 800bba2:	697b      	ldr	r3, [r7, #20]
 800bba4:	695b      	ldr	r3, [r3, #20]
 800bba6:	431a      	orrs	r2, r3
 800bba8:	697b      	ldr	r3, [r7, #20]
 800bbaa:	69db      	ldr	r3, [r3, #28]
 800bbac:	4313      	orrs	r3, r2
 800bbae:	62fb      	str	r3, [r7, #44]	@ 0x2c
  MODIFY_REG(huart->Instance->CR1, USART_CR1_FIELDS, tmpreg);
 800bbb0:	697b      	ldr	r3, [r7, #20]
 800bbb2:	681b      	ldr	r3, [r3, #0]
 800bbb4:	681a      	ldr	r2, [r3, #0]
 800bbb6:	4baa      	ldr	r3, [pc, #680]	@ (800be60 <UART_SetConfig+0x2d8>)
 800bbb8:	4013      	ands	r3, r2
 800bbba:	697a      	ldr	r2, [r7, #20]
 800bbbc:	6812      	ldr	r2, [r2, #0]
 800bbbe:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bbc0:	430b      	orrs	r3, r1
 800bbc2:	6013      	str	r3, [r2, #0]

  /*-------------------------- USART CR2 Configuration -----------------------*/
  /* Configure the UART Stop Bits: Set STOP[13:12] bits according
  * to huart->Init.StopBits value */
  MODIFY_REG(huart->Instance->CR2, USART_CR2_STOP, huart->Init.StopBits);
 800bbc4:	697b      	ldr	r3, [r7, #20]
 800bbc6:	681b      	ldr	r3, [r3, #0]
 800bbc8:	685b      	ldr	r3, [r3, #4]
 800bbca:	f423 5140 	bic.w	r1, r3, #12288	@ 0x3000
 800bbce:	697b      	ldr	r3, [r7, #20]
 800bbd0:	68da      	ldr	r2, [r3, #12]
 800bbd2:	697b      	ldr	r3, [r7, #20]
 800bbd4:	681b      	ldr	r3, [r3, #0]
 800bbd6:	430a      	orrs	r2, r1
 800bbd8:	605a      	str	r2, [r3, #4]
  /* Configure
  * - UART HardWare Flow Control: set CTSE and RTSE bits according
  *   to huart->Init.HwFlowCtl value
  * - one-bit sampling method versus three samples' majority rule according
  *   to huart->Init.OneBitSampling (not applicable to LPUART) */
  tmpreg = (uint32_t)huart->Init.HwFlowCtl;
 800bbda:	697b      	ldr	r3, [r7, #20]
 800bbdc:	699b      	ldr	r3, [r3, #24]
 800bbde:	62fb      	str	r3, [r7, #44]	@ 0x2c

  if (!(UART_INSTANCE_LOWPOWER(huart)))
 800bbe0:	697b      	ldr	r3, [r7, #20]
 800bbe2:	681b      	ldr	r3, [r3, #0]
 800bbe4:	4a9f      	ldr	r2, [pc, #636]	@ (800be64 <UART_SetConfig+0x2dc>)
 800bbe6:	4293      	cmp	r3, r2
 800bbe8:	d004      	beq.n	800bbf4 <UART_SetConfig+0x6c>
  {
    tmpreg |= huart->Init.OneBitSampling;
 800bbea:	697b      	ldr	r3, [r7, #20]
 800bbec:	6a1b      	ldr	r3, [r3, #32]
 800bbee:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800bbf0:	4313      	orrs	r3, r2
 800bbf2:	62fb      	str	r3, [r7, #44]	@ 0x2c
  }
  MODIFY_REG(huart->Instance->CR3, USART_CR3_FIELDS, tmpreg);
 800bbf4:	697b      	ldr	r3, [r7, #20]
 800bbf6:	681b      	ldr	r3, [r3, #0]
 800bbf8:	689b      	ldr	r3, [r3, #8]
 800bbfa:	f023 436e 	bic.w	r3, r3, #3992977408	@ 0xee000000
 800bbfe:	f423 6330 	bic.w	r3, r3, #2816	@ 0xb00
 800bc02:	697a      	ldr	r2, [r7, #20]
 800bc04:	6812      	ldr	r2, [r2, #0]
 800bc06:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800bc08:	430b      	orrs	r3, r1
 800bc0a:	6093      	str	r3, [r2, #8]

  /*-------------------------- USART PRESC Configuration -----------------------*/
  /* Configure
  * - UART Clock Prescaler : set PRESCALER according to huart->Init.ClockPrescaler value */
  MODIFY_REG(huart->Instance->PRESC, USART_PRESC_PRESCALER, huart->Init.ClockPrescaler);
 800bc0c:	697b      	ldr	r3, [r7, #20]
 800bc0e:	681b      	ldr	r3, [r3, #0]
 800bc10:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800bc12:	f023 010f 	bic.w	r1, r3, #15
 800bc16:	697b      	ldr	r3, [r7, #20]
 800bc18:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800bc1a:	697b      	ldr	r3, [r7, #20]
 800bc1c:	681b      	ldr	r3, [r3, #0]
 800bc1e:	430a      	orrs	r2, r1
 800bc20:	62da      	str	r2, [r3, #44]	@ 0x2c

  /*-------------------------- USART BRR Configuration -----------------------*/
  UART_GETCLOCKSOURCE(huart, clocksource);
 800bc22:	697b      	ldr	r3, [r7, #20]
 800bc24:	681b      	ldr	r3, [r3, #0]
 800bc26:	4a90      	ldr	r2, [pc, #576]	@ (800be68 <UART_SetConfig+0x2e0>)
 800bc28:	4293      	cmp	r3, r2
 800bc2a:	d125      	bne.n	800bc78 <UART_SetConfig+0xf0>
 800bc2c:	4b8f      	ldr	r3, [pc, #572]	@ (800be6c <UART_SetConfig+0x2e4>)
 800bc2e:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc32:	f003 0303 	and.w	r3, r3, #3
 800bc36:	2b03      	cmp	r3, #3
 800bc38:	d81a      	bhi.n	800bc70 <UART_SetConfig+0xe8>
 800bc3a:	a201      	add	r2, pc, #4	@ (adr r2, 800bc40 <UART_SetConfig+0xb8>)
 800bc3c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc40:	0800bc51 	.word	0x0800bc51
 800bc44:	0800bc61 	.word	0x0800bc61
 800bc48:	0800bc59 	.word	0x0800bc59
 800bc4c:	0800bc69 	.word	0x0800bc69
 800bc50:	2301      	movs	r3, #1
 800bc52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc56:	e116      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bc58:	2302      	movs	r3, #2
 800bc5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc5e:	e112      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bc60:	2304      	movs	r3, #4
 800bc62:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc66:	e10e      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bc68:	2308      	movs	r3, #8
 800bc6a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc6e:	e10a      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bc70:	2310      	movs	r3, #16
 800bc72:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bc76:	e106      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bc78:	697b      	ldr	r3, [r7, #20]
 800bc7a:	681b      	ldr	r3, [r3, #0]
 800bc7c:	4a7c      	ldr	r2, [pc, #496]	@ (800be70 <UART_SetConfig+0x2e8>)
 800bc7e:	4293      	cmp	r3, r2
 800bc80:	d138      	bne.n	800bcf4 <UART_SetConfig+0x16c>
 800bc82:	4b7a      	ldr	r3, [pc, #488]	@ (800be6c <UART_SetConfig+0x2e4>)
 800bc84:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bc88:	f003 030c 	and.w	r3, r3, #12
 800bc8c:	2b0c      	cmp	r3, #12
 800bc8e:	d82d      	bhi.n	800bcec <UART_SetConfig+0x164>
 800bc90:	a201      	add	r2, pc, #4	@ (adr r2, 800bc98 <UART_SetConfig+0x110>)
 800bc92:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bc96:	bf00      	nop
 800bc98:	0800bccd 	.word	0x0800bccd
 800bc9c:	0800bced 	.word	0x0800bced
 800bca0:	0800bced 	.word	0x0800bced
 800bca4:	0800bced 	.word	0x0800bced
 800bca8:	0800bcdd 	.word	0x0800bcdd
 800bcac:	0800bced 	.word	0x0800bced
 800bcb0:	0800bced 	.word	0x0800bced
 800bcb4:	0800bced 	.word	0x0800bced
 800bcb8:	0800bcd5 	.word	0x0800bcd5
 800bcbc:	0800bced 	.word	0x0800bced
 800bcc0:	0800bced 	.word	0x0800bced
 800bcc4:	0800bced 	.word	0x0800bced
 800bcc8:	0800bce5 	.word	0x0800bce5
 800bccc:	2300      	movs	r3, #0
 800bcce:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcd2:	e0d8      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bcd4:	2302      	movs	r3, #2
 800bcd6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcda:	e0d4      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bcdc:	2304      	movs	r3, #4
 800bcde:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bce2:	e0d0      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bce4:	2308      	movs	r3, #8
 800bce6:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcea:	e0cc      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bcec:	2310      	movs	r3, #16
 800bcee:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bcf2:	e0c8      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bcf4:	697b      	ldr	r3, [r7, #20]
 800bcf6:	681b      	ldr	r3, [r3, #0]
 800bcf8:	4a5e      	ldr	r2, [pc, #376]	@ (800be74 <UART_SetConfig+0x2ec>)
 800bcfa:	4293      	cmp	r3, r2
 800bcfc:	d125      	bne.n	800bd4a <UART_SetConfig+0x1c2>
 800bcfe:	4b5b      	ldr	r3, [pc, #364]	@ (800be6c <UART_SetConfig+0x2e4>)
 800bd00:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd04:	f003 0330 	and.w	r3, r3, #48	@ 0x30
 800bd08:	2b30      	cmp	r3, #48	@ 0x30
 800bd0a:	d016      	beq.n	800bd3a <UART_SetConfig+0x1b2>
 800bd0c:	2b30      	cmp	r3, #48	@ 0x30
 800bd0e:	d818      	bhi.n	800bd42 <UART_SetConfig+0x1ba>
 800bd10:	2b20      	cmp	r3, #32
 800bd12:	d00a      	beq.n	800bd2a <UART_SetConfig+0x1a2>
 800bd14:	2b20      	cmp	r3, #32
 800bd16:	d814      	bhi.n	800bd42 <UART_SetConfig+0x1ba>
 800bd18:	2b00      	cmp	r3, #0
 800bd1a:	d002      	beq.n	800bd22 <UART_SetConfig+0x19a>
 800bd1c:	2b10      	cmp	r3, #16
 800bd1e:	d008      	beq.n	800bd32 <UART_SetConfig+0x1aa>
 800bd20:	e00f      	b.n	800bd42 <UART_SetConfig+0x1ba>
 800bd22:	2300      	movs	r3, #0
 800bd24:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd28:	e0ad      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd2a:	2302      	movs	r3, #2
 800bd2c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd30:	e0a9      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd32:	2304      	movs	r3, #4
 800bd34:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd38:	e0a5      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd3a:	2308      	movs	r3, #8
 800bd3c:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd40:	e0a1      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd42:	2310      	movs	r3, #16
 800bd44:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd48:	e09d      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd4a:	697b      	ldr	r3, [r7, #20]
 800bd4c:	681b      	ldr	r3, [r3, #0]
 800bd4e:	4a4a      	ldr	r2, [pc, #296]	@ (800be78 <UART_SetConfig+0x2f0>)
 800bd50:	4293      	cmp	r3, r2
 800bd52:	d125      	bne.n	800bda0 <UART_SetConfig+0x218>
 800bd54:	4b45      	ldr	r3, [pc, #276]	@ (800be6c <UART_SetConfig+0x2e4>)
 800bd56:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bd5a:	f003 03c0 	and.w	r3, r3, #192	@ 0xc0
 800bd5e:	2bc0      	cmp	r3, #192	@ 0xc0
 800bd60:	d016      	beq.n	800bd90 <UART_SetConfig+0x208>
 800bd62:	2bc0      	cmp	r3, #192	@ 0xc0
 800bd64:	d818      	bhi.n	800bd98 <UART_SetConfig+0x210>
 800bd66:	2b80      	cmp	r3, #128	@ 0x80
 800bd68:	d00a      	beq.n	800bd80 <UART_SetConfig+0x1f8>
 800bd6a:	2b80      	cmp	r3, #128	@ 0x80
 800bd6c:	d814      	bhi.n	800bd98 <UART_SetConfig+0x210>
 800bd6e:	2b00      	cmp	r3, #0
 800bd70:	d002      	beq.n	800bd78 <UART_SetConfig+0x1f0>
 800bd72:	2b40      	cmp	r3, #64	@ 0x40
 800bd74:	d008      	beq.n	800bd88 <UART_SetConfig+0x200>
 800bd76:	e00f      	b.n	800bd98 <UART_SetConfig+0x210>
 800bd78:	2300      	movs	r3, #0
 800bd7a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd7e:	e082      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd80:	2302      	movs	r3, #2
 800bd82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd86:	e07e      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd88:	2304      	movs	r3, #4
 800bd8a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd8e:	e07a      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd90:	2308      	movs	r3, #8
 800bd92:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd96:	e076      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bd98:	2310      	movs	r3, #16
 800bd9a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bd9e:	e072      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bda0:	697b      	ldr	r3, [r7, #20]
 800bda2:	681b      	ldr	r3, [r3, #0]
 800bda4:	4a35      	ldr	r2, [pc, #212]	@ (800be7c <UART_SetConfig+0x2f4>)
 800bda6:	4293      	cmp	r3, r2
 800bda8:	d12a      	bne.n	800be00 <UART_SetConfig+0x278>
 800bdaa:	4b30      	ldr	r3, [pc, #192]	@ (800be6c <UART_SetConfig+0x2e4>)
 800bdac:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800bdb0:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 800bdb4:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bdb8:	d01a      	beq.n	800bdf0 <UART_SetConfig+0x268>
 800bdba:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bdbe:	d81b      	bhi.n	800bdf8 <UART_SetConfig+0x270>
 800bdc0:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdc4:	d00c      	beq.n	800bde0 <UART_SetConfig+0x258>
 800bdc6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800bdca:	d815      	bhi.n	800bdf8 <UART_SetConfig+0x270>
 800bdcc:	2b00      	cmp	r3, #0
 800bdce:	d003      	beq.n	800bdd8 <UART_SetConfig+0x250>
 800bdd0:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800bdd4:	d008      	beq.n	800bde8 <UART_SetConfig+0x260>
 800bdd6:	e00f      	b.n	800bdf8 <UART_SetConfig+0x270>
 800bdd8:	2300      	movs	r3, #0
 800bdda:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bdde:	e052      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bde0:	2302      	movs	r3, #2
 800bde2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bde6:	e04e      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bde8:	2304      	movs	r3, #4
 800bdea:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bdee:	e04a      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bdf0:	2308      	movs	r3, #8
 800bdf2:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bdf6:	e046      	b.n	800be86 <UART_SetConfig+0x2fe>
 800bdf8:	2310      	movs	r3, #16
 800bdfa:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800bdfe:	e042      	b.n	800be86 <UART_SetConfig+0x2fe>
 800be00:	697b      	ldr	r3, [r7, #20]
 800be02:	681b      	ldr	r3, [r3, #0]
 800be04:	4a17      	ldr	r2, [pc, #92]	@ (800be64 <UART_SetConfig+0x2dc>)
 800be06:	4293      	cmp	r3, r2
 800be08:	d13a      	bne.n	800be80 <UART_SetConfig+0x2f8>
 800be0a:	4b18      	ldr	r3, [pc, #96]	@ (800be6c <UART_SetConfig+0x2e4>)
 800be0c:	f8d3 3088 	ldr.w	r3, [r3, #136]	@ 0x88
 800be10:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800be14:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800be18:	d01a      	beq.n	800be50 <UART_SetConfig+0x2c8>
 800be1a:	f5b3 6f40 	cmp.w	r3, #3072	@ 0xc00
 800be1e:	d81b      	bhi.n	800be58 <UART_SetConfig+0x2d0>
 800be20:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be24:	d00c      	beq.n	800be40 <UART_SetConfig+0x2b8>
 800be26:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800be2a:	d815      	bhi.n	800be58 <UART_SetConfig+0x2d0>
 800be2c:	2b00      	cmp	r3, #0
 800be2e:	d003      	beq.n	800be38 <UART_SetConfig+0x2b0>
 800be30:	f5b3 6f80 	cmp.w	r3, #1024	@ 0x400
 800be34:	d008      	beq.n	800be48 <UART_SetConfig+0x2c0>
 800be36:	e00f      	b.n	800be58 <UART_SetConfig+0x2d0>
 800be38:	2300      	movs	r3, #0
 800be3a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be3e:	e022      	b.n	800be86 <UART_SetConfig+0x2fe>
 800be40:	2302      	movs	r3, #2
 800be42:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be46:	e01e      	b.n	800be86 <UART_SetConfig+0x2fe>
 800be48:	2304      	movs	r3, #4
 800be4a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be4e:	e01a      	b.n	800be86 <UART_SetConfig+0x2fe>
 800be50:	2308      	movs	r3, #8
 800be52:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be56:	e016      	b.n	800be86 <UART_SetConfig+0x2fe>
 800be58:	2310      	movs	r3, #16
 800be5a:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b
 800be5e:	e012      	b.n	800be86 <UART_SetConfig+0x2fe>
 800be60:	cfff69f3 	.word	0xcfff69f3
 800be64:	40008000 	.word	0x40008000
 800be68:	40013800 	.word	0x40013800
 800be6c:	40021000 	.word	0x40021000
 800be70:	40004400 	.word	0x40004400
 800be74:	40004800 	.word	0x40004800
 800be78:	40004c00 	.word	0x40004c00
 800be7c:	40005000 	.word	0x40005000
 800be80:	2310      	movs	r3, #16
 800be82:	f887 302b 	strb.w	r3, [r7, #43]	@ 0x2b

  /* Check LPUART instance */
  if (UART_INSTANCE_LOWPOWER(huart))
 800be86:	697b      	ldr	r3, [r7, #20]
 800be88:	681b      	ldr	r3, [r3, #0]
 800be8a:	4aae      	ldr	r2, [pc, #696]	@ (800c144 <UART_SetConfig+0x5bc>)
 800be8c:	4293      	cmp	r3, r2
 800be8e:	f040 8097 	bne.w	800bfc0 <UART_SetConfig+0x438>
  {
    /* Retrieve frequency clock */
    switch (clocksource)
 800be92:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800be96:	2b08      	cmp	r3, #8
 800be98:	d823      	bhi.n	800bee2 <UART_SetConfig+0x35a>
 800be9a:	a201      	add	r2, pc, #4	@ (adr r2, 800bea0 <UART_SetConfig+0x318>)
 800be9c:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bea0:	0800bec5 	.word	0x0800bec5
 800bea4:	0800bee3 	.word	0x0800bee3
 800bea8:	0800becd 	.word	0x0800becd
 800beac:	0800bee3 	.word	0x0800bee3
 800beb0:	0800bed3 	.word	0x0800bed3
 800beb4:	0800bee3 	.word	0x0800bee3
 800beb8:	0800bee3 	.word	0x0800bee3
 800bebc:	0800bee3 	.word	0x0800bee3
 800bec0:	0800bedb 	.word	0x0800bedb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bec4:	f7fc fe50 	bl	8008b68 <HAL_RCC_GetPCLK1Freq>
 800bec8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800beca:	e010      	b.n	800beee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800becc:	4b9e      	ldr	r3, [pc, #632]	@ (800c148 <UART_SetConfig+0x5c0>)
 800bece:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bed0:	e00d      	b.n	800beee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800bed2:	f7fc fddb 	bl	8008a8c <HAL_RCC_GetSysClockFreq>
 800bed6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800bed8:	e009      	b.n	800beee <UART_SetConfig+0x366>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800beda:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800bede:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800bee0:	e005      	b.n	800beee <UART_SetConfig+0x366>
      default:
        pclk = 0U;
 800bee2:	2300      	movs	r3, #0
 800bee4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800bee6:	2301      	movs	r3, #1
 800bee8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800beec:	bf00      	nop
    }

    /* If proper clock source reported */
    if (pclk != 0U)
 800beee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bef0:	2b00      	cmp	r3, #0
 800bef2:	f000 8130 	beq.w	800c156 <UART_SetConfig+0x5ce>
    {
      /* Compute clock after Prescaler */
      lpuart_ker_ck_pres = (pclk / UARTPrescTable[huart->Init.ClockPrescaler]);
 800bef6:	697b      	ldr	r3, [r7, #20]
 800bef8:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800befa:	4a94      	ldr	r2, [pc, #592]	@ (800c14c <UART_SetConfig+0x5c4>)
 800befc:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf00:	461a      	mov	r2, r3
 800bf02:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf04:	fbb3 f3f2 	udiv	r3, r3, r2
 800bf08:	61bb      	str	r3, [r7, #24]

      /* Ensure that Frequency clock is in the range [3 * baudrate, 4096 * baudrate] */
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bf0a:	697b      	ldr	r3, [r7, #20]
 800bf0c:	685a      	ldr	r2, [r3, #4]
 800bf0e:	4613      	mov	r3, r2
 800bf10:	005b      	lsls	r3, r3, #1
 800bf12:	4413      	add	r3, r2
 800bf14:	69ba      	ldr	r2, [r7, #24]
 800bf16:	429a      	cmp	r2, r3
 800bf18:	d305      	bcc.n	800bf26 <UART_SetConfig+0x39e>
          (lpuart_ker_ck_pres > (4096U * huart->Init.BaudRate)))
 800bf1a:	697b      	ldr	r3, [r7, #20]
 800bf1c:	685b      	ldr	r3, [r3, #4]
 800bf1e:	031b      	lsls	r3, r3, #12
      if ((lpuart_ker_ck_pres < (3U * huart->Init.BaudRate)) ||
 800bf20:	69ba      	ldr	r2, [r7, #24]
 800bf22:	429a      	cmp	r2, r3
 800bf24:	d903      	bls.n	800bf2e <UART_SetConfig+0x3a6>
      {
        ret = HAL_ERROR;
 800bf26:	2301      	movs	r3, #1
 800bf28:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bf2c:	e113      	b.n	800c156 <UART_SetConfig+0x5ce>
      }
      else
      {
        /* Check computed UsartDiv value is in allocated range
           (it is forbidden to write values lower than 0x300 in the LPUART_BRR register) */
        usartdiv = (uint32_t)(UART_DIV_LPUART(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800bf2e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800bf30:	2200      	movs	r2, #0
 800bf32:	60bb      	str	r3, [r7, #8]
 800bf34:	60fa      	str	r2, [r7, #12]
 800bf36:	697b      	ldr	r3, [r7, #20]
 800bf38:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800bf3a:	4a84      	ldr	r2, [pc, #528]	@ (800c14c <UART_SetConfig+0x5c4>)
 800bf3c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800bf40:	b29b      	uxth	r3, r3
 800bf42:	2200      	movs	r2, #0
 800bf44:	603b      	str	r3, [r7, #0]
 800bf46:	607a      	str	r2, [r7, #4]
 800bf48:	e9d7 2300 	ldrd	r2, r3, [r7]
 800bf4c:	e9d7 0102 	ldrd	r0, r1, [r7, #8]
 800bf50:	f7f4 fed2 	bl	8000cf8 <__aeabi_uldivmod>
 800bf54:	4602      	mov	r2, r0
 800bf56:	460b      	mov	r3, r1
 800bf58:	4610      	mov	r0, r2
 800bf5a:	4619      	mov	r1, r3
 800bf5c:	f04f 0200 	mov.w	r2, #0
 800bf60:	f04f 0300 	mov.w	r3, #0
 800bf64:	020b      	lsls	r3, r1, #8
 800bf66:	ea43 6310 	orr.w	r3, r3, r0, lsr #24
 800bf6a:	0202      	lsls	r2, r0, #8
 800bf6c:	6979      	ldr	r1, [r7, #20]
 800bf6e:	6849      	ldr	r1, [r1, #4]
 800bf70:	0849      	lsrs	r1, r1, #1
 800bf72:	2000      	movs	r0, #0
 800bf74:	460c      	mov	r4, r1
 800bf76:	4605      	mov	r5, r0
 800bf78:	eb12 0804 	adds.w	r8, r2, r4
 800bf7c:	eb43 0905 	adc.w	r9, r3, r5
 800bf80:	697b      	ldr	r3, [r7, #20]
 800bf82:	685b      	ldr	r3, [r3, #4]
 800bf84:	2200      	movs	r2, #0
 800bf86:	469a      	mov	sl, r3
 800bf88:	4693      	mov	fp, r2
 800bf8a:	4652      	mov	r2, sl
 800bf8c:	465b      	mov	r3, fp
 800bf8e:	4640      	mov	r0, r8
 800bf90:	4649      	mov	r1, r9
 800bf92:	f7f4 feb1 	bl	8000cf8 <__aeabi_uldivmod>
 800bf96:	4602      	mov	r2, r0
 800bf98:	460b      	mov	r3, r1
 800bf9a:	4613      	mov	r3, r2
 800bf9c:	623b      	str	r3, [r7, #32]
        if ((usartdiv >= LPUART_BRR_MIN) && (usartdiv <= LPUART_BRR_MAX))
 800bf9e:	6a3b      	ldr	r3, [r7, #32]
 800bfa0:	f5b3 7f40 	cmp.w	r3, #768	@ 0x300
 800bfa4:	d308      	bcc.n	800bfb8 <UART_SetConfig+0x430>
 800bfa6:	6a3b      	ldr	r3, [r7, #32]
 800bfa8:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800bfac:	d204      	bcs.n	800bfb8 <UART_SetConfig+0x430>
        {
          huart->Instance->BRR = usartdiv;
 800bfae:	697b      	ldr	r3, [r7, #20]
 800bfb0:	681b      	ldr	r3, [r3, #0]
 800bfb2:	6a3a      	ldr	r2, [r7, #32]
 800bfb4:	60da      	str	r2, [r3, #12]
 800bfb6:	e0ce      	b.n	800c156 <UART_SetConfig+0x5ce>
        }
        else
        {
          ret = HAL_ERROR;
 800bfb8:	2301      	movs	r3, #1
 800bfba:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800bfbe:	e0ca      	b.n	800c156 <UART_SetConfig+0x5ce>
      } /* if ( (lpuart_ker_ck_pres < (3 * huart->Init.BaudRate) ) ||
                (lpuart_ker_ck_pres > (4096 * huart->Init.BaudRate) )) */
    } /* if (pclk != 0) */
  }
  /* Check UART Over Sampling to set Baud Rate Register */
  else if (huart->Init.OverSampling == UART_OVERSAMPLING_8)
 800bfc0:	697b      	ldr	r3, [r7, #20]
 800bfc2:	69db      	ldr	r3, [r3, #28]
 800bfc4:	f5b3 4f00 	cmp.w	r3, #32768	@ 0x8000
 800bfc8:	d166      	bne.n	800c098 <UART_SetConfig+0x510>
  {
    switch (clocksource)
 800bfca:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800bfce:	2b08      	cmp	r3, #8
 800bfd0:	d827      	bhi.n	800c022 <UART_SetConfig+0x49a>
 800bfd2:	a201      	add	r2, pc, #4	@ (adr r2, 800bfd8 <UART_SetConfig+0x450>)
 800bfd4:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800bfd8:	0800bffd 	.word	0x0800bffd
 800bfdc:	0800c005 	.word	0x0800c005
 800bfe0:	0800c00d 	.word	0x0800c00d
 800bfe4:	0800c023 	.word	0x0800c023
 800bfe8:	0800c013 	.word	0x0800c013
 800bfec:	0800c023 	.word	0x0800c023
 800bff0:	0800c023 	.word	0x0800c023
 800bff4:	0800c023 	.word	0x0800c023
 800bff8:	0800c01b 	.word	0x0800c01b
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800bffc:	f7fc fdb4 	bl	8008b68 <HAL_RCC_GetPCLK1Freq>
 800c000:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c002:	e014      	b.n	800c02e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c004:	f7fc fdc6 	bl	8008b94 <HAL_RCC_GetPCLK2Freq>
 800c008:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c00a:	e010      	b.n	800c02e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c00c:	4b4e      	ldr	r3, [pc, #312]	@ (800c148 <UART_SetConfig+0x5c0>)
 800c00e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c010:	e00d      	b.n	800c02e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c012:	f7fc fd3b 	bl	8008a8c <HAL_RCC_GetSysClockFreq>
 800c016:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c018:	e009      	b.n	800c02e <UART_SetConfig+0x4a6>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c01a:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c01e:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c020:	e005      	b.n	800c02e <UART_SetConfig+0x4a6>
      default:
        pclk = 0U;
 800c022:	2300      	movs	r3, #0
 800c024:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c026:	2301      	movs	r3, #1
 800c028:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c02c:	bf00      	nop
    }

    /* USARTDIV must be greater than or equal to 0d16 */
    if (pclk != 0U)
 800c02e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c030:	2b00      	cmp	r3, #0
 800c032:	f000 8090 	beq.w	800c156 <UART_SetConfig+0x5ce>
    {
      usartdiv = (uint32_t)(UART_DIV_SAMPLING8(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c036:	697b      	ldr	r3, [r7, #20]
 800c038:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c03a:	4a44      	ldr	r2, [pc, #272]	@ (800c14c <UART_SetConfig+0x5c4>)
 800c03c:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c040:	461a      	mov	r2, r3
 800c042:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c044:	fbb3 f3f2 	udiv	r3, r3, r2
 800c048:	005a      	lsls	r2, r3, #1
 800c04a:	697b      	ldr	r3, [r7, #20]
 800c04c:	685b      	ldr	r3, [r3, #4]
 800c04e:	085b      	lsrs	r3, r3, #1
 800c050:	441a      	add	r2, r3
 800c052:	697b      	ldr	r3, [r7, #20]
 800c054:	685b      	ldr	r3, [r3, #4]
 800c056:	fbb2 f3f3 	udiv	r3, r2, r3
 800c05a:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c05c:	6a3b      	ldr	r3, [r7, #32]
 800c05e:	2b0f      	cmp	r3, #15
 800c060:	d916      	bls.n	800c090 <UART_SetConfig+0x508>
 800c062:	6a3b      	ldr	r3, [r7, #32]
 800c064:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c068:	d212      	bcs.n	800c090 <UART_SetConfig+0x508>
      {
        brrtemp = (uint16_t)(usartdiv & 0xFFF0U);
 800c06a:	6a3b      	ldr	r3, [r7, #32]
 800c06c:	b29b      	uxth	r3, r3
 800c06e:	f023 030f 	bic.w	r3, r3, #15
 800c072:	83fb      	strh	r3, [r7, #30]
        brrtemp |= (uint16_t)((usartdiv & (uint16_t)0x000FU) >> 1U);
 800c074:	6a3b      	ldr	r3, [r7, #32]
 800c076:	085b      	lsrs	r3, r3, #1
 800c078:	b29b      	uxth	r3, r3
 800c07a:	f003 0307 	and.w	r3, r3, #7
 800c07e:	b29a      	uxth	r2, r3
 800c080:	8bfb      	ldrh	r3, [r7, #30]
 800c082:	4313      	orrs	r3, r2
 800c084:	83fb      	strh	r3, [r7, #30]
        huart->Instance->BRR = brrtemp;
 800c086:	697b      	ldr	r3, [r7, #20]
 800c088:	681b      	ldr	r3, [r3, #0]
 800c08a:	8bfa      	ldrh	r2, [r7, #30]
 800c08c:	60da      	str	r2, [r3, #12]
 800c08e:	e062      	b.n	800c156 <UART_SetConfig+0x5ce>
      }
      else
      {
        ret = HAL_ERROR;
 800c090:	2301      	movs	r3, #1
 800c092:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
 800c096:	e05e      	b.n	800c156 <UART_SetConfig+0x5ce>
      }
    }
  }
  else
  {
    switch (clocksource)
 800c098:	f897 302b 	ldrb.w	r3, [r7, #43]	@ 0x2b
 800c09c:	2b08      	cmp	r3, #8
 800c09e:	d828      	bhi.n	800c0f2 <UART_SetConfig+0x56a>
 800c0a0:	a201      	add	r2, pc, #4	@ (adr r2, 800c0a8 <UART_SetConfig+0x520>)
 800c0a2:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800c0a6:	bf00      	nop
 800c0a8:	0800c0cd 	.word	0x0800c0cd
 800c0ac:	0800c0d5 	.word	0x0800c0d5
 800c0b0:	0800c0dd 	.word	0x0800c0dd
 800c0b4:	0800c0f3 	.word	0x0800c0f3
 800c0b8:	0800c0e3 	.word	0x0800c0e3
 800c0bc:	0800c0f3 	.word	0x0800c0f3
 800c0c0:	0800c0f3 	.word	0x0800c0f3
 800c0c4:	0800c0f3 	.word	0x0800c0f3
 800c0c8:	0800c0eb 	.word	0x0800c0eb
    {
      case UART_CLOCKSOURCE_PCLK1:
        pclk = HAL_RCC_GetPCLK1Freq();
 800c0cc:	f7fc fd4c 	bl	8008b68 <HAL_RCC_GetPCLK1Freq>
 800c0d0:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c0d2:	e014      	b.n	800c0fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_PCLK2:
        pclk = HAL_RCC_GetPCLK2Freq();
 800c0d4:	f7fc fd5e 	bl	8008b94 <HAL_RCC_GetPCLK2Freq>
 800c0d8:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c0da:	e010      	b.n	800c0fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_HSI:
        pclk = (uint32_t) HSI_VALUE;
 800c0dc:	4b1a      	ldr	r3, [pc, #104]	@ (800c148 <UART_SetConfig+0x5c0>)
 800c0de:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c0e0:	e00d      	b.n	800c0fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_SYSCLK:
        pclk = HAL_RCC_GetSysClockFreq();
 800c0e2:	f7fc fcd3 	bl	8008a8c <HAL_RCC_GetSysClockFreq>
 800c0e6:	6278      	str	r0, [r7, #36]	@ 0x24
        break;
 800c0e8:	e009      	b.n	800c0fe <UART_SetConfig+0x576>
      case UART_CLOCKSOURCE_LSE:
        pclk = (uint32_t) LSE_VALUE;
 800c0ea:	f44f 4300 	mov.w	r3, #32768	@ 0x8000
 800c0ee:	627b      	str	r3, [r7, #36]	@ 0x24
        break;
 800c0f0:	e005      	b.n	800c0fe <UART_SetConfig+0x576>
      default:
        pclk = 0U;
 800c0f2:	2300      	movs	r3, #0
 800c0f4:	627b      	str	r3, [r7, #36]	@ 0x24
        ret = HAL_ERROR;
 800c0f6:	2301      	movs	r3, #1
 800c0f8:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
        break;
 800c0fc:	bf00      	nop
    }

    if (pclk != 0U)
 800c0fe:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c100:	2b00      	cmp	r3, #0
 800c102:	d028      	beq.n	800c156 <UART_SetConfig+0x5ce>
    {
      /* USARTDIV must be greater than or equal to 0d16 */
      usartdiv = (uint32_t)(UART_DIV_SAMPLING16(pclk, huart->Init.BaudRate, huart->Init.ClockPrescaler));
 800c104:	697b      	ldr	r3, [r7, #20]
 800c106:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c108:	4a10      	ldr	r2, [pc, #64]	@ (800c14c <UART_SetConfig+0x5c4>)
 800c10a:	f832 3013 	ldrh.w	r3, [r2, r3, lsl #1]
 800c10e:	461a      	mov	r2, r3
 800c110:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c112:	fbb3 f2f2 	udiv	r2, r3, r2
 800c116:	697b      	ldr	r3, [r7, #20]
 800c118:	685b      	ldr	r3, [r3, #4]
 800c11a:	085b      	lsrs	r3, r3, #1
 800c11c:	441a      	add	r2, r3
 800c11e:	697b      	ldr	r3, [r7, #20]
 800c120:	685b      	ldr	r3, [r3, #4]
 800c122:	fbb2 f3f3 	udiv	r3, r2, r3
 800c126:	623b      	str	r3, [r7, #32]
      if ((usartdiv >= UART_BRR_MIN) && (usartdiv <= UART_BRR_MAX))
 800c128:	6a3b      	ldr	r3, [r7, #32]
 800c12a:	2b0f      	cmp	r3, #15
 800c12c:	d910      	bls.n	800c150 <UART_SetConfig+0x5c8>
 800c12e:	6a3b      	ldr	r3, [r7, #32]
 800c130:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 800c134:	d20c      	bcs.n	800c150 <UART_SetConfig+0x5c8>
      {
        huart->Instance->BRR = (uint16_t)usartdiv;
 800c136:	6a3b      	ldr	r3, [r7, #32]
 800c138:	b29a      	uxth	r2, r3
 800c13a:	697b      	ldr	r3, [r7, #20]
 800c13c:	681b      	ldr	r3, [r3, #0]
 800c13e:	60da      	str	r2, [r3, #12]
 800c140:	e009      	b.n	800c156 <UART_SetConfig+0x5ce>
 800c142:	bf00      	nop
 800c144:	40008000 	.word	0x40008000
 800c148:	00f42400 	.word	0x00f42400
 800c14c:	08015d54 	.word	0x08015d54
      }
      else
      {
        ret = HAL_ERROR;
 800c150:	2301      	movs	r3, #1
 800c152:	f887 302a 	strb.w	r3, [r7, #42]	@ 0x2a
      }
    }
  }

  /* Initialize the number of data to process during RX/TX ISR execution */
  huart->NbTxDataToProcess = 1;
 800c156:	697b      	ldr	r3, [r7, #20]
 800c158:	2201      	movs	r2, #1
 800c15a:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
  huart->NbRxDataToProcess = 1;
 800c15e:	697b      	ldr	r3, [r7, #20]
 800c160:	2201      	movs	r2, #1
 800c162:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68

  /* Clear ISR function pointers */
  huart->RxISR = NULL;
 800c166:	697b      	ldr	r3, [r7, #20]
 800c168:	2200      	movs	r2, #0
 800c16a:	675a      	str	r2, [r3, #116]	@ 0x74
  huart->TxISR = NULL;
 800c16c:	697b      	ldr	r3, [r7, #20]
 800c16e:	2200      	movs	r2, #0
 800c170:	679a      	str	r2, [r3, #120]	@ 0x78

  return ret;
 800c172:	f897 302a 	ldrb.w	r3, [r7, #42]	@ 0x2a
}
 800c176:	4618      	mov	r0, r3
 800c178:	3730      	adds	r7, #48	@ 0x30
 800c17a:	46bd      	mov	sp, r7
 800c17c:	e8bd 8fb0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, sl, fp, pc}

0800c180 <UART_AdvFeatureConfig>:
  * @brief Configure the UART peripheral advanced features.
  * @param huart UART handle.
  * @retval None
  */
void UART_AdvFeatureConfig(UART_HandleTypeDef *huart)
{
 800c180:	b480      	push	{r7}
 800c182:	b083      	sub	sp, #12
 800c184:	af00      	add	r7, sp, #0
 800c186:	6078      	str	r0, [r7, #4]
  /* Check whether the set of advanced features to configure is properly set */
  assert_param(IS_UART_ADVFEATURE_INIT(huart->AdvancedInit.AdvFeatureInit));

  /* if required, configure RX/TX pins swap */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_SWAP_INIT))
 800c188:	687b      	ldr	r3, [r7, #4]
 800c18a:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c18c:	f003 0308 	and.w	r3, r3, #8
 800c190:	2b00      	cmp	r3, #0
 800c192:	d00a      	beq.n	800c1aa <UART_AdvFeatureConfig+0x2a>
  {
    assert_param(IS_UART_ADVFEATURE_SWAP(huart->AdvancedInit.Swap));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_SWAP, huart->AdvancedInit.Swap);
 800c194:	687b      	ldr	r3, [r7, #4]
 800c196:	681b      	ldr	r3, [r3, #0]
 800c198:	685b      	ldr	r3, [r3, #4]
 800c19a:	f423 4100 	bic.w	r1, r3, #32768	@ 0x8000
 800c19e:	687b      	ldr	r3, [r7, #4]
 800c1a0:	6b9a      	ldr	r2, [r3, #56]	@ 0x38
 800c1a2:	687b      	ldr	r3, [r7, #4]
 800c1a4:	681b      	ldr	r3, [r3, #0]
 800c1a6:	430a      	orrs	r2, r1
 800c1a8:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure TX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_TXINVERT_INIT))
 800c1aa:	687b      	ldr	r3, [r7, #4]
 800c1ac:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1ae:	f003 0301 	and.w	r3, r3, #1
 800c1b2:	2b00      	cmp	r3, #0
 800c1b4:	d00a      	beq.n	800c1cc <UART_AdvFeatureConfig+0x4c>
  {
    assert_param(IS_UART_ADVFEATURE_TXINV(huart->AdvancedInit.TxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_TXINV, huart->AdvancedInit.TxPinLevelInvert);
 800c1b6:	687b      	ldr	r3, [r7, #4]
 800c1b8:	681b      	ldr	r3, [r3, #0]
 800c1ba:	685b      	ldr	r3, [r3, #4]
 800c1bc:	f423 3100 	bic.w	r1, r3, #131072	@ 0x20000
 800c1c0:	687b      	ldr	r3, [r7, #4]
 800c1c2:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800c1c4:	687b      	ldr	r3, [r7, #4]
 800c1c6:	681b      	ldr	r3, [r3, #0]
 800c1c8:	430a      	orrs	r2, r1
 800c1ca:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX pin active level inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXINVERT_INIT))
 800c1cc:	687b      	ldr	r3, [r7, #4]
 800c1ce:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1d0:	f003 0302 	and.w	r3, r3, #2
 800c1d4:	2b00      	cmp	r3, #0
 800c1d6:	d00a      	beq.n	800c1ee <UART_AdvFeatureConfig+0x6e>
  {
    assert_param(IS_UART_ADVFEATURE_RXINV(huart->AdvancedInit.RxPinLevelInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_RXINV, huart->AdvancedInit.RxPinLevelInvert);
 800c1d8:	687b      	ldr	r3, [r7, #4]
 800c1da:	681b      	ldr	r3, [r3, #0]
 800c1dc:	685b      	ldr	r3, [r3, #4]
 800c1de:	f423 3180 	bic.w	r1, r3, #65536	@ 0x10000
 800c1e2:	687b      	ldr	r3, [r7, #4]
 800c1e4:	6b1a      	ldr	r2, [r3, #48]	@ 0x30
 800c1e6:	687b      	ldr	r3, [r7, #4]
 800c1e8:	681b      	ldr	r3, [r3, #0]
 800c1ea:	430a      	orrs	r2, r1
 800c1ec:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure data inversion */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DATAINVERT_INIT))
 800c1ee:	687b      	ldr	r3, [r7, #4]
 800c1f0:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c1f2:	f003 0304 	and.w	r3, r3, #4
 800c1f6:	2b00      	cmp	r3, #0
 800c1f8:	d00a      	beq.n	800c210 <UART_AdvFeatureConfig+0x90>
  {
    assert_param(IS_UART_ADVFEATURE_DATAINV(huart->AdvancedInit.DataInvert));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_DATAINV, huart->AdvancedInit.DataInvert);
 800c1fa:	687b      	ldr	r3, [r7, #4]
 800c1fc:	681b      	ldr	r3, [r3, #0]
 800c1fe:	685b      	ldr	r3, [r3, #4]
 800c200:	f423 2180 	bic.w	r1, r3, #262144	@ 0x40000
 800c204:	687b      	ldr	r3, [r7, #4]
 800c206:	6b5a      	ldr	r2, [r3, #52]	@ 0x34
 800c208:	687b      	ldr	r3, [r7, #4]
 800c20a:	681b      	ldr	r3, [r3, #0]
 800c20c:	430a      	orrs	r2, r1
 800c20e:	605a      	str	r2, [r3, #4]
  }

  /* if required, configure RX overrun detection disabling */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_RXOVERRUNDISABLE_INIT))
 800c210:	687b      	ldr	r3, [r7, #4]
 800c212:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c214:	f003 0310 	and.w	r3, r3, #16
 800c218:	2b00      	cmp	r3, #0
 800c21a:	d00a      	beq.n	800c232 <UART_AdvFeatureConfig+0xb2>
  {
    assert_param(IS_UART_OVERRUN(huart->AdvancedInit.OverrunDisable));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_OVRDIS, huart->AdvancedInit.OverrunDisable);
 800c21c:	687b      	ldr	r3, [r7, #4]
 800c21e:	681b      	ldr	r3, [r3, #0]
 800c220:	689b      	ldr	r3, [r3, #8]
 800c222:	f423 5180 	bic.w	r1, r3, #4096	@ 0x1000
 800c226:	687b      	ldr	r3, [r7, #4]
 800c228:	6bda      	ldr	r2, [r3, #60]	@ 0x3c
 800c22a:	687b      	ldr	r3, [r7, #4]
 800c22c:	681b      	ldr	r3, [r3, #0]
 800c22e:	430a      	orrs	r2, r1
 800c230:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure DMA disabling on reception error */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_DMADISABLEONERROR_INIT))
 800c232:	687b      	ldr	r3, [r7, #4]
 800c234:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c236:	f003 0320 	and.w	r3, r3, #32
 800c23a:	2b00      	cmp	r3, #0
 800c23c:	d00a      	beq.n	800c254 <UART_AdvFeatureConfig+0xd4>
  {
    assert_param(IS_UART_ADVFEATURE_DMAONRXERROR(huart->AdvancedInit.DMADisableonRxError));
    MODIFY_REG(huart->Instance->CR3, USART_CR3_DDRE, huart->AdvancedInit.DMADisableonRxError);
 800c23e:	687b      	ldr	r3, [r7, #4]
 800c240:	681b      	ldr	r3, [r3, #0]
 800c242:	689b      	ldr	r3, [r3, #8]
 800c244:	f423 5100 	bic.w	r1, r3, #8192	@ 0x2000
 800c248:	687b      	ldr	r3, [r7, #4]
 800c24a:	6c1a      	ldr	r2, [r3, #64]	@ 0x40
 800c24c:	687b      	ldr	r3, [r7, #4]
 800c24e:	681b      	ldr	r3, [r3, #0]
 800c250:	430a      	orrs	r2, r1
 800c252:	609a      	str	r2, [r3, #8]
  }

  /* if required, configure auto Baud rate detection scheme */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_AUTOBAUDRATE_INIT))
 800c254:	687b      	ldr	r3, [r7, #4]
 800c256:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c258:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800c25c:	2b00      	cmp	r3, #0
 800c25e:	d01a      	beq.n	800c296 <UART_AdvFeatureConfig+0x116>
  {
    assert_param(IS_USART_AUTOBAUDRATE_DETECTION_INSTANCE(huart->Instance));
    assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATE(huart->AdvancedInit.AutoBaudRateEnable));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_ABREN, huart->AdvancedInit.AutoBaudRateEnable);
 800c260:	687b      	ldr	r3, [r7, #4]
 800c262:	681b      	ldr	r3, [r3, #0]
 800c264:	685b      	ldr	r3, [r3, #4]
 800c266:	f423 1180 	bic.w	r1, r3, #1048576	@ 0x100000
 800c26a:	687b      	ldr	r3, [r7, #4]
 800c26c:	6c5a      	ldr	r2, [r3, #68]	@ 0x44
 800c26e:	687b      	ldr	r3, [r7, #4]
 800c270:	681b      	ldr	r3, [r3, #0]
 800c272:	430a      	orrs	r2, r1
 800c274:	605a      	str	r2, [r3, #4]
    /* set auto Baudrate detection parameters if detection is enabled */
    if (huart->AdvancedInit.AutoBaudRateEnable == UART_ADVFEATURE_AUTOBAUDRATE_ENABLE)
 800c276:	687b      	ldr	r3, [r7, #4]
 800c278:	6c5b      	ldr	r3, [r3, #68]	@ 0x44
 800c27a:	f5b3 1f80 	cmp.w	r3, #1048576	@ 0x100000
 800c27e:	d10a      	bne.n	800c296 <UART_AdvFeatureConfig+0x116>
    {
      assert_param(IS_UART_ADVFEATURE_AUTOBAUDRATEMODE(huart->AdvancedInit.AutoBaudRateMode));
      MODIFY_REG(huart->Instance->CR2, USART_CR2_ABRMODE, huart->AdvancedInit.AutoBaudRateMode);
 800c280:	687b      	ldr	r3, [r7, #4]
 800c282:	681b      	ldr	r3, [r3, #0]
 800c284:	685b      	ldr	r3, [r3, #4]
 800c286:	f423 01c0 	bic.w	r1, r3, #6291456	@ 0x600000
 800c28a:	687b      	ldr	r3, [r7, #4]
 800c28c:	6c9a      	ldr	r2, [r3, #72]	@ 0x48
 800c28e:	687b      	ldr	r3, [r7, #4]
 800c290:	681b      	ldr	r3, [r3, #0]
 800c292:	430a      	orrs	r2, r1
 800c294:	605a      	str	r2, [r3, #4]
    }
  }

  /* if required, configure MSB first on communication line */
  if (HAL_IS_BIT_SET(huart->AdvancedInit.AdvFeatureInit, UART_ADVFEATURE_MSBFIRST_INIT))
 800c296:	687b      	ldr	r3, [r7, #4]
 800c298:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c29a:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 800c29e:	2b00      	cmp	r3, #0
 800c2a0:	d00a      	beq.n	800c2b8 <UART_AdvFeatureConfig+0x138>
  {
    assert_param(IS_UART_ADVFEATURE_MSBFIRST(huart->AdvancedInit.MSBFirst));
    MODIFY_REG(huart->Instance->CR2, USART_CR2_MSBFIRST, huart->AdvancedInit.MSBFirst);
 800c2a2:	687b      	ldr	r3, [r7, #4]
 800c2a4:	681b      	ldr	r3, [r3, #0]
 800c2a6:	685b      	ldr	r3, [r3, #4]
 800c2a8:	f423 2100 	bic.w	r1, r3, #524288	@ 0x80000
 800c2ac:	687b      	ldr	r3, [r7, #4]
 800c2ae:	6cda      	ldr	r2, [r3, #76]	@ 0x4c
 800c2b0:	687b      	ldr	r3, [r7, #4]
 800c2b2:	681b      	ldr	r3, [r3, #0]
 800c2b4:	430a      	orrs	r2, r1
 800c2b6:	605a      	str	r2, [r3, #4]
  }
}
 800c2b8:	bf00      	nop
 800c2ba:	370c      	adds	r7, #12
 800c2bc:	46bd      	mov	sp, r7
 800c2be:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c2c2:	4770      	bx	lr

0800c2c4 <UART_CheckIdleState>:
  * @brief Check the UART Idle State.
  * @param huart UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_CheckIdleState(UART_HandleTypeDef *huart)
{
 800c2c4:	b580      	push	{r7, lr}
 800c2c6:	b098      	sub	sp, #96	@ 0x60
 800c2c8:	af02      	add	r7, sp, #8
 800c2ca:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;

  /* Initialize the UART ErrorCode */
  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c2cc:	687b      	ldr	r3, [r7, #4]
 800c2ce:	2200      	movs	r2, #0
 800c2d0:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

  /* Init tickstart for timeout management */
  tickstart = HAL_GetTick();
 800c2d4:	f7f8 ff5a 	bl	800518c <HAL_GetTick>
 800c2d8:	6578      	str	r0, [r7, #84]	@ 0x54

  /* Check if the Transmitter is enabled */
  if ((huart->Instance->CR1 & USART_CR1_TE) == USART_CR1_TE)
 800c2da:	687b      	ldr	r3, [r7, #4]
 800c2dc:	681b      	ldr	r3, [r3, #0]
 800c2de:	681b      	ldr	r3, [r3, #0]
 800c2e0:	f003 0308 	and.w	r3, r3, #8
 800c2e4:	2b08      	cmp	r3, #8
 800c2e6:	d12f      	bne.n	800c348 <UART_CheckIdleState+0x84>
  {
    /* Wait until TEACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_TEACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c2e8:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c2ec:	9300      	str	r3, [sp, #0]
 800c2ee:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c2f0:	2200      	movs	r2, #0
 800c2f2:	f44f 1100 	mov.w	r1, #2097152	@ 0x200000
 800c2f6:	6878      	ldr	r0, [r7, #4]
 800c2f8:	f000 f88e 	bl	800c418 <UART_WaitOnFlagUntilTimeout>
 800c2fc:	4603      	mov	r3, r0
 800c2fe:	2b00      	cmp	r3, #0
 800c300:	d022      	beq.n	800c348 <UART_CheckIdleState+0x84>
    {
      /* Disable TXE interrupt for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_TXEIE_TXFNFIE));
 800c302:	687b      	ldr	r3, [r7, #4]
 800c304:	681b      	ldr	r3, [r3, #0]
 800c306:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c308:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c30a:	e853 3f00 	ldrex	r3, [r3]
 800c30e:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c310:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c312:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800c316:	653b      	str	r3, [r7, #80]	@ 0x50
 800c318:	687b      	ldr	r3, [r7, #4]
 800c31a:	681b      	ldr	r3, [r3, #0]
 800c31c:	461a      	mov	r2, r3
 800c31e:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c320:	647b      	str	r3, [r7, #68]	@ 0x44
 800c322:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c324:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c326:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c328:	e841 2300 	strex	r3, r2, [r1]
 800c32c:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c32e:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c330:	2b00      	cmp	r3, #0
 800c332:	d1e6      	bne.n	800c302 <UART_CheckIdleState+0x3e>

      huart->gState = HAL_UART_STATE_READY;
 800c334:	687b      	ldr	r3, [r7, #4]
 800c336:	2220      	movs	r2, #32
 800c338:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

      __HAL_UNLOCK(huart);
 800c33c:	687b      	ldr	r3, [r7, #4]
 800c33e:	2200      	movs	r2, #0
 800c340:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c344:	2303      	movs	r3, #3
 800c346:	e063      	b.n	800c410 <UART_CheckIdleState+0x14c>
    }
  }

  /* Check if the Receiver is enabled */
  if ((huart->Instance->CR1 & USART_CR1_RE) == USART_CR1_RE)
 800c348:	687b      	ldr	r3, [r7, #4]
 800c34a:	681b      	ldr	r3, [r3, #0]
 800c34c:	681b      	ldr	r3, [r3, #0]
 800c34e:	f003 0304 	and.w	r3, r3, #4
 800c352:	2b04      	cmp	r3, #4
 800c354:	d149      	bne.n	800c3ea <UART_CheckIdleState+0x126>
  {
    /* Wait until REACK flag is set */
    if (UART_WaitOnFlagUntilTimeout(huart, USART_ISR_REACK, RESET, tickstart, HAL_UART_TIMEOUT_VALUE) != HAL_OK)
 800c356:	f06f 437e 	mvn.w	r3, #4261412864	@ 0xfe000000
 800c35a:	9300      	str	r3, [sp, #0]
 800c35c:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c35e:	2200      	movs	r2, #0
 800c360:	f44f 0180 	mov.w	r1, #4194304	@ 0x400000
 800c364:	6878      	ldr	r0, [r7, #4]
 800c366:	f000 f857 	bl	800c418 <UART_WaitOnFlagUntilTimeout>
 800c36a:	4603      	mov	r3, r0
 800c36c:	2b00      	cmp	r3, #0
 800c36e:	d03c      	beq.n	800c3ea <UART_CheckIdleState+0x126>
    {
      /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error)
      interrupts for the interrupt process */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c370:	687b      	ldr	r3, [r7, #4]
 800c372:	681b      	ldr	r3, [r3, #0]
 800c374:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c376:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c378:	e853 3f00 	ldrex	r3, [r3]
 800c37c:	623b      	str	r3, [r7, #32]
   return(result);
 800c37e:	6a3b      	ldr	r3, [r7, #32]
 800c380:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c384:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c386:	687b      	ldr	r3, [r7, #4]
 800c388:	681b      	ldr	r3, [r3, #0]
 800c38a:	461a      	mov	r2, r3
 800c38c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c38e:	633b      	str	r3, [r7, #48]	@ 0x30
 800c390:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c392:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c394:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c396:	e841 2300 	strex	r3, r2, [r1]
 800c39a:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c39c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c39e:	2b00      	cmp	r3, #0
 800c3a0:	d1e6      	bne.n	800c370 <UART_CheckIdleState+0xac>
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c3a2:	687b      	ldr	r3, [r7, #4]
 800c3a4:	681b      	ldr	r3, [r3, #0]
 800c3a6:	3308      	adds	r3, #8
 800c3a8:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c3aa:	693b      	ldr	r3, [r7, #16]
 800c3ac:	e853 3f00 	ldrex	r3, [r3]
 800c3b0:	60fb      	str	r3, [r7, #12]
   return(result);
 800c3b2:	68fb      	ldr	r3, [r7, #12]
 800c3b4:	f023 0301 	bic.w	r3, r3, #1
 800c3b8:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c3ba:	687b      	ldr	r3, [r7, #4]
 800c3bc:	681b      	ldr	r3, [r3, #0]
 800c3be:	3308      	adds	r3, #8
 800c3c0:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c3c2:	61fa      	str	r2, [r7, #28]
 800c3c4:	61bb      	str	r3, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c3c6:	69b9      	ldr	r1, [r7, #24]
 800c3c8:	69fa      	ldr	r2, [r7, #28]
 800c3ca:	e841 2300 	strex	r3, r2, [r1]
 800c3ce:	617b      	str	r3, [r7, #20]
   return(result);
 800c3d0:	697b      	ldr	r3, [r7, #20]
 800c3d2:	2b00      	cmp	r3, #0
 800c3d4:	d1e5      	bne.n	800c3a2 <UART_CheckIdleState+0xde>

      huart->RxState = HAL_UART_STATE_READY;
 800c3d6:	687b      	ldr	r3, [r7, #4]
 800c3d8:	2220      	movs	r2, #32
 800c3da:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      __HAL_UNLOCK(huart);
 800c3de:	687b      	ldr	r3, [r7, #4]
 800c3e0:	2200      	movs	r2, #0
 800c3e2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

      /* Timeout occurred */
      return HAL_TIMEOUT;
 800c3e6:	2303      	movs	r3, #3
 800c3e8:	e012      	b.n	800c410 <UART_CheckIdleState+0x14c>
    }
  }

  /* Initialize the UART State */
  huart->gState = HAL_UART_STATE_READY;
 800c3ea:	687b      	ldr	r3, [r7, #4]
 800c3ec:	2220      	movs	r2, #32
 800c3ee:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88
  huart->RxState = HAL_UART_STATE_READY;
 800c3f2:	687b      	ldr	r3, [r7, #4]
 800c3f4:	2220      	movs	r2, #32
 800c3f6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c3fa:	687b      	ldr	r3, [r7, #4]
 800c3fc:	2200      	movs	r2, #0
 800c3fe:	66da      	str	r2, [r3, #108]	@ 0x6c
  huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c400:	687b      	ldr	r3, [r7, #4]
 800c402:	2200      	movs	r2, #0
 800c404:	671a      	str	r2, [r3, #112]	@ 0x70

  __HAL_UNLOCK(huart);
 800c406:	687b      	ldr	r3, [r7, #4]
 800c408:	2200      	movs	r2, #0
 800c40a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800c40e:	2300      	movs	r3, #0
}
 800c410:	4618      	mov	r0, r3
 800c412:	3758      	adds	r7, #88	@ 0x58
 800c414:	46bd      	mov	sp, r7
 800c416:	bd80      	pop	{r7, pc}

0800c418 <UART_WaitOnFlagUntilTimeout>:
  * @param Timeout   Timeout duration
  * @retval HAL status
  */
HAL_StatusTypeDef UART_WaitOnFlagUntilTimeout(UART_HandleTypeDef *huart, uint32_t Flag, FlagStatus Status,
                                              uint32_t Tickstart, uint32_t Timeout)
{
 800c418:	b580      	push	{r7, lr}
 800c41a:	b084      	sub	sp, #16
 800c41c:	af00      	add	r7, sp, #0
 800c41e:	60f8      	str	r0, [r7, #12]
 800c420:	60b9      	str	r1, [r7, #8]
 800c422:	603b      	str	r3, [r7, #0]
 800c424:	4613      	mov	r3, r2
 800c426:	71fb      	strb	r3, [r7, #7]
  /* Wait until flag is set */
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c428:	e04f      	b.n	800c4ca <UART_WaitOnFlagUntilTimeout+0xb2>
  {
    /* Check for the Timeout */
    if (Timeout != HAL_MAX_DELAY)
 800c42a:	69bb      	ldr	r3, [r7, #24]
 800c42c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800c430:	d04b      	beq.n	800c4ca <UART_WaitOnFlagUntilTimeout+0xb2>
    {
      if (((HAL_GetTick() - Tickstart) > Timeout) || (Timeout == 0U))
 800c432:	f7f8 feab 	bl	800518c <HAL_GetTick>
 800c436:	4602      	mov	r2, r0
 800c438:	683b      	ldr	r3, [r7, #0]
 800c43a:	1ad3      	subs	r3, r2, r3
 800c43c:	69ba      	ldr	r2, [r7, #24]
 800c43e:	429a      	cmp	r2, r3
 800c440:	d302      	bcc.n	800c448 <UART_WaitOnFlagUntilTimeout+0x30>
 800c442:	69bb      	ldr	r3, [r7, #24]
 800c444:	2b00      	cmp	r3, #0
 800c446:	d101      	bne.n	800c44c <UART_WaitOnFlagUntilTimeout+0x34>
      {

        return HAL_TIMEOUT;
 800c448:	2303      	movs	r3, #3
 800c44a:	e04e      	b.n	800c4ea <UART_WaitOnFlagUntilTimeout+0xd2>
      }

      if ((READ_BIT(huart->Instance->CR1, USART_CR1_RE) != 0U) && (Flag != UART_FLAG_TXE) && (Flag != UART_FLAG_TC))
 800c44c:	68fb      	ldr	r3, [r7, #12]
 800c44e:	681b      	ldr	r3, [r3, #0]
 800c450:	681b      	ldr	r3, [r3, #0]
 800c452:	f003 0304 	and.w	r3, r3, #4
 800c456:	2b00      	cmp	r3, #0
 800c458:	d037      	beq.n	800c4ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800c45a:	68bb      	ldr	r3, [r7, #8]
 800c45c:	2b80      	cmp	r3, #128	@ 0x80
 800c45e:	d034      	beq.n	800c4ca <UART_WaitOnFlagUntilTimeout+0xb2>
 800c460:	68bb      	ldr	r3, [r7, #8]
 800c462:	2b40      	cmp	r3, #64	@ 0x40
 800c464:	d031      	beq.n	800c4ca <UART_WaitOnFlagUntilTimeout+0xb2>
      {
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_ORE) == SET)
 800c466:	68fb      	ldr	r3, [r7, #12]
 800c468:	681b      	ldr	r3, [r3, #0]
 800c46a:	69db      	ldr	r3, [r3, #28]
 800c46c:	f003 0308 	and.w	r3, r3, #8
 800c470:	2b08      	cmp	r3, #8
 800c472:	d110      	bne.n	800c496 <UART_WaitOnFlagUntilTimeout+0x7e>
        {
          /* Clear Overrun Error flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_OREF);
 800c474:	68fb      	ldr	r3, [r7, #12]
 800c476:	681b      	ldr	r3, [r3, #0]
 800c478:	2208      	movs	r2, #8
 800c47a:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c47c:	68f8      	ldr	r0, [r7, #12]
 800c47e:	f000 f95b 	bl	800c738 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_ORE;
 800c482:	68fb      	ldr	r3, [r7, #12]
 800c484:	2208      	movs	r2, #8
 800c486:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c48a:	68fb      	ldr	r3, [r7, #12]
 800c48c:	2200      	movs	r2, #0
 800c48e:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_ERROR;
 800c492:	2301      	movs	r3, #1
 800c494:	e029      	b.n	800c4ea <UART_WaitOnFlagUntilTimeout+0xd2>
        }
        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_RTOF) == SET)
 800c496:	68fb      	ldr	r3, [r7, #12]
 800c498:	681b      	ldr	r3, [r3, #0]
 800c49a:	69db      	ldr	r3, [r3, #28]
 800c49c:	f403 6300 	and.w	r3, r3, #2048	@ 0x800
 800c4a0:	f5b3 6f00 	cmp.w	r3, #2048	@ 0x800
 800c4a4:	d111      	bne.n	800c4ca <UART_WaitOnFlagUntilTimeout+0xb2>
        {
          /* Clear Receiver Timeout flag*/
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_RTOF);
 800c4a6:	68fb      	ldr	r3, [r7, #12]
 800c4a8:	681b      	ldr	r3, [r3, #0]
 800c4aa:	f44f 6200 	mov.w	r2, #2048	@ 0x800
 800c4ae:	621a      	str	r2, [r3, #32]

          /* Blocking error : transfer is aborted
          Set the UART state ready to be able to start again the process,
          Disable Rx Interrupts if ongoing */
          UART_EndRxTransfer(huart);
 800c4b0:	68f8      	ldr	r0, [r7, #12]
 800c4b2:	f000 f941 	bl	800c738 <UART_EndRxTransfer>

          huart->ErrorCode = HAL_UART_ERROR_RTO;
 800c4b6:	68fb      	ldr	r3, [r7, #12]
 800c4b8:	2220      	movs	r2, #32
 800c4ba:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90

          /* Process Unlocked */
          __HAL_UNLOCK(huart);
 800c4be:	68fb      	ldr	r3, [r7, #12]
 800c4c0:	2200      	movs	r2, #0
 800c4c2:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

          return HAL_TIMEOUT;
 800c4c6:	2303      	movs	r3, #3
 800c4c8:	e00f      	b.n	800c4ea <UART_WaitOnFlagUntilTimeout+0xd2>
  while ((__HAL_UART_GET_FLAG(huart, Flag) ? SET : RESET) == Status)
 800c4ca:	68fb      	ldr	r3, [r7, #12]
 800c4cc:	681b      	ldr	r3, [r3, #0]
 800c4ce:	69da      	ldr	r2, [r3, #28]
 800c4d0:	68bb      	ldr	r3, [r7, #8]
 800c4d2:	4013      	ands	r3, r2
 800c4d4:	68ba      	ldr	r2, [r7, #8]
 800c4d6:	429a      	cmp	r2, r3
 800c4d8:	bf0c      	ite	eq
 800c4da:	2301      	moveq	r3, #1
 800c4dc:	2300      	movne	r3, #0
 800c4de:	b2db      	uxtb	r3, r3
 800c4e0:	461a      	mov	r2, r3
 800c4e2:	79fb      	ldrb	r3, [r7, #7]
 800c4e4:	429a      	cmp	r2, r3
 800c4e6:	d0a0      	beq.n	800c42a <UART_WaitOnFlagUntilTimeout+0x12>
        }
      }
    }
  }
  return HAL_OK;
 800c4e8:	2300      	movs	r3, #0
}
 800c4ea:	4618      	mov	r0, r3
 800c4ec:	3710      	adds	r7, #16
 800c4ee:	46bd      	mov	sp, r7
 800c4f0:	bd80      	pop	{r7, pc}
	...

0800c4f4 <UART_Start_Receive_IT>:
  * @param  pData Pointer to data buffer (u8 or u16 data elements).
  * @param  Size  Amount of data elements (u8 or u16) to be received.
  * @retval HAL status
  */
HAL_StatusTypeDef UART_Start_Receive_IT(UART_HandleTypeDef *huart, uint8_t *pData, uint16_t Size)
{
 800c4f4:	b480      	push	{r7}
 800c4f6:	b0a3      	sub	sp, #140	@ 0x8c
 800c4f8:	af00      	add	r7, sp, #0
 800c4fa:	60f8      	str	r0, [r7, #12]
 800c4fc:	60b9      	str	r1, [r7, #8]
 800c4fe:	4613      	mov	r3, r2
 800c500:	80fb      	strh	r3, [r7, #6]
  huart->pRxBuffPtr  = pData;
 800c502:	68fb      	ldr	r3, [r7, #12]
 800c504:	68ba      	ldr	r2, [r7, #8]
 800c506:	659a      	str	r2, [r3, #88]	@ 0x58
  huart->RxXferSize  = Size;
 800c508:	68fb      	ldr	r3, [r7, #12]
 800c50a:	88fa      	ldrh	r2, [r7, #6]
 800c50c:	f8a3 205c 	strh.w	r2, [r3, #92]	@ 0x5c
  huart->RxXferCount = Size;
 800c510:	68fb      	ldr	r3, [r7, #12]
 800c512:	88fa      	ldrh	r2, [r7, #6]
 800c514:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
  huart->RxISR       = NULL;
 800c518:	68fb      	ldr	r3, [r7, #12]
 800c51a:	2200      	movs	r2, #0
 800c51c:	675a      	str	r2, [r3, #116]	@ 0x74

  /* Computation of UART mask to apply to RDR register */
  UART_MASK_COMPUTATION(huart);
 800c51e:	68fb      	ldr	r3, [r7, #12]
 800c520:	689b      	ldr	r3, [r3, #8]
 800c522:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c526:	d10e      	bne.n	800c546 <UART_Start_Receive_IT+0x52>
 800c528:	68fb      	ldr	r3, [r7, #12]
 800c52a:	691b      	ldr	r3, [r3, #16]
 800c52c:	2b00      	cmp	r3, #0
 800c52e:	d105      	bne.n	800c53c <UART_Start_Receive_IT+0x48>
 800c530:	68fb      	ldr	r3, [r7, #12]
 800c532:	f240 12ff 	movw	r2, #511	@ 0x1ff
 800c536:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c53a:	e02d      	b.n	800c598 <UART_Start_Receive_IT+0xa4>
 800c53c:	68fb      	ldr	r3, [r7, #12]
 800c53e:	22ff      	movs	r2, #255	@ 0xff
 800c540:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c544:	e028      	b.n	800c598 <UART_Start_Receive_IT+0xa4>
 800c546:	68fb      	ldr	r3, [r7, #12]
 800c548:	689b      	ldr	r3, [r3, #8]
 800c54a:	2b00      	cmp	r3, #0
 800c54c:	d10d      	bne.n	800c56a <UART_Start_Receive_IT+0x76>
 800c54e:	68fb      	ldr	r3, [r7, #12]
 800c550:	691b      	ldr	r3, [r3, #16]
 800c552:	2b00      	cmp	r3, #0
 800c554:	d104      	bne.n	800c560 <UART_Start_Receive_IT+0x6c>
 800c556:	68fb      	ldr	r3, [r7, #12]
 800c558:	22ff      	movs	r2, #255	@ 0xff
 800c55a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c55e:	e01b      	b.n	800c598 <UART_Start_Receive_IT+0xa4>
 800c560:	68fb      	ldr	r3, [r7, #12]
 800c562:	227f      	movs	r2, #127	@ 0x7f
 800c564:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c568:	e016      	b.n	800c598 <UART_Start_Receive_IT+0xa4>
 800c56a:	68fb      	ldr	r3, [r7, #12]
 800c56c:	689b      	ldr	r3, [r3, #8]
 800c56e:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 800c572:	d10d      	bne.n	800c590 <UART_Start_Receive_IT+0x9c>
 800c574:	68fb      	ldr	r3, [r7, #12]
 800c576:	691b      	ldr	r3, [r3, #16]
 800c578:	2b00      	cmp	r3, #0
 800c57a:	d104      	bne.n	800c586 <UART_Start_Receive_IT+0x92>
 800c57c:	68fb      	ldr	r3, [r7, #12]
 800c57e:	227f      	movs	r2, #127	@ 0x7f
 800c580:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c584:	e008      	b.n	800c598 <UART_Start_Receive_IT+0xa4>
 800c586:	68fb      	ldr	r3, [r7, #12]
 800c588:	223f      	movs	r2, #63	@ 0x3f
 800c58a:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60
 800c58e:	e003      	b.n	800c598 <UART_Start_Receive_IT+0xa4>
 800c590:	68fb      	ldr	r3, [r7, #12]
 800c592:	2200      	movs	r2, #0
 800c594:	f8a3 2060 	strh.w	r2, [r3, #96]	@ 0x60

  huart->ErrorCode = HAL_UART_ERROR_NONE;
 800c598:	68fb      	ldr	r3, [r7, #12]
 800c59a:	2200      	movs	r2, #0
 800c59c:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
  huart->RxState = HAL_UART_STATE_BUSY_RX;
 800c5a0:	68fb      	ldr	r3, [r7, #12]
 800c5a2:	2222      	movs	r2, #34	@ 0x22
 800c5a4:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

  /* Enable the UART Error Interrupt: (Frame error, noise error, overrun error) */
  ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c5a8:	68fb      	ldr	r3, [r7, #12]
 800c5aa:	681b      	ldr	r3, [r3, #0]
 800c5ac:	3308      	adds	r3, #8
 800c5ae:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c5b0:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800c5b2:	e853 3f00 	ldrex	r3, [r3]
 800c5b6:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800c5b8:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c5ba:	f043 0301 	orr.w	r3, r3, #1
 800c5be:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800c5c2:	68fb      	ldr	r3, [r7, #12]
 800c5c4:	681b      	ldr	r3, [r3, #0]
 800c5c6:	3308      	adds	r3, #8
 800c5c8:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800c5cc:	673a      	str	r2, [r7, #112]	@ 0x70
 800c5ce:	66fb      	str	r3, [r7, #108]	@ 0x6c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c5d0:	6ef9      	ldr	r1, [r7, #108]	@ 0x6c
 800c5d2:	6f3a      	ldr	r2, [r7, #112]	@ 0x70
 800c5d4:	e841 2300 	strex	r3, r2, [r1]
 800c5d8:	66bb      	str	r3, [r7, #104]	@ 0x68
   return(result);
 800c5da:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c5dc:	2b00      	cmp	r3, #0
 800c5de:	d1e3      	bne.n	800c5a8 <UART_Start_Receive_IT+0xb4>

  /* Configure Rx interrupt processing */
  if ((huart->FifoMode == UART_FIFOMODE_ENABLE) && (Size >= huart->NbRxDataToProcess))
 800c5e0:	68fb      	ldr	r3, [r7, #12]
 800c5e2:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800c5e4:	f1b3 5f00 	cmp.w	r3, #536870912	@ 0x20000000
 800c5e8:	d14f      	bne.n	800c68a <UART_Start_Receive_IT+0x196>
 800c5ea:	68fb      	ldr	r3, [r7, #12]
 800c5ec:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800c5f0:	88fa      	ldrh	r2, [r7, #6]
 800c5f2:	429a      	cmp	r2, r3
 800c5f4:	d349      	bcc.n	800c68a <UART_Start_Receive_IT+0x196>
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c5f6:	68fb      	ldr	r3, [r7, #12]
 800c5f8:	689b      	ldr	r3, [r3, #8]
 800c5fa:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c5fe:	d107      	bne.n	800c610 <UART_Start_Receive_IT+0x11c>
 800c600:	68fb      	ldr	r3, [r7, #12]
 800c602:	691b      	ldr	r3, [r3, #16]
 800c604:	2b00      	cmp	r3, #0
 800c606:	d103      	bne.n	800c610 <UART_Start_Receive_IT+0x11c>
    {
      huart->RxISR = UART_RxISR_16BIT_FIFOEN;
 800c608:	68fb      	ldr	r3, [r7, #12]
 800c60a:	4a47      	ldr	r2, [pc, #284]	@ (800c728 <UART_Start_Receive_IT+0x234>)
 800c60c:	675a      	str	r2, [r3, #116]	@ 0x74
 800c60e:	e002      	b.n	800c616 <UART_Start_Receive_IT+0x122>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT_FIFOEN;
 800c610:	68fb      	ldr	r3, [r7, #12]
 800c612:	4a46      	ldr	r2, [pc, #280]	@ (800c72c <UART_Start_Receive_IT+0x238>)
 800c614:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and RX FIFO Threshold interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c616:	68fb      	ldr	r3, [r7, #12]
 800c618:	691b      	ldr	r3, [r3, #16]
 800c61a:	2b00      	cmp	r3, #0
 800c61c:	d01a      	beq.n	800c654 <UART_Start_Receive_IT+0x160>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800c61e:	68fb      	ldr	r3, [r7, #12]
 800c620:	681b      	ldr	r3, [r3, #0]
 800c622:	653b      	str	r3, [r7, #80]	@ 0x50
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c624:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c626:	e853 3f00 	ldrex	r3, [r3]
 800c62a:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800c62c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c62e:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 800c632:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800c636:	68fb      	ldr	r3, [r7, #12]
 800c638:	681b      	ldr	r3, [r3, #0]
 800c63a:	461a      	mov	r2, r3
 800c63c:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800c640:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c642:	65ba      	str	r2, [r7, #88]	@ 0x58
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c644:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800c646:	6dfa      	ldr	r2, [r7, #92]	@ 0x5c
 800c648:	e841 2300 	strex	r3, r2, [r1]
 800c64c:	657b      	str	r3, [r7, #84]	@ 0x54
   return(result);
 800c64e:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800c650:	2b00      	cmp	r3, #0
 800c652:	d1e4      	bne.n	800c61e <UART_Start_Receive_IT+0x12a>
    }
    ATOMIC_SET_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800c654:	68fb      	ldr	r3, [r7, #12]
 800c656:	681b      	ldr	r3, [r3, #0]
 800c658:	3308      	adds	r3, #8
 800c65a:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c65c:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c65e:	e853 3f00 	ldrex	r3, [r3]
 800c662:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c664:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c666:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 800c66a:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800c66c:	68fb      	ldr	r3, [r7, #12]
 800c66e:	681b      	ldr	r3, [r3, #0]
 800c670:	3308      	adds	r3, #8
 800c672:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800c674:	64ba      	str	r2, [r7, #72]	@ 0x48
 800c676:	647b      	str	r3, [r7, #68]	@ 0x44
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c678:	6c79      	ldr	r1, [r7, #68]	@ 0x44
 800c67a:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c67c:	e841 2300 	strex	r3, r2, [r1]
 800c680:	643b      	str	r3, [r7, #64]	@ 0x40
   return(result);
 800c682:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800c684:	2b00      	cmp	r3, #0
 800c686:	d1e5      	bne.n	800c654 <UART_Start_Receive_IT+0x160>
 800c688:	e046      	b.n	800c718 <UART_Start_Receive_IT+0x224>
  }
  else
  {
    /* Set the Rx ISR function pointer according to the data word length */
    if ((huart->Init.WordLength == UART_WORDLENGTH_9B) && (huart->Init.Parity == UART_PARITY_NONE))
 800c68a:	68fb      	ldr	r3, [r7, #12]
 800c68c:	689b      	ldr	r3, [r3, #8]
 800c68e:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 800c692:	d107      	bne.n	800c6a4 <UART_Start_Receive_IT+0x1b0>
 800c694:	68fb      	ldr	r3, [r7, #12]
 800c696:	691b      	ldr	r3, [r3, #16]
 800c698:	2b00      	cmp	r3, #0
 800c69a:	d103      	bne.n	800c6a4 <UART_Start_Receive_IT+0x1b0>
    {
      huart->RxISR = UART_RxISR_16BIT;
 800c69c:	68fb      	ldr	r3, [r7, #12]
 800c69e:	4a24      	ldr	r2, [pc, #144]	@ (800c730 <UART_Start_Receive_IT+0x23c>)
 800c6a0:	675a      	str	r2, [r3, #116]	@ 0x74
 800c6a2:	e002      	b.n	800c6aa <UART_Start_Receive_IT+0x1b6>
    }
    else
    {
      huart->RxISR = UART_RxISR_8BIT;
 800c6a4:	68fb      	ldr	r3, [r7, #12]
 800c6a6:	4a23      	ldr	r2, [pc, #140]	@ (800c734 <UART_Start_Receive_IT+0x240>)
 800c6a8:	675a      	str	r2, [r3, #116]	@ 0x74
    }

    /* Enable the UART Parity Error interrupt and Data Register Not Empty interrupt */
    if (huart->Init.Parity != UART_PARITY_NONE)
 800c6aa:	68fb      	ldr	r3, [r7, #12]
 800c6ac:	691b      	ldr	r3, [r3, #16]
 800c6ae:	2b00      	cmp	r3, #0
 800c6b0:	d019      	beq.n	800c6e6 <UART_Start_Receive_IT+0x1f2>
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_PEIE | USART_CR1_RXNEIE_RXFNEIE);
 800c6b2:	68fb      	ldr	r3, [r7, #12]
 800c6b4:	681b      	ldr	r3, [r3, #0]
 800c6b6:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6b8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c6ba:	e853 3f00 	ldrex	r3, [r3]
 800c6be:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c6c0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c6c2:	f443 7390 	orr.w	r3, r3, #288	@ 0x120
 800c6c6:	677b      	str	r3, [r7, #116]	@ 0x74
 800c6c8:	68fb      	ldr	r3, [r7, #12]
 800c6ca:	681b      	ldr	r3, [r3, #0]
 800c6cc:	461a      	mov	r2, r3
 800c6ce:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800c6d0:	637b      	str	r3, [r7, #52]	@ 0x34
 800c6d2:	633a      	str	r2, [r7, #48]	@ 0x30
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c6d4:	6b39      	ldr	r1, [r7, #48]	@ 0x30
 800c6d6:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800c6d8:	e841 2300 	strex	r3, r2, [r1]
 800c6dc:	62fb      	str	r3, [r7, #44]	@ 0x2c
   return(result);
 800c6de:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 800c6e0:	2b00      	cmp	r3, #0
 800c6e2:	d1e6      	bne.n	800c6b2 <UART_Start_Receive_IT+0x1be>
 800c6e4:	e018      	b.n	800c718 <UART_Start_Receive_IT+0x224>
    }
    else
    {
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800c6e6:	68fb      	ldr	r3, [r7, #12]
 800c6e8:	681b      	ldr	r3, [r3, #0]
 800c6ea:	617b      	str	r3, [r7, #20]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c6ec:	697b      	ldr	r3, [r7, #20]
 800c6ee:	e853 3f00 	ldrex	r3, [r3]
 800c6f2:	613b      	str	r3, [r7, #16]
   return(result);
 800c6f4:	693b      	ldr	r3, [r7, #16]
 800c6f6:	f043 0320 	orr.w	r3, r3, #32
 800c6fa:	67bb      	str	r3, [r7, #120]	@ 0x78
 800c6fc:	68fb      	ldr	r3, [r7, #12]
 800c6fe:	681b      	ldr	r3, [r3, #0]
 800c700:	461a      	mov	r2, r3
 800c702:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800c704:	623b      	str	r3, [r7, #32]
 800c706:	61fa      	str	r2, [r7, #28]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c708:	69f9      	ldr	r1, [r7, #28]
 800c70a:	6a3a      	ldr	r2, [r7, #32]
 800c70c:	e841 2300 	strex	r3, r2, [r1]
 800c710:	61bb      	str	r3, [r7, #24]
   return(result);
 800c712:	69bb      	ldr	r3, [r7, #24]
 800c714:	2b00      	cmp	r3, #0
 800c716:	d1e6      	bne.n	800c6e6 <UART_Start_Receive_IT+0x1f2>
    }
  }
  return HAL_OK;
 800c718:	2300      	movs	r3, #0
}
 800c71a:	4618      	mov	r0, r3
 800c71c:	378c      	adds	r7, #140	@ 0x8c
 800c71e:	46bd      	mov	sp, r7
 800c720:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c724:	4770      	bx	lr
 800c726:	bf00      	nop
 800c728:	0800cf55 	.word	0x0800cf55
 800c72c:	0800cbf1 	.word	0x0800cbf1
 800c730:	0800ca39 	.word	0x0800ca39
 800c734:	0800c881 	.word	0x0800c881

0800c738 <UART_EndRxTransfer>:
  * @brief  End ongoing Rx transfer on UART peripheral (following error detection or Reception completion).
  * @param  huart UART handle.
  * @retval None
  */
static void UART_EndRxTransfer(UART_HandleTypeDef *huart)
{
 800c738:	b480      	push	{r7}
 800c73a:	b095      	sub	sp, #84	@ 0x54
 800c73c:	af00      	add	r7, sp, #0
 800c73e:	6078      	str	r0, [r7, #4]
  /* Disable RXNE, PE and ERR (Frame error, noise error, overrun error) interrupts */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c740:	687b      	ldr	r3, [r7, #4]
 800c742:	681b      	ldr	r3, [r3, #0]
 800c744:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c746:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c748:	e853 3f00 	ldrex	r3, [r3]
 800c74c:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800c74e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800c750:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c754:	64fb      	str	r3, [r7, #76]	@ 0x4c
 800c756:	687b      	ldr	r3, [r7, #4]
 800c758:	681b      	ldr	r3, [r3, #0]
 800c75a:	461a      	mov	r2, r3
 800c75c:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c75e:	643b      	str	r3, [r7, #64]	@ 0x40
 800c760:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c762:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800c764:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800c766:	e841 2300 	strex	r3, r2, [r1]
 800c76a:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800c76c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c76e:	2b00      	cmp	r3, #0
 800c770:	d1e6      	bne.n	800c740 <UART_EndRxTransfer+0x8>
  ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800c772:	687b      	ldr	r3, [r7, #4]
 800c774:	681b      	ldr	r3, [r3, #0]
 800c776:	3308      	adds	r3, #8
 800c778:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c77a:	6a3b      	ldr	r3, [r7, #32]
 800c77c:	e853 3f00 	ldrex	r3, [r3]
 800c780:	61fb      	str	r3, [r7, #28]
   return(result);
 800c782:	69fb      	ldr	r3, [r7, #28]
 800c784:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800c788:	f023 0301 	bic.w	r3, r3, #1
 800c78c:	64bb      	str	r3, [r7, #72]	@ 0x48
 800c78e:	687b      	ldr	r3, [r7, #4]
 800c790:	681b      	ldr	r3, [r3, #0]
 800c792:	3308      	adds	r3, #8
 800c794:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800c796:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800c798:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c79a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800c79c:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800c79e:	e841 2300 	strex	r3, r2, [r1]
 800c7a2:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800c7a4:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c7a6:	2b00      	cmp	r3, #0
 800c7a8:	d1e3      	bne.n	800c772 <UART_EndRxTransfer+0x3a>

  /* In case of reception waiting for IDLE event, disable also the IDLE IE interrupt source */
  if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c7aa:	687b      	ldr	r3, [r7, #4]
 800c7ac:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c7ae:	2b01      	cmp	r3, #1
 800c7b0:	d118      	bne.n	800c7e4 <UART_EndRxTransfer+0xac>
  {
    ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c7b2:	687b      	ldr	r3, [r7, #4]
 800c7b4:	681b      	ldr	r3, [r3, #0]
 800c7b6:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c7b8:	68fb      	ldr	r3, [r7, #12]
 800c7ba:	e853 3f00 	ldrex	r3, [r3]
 800c7be:	60bb      	str	r3, [r7, #8]
   return(result);
 800c7c0:	68bb      	ldr	r3, [r7, #8]
 800c7c2:	f023 0310 	bic.w	r3, r3, #16
 800c7c6:	647b      	str	r3, [r7, #68]	@ 0x44
 800c7c8:	687b      	ldr	r3, [r7, #4]
 800c7ca:	681b      	ldr	r3, [r3, #0]
 800c7cc:	461a      	mov	r2, r3
 800c7ce:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800c7d0:	61bb      	str	r3, [r7, #24]
 800c7d2:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c7d4:	6979      	ldr	r1, [r7, #20]
 800c7d6:	69ba      	ldr	r2, [r7, #24]
 800c7d8:	e841 2300 	strex	r3, r2, [r1]
 800c7dc:	613b      	str	r3, [r7, #16]
   return(result);
 800c7de:	693b      	ldr	r3, [r7, #16]
 800c7e0:	2b00      	cmp	r3, #0
 800c7e2:	d1e6      	bne.n	800c7b2 <UART_EndRxTransfer+0x7a>
  }

  /* At end of Rx process, restore huart->RxState to Ready */
  huart->RxState = HAL_UART_STATE_READY;
 800c7e4:	687b      	ldr	r3, [r7, #4]
 800c7e6:	2220      	movs	r2, #32
 800c7e8:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c
  huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c7ec:	687b      	ldr	r3, [r7, #4]
 800c7ee:	2200      	movs	r2, #0
 800c7f0:	66da      	str	r2, [r3, #108]	@ 0x6c

  /* Reset RxIsr function pointer */
  huart->RxISR = NULL;
 800c7f2:	687b      	ldr	r3, [r7, #4]
 800c7f4:	2200      	movs	r2, #0
 800c7f6:	675a      	str	r2, [r3, #116]	@ 0x74
}
 800c7f8:	bf00      	nop
 800c7fa:	3754      	adds	r7, #84	@ 0x54
 800c7fc:	46bd      	mov	sp, r7
 800c7fe:	f85d 7b04 	ldr.w	r7, [sp], #4
 800c802:	4770      	bx	lr

0800c804 <UART_DMAAbortOnError>:
  *         (To be called at end of DMA Abort procedure following error occurrence).
  * @param  hdma DMA handle.
  * @retval None
  */
static void UART_DMAAbortOnError(DMA_HandleTypeDef *hdma)
{
 800c804:	b580      	push	{r7, lr}
 800c806:	b084      	sub	sp, #16
 800c808:	af00      	add	r7, sp, #0
 800c80a:	6078      	str	r0, [r7, #4]
  UART_HandleTypeDef *huart = (UART_HandleTypeDef *)(hdma->Parent);
 800c80c:	687b      	ldr	r3, [r7, #4]
 800c80e:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800c810:	60fb      	str	r3, [r7, #12]
  huart->RxXferCount = 0U;
 800c812:	68fb      	ldr	r3, [r7, #12]
 800c814:	2200      	movs	r2, #0
 800c816:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered error callback*/
  huart->ErrorCallback(huart);
#else
  /*Call legacy weak error callback*/
  HAL_UART_ErrorCallback(huart);
 800c81a:	68f8      	ldr	r0, [r7, #12]
 800c81c:	f7ff f99e 	bl	800bb5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c820:	bf00      	nop
 800c822:	3710      	adds	r7, #16
 800c824:	46bd      	mov	sp, r7
 800c826:	bd80      	pop	{r7, pc}

0800c828 <UART_EndTransmit_IT>:
  * @param  huart pointer to a UART_HandleTypeDef structure that contains
  *                the configuration information for the specified UART module.
  * @retval None
  */
static void UART_EndTransmit_IT(UART_HandleTypeDef *huart)
{
 800c828:	b580      	push	{r7, lr}
 800c82a:	b088      	sub	sp, #32
 800c82c:	af00      	add	r7, sp, #0
 800c82e:	6078      	str	r0, [r7, #4]
  /* Disable the UART Transmit Complete Interrupt */
  ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_TCIE);
 800c830:	687b      	ldr	r3, [r7, #4]
 800c832:	681b      	ldr	r3, [r3, #0]
 800c834:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c836:	68fb      	ldr	r3, [r7, #12]
 800c838:	e853 3f00 	ldrex	r3, [r3]
 800c83c:	60bb      	str	r3, [r7, #8]
   return(result);
 800c83e:	68bb      	ldr	r3, [r7, #8]
 800c840:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 800c844:	61fb      	str	r3, [r7, #28]
 800c846:	687b      	ldr	r3, [r7, #4]
 800c848:	681b      	ldr	r3, [r3, #0]
 800c84a:	461a      	mov	r2, r3
 800c84c:	69fb      	ldr	r3, [r7, #28]
 800c84e:	61bb      	str	r3, [r7, #24]
 800c850:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c852:	6979      	ldr	r1, [r7, #20]
 800c854:	69ba      	ldr	r2, [r7, #24]
 800c856:	e841 2300 	strex	r3, r2, [r1]
 800c85a:	613b      	str	r3, [r7, #16]
   return(result);
 800c85c:	693b      	ldr	r3, [r7, #16]
 800c85e:	2b00      	cmp	r3, #0
 800c860:	d1e6      	bne.n	800c830 <UART_EndTransmit_IT+0x8>

  /* Tx process is ended, restore huart->gState to Ready */
  huart->gState = HAL_UART_STATE_READY;
 800c862:	687b      	ldr	r3, [r7, #4]
 800c864:	2220      	movs	r2, #32
 800c866:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Cleat TxISR function pointer */
  huart->TxISR = NULL;
 800c86a:	687b      	ldr	r3, [r7, #4]
 800c86c:	2200      	movs	r2, #0
 800c86e:	679a      	str	r2, [r3, #120]	@ 0x78
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
  /*Call registered Tx complete callback*/
  huart->TxCpltCallback(huart);
#else
  /*Call legacy weak Tx complete callback*/
  HAL_UART_TxCpltCallback(huart);
 800c870:	6878      	ldr	r0, [r7, #4]
 800c872:	f7ff f969 	bl	800bb48 <HAL_UART_TxCpltCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
}
 800c876:	bf00      	nop
 800c878:	3720      	adds	r7, #32
 800c87a:	46bd      	mov	sp, r7
 800c87c:	bd80      	pop	{r7, pc}
	...

0800c880 <UART_RxISR_8BIT>:
  * @brief RX interrupt handler for 7 or 8 bits data word length .
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT(UART_HandleTypeDef *huart)
{
 800c880:	b580      	push	{r7, lr}
 800c882:	b09c      	sub	sp, #112	@ 0x70
 800c884:	af00      	add	r7, sp, #0
 800c886:	6078      	str	r0, [r7, #4]
  uint16_t uhMask = huart->Mask;
 800c888:	687b      	ldr	r3, [r7, #4]
 800c88a:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800c88e:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800c892:	687b      	ldr	r3, [r7, #4]
 800c894:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800c898:	2b22      	cmp	r3, #34	@ 0x22
 800c89a:	f040 80be 	bne.w	800ca1a <UART_RxISR_8BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800c89e:	687b      	ldr	r3, [r7, #4]
 800c8a0:	681b      	ldr	r3, [r3, #0]
 800c8a2:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800c8a4:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800c8a8:	f8b7 306c 	ldrh.w	r3, [r7, #108]	@ 0x6c
 800c8ac:	b2d9      	uxtb	r1, r3
 800c8ae:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800c8b2:	b2da      	uxtb	r2, r3
 800c8b4:	687b      	ldr	r3, [r7, #4]
 800c8b6:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8b8:	400a      	ands	r2, r1
 800c8ba:	b2d2      	uxtb	r2, r2
 800c8bc:	701a      	strb	r2, [r3, #0]
    huart->pRxBuffPtr++;
 800c8be:	687b      	ldr	r3, [r7, #4]
 800c8c0:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800c8c2:	1c5a      	adds	r2, r3, #1
 800c8c4:	687b      	ldr	r3, [r7, #4]
 800c8c6:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800c8c8:	687b      	ldr	r3, [r7, #4]
 800c8ca:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8ce:	b29b      	uxth	r3, r3
 800c8d0:	3b01      	subs	r3, #1
 800c8d2:	b29a      	uxth	r2, r3
 800c8d4:	687b      	ldr	r3, [r7, #4]
 800c8d6:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800c8da:	687b      	ldr	r3, [r7, #4]
 800c8dc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800c8e0:	b29b      	uxth	r3, r3
 800c8e2:	2b00      	cmp	r3, #0
 800c8e4:	f040 80a1 	bne.w	800ca2a <UART_RxISR_8BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupts */
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800c8e8:	687b      	ldr	r3, [r7, #4]
 800c8ea:	681b      	ldr	r3, [r3, #0]
 800c8ec:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c8ee:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800c8f0:	e853 3f00 	ldrex	r3, [r3]
 800c8f4:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800c8f6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800c8f8:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800c8fc:	66bb      	str	r3, [r7, #104]	@ 0x68
 800c8fe:	687b      	ldr	r3, [r7, #4]
 800c900:	681b      	ldr	r3, [r3, #0]
 800c902:	461a      	mov	r2, r3
 800c904:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800c906:	65bb      	str	r3, [r7, #88]	@ 0x58
 800c908:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c90a:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800c90c:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800c90e:	e841 2300 	strex	r3, r2, [r1]
 800c912:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800c914:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800c916:	2b00      	cmp	r3, #0
 800c918:	d1e6      	bne.n	800c8e8 <UART_RxISR_8BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800c91a:	687b      	ldr	r3, [r7, #4]
 800c91c:	681b      	ldr	r3, [r3, #0]
 800c91e:	3308      	adds	r3, #8
 800c920:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c922:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800c924:	e853 3f00 	ldrex	r3, [r3]
 800c928:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800c92a:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800c92c:	f023 0301 	bic.w	r3, r3, #1
 800c930:	667b      	str	r3, [r7, #100]	@ 0x64
 800c932:	687b      	ldr	r3, [r7, #4]
 800c934:	681b      	ldr	r3, [r3, #0]
 800c936:	3308      	adds	r3, #8
 800c938:	6e7a      	ldr	r2, [r7, #100]	@ 0x64
 800c93a:	647a      	str	r2, [r7, #68]	@ 0x44
 800c93c:	643b      	str	r3, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c93e:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800c940:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800c942:	e841 2300 	strex	r3, r2, [r1]
 800c946:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800c948:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800c94a:	2b00      	cmp	r3, #0
 800c94c:	d1e5      	bne.n	800c91a <UART_RxISR_8BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800c94e:	687b      	ldr	r3, [r7, #4]
 800c950:	2220      	movs	r2, #32
 800c952:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800c956:	687b      	ldr	r3, [r7, #4]
 800c958:	2200      	movs	r2, #0
 800c95a:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800c95c:	687b      	ldr	r3, [r7, #4]
 800c95e:	2200      	movs	r2, #0
 800c960:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800c962:	687b      	ldr	r3, [r7, #4]
 800c964:	681b      	ldr	r3, [r3, #0]
 800c966:	4a33      	ldr	r2, [pc, #204]	@ (800ca34 <UART_RxISR_8BIT+0x1b4>)
 800c968:	4293      	cmp	r3, r2
 800c96a:	d01f      	beq.n	800c9ac <UART_RxISR_8BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800c96c:	687b      	ldr	r3, [r7, #4]
 800c96e:	681b      	ldr	r3, [r3, #0]
 800c970:	685b      	ldr	r3, [r3, #4]
 800c972:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800c976:	2b00      	cmp	r3, #0
 800c978:	d018      	beq.n	800c9ac <UART_RxISR_8BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800c97a:	687b      	ldr	r3, [r7, #4]
 800c97c:	681b      	ldr	r3, [r3, #0]
 800c97e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c980:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800c982:	e853 3f00 	ldrex	r3, [r3]
 800c986:	623b      	str	r3, [r7, #32]
   return(result);
 800c988:	6a3b      	ldr	r3, [r7, #32]
 800c98a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800c98e:	663b      	str	r3, [r7, #96]	@ 0x60
 800c990:	687b      	ldr	r3, [r7, #4]
 800c992:	681b      	ldr	r3, [r3, #0]
 800c994:	461a      	mov	r2, r3
 800c996:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800c998:	633b      	str	r3, [r7, #48]	@ 0x30
 800c99a:	62fa      	str	r2, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c99c:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800c99e:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800c9a0:	e841 2300 	strex	r3, r2, [r1]
 800c9a4:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800c9a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800c9a8:	2b00      	cmp	r3, #0
 800c9aa:	d1e6      	bne.n	800c97a <UART_RxISR_8BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800c9ac:	687b      	ldr	r3, [r7, #4]
 800c9ae:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800c9b0:	2b01      	cmp	r3, #1
 800c9b2:	d12e      	bne.n	800ca12 <UART_RxISR_8BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800c9b4:	687b      	ldr	r3, [r7, #4]
 800c9b6:	2200      	movs	r2, #0
 800c9b8:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800c9ba:	687b      	ldr	r3, [r7, #4]
 800c9bc:	681b      	ldr	r3, [r3, #0]
 800c9be:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800c9c0:	693b      	ldr	r3, [r7, #16]
 800c9c2:	e853 3f00 	ldrex	r3, [r3]
 800c9c6:	60fb      	str	r3, [r7, #12]
   return(result);
 800c9c8:	68fb      	ldr	r3, [r7, #12]
 800c9ca:	f023 0310 	bic.w	r3, r3, #16
 800c9ce:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800c9d0:	687b      	ldr	r3, [r7, #4]
 800c9d2:	681b      	ldr	r3, [r3, #0]
 800c9d4:	461a      	mov	r2, r3
 800c9d6:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800c9d8:	61fb      	str	r3, [r7, #28]
 800c9da:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800c9dc:	69b9      	ldr	r1, [r7, #24]
 800c9de:	69fa      	ldr	r2, [r7, #28]
 800c9e0:	e841 2300 	strex	r3, r2, [r1]
 800c9e4:	617b      	str	r3, [r7, #20]
   return(result);
 800c9e6:	697b      	ldr	r3, [r7, #20]
 800c9e8:	2b00      	cmp	r3, #0
 800c9ea:	d1e6      	bne.n	800c9ba <UART_RxISR_8BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800c9ec:	687b      	ldr	r3, [r7, #4]
 800c9ee:	681b      	ldr	r3, [r3, #0]
 800c9f0:	69db      	ldr	r3, [r3, #28]
 800c9f2:	f003 0310 	and.w	r3, r3, #16
 800c9f6:	2b10      	cmp	r3, #16
 800c9f8:	d103      	bne.n	800ca02 <UART_RxISR_8BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800c9fa:	687b      	ldr	r3, [r7, #4]
 800c9fc:	681b      	ldr	r3, [r3, #0]
 800c9fe:	2210      	movs	r2, #16
 800ca00:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ca02:	687b      	ldr	r3, [r7, #4]
 800ca04:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ca08:	4619      	mov	r1, r3
 800ca0a:	6878      	ldr	r0, [r7, #4]
 800ca0c:	f7ff f8b0 	bl	800bb70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800ca10:	e00b      	b.n	800ca2a <UART_RxISR_8BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800ca12:	6878      	ldr	r0, [r7, #4]
 800ca14:	f7f6 f856 	bl	8002ac4 <HAL_UART_RxCpltCallback>
}
 800ca18:	e007      	b.n	800ca2a <UART_RxISR_8BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800ca1a:	687b      	ldr	r3, [r7, #4]
 800ca1c:	681b      	ldr	r3, [r3, #0]
 800ca1e:	699a      	ldr	r2, [r3, #24]
 800ca20:	687b      	ldr	r3, [r7, #4]
 800ca22:	681b      	ldr	r3, [r3, #0]
 800ca24:	f042 0208 	orr.w	r2, r2, #8
 800ca28:	619a      	str	r2, [r3, #24]
}
 800ca2a:	bf00      	nop
 800ca2c:	3770      	adds	r7, #112	@ 0x70
 800ca2e:	46bd      	mov	sp, r7
 800ca30:	bd80      	pop	{r7, pc}
 800ca32:	bf00      	nop
 800ca34:	40008000 	.word	0x40008000

0800ca38 <UART_RxISR_16BIT>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT(UART_HandleTypeDef *huart)
{
 800ca38:	b580      	push	{r7, lr}
 800ca3a:	b09c      	sub	sp, #112	@ 0x70
 800ca3c:	af00      	add	r7, sp, #0
 800ca3e:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t uhMask = huart->Mask;
 800ca40:	687b      	ldr	r3, [r7, #4]
 800ca42:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800ca46:	f8a7 306e 	strh.w	r3, [r7, #110]	@ 0x6e
  uint16_t  uhdata;

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800ca4a:	687b      	ldr	r3, [r7, #4]
 800ca4c:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800ca50:	2b22      	cmp	r3, #34	@ 0x22
 800ca52:	f040 80be 	bne.w	800cbd2 <UART_RxISR_16BIT+0x19a>
  {
    uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800ca56:	687b      	ldr	r3, [r7, #4]
 800ca58:	681b      	ldr	r3, [r3, #0]
 800ca5a:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ca5c:	f8a7 306c 	strh.w	r3, [r7, #108]	@ 0x6c
    tmp = (uint16_t *) huart->pRxBuffPtr ;
 800ca60:	687b      	ldr	r3, [r7, #4]
 800ca62:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca64:	66bb      	str	r3, [r7, #104]	@ 0x68
    *tmp = (uint16_t)(uhdata & uhMask);
 800ca66:	f8b7 206c 	ldrh.w	r2, [r7, #108]	@ 0x6c
 800ca6a:	f8b7 306e 	ldrh.w	r3, [r7, #110]	@ 0x6e
 800ca6e:	4013      	ands	r3, r2
 800ca70:	b29a      	uxth	r2, r3
 800ca72:	6ebb      	ldr	r3, [r7, #104]	@ 0x68
 800ca74:	801a      	strh	r2, [r3, #0]
    huart->pRxBuffPtr += 2U;
 800ca76:	687b      	ldr	r3, [r7, #4]
 800ca78:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800ca7a:	1c9a      	adds	r2, r3, #2
 800ca7c:	687b      	ldr	r3, [r7, #4]
 800ca7e:	659a      	str	r2, [r3, #88]	@ 0x58
    huart->RxXferCount--;
 800ca80:	687b      	ldr	r3, [r7, #4]
 800ca82:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca86:	b29b      	uxth	r3, r3
 800ca88:	3b01      	subs	r3, #1
 800ca8a:	b29a      	uxth	r2, r3
 800ca8c:	687b      	ldr	r3, [r7, #4]
 800ca8e:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e

    if (huart->RxXferCount == 0U)
 800ca92:	687b      	ldr	r3, [r7, #4]
 800ca94:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800ca98:	b29b      	uxth	r3, r3
 800ca9a:	2b00      	cmp	r3, #0
 800ca9c:	f040 80a1 	bne.w	800cbe2 <UART_RxISR_16BIT+0x1aa>
    {
      /* Disable the UART Parity Error Interrupt and RXNE interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR1, (USART_CR1_RXNEIE_RXFNEIE | USART_CR1_PEIE));
 800caa0:	687b      	ldr	r3, [r7, #4]
 800caa2:	681b      	ldr	r3, [r3, #0]
 800caa4:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800caa6:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800caa8:	e853 3f00 	ldrex	r3, [r3]
 800caac:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800caae:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cab0:	f423 7390 	bic.w	r3, r3, #288	@ 0x120
 800cab4:	667b      	str	r3, [r7, #100]	@ 0x64
 800cab6:	687b      	ldr	r3, [r7, #4]
 800cab8:	681b      	ldr	r3, [r3, #0]
 800caba:	461a      	mov	r2, r3
 800cabc:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800cabe:	657b      	str	r3, [r7, #84]	@ 0x54
 800cac0:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cac2:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800cac4:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800cac6:	e841 2300 	strex	r3, r2, [r1]
 800caca:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800cacc:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800cace:	2b00      	cmp	r3, #0
 800cad0:	d1e6      	bne.n	800caa0 <UART_RxISR_16BIT+0x68>

      /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error) */
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_EIE);
 800cad2:	687b      	ldr	r3, [r7, #4]
 800cad4:	681b      	ldr	r3, [r3, #0]
 800cad6:	3308      	adds	r3, #8
 800cad8:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cada:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800cadc:	e853 3f00 	ldrex	r3, [r3]
 800cae0:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800cae2:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800cae4:	f023 0301 	bic.w	r3, r3, #1
 800cae8:	663b      	str	r3, [r7, #96]	@ 0x60
 800caea:	687b      	ldr	r3, [r7, #4]
 800caec:	681b      	ldr	r3, [r3, #0]
 800caee:	3308      	adds	r3, #8
 800caf0:	6e3a      	ldr	r2, [r7, #96]	@ 0x60
 800caf2:	643a      	str	r2, [r7, #64]	@ 0x40
 800caf4:	63fb      	str	r3, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800caf6:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800caf8:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800cafa:	e841 2300 	strex	r3, r2, [r1]
 800cafe:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800cb00:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800cb02:	2b00      	cmp	r3, #0
 800cb04:	d1e5      	bne.n	800cad2 <UART_RxISR_16BIT+0x9a>

      /* Rx process is completed, restore huart->RxState to Ready */
      huart->RxState = HAL_UART_STATE_READY;
 800cb06:	687b      	ldr	r3, [r7, #4]
 800cb08:	2220      	movs	r2, #32
 800cb0a:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

      /* Clear RxISR function pointer */
      huart->RxISR = NULL;
 800cb0e:	687b      	ldr	r3, [r7, #4]
 800cb10:	2200      	movs	r2, #0
 800cb12:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Initialize type of RxEvent to Transfer Complete */
      huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cb14:	687b      	ldr	r3, [r7, #4]
 800cb16:	2200      	movs	r2, #0
 800cb18:	671a      	str	r2, [r3, #112]	@ 0x70

      if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cb1a:	687b      	ldr	r3, [r7, #4]
 800cb1c:	681b      	ldr	r3, [r3, #0]
 800cb1e:	4a33      	ldr	r2, [pc, #204]	@ (800cbec <UART_RxISR_16BIT+0x1b4>)
 800cb20:	4293      	cmp	r3, r2
 800cb22:	d01f      	beq.n	800cb64 <UART_RxISR_16BIT+0x12c>
      {
        /* Check that USART RTOEN bit is set */
        if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cb24:	687b      	ldr	r3, [r7, #4]
 800cb26:	681b      	ldr	r3, [r3, #0]
 800cb28:	685b      	ldr	r3, [r3, #4]
 800cb2a:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cb2e:	2b00      	cmp	r3, #0
 800cb30:	d018      	beq.n	800cb64 <UART_RxISR_16BIT+0x12c>
        {
          /* Enable the UART Receiver Timeout Interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cb32:	687b      	ldr	r3, [r7, #4]
 800cb34:	681b      	ldr	r3, [r3, #0]
 800cb36:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb38:	6a3b      	ldr	r3, [r7, #32]
 800cb3a:	e853 3f00 	ldrex	r3, [r3]
 800cb3e:	61fb      	str	r3, [r7, #28]
   return(result);
 800cb40:	69fb      	ldr	r3, [r7, #28]
 800cb42:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cb46:	65fb      	str	r3, [r7, #92]	@ 0x5c
 800cb48:	687b      	ldr	r3, [r7, #4]
 800cb4a:	681b      	ldr	r3, [r3, #0]
 800cb4c:	461a      	mov	r2, r3
 800cb4e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cb50:	62fb      	str	r3, [r7, #44]	@ 0x2c
 800cb52:	62ba      	str	r2, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb54:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cb56:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cb58:	e841 2300 	strex	r3, r2, [r1]
 800cb5c:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800cb5e:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cb60:	2b00      	cmp	r3, #0
 800cb62:	d1e6      	bne.n	800cb32 <UART_RxISR_16BIT+0xfa>
        }
      }

      /* Check current reception Mode :
         If Reception till IDLE event has been selected : */
      if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800cb64:	687b      	ldr	r3, [r7, #4]
 800cb66:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800cb68:	2b01      	cmp	r3, #1
 800cb6a:	d12e      	bne.n	800cbca <UART_RxISR_16BIT+0x192>
      {
        /* Set reception type to Standard */
        huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800cb6c:	687b      	ldr	r3, [r7, #4]
 800cb6e:	2200      	movs	r2, #0
 800cb70:	66da      	str	r2, [r3, #108]	@ 0x6c

        /* Disable IDLE interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800cb72:	687b      	ldr	r3, [r7, #4]
 800cb74:	681b      	ldr	r3, [r3, #0]
 800cb76:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cb78:	68fb      	ldr	r3, [r7, #12]
 800cb7a:	e853 3f00 	ldrex	r3, [r3]
 800cb7e:	60bb      	str	r3, [r7, #8]
   return(result);
 800cb80:	68bb      	ldr	r3, [r7, #8]
 800cb82:	f023 0310 	bic.w	r3, r3, #16
 800cb86:	65bb      	str	r3, [r7, #88]	@ 0x58
 800cb88:	687b      	ldr	r3, [r7, #4]
 800cb8a:	681b      	ldr	r3, [r3, #0]
 800cb8c:	461a      	mov	r2, r3
 800cb8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cb90:	61bb      	str	r3, [r7, #24]
 800cb92:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cb94:	6979      	ldr	r1, [r7, #20]
 800cb96:	69ba      	ldr	r2, [r7, #24]
 800cb98:	e841 2300 	strex	r3, r2, [r1]
 800cb9c:	613b      	str	r3, [r7, #16]
   return(result);
 800cb9e:	693b      	ldr	r3, [r7, #16]
 800cba0:	2b00      	cmp	r3, #0
 800cba2:	d1e6      	bne.n	800cb72 <UART_RxISR_16BIT+0x13a>

        if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800cba4:	687b      	ldr	r3, [r7, #4]
 800cba6:	681b      	ldr	r3, [r3, #0]
 800cba8:	69db      	ldr	r3, [r3, #28]
 800cbaa:	f003 0310 	and.w	r3, r3, #16
 800cbae:	2b10      	cmp	r3, #16
 800cbb0:	d103      	bne.n	800cbba <UART_RxISR_16BIT+0x182>
        {
          /* Clear IDLE Flag */
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800cbb2:	687b      	ldr	r3, [r7, #4]
 800cbb4:	681b      	ldr	r3, [r3, #0]
 800cbb6:	2210      	movs	r2, #16
 800cbb8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
        /*Call registered Rx Event callback*/
        huart->RxEventCallback(huart, huart->RxXferSize);
#else
        /*Call legacy weak Rx Event callback*/
        HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800cbba:	687b      	ldr	r3, [r7, #4]
 800cbbc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800cbc0:	4619      	mov	r1, r3
 800cbc2:	6878      	ldr	r0, [r7, #4]
 800cbc4:	f7fe ffd4 	bl	800bb70 <HAL_UARTEx_RxEventCallback>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cbc8:	e00b      	b.n	800cbe2 <UART_RxISR_16BIT+0x1aa>
        HAL_UART_RxCpltCallback(huart);
 800cbca:	6878      	ldr	r0, [r7, #4]
 800cbcc:	f7f5 ff7a 	bl	8002ac4 <HAL_UART_RxCpltCallback>
}
 800cbd0:	e007      	b.n	800cbe2 <UART_RxISR_16BIT+0x1aa>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cbd2:	687b      	ldr	r3, [r7, #4]
 800cbd4:	681b      	ldr	r3, [r3, #0]
 800cbd6:	699a      	ldr	r2, [r3, #24]
 800cbd8:	687b      	ldr	r3, [r7, #4]
 800cbda:	681b      	ldr	r3, [r3, #0]
 800cbdc:	f042 0208 	orr.w	r2, r2, #8
 800cbe0:	619a      	str	r2, [r3, #24]
}
 800cbe2:	bf00      	nop
 800cbe4:	3770      	adds	r7, #112	@ 0x70
 800cbe6:	46bd      	mov	sp, r7
 800cbe8:	bd80      	pop	{r7, pc}
 800cbea:	bf00      	nop
 800cbec:	40008000 	.word	0x40008000

0800cbf0 <UART_RxISR_8BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_8BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cbf0:	b580      	push	{r7, lr}
 800cbf2:	b0ac      	sub	sp, #176	@ 0xb0
 800cbf4:	af00      	add	r7, sp, #0
 800cbf6:	6078      	str	r0, [r7, #4]
  uint16_t  uhMask = huart->Mask;
 800cbf8:	687b      	ldr	r3, [r7, #4]
 800cbfa:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cbfe:	f8a7 30aa 	strh.w	r3, [r7, #170]	@ 0xaa
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cc02:	687b      	ldr	r3, [r7, #4]
 800cc04:	681b      	ldr	r3, [r3, #0]
 800cc06:	69db      	ldr	r3, [r3, #28]
 800cc08:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cc0c:	687b      	ldr	r3, [r7, #4]
 800cc0e:	681b      	ldr	r3, [r3, #0]
 800cc10:	681b      	ldr	r3, [r3, #0]
 800cc12:	f8c7 30a4 	str.w	r3, [r7, #164]	@ 0xa4
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cc16:	687b      	ldr	r3, [r7, #4]
 800cc18:	681b      	ldr	r3, [r3, #0]
 800cc1a:	689b      	ldr	r3, [r3, #8]
 800cc1c:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cc20:	687b      	ldr	r3, [r7, #4]
 800cc22:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cc26:	2b22      	cmp	r3, #34	@ 0x22
 800cc28:	f040 8183 	bne.w	800cf32 <UART_RxISR_8BIT_FIFOEN+0x342>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cc2c:	687b      	ldr	r3, [r7, #4]
 800cc2e:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cc32:	f8a7 309e 	strh.w	r3, [r7, #158]	@ 0x9e
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cc36:	e126      	b.n	800ce86 <UART_RxISR_8BIT_FIFOEN+0x296>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cc38:	687b      	ldr	r3, [r7, #4]
 800cc3a:	681b      	ldr	r3, [r3, #0]
 800cc3c:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cc3e:	f8a7 309c 	strh.w	r3, [r7, #156]	@ 0x9c
      *huart->pRxBuffPtr = (uint8_t)(uhdata & (uint8_t)uhMask);
 800cc42:	f8b7 309c 	ldrh.w	r3, [r7, #156]	@ 0x9c
 800cc46:	b2d9      	uxtb	r1, r3
 800cc48:	f8b7 30aa 	ldrh.w	r3, [r7, #170]	@ 0xaa
 800cc4c:	b2da      	uxtb	r2, r3
 800cc4e:	687b      	ldr	r3, [r7, #4]
 800cc50:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc52:	400a      	ands	r2, r1
 800cc54:	b2d2      	uxtb	r2, r2
 800cc56:	701a      	strb	r2, [r3, #0]
      huart->pRxBuffPtr++;
 800cc58:	687b      	ldr	r3, [r7, #4]
 800cc5a:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cc5c:	1c5a      	adds	r2, r3, #1
 800cc5e:	687b      	ldr	r3, [r7, #4]
 800cc60:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cc62:	687b      	ldr	r3, [r7, #4]
 800cc64:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cc68:	b29b      	uxth	r3, r3
 800cc6a:	3b01      	subs	r3, #1
 800cc6c:	b29a      	uxth	r2, r3
 800cc6e:	687b      	ldr	r3, [r7, #4]
 800cc70:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cc74:	687b      	ldr	r3, [r7, #4]
 800cc76:	681b      	ldr	r3, [r3, #0]
 800cc78:	69db      	ldr	r3, [r3, #28]
 800cc7a:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cc7e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc82:	f003 0307 	and.w	r3, r3, #7
 800cc86:	2b00      	cmp	r3, #0
 800cc88:	d053      	beq.n	800cd32 <UART_RxISR_8BIT_FIFOEN+0x142>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cc8a:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800cc8e:	f003 0301 	and.w	r3, r3, #1
 800cc92:	2b00      	cmp	r3, #0
 800cc94:	d011      	beq.n	800ccba <UART_RxISR_8BIT_FIFOEN+0xca>
 800cc96:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 800cc9a:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800cc9e:	2b00      	cmp	r3, #0
 800cca0:	d00b      	beq.n	800ccba <UART_RxISR_8BIT_FIFOEN+0xca>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800cca2:	687b      	ldr	r3, [r7, #4]
 800cca4:	681b      	ldr	r3, [r3, #0]
 800cca6:	2201      	movs	r2, #1
 800cca8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800ccaa:	687b      	ldr	r3, [r7, #4]
 800ccac:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800ccb0:	f043 0201 	orr.w	r2, r3, #1
 800ccb4:	687b      	ldr	r3, [r7, #4]
 800ccb6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ccba:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ccbe:	f003 0302 	and.w	r3, r3, #2
 800ccc2:	2b00      	cmp	r3, #0
 800ccc4:	d011      	beq.n	800ccea <UART_RxISR_8BIT_FIFOEN+0xfa>
 800ccc6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ccca:	f003 0301 	and.w	r3, r3, #1
 800ccce:	2b00      	cmp	r3, #0
 800ccd0:	d00b      	beq.n	800ccea <UART_RxISR_8BIT_FIFOEN+0xfa>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800ccd2:	687b      	ldr	r3, [r7, #4]
 800ccd4:	681b      	ldr	r3, [r3, #0]
 800ccd6:	2202      	movs	r2, #2
 800ccd8:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800ccda:	687b      	ldr	r3, [r7, #4]
 800ccdc:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cce0:	f043 0204 	orr.w	r2, r3, #4
 800cce4:	687b      	ldr	r3, [r7, #4]
 800cce6:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800ccea:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ccee:	f003 0304 	and.w	r3, r3, #4
 800ccf2:	2b00      	cmp	r3, #0
 800ccf4:	d011      	beq.n	800cd1a <UART_RxISR_8BIT_FIFOEN+0x12a>
 800ccf6:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800ccfa:	f003 0301 	and.w	r3, r3, #1
 800ccfe:	2b00      	cmp	r3, #0
 800cd00:	d00b      	beq.n	800cd1a <UART_RxISR_8BIT_FIFOEN+0x12a>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800cd02:	687b      	ldr	r3, [r7, #4]
 800cd04:	681b      	ldr	r3, [r3, #0]
 800cd06:	2204      	movs	r2, #4
 800cd08:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800cd0a:	687b      	ldr	r3, [r7, #4]
 800cd0c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd10:	f043 0202 	orr.w	r2, r3, #2
 800cd14:	687b      	ldr	r3, [r7, #4]
 800cd16:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800cd1a:	687b      	ldr	r3, [r7, #4]
 800cd1c:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800cd20:	2b00      	cmp	r3, #0
 800cd22:	d006      	beq.n	800cd32 <UART_RxISR_8BIT_FIFOEN+0x142>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800cd24:	6878      	ldr	r0, [r7, #4]
 800cd26:	f7fe ff19 	bl	800bb5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800cd2a:	687b      	ldr	r3, [r7, #4]
 800cd2c:	2200      	movs	r2, #0
 800cd2e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800cd32:	687b      	ldr	r3, [r7, #4]
 800cd34:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cd38:	b29b      	uxth	r3, r3
 800cd3a:	2b00      	cmp	r3, #0
 800cd3c:	f040 80a3 	bne.w	800ce86 <UART_RxISR_8BIT_FIFOEN+0x296>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800cd40:	687b      	ldr	r3, [r7, #4]
 800cd42:	681b      	ldr	r3, [r3, #0]
 800cd44:	673b      	str	r3, [r7, #112]	@ 0x70
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd46:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800cd48:	e853 3f00 	ldrex	r3, [r3]
 800cd4c:	66fb      	str	r3, [r7, #108]	@ 0x6c
   return(result);
 800cd4e:	6efb      	ldr	r3, [r7, #108]	@ 0x6c
 800cd50:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800cd54:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800cd58:	687b      	ldr	r3, [r7, #4]
 800cd5a:	681b      	ldr	r3, [r3, #0]
 800cd5c:	461a      	mov	r2, r3
 800cd5e:	f8d7 3098 	ldr.w	r3, [r7, #152]	@ 0x98
 800cd62:	67fb      	str	r3, [r7, #124]	@ 0x7c
 800cd64:	67ba      	str	r2, [r7, #120]	@ 0x78
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cd66:	6fb9      	ldr	r1, [r7, #120]	@ 0x78
 800cd68:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 800cd6a:	e841 2300 	strex	r3, r2, [r1]
 800cd6e:	677b      	str	r3, [r7, #116]	@ 0x74
   return(result);
 800cd70:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800cd72:	2b00      	cmp	r3, #0
 800cd74:	d1e4      	bne.n	800cd40 <UART_RxISR_8BIT_FIFOEN+0x150>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800cd76:	687b      	ldr	r3, [r7, #4]
 800cd78:	681b      	ldr	r3, [r3, #0]
 800cd7a:	3308      	adds	r3, #8
 800cd7c:	65fb      	str	r3, [r7, #92]	@ 0x5c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cd7e:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800cd80:	e853 3f00 	ldrex	r3, [r3]
 800cd84:	65bb      	str	r3, [r7, #88]	@ 0x58
   return(result);
 800cd86:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800cd88:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800cd8c:	f023 0301 	bic.w	r3, r3, #1
 800cd90:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800cd94:	687b      	ldr	r3, [r7, #4]
 800cd96:	681b      	ldr	r3, [r3, #0]
 800cd98:	3308      	adds	r3, #8
 800cd9a:	f8d7 2094 	ldr.w	r2, [r7, #148]	@ 0x94
 800cd9e:	66ba      	str	r2, [r7, #104]	@ 0x68
 800cda0:	667b      	str	r3, [r7, #100]	@ 0x64
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cda2:	6e79      	ldr	r1, [r7, #100]	@ 0x64
 800cda4:	6eba      	ldr	r2, [r7, #104]	@ 0x68
 800cda6:	e841 2300 	strex	r3, r2, [r1]
 800cdaa:	663b      	str	r3, [r7, #96]	@ 0x60
   return(result);
 800cdac:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800cdae:	2b00      	cmp	r3, #0
 800cdb0:	d1e1      	bne.n	800cd76 <UART_RxISR_8BIT_FIFOEN+0x186>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800cdb2:	687b      	ldr	r3, [r7, #4]
 800cdb4:	2220      	movs	r2, #32
 800cdb6:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800cdba:	687b      	ldr	r3, [r7, #4]
 800cdbc:	2200      	movs	r2, #0
 800cdbe:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800cdc0:	687b      	ldr	r3, [r7, #4]
 800cdc2:	2200      	movs	r2, #0
 800cdc4:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800cdc6:	687b      	ldr	r3, [r7, #4]
 800cdc8:	681b      	ldr	r3, [r3, #0]
 800cdca:	4a60      	ldr	r2, [pc, #384]	@ (800cf4c <UART_RxISR_8BIT_FIFOEN+0x35c>)
 800cdcc:	4293      	cmp	r3, r2
 800cdce:	d021      	beq.n	800ce14 <UART_RxISR_8BIT_FIFOEN+0x224>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800cdd0:	687b      	ldr	r3, [r7, #4]
 800cdd2:	681b      	ldr	r3, [r3, #0]
 800cdd4:	685b      	ldr	r3, [r3, #4]
 800cdd6:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800cdda:	2b00      	cmp	r3, #0
 800cddc:	d01a      	beq.n	800ce14 <UART_RxISR_8BIT_FIFOEN+0x224>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800cdde:	687b      	ldr	r3, [r7, #4]
 800cde0:	681b      	ldr	r3, [r3, #0]
 800cde2:	64bb      	str	r3, [r7, #72]	@ 0x48
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cde4:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800cde6:	e853 3f00 	ldrex	r3, [r3]
 800cdea:	647b      	str	r3, [r7, #68]	@ 0x44
   return(result);
 800cdec:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800cdee:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800cdf2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800cdf6:	687b      	ldr	r3, [r7, #4]
 800cdf8:	681b      	ldr	r3, [r3, #0]
 800cdfa:	461a      	mov	r2, r3
 800cdfc:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800ce00:	657b      	str	r3, [r7, #84]	@ 0x54
 800ce02:	653a      	str	r2, [r7, #80]	@ 0x50
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce04:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800ce06:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800ce08:	e841 2300 	strex	r3, r2, [r1]
 800ce0c:	64fb      	str	r3, [r7, #76]	@ 0x4c
   return(result);
 800ce0e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800ce10:	2b00      	cmp	r3, #0
 800ce12:	d1e4      	bne.n	800cdde <UART_RxISR_8BIT_FIFOEN+0x1ee>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800ce14:	687b      	ldr	r3, [r7, #4]
 800ce16:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800ce18:	2b01      	cmp	r3, #1
 800ce1a:	d130      	bne.n	800ce7e <UART_RxISR_8BIT_FIFOEN+0x28e>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800ce1c:	687b      	ldr	r3, [r7, #4]
 800ce1e:	2200      	movs	r2, #0
 800ce20:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800ce22:	687b      	ldr	r3, [r7, #4]
 800ce24:	681b      	ldr	r3, [r3, #0]
 800ce26:	637b      	str	r3, [r7, #52]	@ 0x34
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800ce28:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800ce2a:	e853 3f00 	ldrex	r3, [r3]
 800ce2e:	633b      	str	r3, [r7, #48]	@ 0x30
   return(result);
 800ce30:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ce32:	f023 0310 	bic.w	r3, r3, #16
 800ce36:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 800ce3a:	687b      	ldr	r3, [r7, #4]
 800ce3c:	681b      	ldr	r3, [r3, #0]
 800ce3e:	461a      	mov	r2, r3
 800ce40:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 800ce44:	643b      	str	r3, [r7, #64]	@ 0x40
 800ce46:	63fa      	str	r2, [r7, #60]	@ 0x3c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800ce48:	6bf9      	ldr	r1, [r7, #60]	@ 0x3c
 800ce4a:	6c3a      	ldr	r2, [r7, #64]	@ 0x40
 800ce4c:	e841 2300 	strex	r3, r2, [r1]
 800ce50:	63bb      	str	r3, [r7, #56]	@ 0x38
   return(result);
 800ce52:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800ce54:	2b00      	cmp	r3, #0
 800ce56:	d1e4      	bne.n	800ce22 <UART_RxISR_8BIT_FIFOEN+0x232>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800ce58:	687b      	ldr	r3, [r7, #4]
 800ce5a:	681b      	ldr	r3, [r3, #0]
 800ce5c:	69db      	ldr	r3, [r3, #28]
 800ce5e:	f003 0310 	and.w	r3, r3, #16
 800ce62:	2b10      	cmp	r3, #16
 800ce64:	d103      	bne.n	800ce6e <UART_RxISR_8BIT_FIFOEN+0x27e>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800ce66:	687b      	ldr	r3, [r7, #4]
 800ce68:	681b      	ldr	r3, [r3, #0]
 800ce6a:	2210      	movs	r2, #16
 800ce6c:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800ce6e:	687b      	ldr	r3, [r7, #4]
 800ce70:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800ce74:	4619      	mov	r1, r3
 800ce76:	6878      	ldr	r0, [r7, #4]
 800ce78:	f7fe fe7a 	bl	800bb70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800ce7c:	e00e      	b.n	800ce9c <UART_RxISR_8BIT_FIFOEN+0x2ac>
          HAL_UART_RxCpltCallback(huart);
 800ce7e:	6878      	ldr	r0, [r7, #4]
 800ce80:	f7f5 fe20 	bl	8002ac4 <HAL_UART_RxCpltCallback>
        break;
 800ce84:	e00a      	b.n	800ce9c <UART_RxISR_8BIT_FIFOEN+0x2ac>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800ce86:	f8b7 309e 	ldrh.w	r3, [r7, #158]	@ 0x9e
 800ce8a:	2b00      	cmp	r3, #0
 800ce8c:	d006      	beq.n	800ce9c <UART_RxISR_8BIT_FIFOEN+0x2ac>
 800ce8e:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800ce92:	f003 0320 	and.w	r3, r3, #32
 800ce96:	2b00      	cmp	r3, #0
 800ce98:	f47f aece 	bne.w	800cc38 <UART_RxISR_8BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800ce9c:	687b      	ldr	r3, [r7, #4]
 800ce9e:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cea2:	f8a7 308a 	strh.w	r3, [r7, #138]	@ 0x8a
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800cea6:	f8b7 308a 	ldrh.w	r3, [r7, #138]	@ 0x8a
 800ceaa:	2b00      	cmp	r3, #0
 800ceac:	d049      	beq.n	800cf42 <UART_RxISR_8BIT_FIFOEN+0x352>
 800ceae:	687b      	ldr	r3, [r7, #4]
 800ceb0:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800ceb4:	f8b7 208a 	ldrh.w	r2, [r7, #138]	@ 0x8a
 800ceb8:	429a      	cmp	r2, r3
 800ceba:	d242      	bcs.n	800cf42 <UART_RxISR_8BIT_FIFOEN+0x352>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800cebc:	687b      	ldr	r3, [r7, #4]
 800cebe:	681b      	ldr	r3, [r3, #0]
 800cec0:	3308      	adds	r3, #8
 800cec2:	623b      	str	r3, [r7, #32]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cec4:	6a3b      	ldr	r3, [r7, #32]
 800cec6:	e853 3f00 	ldrex	r3, [r3]
 800ceca:	61fb      	str	r3, [r7, #28]
   return(result);
 800cecc:	69fb      	ldr	r3, [r7, #28]
 800cece:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800ced2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800ced6:	687b      	ldr	r3, [r7, #4]
 800ced8:	681b      	ldr	r3, [r3, #0]
 800ceda:	3308      	adds	r3, #8
 800cedc:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 800cee0:	62fa      	str	r2, [r7, #44]	@ 0x2c
 800cee2:	62bb      	str	r3, [r7, #40]	@ 0x28
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cee4:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800cee6:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 800cee8:	e841 2300 	strex	r3, r2, [r1]
 800ceec:	627b      	str	r3, [r7, #36]	@ 0x24
   return(result);
 800ceee:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800cef0:	2b00      	cmp	r3, #0
 800cef2:	d1e3      	bne.n	800cebc <UART_RxISR_8BIT_FIFOEN+0x2cc>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_8BIT;
 800cef4:	687b      	ldr	r3, [r7, #4]
 800cef6:	4a16      	ldr	r2, [pc, #88]	@ (800cf50 <UART_RxISR_8BIT_FIFOEN+0x360>)
 800cef8:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800cefa:	687b      	ldr	r3, [r7, #4]
 800cefc:	681b      	ldr	r3, [r3, #0]
 800cefe:	60fb      	str	r3, [r7, #12]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800cf00:	68fb      	ldr	r3, [r7, #12]
 800cf02:	e853 3f00 	ldrex	r3, [r3]
 800cf06:	60bb      	str	r3, [r7, #8]
   return(result);
 800cf08:	68bb      	ldr	r3, [r7, #8]
 800cf0a:	f043 0320 	orr.w	r3, r3, #32
 800cf0e:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800cf12:	687b      	ldr	r3, [r7, #4]
 800cf14:	681b      	ldr	r3, [r3, #0]
 800cf16:	461a      	mov	r2, r3
 800cf18:	f8d7 3080 	ldr.w	r3, [r7, #128]	@ 0x80
 800cf1c:	61bb      	str	r3, [r7, #24]
 800cf1e:	617a      	str	r2, [r7, #20]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800cf20:	6979      	ldr	r1, [r7, #20]
 800cf22:	69ba      	ldr	r2, [r7, #24]
 800cf24:	e841 2300 	strex	r3, r2, [r1]
 800cf28:	613b      	str	r3, [r7, #16]
   return(result);
 800cf2a:	693b      	ldr	r3, [r7, #16]
 800cf2c:	2b00      	cmp	r3, #0
 800cf2e:	d1e4      	bne.n	800cefa <UART_RxISR_8BIT_FIFOEN+0x30a>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800cf30:	e007      	b.n	800cf42 <UART_RxISR_8BIT_FIFOEN+0x352>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800cf32:	687b      	ldr	r3, [r7, #4]
 800cf34:	681b      	ldr	r3, [r3, #0]
 800cf36:	699a      	ldr	r2, [r3, #24]
 800cf38:	687b      	ldr	r3, [r7, #4]
 800cf3a:	681b      	ldr	r3, [r3, #0]
 800cf3c:	f042 0208 	orr.w	r2, r2, #8
 800cf40:	619a      	str	r2, [r3, #24]
}
 800cf42:	bf00      	nop
 800cf44:	37b0      	adds	r7, #176	@ 0xb0
 800cf46:	46bd      	mov	sp, r7
 800cf48:	bd80      	pop	{r7, pc}
 800cf4a:	bf00      	nop
 800cf4c:	40008000 	.word	0x40008000
 800cf50:	0800c881 	.word	0x0800c881

0800cf54 <UART_RxISR_16BIT_FIFOEN>:
  *         interruptions have been enabled by HAL_UART_Receive_IT()
  * @param huart UART handle.
  * @retval None
  */
static void UART_RxISR_16BIT_FIFOEN(UART_HandleTypeDef *huart)
{
 800cf54:	b580      	push	{r7, lr}
 800cf56:	b0ae      	sub	sp, #184	@ 0xb8
 800cf58:	af00      	add	r7, sp, #0
 800cf5a:	6078      	str	r0, [r7, #4]
  uint16_t *tmp;
  uint16_t  uhMask = huart->Mask;
 800cf5c:	687b      	ldr	r3, [r7, #4]
 800cf5e:	f8b3 3060 	ldrh.w	r3, [r3, #96]	@ 0x60
 800cf62:	f8a7 30b2 	strh.w	r3, [r7, #178]	@ 0xb2
  uint16_t  uhdata;
  uint16_t  nb_rx_data;
  uint16_t  rxdatacount;
  uint32_t  isrflags = READ_REG(huart->Instance->ISR);
 800cf66:	687b      	ldr	r3, [r7, #4]
 800cf68:	681b      	ldr	r3, [r3, #0]
 800cf6a:	69db      	ldr	r3, [r3, #28]
 800cf6c:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4
  uint32_t  cr1its   = READ_REG(huart->Instance->CR1);
 800cf70:	687b      	ldr	r3, [r7, #4]
 800cf72:	681b      	ldr	r3, [r3, #0]
 800cf74:	681b      	ldr	r3, [r3, #0]
 800cf76:	f8c7 30ac 	str.w	r3, [r7, #172]	@ 0xac
  uint32_t  cr3its   = READ_REG(huart->Instance->CR3);
 800cf7a:	687b      	ldr	r3, [r7, #4]
 800cf7c:	681b      	ldr	r3, [r3, #0]
 800cf7e:	689b      	ldr	r3, [r3, #8]
 800cf80:	f8c7 30a8 	str.w	r3, [r7, #168]	@ 0xa8

  /* Check that a Rx process is ongoing */
  if (huart->RxState == HAL_UART_STATE_BUSY_RX)
 800cf84:	687b      	ldr	r3, [r7, #4]
 800cf86:	f8d3 308c 	ldr.w	r3, [r3, #140]	@ 0x8c
 800cf8a:	2b22      	cmp	r3, #34	@ 0x22
 800cf8c:	f040 8187 	bne.w	800d29e <UART_RxISR_16BIT_FIFOEN+0x34a>
  {
    nb_rx_data = huart->NbRxDataToProcess;
 800cf90:	687b      	ldr	r3, [r7, #4]
 800cf92:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800cf96:	f8a7 30a6 	strh.w	r3, [r7, #166]	@ 0xa6
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800cf9a:	e12a      	b.n	800d1f2 <UART_RxISR_16BIT_FIFOEN+0x29e>
    {
      uhdata = (uint16_t) READ_REG(huart->Instance->RDR);
 800cf9c:	687b      	ldr	r3, [r7, #4]
 800cf9e:	681b      	ldr	r3, [r3, #0]
 800cfa0:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800cfa2:	f8a7 30a4 	strh.w	r3, [r7, #164]	@ 0xa4
      tmp = (uint16_t *) huart->pRxBuffPtr ;
 800cfa6:	687b      	ldr	r3, [r7, #4]
 800cfa8:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cfaa:	f8c7 30a0 	str.w	r3, [r7, #160]	@ 0xa0
      *tmp = (uint16_t)(uhdata & uhMask);
 800cfae:	f8b7 20a4 	ldrh.w	r2, [r7, #164]	@ 0xa4
 800cfb2:	f8b7 30b2 	ldrh.w	r3, [r7, #178]	@ 0xb2
 800cfb6:	4013      	ands	r3, r2
 800cfb8:	b29a      	uxth	r2, r3
 800cfba:	f8d7 30a0 	ldr.w	r3, [r7, #160]	@ 0xa0
 800cfbe:	801a      	strh	r2, [r3, #0]
      huart->pRxBuffPtr += 2U;
 800cfc0:	687b      	ldr	r3, [r7, #4]
 800cfc2:	6d9b      	ldr	r3, [r3, #88]	@ 0x58
 800cfc4:	1c9a      	adds	r2, r3, #2
 800cfc6:	687b      	ldr	r3, [r7, #4]
 800cfc8:	659a      	str	r2, [r3, #88]	@ 0x58
      huart->RxXferCount--;
 800cfca:	687b      	ldr	r3, [r7, #4]
 800cfcc:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800cfd0:	b29b      	uxth	r3, r3
 800cfd2:	3b01      	subs	r3, #1
 800cfd4:	b29a      	uxth	r2, r3
 800cfd6:	687b      	ldr	r3, [r7, #4]
 800cfd8:	f8a3 205e 	strh.w	r2, [r3, #94]	@ 0x5e
      isrflags = READ_REG(huart->Instance->ISR);
 800cfdc:	687b      	ldr	r3, [r7, #4]
 800cfde:	681b      	ldr	r3, [r3, #0]
 800cfe0:	69db      	ldr	r3, [r3, #28]
 800cfe2:	f8c7 30b4 	str.w	r3, [r7, #180]	@ 0xb4

      /* If some non blocking errors occurred */
      if ((isrflags & (USART_ISR_PE | USART_ISR_FE | USART_ISR_NE)) != 0U)
 800cfe6:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cfea:	f003 0307 	and.w	r3, r3, #7
 800cfee:	2b00      	cmp	r3, #0
 800cff0:	d053      	beq.n	800d09a <UART_RxISR_16BIT_FIFOEN+0x146>
      {
        /* UART parity error interrupt occurred -------------------------------------*/
        if (((isrflags & USART_ISR_PE) != 0U) && ((cr1its & USART_CR1_PEIE) != 0U))
 800cff2:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800cff6:	f003 0301 	and.w	r3, r3, #1
 800cffa:	2b00      	cmp	r3, #0
 800cffc:	d011      	beq.n	800d022 <UART_RxISR_16BIT_FIFOEN+0xce>
 800cffe:	f8d7 30ac 	ldr.w	r3, [r7, #172]	@ 0xac
 800d002:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800d006:	2b00      	cmp	r3, #0
 800d008:	d00b      	beq.n	800d022 <UART_RxISR_16BIT_FIFOEN+0xce>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_PEF);
 800d00a:	687b      	ldr	r3, [r7, #4]
 800d00c:	681b      	ldr	r3, [r3, #0]
 800d00e:	2201      	movs	r2, #1
 800d010:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_PE;
 800d012:	687b      	ldr	r3, [r7, #4]
 800d014:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d018:	f043 0201 	orr.w	r2, r3, #1
 800d01c:	687b      	ldr	r3, [r7, #4]
 800d01e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART frame error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_FE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d022:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d026:	f003 0302 	and.w	r3, r3, #2
 800d02a:	2b00      	cmp	r3, #0
 800d02c:	d011      	beq.n	800d052 <UART_RxISR_16BIT_FIFOEN+0xfe>
 800d02e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d032:	f003 0301 	and.w	r3, r3, #1
 800d036:	2b00      	cmp	r3, #0
 800d038:	d00b      	beq.n	800d052 <UART_RxISR_16BIT_FIFOEN+0xfe>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_FEF);
 800d03a:	687b      	ldr	r3, [r7, #4]
 800d03c:	681b      	ldr	r3, [r3, #0]
 800d03e:	2202      	movs	r2, #2
 800d040:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_FE;
 800d042:	687b      	ldr	r3, [r7, #4]
 800d044:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d048:	f043 0204 	orr.w	r2, r3, #4
 800d04c:	687b      	ldr	r3, [r7, #4]
 800d04e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* UART noise error interrupt occurred --------------------------------------*/
        if (((isrflags & USART_ISR_NE) != 0U) && ((cr3its & USART_CR3_EIE) != 0U))
 800d052:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d056:	f003 0304 	and.w	r3, r3, #4
 800d05a:	2b00      	cmp	r3, #0
 800d05c:	d011      	beq.n	800d082 <UART_RxISR_16BIT_FIFOEN+0x12e>
 800d05e:	f8d7 30a8 	ldr.w	r3, [r7, #168]	@ 0xa8
 800d062:	f003 0301 	and.w	r3, r3, #1
 800d066:	2b00      	cmp	r3, #0
 800d068:	d00b      	beq.n	800d082 <UART_RxISR_16BIT_FIFOEN+0x12e>
        {
          __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_NEF);
 800d06a:	687b      	ldr	r3, [r7, #4]
 800d06c:	681b      	ldr	r3, [r3, #0]
 800d06e:	2204      	movs	r2, #4
 800d070:	621a      	str	r2, [r3, #32]

          huart->ErrorCode |= HAL_UART_ERROR_NE;
 800d072:	687b      	ldr	r3, [r7, #4]
 800d074:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d078:	f043 0202 	orr.w	r2, r3, #2
 800d07c:	687b      	ldr	r3, [r7, #4]
 800d07e:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }

        /* Call UART Error Call back function if need be ----------------------------*/
        if (huart->ErrorCode != HAL_UART_ERROR_NONE)
 800d082:	687b      	ldr	r3, [r7, #4]
 800d084:	f8d3 3090 	ldr.w	r3, [r3, #144]	@ 0x90
 800d088:	2b00      	cmp	r3, #0
 800d08a:	d006      	beq.n	800d09a <UART_RxISR_16BIT_FIFOEN+0x146>
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered error callback*/
          huart->ErrorCallback(huart);
#else
          /*Call legacy weak error callback*/
          HAL_UART_ErrorCallback(huart);
 800d08c:	6878      	ldr	r0, [r7, #4]
 800d08e:	f7fe fd65 	bl	800bb5c <HAL_UART_ErrorCallback>
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
          huart->ErrorCode = HAL_UART_ERROR_NONE;
 800d092:	687b      	ldr	r3, [r7, #4]
 800d094:	2200      	movs	r2, #0
 800d096:	f8c3 2090 	str.w	r2, [r3, #144]	@ 0x90
        }
      }

      if (huart->RxXferCount == 0U)
 800d09a:	687b      	ldr	r3, [r7, #4]
 800d09c:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d0a0:	b29b      	uxth	r3, r3
 800d0a2:	2b00      	cmp	r3, #0
 800d0a4:	f040 80a5 	bne.w	800d1f2 <UART_RxISR_16BIT_FIFOEN+0x29e>
      {
        /* Disable the UART Parity Error Interrupt and RXFT interrupt*/
        ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_PEIE);
 800d0a8:	687b      	ldr	r3, [r7, #4]
 800d0aa:	681b      	ldr	r3, [r3, #0]
 800d0ac:	677b      	str	r3, [r7, #116]	@ 0x74
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ae:	6f7b      	ldr	r3, [r7, #116]	@ 0x74
 800d0b0:	e853 3f00 	ldrex	r3, [r3]
 800d0b4:	673b      	str	r3, [r7, #112]	@ 0x70
   return(result);
 800d0b6:	6f3b      	ldr	r3, [r7, #112]	@ 0x70
 800d0b8:	f423 7380 	bic.w	r3, r3, #256	@ 0x100
 800d0bc:	f8c7 309c 	str.w	r3, [r7, #156]	@ 0x9c
 800d0c0:	687b      	ldr	r3, [r7, #4]
 800d0c2:	681b      	ldr	r3, [r3, #0]
 800d0c4:	461a      	mov	r2, r3
 800d0c6:	f8d7 309c 	ldr.w	r3, [r7, #156]	@ 0x9c
 800d0ca:	f8c7 3080 	str.w	r3, [r7, #128]	@ 0x80
 800d0ce:	67fa      	str	r2, [r7, #124]	@ 0x7c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d0d0:	6ff9      	ldr	r1, [r7, #124]	@ 0x7c
 800d0d2:	f8d7 2080 	ldr.w	r2, [r7, #128]	@ 0x80
 800d0d6:	e841 2300 	strex	r3, r2, [r1]
 800d0da:	67bb      	str	r3, [r7, #120]	@ 0x78
   return(result);
 800d0dc:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 800d0de:	2b00      	cmp	r3, #0
 800d0e0:	d1e2      	bne.n	800d0a8 <UART_RxISR_16BIT_FIFOEN+0x154>

        /* Disable the UART Error Interrupt: (Frame error, noise error, overrun error)
           and RX FIFO Threshold interrupt */
        ATOMIC_CLEAR_BIT(huart->Instance->CR3, (USART_CR3_EIE | USART_CR3_RXFTIE));
 800d0e2:	687b      	ldr	r3, [r7, #4]
 800d0e4:	681b      	ldr	r3, [r3, #0]
 800d0e6:	3308      	adds	r3, #8
 800d0e8:	663b      	str	r3, [r7, #96]	@ 0x60
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d0ea:	6e3b      	ldr	r3, [r7, #96]	@ 0x60
 800d0ec:	e853 3f00 	ldrex	r3, [r3]
 800d0f0:	65fb      	str	r3, [r7, #92]	@ 0x5c
   return(result);
 800d0f2:	6dfb      	ldr	r3, [r7, #92]	@ 0x5c
 800d0f4:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d0f8:	f023 0301 	bic.w	r3, r3, #1
 800d0fc:	f8c7 3098 	str.w	r3, [r7, #152]	@ 0x98
 800d100:	687b      	ldr	r3, [r7, #4]
 800d102:	681b      	ldr	r3, [r3, #0]
 800d104:	3308      	adds	r3, #8
 800d106:	f8d7 2098 	ldr.w	r2, [r7, #152]	@ 0x98
 800d10a:	66fa      	str	r2, [r7, #108]	@ 0x6c
 800d10c:	66bb      	str	r3, [r7, #104]	@ 0x68
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d10e:	6eb9      	ldr	r1, [r7, #104]	@ 0x68
 800d110:	6efa      	ldr	r2, [r7, #108]	@ 0x6c
 800d112:	e841 2300 	strex	r3, r2, [r1]
 800d116:	667b      	str	r3, [r7, #100]	@ 0x64
   return(result);
 800d118:	6e7b      	ldr	r3, [r7, #100]	@ 0x64
 800d11a:	2b00      	cmp	r3, #0
 800d11c:	d1e1      	bne.n	800d0e2 <UART_RxISR_16BIT_FIFOEN+0x18e>

        /* Rx process is completed, restore huart->RxState to Ready */
        huart->RxState = HAL_UART_STATE_READY;
 800d11e:	687b      	ldr	r3, [r7, #4]
 800d120:	2220      	movs	r2, #32
 800d122:	f8c3 208c 	str.w	r2, [r3, #140]	@ 0x8c

        /* Clear RxISR function pointer */
        huart->RxISR = NULL;
 800d126:	687b      	ldr	r3, [r7, #4]
 800d128:	2200      	movs	r2, #0
 800d12a:	675a      	str	r2, [r3, #116]	@ 0x74

        /* Initialize type of RxEvent to Transfer Complete */
        huart->RxEventType = HAL_UART_RXEVENT_TC;
 800d12c:	687b      	ldr	r3, [r7, #4]
 800d12e:	2200      	movs	r2, #0
 800d130:	671a      	str	r2, [r3, #112]	@ 0x70

        if (!(IS_LPUART_INSTANCE(huart->Instance)))
 800d132:	687b      	ldr	r3, [r7, #4]
 800d134:	681b      	ldr	r3, [r3, #0]
 800d136:	4a60      	ldr	r2, [pc, #384]	@ (800d2b8 <UART_RxISR_16BIT_FIFOEN+0x364>)
 800d138:	4293      	cmp	r3, r2
 800d13a:	d021      	beq.n	800d180 <UART_RxISR_16BIT_FIFOEN+0x22c>
        {
          /* Check that USART RTOEN bit is set */
          if (READ_BIT(huart->Instance->CR2, USART_CR2_RTOEN) != 0U)
 800d13c:	687b      	ldr	r3, [r7, #4]
 800d13e:	681b      	ldr	r3, [r3, #0]
 800d140:	685b      	ldr	r3, [r3, #4]
 800d142:	f403 0300 	and.w	r3, r3, #8388608	@ 0x800000
 800d146:	2b00      	cmp	r3, #0
 800d148:	d01a      	beq.n	800d180 <UART_RxISR_16BIT_FIFOEN+0x22c>
          {
            /* Enable the UART Receiver Timeout Interrupt */
            ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_RTOIE);
 800d14a:	687b      	ldr	r3, [r7, #4]
 800d14c:	681b      	ldr	r3, [r3, #0]
 800d14e:	64fb      	str	r3, [r7, #76]	@ 0x4c
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d150:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800d152:	e853 3f00 	ldrex	r3, [r3]
 800d156:	64bb      	str	r3, [r7, #72]	@ 0x48
   return(result);
 800d158:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800d15a:	f023 6380 	bic.w	r3, r3, #67108864	@ 0x4000000
 800d15e:	f8c7 3094 	str.w	r3, [r7, #148]	@ 0x94
 800d162:	687b      	ldr	r3, [r7, #4]
 800d164:	681b      	ldr	r3, [r3, #0]
 800d166:	461a      	mov	r2, r3
 800d168:	f8d7 3094 	ldr.w	r3, [r7, #148]	@ 0x94
 800d16c:	65bb      	str	r3, [r7, #88]	@ 0x58
 800d16e:	657a      	str	r2, [r7, #84]	@ 0x54
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d170:	6d79      	ldr	r1, [r7, #84]	@ 0x54
 800d172:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800d174:	e841 2300 	strex	r3, r2, [r1]
 800d178:	653b      	str	r3, [r7, #80]	@ 0x50
   return(result);
 800d17a:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800d17c:	2b00      	cmp	r3, #0
 800d17e:	d1e4      	bne.n	800d14a <UART_RxISR_16BIT_FIFOEN+0x1f6>
          }
        }

        /* Check current reception Mode :
           If Reception till IDLE event has been selected : */
        if (huart->ReceptionType == HAL_UART_RECEPTION_TOIDLE)
 800d180:	687b      	ldr	r3, [r7, #4]
 800d182:	6edb      	ldr	r3, [r3, #108]	@ 0x6c
 800d184:	2b01      	cmp	r3, #1
 800d186:	d130      	bne.n	800d1ea <UART_RxISR_16BIT_FIFOEN+0x296>
        {
          /* Set reception type to Standard */
          huart->ReceptionType = HAL_UART_RECEPTION_STANDARD;
 800d188:	687b      	ldr	r3, [r7, #4]
 800d18a:	2200      	movs	r2, #0
 800d18c:	66da      	str	r2, [r3, #108]	@ 0x6c

          /* Disable IDLE interrupt */
          ATOMIC_CLEAR_BIT(huart->Instance->CR1, USART_CR1_IDLEIE);
 800d18e:	687b      	ldr	r3, [r7, #4]
 800d190:	681b      	ldr	r3, [r3, #0]
 800d192:	63bb      	str	r3, [r7, #56]	@ 0x38
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d194:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800d196:	e853 3f00 	ldrex	r3, [r3]
 800d19a:	637b      	str	r3, [r7, #52]	@ 0x34
   return(result);
 800d19c:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800d19e:	f023 0310 	bic.w	r3, r3, #16
 800d1a2:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 800d1a6:	687b      	ldr	r3, [r7, #4]
 800d1a8:	681b      	ldr	r3, [r3, #0]
 800d1aa:	461a      	mov	r2, r3
 800d1ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 800d1b0:	647b      	str	r3, [r7, #68]	@ 0x44
 800d1b2:	643a      	str	r2, [r7, #64]	@ 0x40
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d1b4:	6c39      	ldr	r1, [r7, #64]	@ 0x40
 800d1b6:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 800d1b8:	e841 2300 	strex	r3, r2, [r1]
 800d1bc:	63fb      	str	r3, [r7, #60]	@ 0x3c
   return(result);
 800d1be:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800d1c0:	2b00      	cmp	r3, #0
 800d1c2:	d1e4      	bne.n	800d18e <UART_RxISR_16BIT_FIFOEN+0x23a>

          if (__HAL_UART_GET_FLAG(huart, UART_FLAG_IDLE) == SET)
 800d1c4:	687b      	ldr	r3, [r7, #4]
 800d1c6:	681b      	ldr	r3, [r3, #0]
 800d1c8:	69db      	ldr	r3, [r3, #28]
 800d1ca:	f003 0310 	and.w	r3, r3, #16
 800d1ce:	2b10      	cmp	r3, #16
 800d1d0:	d103      	bne.n	800d1da <UART_RxISR_16BIT_FIFOEN+0x286>
          {
            /* Clear IDLE Flag */
            __HAL_UART_CLEAR_FLAG(huart, UART_CLEAR_IDLEF);
 800d1d2:	687b      	ldr	r3, [r7, #4]
 800d1d4:	681b      	ldr	r3, [r3, #0]
 800d1d6:	2210      	movs	r2, #16
 800d1d8:	621a      	str	r2, [r3, #32]
#if (USE_HAL_UART_REGISTER_CALLBACKS == 1)
          /*Call registered Rx Event callback*/
          huart->RxEventCallback(huart, huart->RxXferSize);
#else
          /*Call legacy weak Rx Event callback*/
          HAL_UARTEx_RxEventCallback(huart, huart->RxXferSize);
 800d1da:	687b      	ldr	r3, [r7, #4]
 800d1dc:	f8b3 305c 	ldrh.w	r3, [r3, #92]	@ 0x5c
 800d1e0:	4619      	mov	r1, r3
 800d1e2:	6878      	ldr	r0, [r7, #4]
 800d1e4:	f7fe fcc4 	bl	800bb70 <HAL_UARTEx_RxEventCallback>
#else
          /*Call legacy weak Rx complete callback*/
          HAL_UART_RxCpltCallback(huart);
#endif /* USE_HAL_UART_REGISTER_CALLBACKS */
        }
        break;
 800d1e8:	e00e      	b.n	800d208 <UART_RxISR_16BIT_FIFOEN+0x2b4>
          HAL_UART_RxCpltCallback(huart);
 800d1ea:	6878      	ldr	r0, [r7, #4]
 800d1ec:	f7f5 fc6a 	bl	8002ac4 <HAL_UART_RxCpltCallback>
        break;
 800d1f0:	e00a      	b.n	800d208 <UART_RxISR_16BIT_FIFOEN+0x2b4>
    while ((nb_rx_data > 0U) && ((isrflags & USART_ISR_RXNE_RXFNE) != 0U))
 800d1f2:	f8b7 30a6 	ldrh.w	r3, [r7, #166]	@ 0xa6
 800d1f6:	2b00      	cmp	r3, #0
 800d1f8:	d006      	beq.n	800d208 <UART_RxISR_16BIT_FIFOEN+0x2b4>
 800d1fa:	f8d7 30b4 	ldr.w	r3, [r7, #180]	@ 0xb4
 800d1fe:	f003 0320 	and.w	r3, r3, #32
 800d202:	2b00      	cmp	r3, #0
 800d204:	f47f aeca 	bne.w	800cf9c <UART_RxISR_16BIT_FIFOEN+0x48>

    /* When remaining number of bytes to receive is less than the RX FIFO
    threshold, next incoming frames are processed as if FIFO mode was
    disabled (i.e. one interrupt per received frame).
    */
    rxdatacount = huart->RxXferCount;
 800d208:	687b      	ldr	r3, [r7, #4]
 800d20a:	f8b3 305e 	ldrh.w	r3, [r3, #94]	@ 0x5e
 800d20e:	f8a7 308e 	strh.w	r3, [r7, #142]	@ 0x8e
    if ((rxdatacount != 0U) && (rxdatacount < huart->NbRxDataToProcess))
 800d212:	f8b7 308e 	ldrh.w	r3, [r7, #142]	@ 0x8e
 800d216:	2b00      	cmp	r3, #0
 800d218:	d049      	beq.n	800d2ae <UART_RxISR_16BIT_FIFOEN+0x35a>
 800d21a:	687b      	ldr	r3, [r7, #4]
 800d21c:	f8b3 3068 	ldrh.w	r3, [r3, #104]	@ 0x68
 800d220:	f8b7 208e 	ldrh.w	r2, [r7, #142]	@ 0x8e
 800d224:	429a      	cmp	r2, r3
 800d226:	d242      	bcs.n	800d2ae <UART_RxISR_16BIT_FIFOEN+0x35a>
    {
      /* Disable the UART RXFT interrupt*/
      ATOMIC_CLEAR_BIT(huart->Instance->CR3, USART_CR3_RXFTIE);
 800d228:	687b      	ldr	r3, [r7, #4]
 800d22a:	681b      	ldr	r3, [r3, #0]
 800d22c:	3308      	adds	r3, #8
 800d22e:	627b      	str	r3, [r7, #36]	@ 0x24
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d230:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800d232:	e853 3f00 	ldrex	r3, [r3]
 800d236:	623b      	str	r3, [r7, #32]
   return(result);
 800d238:	6a3b      	ldr	r3, [r7, #32]
 800d23a:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 800d23e:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
 800d242:	687b      	ldr	r3, [r7, #4]
 800d244:	681b      	ldr	r3, [r3, #0]
 800d246:	3308      	adds	r3, #8
 800d248:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 800d24c:	633a      	str	r2, [r7, #48]	@ 0x30
 800d24e:	62fb      	str	r3, [r7, #44]	@ 0x2c
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d250:	6af9      	ldr	r1, [r7, #44]	@ 0x2c
 800d252:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800d254:	e841 2300 	strex	r3, r2, [r1]
 800d258:	62bb      	str	r3, [r7, #40]	@ 0x28
   return(result);
 800d25a:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800d25c:	2b00      	cmp	r3, #0
 800d25e:	d1e3      	bne.n	800d228 <UART_RxISR_16BIT_FIFOEN+0x2d4>

      /* Update the RxISR function pointer */
      huart->RxISR = UART_RxISR_16BIT;
 800d260:	687b      	ldr	r3, [r7, #4]
 800d262:	4a16      	ldr	r2, [pc, #88]	@ (800d2bc <UART_RxISR_16BIT_FIFOEN+0x368>)
 800d264:	675a      	str	r2, [r3, #116]	@ 0x74

      /* Enable the UART Data Register Not Empty interrupt */
      ATOMIC_SET_BIT(huart->Instance->CR1, USART_CR1_RXNEIE_RXFNEIE);
 800d266:	687b      	ldr	r3, [r7, #4]
 800d268:	681b      	ldr	r3, [r3, #0]
 800d26a:	613b      	str	r3, [r7, #16]
   __ASM volatile ("ldrex %0, %1" : "=r" (result) : "Q" (*addr) );
 800d26c:	693b      	ldr	r3, [r7, #16]
 800d26e:	e853 3f00 	ldrex	r3, [r3]
 800d272:	60fb      	str	r3, [r7, #12]
   return(result);
 800d274:	68fb      	ldr	r3, [r7, #12]
 800d276:	f043 0320 	orr.w	r3, r3, #32
 800d27a:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
 800d27e:	687b      	ldr	r3, [r7, #4]
 800d280:	681b      	ldr	r3, [r3, #0]
 800d282:	461a      	mov	r2, r3
 800d284:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 800d288:	61fb      	str	r3, [r7, #28]
 800d28a:	61ba      	str	r2, [r7, #24]
   __ASM volatile ("strex %0, %2, %1" : "=&r" (result), "=Q" (*addr) : "r" (value) );
 800d28c:	69b9      	ldr	r1, [r7, #24]
 800d28e:	69fa      	ldr	r2, [r7, #28]
 800d290:	e841 2300 	strex	r3, r2, [r1]
 800d294:	617b      	str	r3, [r7, #20]
   return(result);
 800d296:	697b      	ldr	r3, [r7, #20]
 800d298:	2b00      	cmp	r3, #0
 800d29a:	d1e4      	bne.n	800d266 <UART_RxISR_16BIT_FIFOEN+0x312>
  else
  {
    /* Clear RXNE interrupt flag */
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
  }
}
 800d29c:	e007      	b.n	800d2ae <UART_RxISR_16BIT_FIFOEN+0x35a>
    __HAL_UART_SEND_REQ(huart, UART_RXDATA_FLUSH_REQUEST);
 800d29e:	687b      	ldr	r3, [r7, #4]
 800d2a0:	681b      	ldr	r3, [r3, #0]
 800d2a2:	699a      	ldr	r2, [r3, #24]
 800d2a4:	687b      	ldr	r3, [r7, #4]
 800d2a6:	681b      	ldr	r3, [r3, #0]
 800d2a8:	f042 0208 	orr.w	r2, r2, #8
 800d2ac:	619a      	str	r2, [r3, #24]
}
 800d2ae:	bf00      	nop
 800d2b0:	37b8      	adds	r7, #184	@ 0xb8
 800d2b2:	46bd      	mov	sp, r7
 800d2b4:	bd80      	pop	{r7, pc}
 800d2b6:	bf00      	nop
 800d2b8:	40008000 	.word	0x40008000
 800d2bc:	0800ca39 	.word	0x0800ca39

0800d2c0 <HAL_UARTEx_WakeupCallback>:
  * @brief UART wakeup from Stop mode callback.
  * @param huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_WakeupCallback(UART_HandleTypeDef *huart)
{
 800d2c0:	b480      	push	{r7}
 800d2c2:	b083      	sub	sp, #12
 800d2c4:	af00      	add	r7, sp, #0
 800d2c6:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_WakeupCallback can be implemented in the user file.
   */
}
 800d2c8:	bf00      	nop
 800d2ca:	370c      	adds	r7, #12
 800d2cc:	46bd      	mov	sp, r7
 800d2ce:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2d2:	4770      	bx	lr

0800d2d4 <HAL_UARTEx_RxFifoFullCallback>:
  * @brief  UART RX Fifo full callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_RxFifoFullCallback(UART_HandleTypeDef *huart)
{
 800d2d4:	b480      	push	{r7}
 800d2d6:	b083      	sub	sp, #12
 800d2d8:	af00      	add	r7, sp, #0
 800d2da:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_RxFifoFullCallback can be implemented in the user file.
   */
}
 800d2dc:	bf00      	nop
 800d2de:	370c      	adds	r7, #12
 800d2e0:	46bd      	mov	sp, r7
 800d2e2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2e6:	4770      	bx	lr

0800d2e8 <HAL_UARTEx_TxFifoEmptyCallback>:
  * @brief  UART TX Fifo empty callback.
  * @param  huart UART handle.
  * @retval None
  */
__weak void HAL_UARTEx_TxFifoEmptyCallback(UART_HandleTypeDef *huart)
{
 800d2e8:	b480      	push	{r7}
 800d2ea:	b083      	sub	sp, #12
 800d2ec:	af00      	add	r7, sp, #0
 800d2ee:	6078      	str	r0, [r7, #4]
  UNUSED(huart);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_UARTEx_TxFifoEmptyCallback can be implemented in the user file.
   */
}
 800d2f0:	bf00      	nop
 800d2f2:	370c      	adds	r7, #12
 800d2f4:	46bd      	mov	sp, r7
 800d2f6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d2fa:	4770      	bx	lr

0800d2fc <HAL_UARTEx_DisableFifoMode>:
  * @brief  Disable the FIFO mode.
  * @param huart      UART handle.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_DisableFifoMode(UART_HandleTypeDef *huart)
{
 800d2fc:	b480      	push	{r7}
 800d2fe:	b085      	sub	sp, #20
 800d300:	af00      	add	r7, sp, #0
 800d302:	6078      	str	r0, [r7, #4]

  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d304:	687b      	ldr	r3, [r7, #4]
 800d306:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d30a:	2b01      	cmp	r3, #1
 800d30c:	d101      	bne.n	800d312 <HAL_UARTEx_DisableFifoMode+0x16>
 800d30e:	2302      	movs	r3, #2
 800d310:	e027      	b.n	800d362 <HAL_UARTEx_DisableFifoMode+0x66>
 800d312:	687b      	ldr	r3, [r7, #4]
 800d314:	2201      	movs	r2, #1
 800d316:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d31a:	687b      	ldr	r3, [r7, #4]
 800d31c:	2224      	movs	r2, #36	@ 0x24
 800d31e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d322:	687b      	ldr	r3, [r7, #4]
 800d324:	681b      	ldr	r3, [r3, #0]
 800d326:	681b      	ldr	r3, [r3, #0]
 800d328:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d32a:	687b      	ldr	r3, [r7, #4]
 800d32c:	681b      	ldr	r3, [r3, #0]
 800d32e:	681a      	ldr	r2, [r3, #0]
 800d330:	687b      	ldr	r3, [r7, #4]
 800d332:	681b      	ldr	r3, [r3, #0]
 800d334:	f022 0201 	bic.w	r2, r2, #1
 800d338:	601a      	str	r2, [r3, #0]

  /* Disable FIFO mode */
  CLEAR_BIT(tmpcr1, USART_CR1_FIFOEN);
 800d33a:	68fb      	ldr	r3, [r7, #12]
 800d33c:	f023 5300 	bic.w	r3, r3, #536870912	@ 0x20000000
 800d340:	60fb      	str	r3, [r7, #12]
  huart->FifoMode = UART_FIFOMODE_DISABLE;
 800d342:	687b      	ldr	r3, [r7, #4]
 800d344:	2200      	movs	r2, #0
 800d346:	665a      	str	r2, [r3, #100]	@ 0x64

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d348:	687b      	ldr	r3, [r7, #4]
 800d34a:	681b      	ldr	r3, [r3, #0]
 800d34c:	68fa      	ldr	r2, [r7, #12]
 800d34e:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d350:	687b      	ldr	r3, [r7, #4]
 800d352:	2220      	movs	r2, #32
 800d354:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d358:	687b      	ldr	r3, [r7, #4]
 800d35a:	2200      	movs	r2, #0
 800d35c:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d360:	2300      	movs	r3, #0
}
 800d362:	4618      	mov	r0, r3
 800d364:	3714      	adds	r7, #20
 800d366:	46bd      	mov	sp, r7
 800d368:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d36c:	4770      	bx	lr

0800d36e <HAL_UARTEx_SetTxFifoThreshold>:
  *            @arg @ref UART_TXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_TXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetTxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d36e:	b580      	push	{r7, lr}
 800d370:	b084      	sub	sp, #16
 800d372:	af00      	add	r7, sp, #0
 800d374:	6078      	str	r0, [r7, #4]
 800d376:	6039      	str	r1, [r7, #0]
  /* Check parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_TXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d378:	687b      	ldr	r3, [r7, #4]
 800d37a:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d37e:	2b01      	cmp	r3, #1
 800d380:	d101      	bne.n	800d386 <HAL_UARTEx_SetTxFifoThreshold+0x18>
 800d382:	2302      	movs	r3, #2
 800d384:	e02d      	b.n	800d3e2 <HAL_UARTEx_SetTxFifoThreshold+0x74>
 800d386:	687b      	ldr	r3, [r7, #4]
 800d388:	2201      	movs	r2, #1
 800d38a:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d38e:	687b      	ldr	r3, [r7, #4]
 800d390:	2224      	movs	r2, #36	@ 0x24
 800d392:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d396:	687b      	ldr	r3, [r7, #4]
 800d398:	681b      	ldr	r3, [r3, #0]
 800d39a:	681b      	ldr	r3, [r3, #0]
 800d39c:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d39e:	687b      	ldr	r3, [r7, #4]
 800d3a0:	681b      	ldr	r3, [r3, #0]
 800d3a2:	681a      	ldr	r2, [r3, #0]
 800d3a4:	687b      	ldr	r3, [r7, #4]
 800d3a6:	681b      	ldr	r3, [r3, #0]
 800d3a8:	f022 0201 	bic.w	r2, r2, #1
 800d3ac:	601a      	str	r2, [r3, #0]

  /* Update TX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_TXFTCFG, Threshold);
 800d3ae:	687b      	ldr	r3, [r7, #4]
 800d3b0:	681b      	ldr	r3, [r3, #0]
 800d3b2:	689b      	ldr	r3, [r3, #8]
 800d3b4:	f023 4160 	bic.w	r1, r3, #3758096384	@ 0xe0000000
 800d3b8:	687b      	ldr	r3, [r7, #4]
 800d3ba:	681b      	ldr	r3, [r3, #0]
 800d3bc:	683a      	ldr	r2, [r7, #0]
 800d3be:	430a      	orrs	r2, r1
 800d3c0:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d3c2:	6878      	ldr	r0, [r7, #4]
 800d3c4:	f000 f850 	bl	800d468 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d3c8:	687b      	ldr	r3, [r7, #4]
 800d3ca:	681b      	ldr	r3, [r3, #0]
 800d3cc:	68fa      	ldr	r2, [r7, #12]
 800d3ce:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d3d0:	687b      	ldr	r3, [r7, #4]
 800d3d2:	2220      	movs	r2, #32
 800d3d4:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d3d8:	687b      	ldr	r3, [r7, #4]
 800d3da:	2200      	movs	r2, #0
 800d3dc:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d3e0:	2300      	movs	r3, #0
}
 800d3e2:	4618      	mov	r0, r3
 800d3e4:	3710      	adds	r7, #16
 800d3e6:	46bd      	mov	sp, r7
 800d3e8:	bd80      	pop	{r7, pc}

0800d3ea <HAL_UARTEx_SetRxFifoThreshold>:
  *            @arg @ref UART_RXFIFO_THRESHOLD_7_8
  *            @arg @ref UART_RXFIFO_THRESHOLD_8_8
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_UARTEx_SetRxFifoThreshold(UART_HandleTypeDef *huart, uint32_t Threshold)
{
 800d3ea:	b580      	push	{r7, lr}
 800d3ec:	b084      	sub	sp, #16
 800d3ee:	af00      	add	r7, sp, #0
 800d3f0:	6078      	str	r0, [r7, #4]
 800d3f2:	6039      	str	r1, [r7, #0]
  /* Check the parameters */
  assert_param(IS_UART_FIFO_INSTANCE(huart->Instance));
  assert_param(IS_UART_RXFIFO_THRESHOLD(Threshold));

  /* Process Locked */
  __HAL_LOCK(huart);
 800d3f4:	687b      	ldr	r3, [r7, #4]
 800d3f6:	f893 3084 	ldrb.w	r3, [r3, #132]	@ 0x84
 800d3fa:	2b01      	cmp	r3, #1
 800d3fc:	d101      	bne.n	800d402 <HAL_UARTEx_SetRxFifoThreshold+0x18>
 800d3fe:	2302      	movs	r3, #2
 800d400:	e02d      	b.n	800d45e <HAL_UARTEx_SetRxFifoThreshold+0x74>
 800d402:	687b      	ldr	r3, [r7, #4]
 800d404:	2201      	movs	r2, #1
 800d406:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  huart->gState = HAL_UART_STATE_BUSY;
 800d40a:	687b      	ldr	r3, [r7, #4]
 800d40c:	2224      	movs	r2, #36	@ 0x24
 800d40e:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Save actual UART configuration */
  tmpcr1 = READ_REG(huart->Instance->CR1);
 800d412:	687b      	ldr	r3, [r7, #4]
 800d414:	681b      	ldr	r3, [r3, #0]
 800d416:	681b      	ldr	r3, [r3, #0]
 800d418:	60fb      	str	r3, [r7, #12]

  /* Disable UART */
  __HAL_UART_DISABLE(huart);
 800d41a:	687b      	ldr	r3, [r7, #4]
 800d41c:	681b      	ldr	r3, [r3, #0]
 800d41e:	681a      	ldr	r2, [r3, #0]
 800d420:	687b      	ldr	r3, [r7, #4]
 800d422:	681b      	ldr	r3, [r3, #0]
 800d424:	f022 0201 	bic.w	r2, r2, #1
 800d428:	601a      	str	r2, [r3, #0]

  /* Update RX threshold configuration */
  MODIFY_REG(huart->Instance->CR3, USART_CR3_RXFTCFG, Threshold);
 800d42a:	687b      	ldr	r3, [r7, #4]
 800d42c:	681b      	ldr	r3, [r3, #0]
 800d42e:	689b      	ldr	r3, [r3, #8]
 800d430:	f023 6160 	bic.w	r1, r3, #234881024	@ 0xe000000
 800d434:	687b      	ldr	r3, [r7, #4]
 800d436:	681b      	ldr	r3, [r3, #0]
 800d438:	683a      	ldr	r2, [r7, #0]
 800d43a:	430a      	orrs	r2, r1
 800d43c:	609a      	str	r2, [r3, #8]

  /* Determine the number of data to process during RX/TX ISR execution */
  UARTEx_SetNbDataToProcess(huart);
 800d43e:	6878      	ldr	r0, [r7, #4]
 800d440:	f000 f812 	bl	800d468 <UARTEx_SetNbDataToProcess>

  /* Restore UART configuration */
  WRITE_REG(huart->Instance->CR1, tmpcr1);
 800d444:	687b      	ldr	r3, [r7, #4]
 800d446:	681b      	ldr	r3, [r3, #0]
 800d448:	68fa      	ldr	r2, [r7, #12]
 800d44a:	601a      	str	r2, [r3, #0]

  huart->gState = HAL_UART_STATE_READY;
 800d44c:	687b      	ldr	r3, [r7, #4]
 800d44e:	2220      	movs	r2, #32
 800d450:	f8c3 2088 	str.w	r2, [r3, #136]	@ 0x88

  /* Process Unlocked */
  __HAL_UNLOCK(huart);
 800d454:	687b      	ldr	r3, [r7, #4]
 800d456:	2200      	movs	r2, #0
 800d458:	f883 2084 	strb.w	r2, [r3, #132]	@ 0x84

  return HAL_OK;
 800d45c:	2300      	movs	r3, #0
}
 800d45e:	4618      	mov	r0, r3
 800d460:	3710      	adds	r7, #16
 800d462:	46bd      	mov	sp, r7
 800d464:	bd80      	pop	{r7, pc}
	...

0800d468 <UARTEx_SetNbDataToProcess>:
  *       the UART configuration registers.
  * @param huart UART handle.
  * @retval None
  */
static void UARTEx_SetNbDataToProcess(UART_HandleTypeDef *huart)
{
 800d468:	b480      	push	{r7}
 800d46a:	b085      	sub	sp, #20
 800d46c:	af00      	add	r7, sp, #0
 800d46e:	6078      	str	r0, [r7, #4]
  uint8_t rx_fifo_threshold;
  uint8_t tx_fifo_threshold;
  static const uint8_t numerator[] = {1U, 1U, 1U, 3U, 7U, 1U, 0U, 0U};
  static const uint8_t denominator[] = {8U, 4U, 2U, 4U, 8U, 1U, 1U, 1U};

  if (huart->FifoMode == UART_FIFOMODE_DISABLE)
 800d470:	687b      	ldr	r3, [r7, #4]
 800d472:	6e5b      	ldr	r3, [r3, #100]	@ 0x64
 800d474:	2b00      	cmp	r3, #0
 800d476:	d108      	bne.n	800d48a <UARTEx_SetNbDataToProcess+0x22>
  {
    huart->NbTxDataToProcess = 1U;
 800d478:	687b      	ldr	r3, [r7, #4]
 800d47a:	2201      	movs	r2, #1
 800d47c:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = 1U;
 800d480:	687b      	ldr	r3, [r7, #4]
 800d482:	2201      	movs	r2, #1
 800d484:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
                               (uint16_t)denominator[tx_fifo_threshold];
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
                               (uint16_t)denominator[rx_fifo_threshold];
  }
}
 800d488:	e031      	b.n	800d4ee <UARTEx_SetNbDataToProcess+0x86>
    rx_fifo_depth = RX_FIFO_DEPTH;
 800d48a:	2308      	movs	r3, #8
 800d48c:	73fb      	strb	r3, [r7, #15]
    tx_fifo_depth = TX_FIFO_DEPTH;
 800d48e:	2308      	movs	r3, #8
 800d490:	73bb      	strb	r3, [r7, #14]
    rx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_RXFTCFG) >> USART_CR3_RXFTCFG_Pos);
 800d492:	687b      	ldr	r3, [r7, #4]
 800d494:	681b      	ldr	r3, [r3, #0]
 800d496:	689b      	ldr	r3, [r3, #8]
 800d498:	0e5b      	lsrs	r3, r3, #25
 800d49a:	b2db      	uxtb	r3, r3
 800d49c:	f003 0307 	and.w	r3, r3, #7
 800d4a0:	737b      	strb	r3, [r7, #13]
    tx_fifo_threshold = (uint8_t)(READ_BIT(huart->Instance->CR3, USART_CR3_TXFTCFG) >> USART_CR3_TXFTCFG_Pos);
 800d4a2:	687b      	ldr	r3, [r7, #4]
 800d4a4:	681b      	ldr	r3, [r3, #0]
 800d4a6:	689b      	ldr	r3, [r3, #8]
 800d4a8:	0f5b      	lsrs	r3, r3, #29
 800d4aa:	b2db      	uxtb	r3, r3
 800d4ac:	f003 0307 	and.w	r3, r3, #7
 800d4b0:	733b      	strb	r3, [r7, #12]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d4b2:	7bbb      	ldrb	r3, [r7, #14]
 800d4b4:	7b3a      	ldrb	r2, [r7, #12]
 800d4b6:	4911      	ldr	r1, [pc, #68]	@ (800d4fc <UARTEx_SetNbDataToProcess+0x94>)
 800d4b8:	5c8a      	ldrb	r2, [r1, r2]
 800d4ba:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[tx_fifo_threshold];
 800d4be:	7b3a      	ldrb	r2, [r7, #12]
 800d4c0:	490f      	ldr	r1, [pc, #60]	@ (800d500 <UARTEx_SetNbDataToProcess+0x98>)
 800d4c2:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbTxDataToProcess = ((uint16_t)tx_fifo_depth * numerator[tx_fifo_threshold]) /
 800d4c4:	fb93 f3f2 	sdiv	r3, r3, r2
 800d4c8:	b29a      	uxth	r2, r3
 800d4ca:	687b      	ldr	r3, [r7, #4]
 800d4cc:	f8a3 206a 	strh.w	r2, [r3, #106]	@ 0x6a
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d4d0:	7bfb      	ldrb	r3, [r7, #15]
 800d4d2:	7b7a      	ldrb	r2, [r7, #13]
 800d4d4:	4909      	ldr	r1, [pc, #36]	@ (800d4fc <UARTEx_SetNbDataToProcess+0x94>)
 800d4d6:	5c8a      	ldrb	r2, [r1, r2]
 800d4d8:	fb02 f303 	mul.w	r3, r2, r3
                               (uint16_t)denominator[rx_fifo_threshold];
 800d4dc:	7b7a      	ldrb	r2, [r7, #13]
 800d4de:	4908      	ldr	r1, [pc, #32]	@ (800d500 <UARTEx_SetNbDataToProcess+0x98>)
 800d4e0:	5c8a      	ldrb	r2, [r1, r2]
    huart->NbRxDataToProcess = ((uint16_t)rx_fifo_depth * numerator[rx_fifo_threshold]) /
 800d4e2:	fb93 f3f2 	sdiv	r3, r3, r2
 800d4e6:	b29a      	uxth	r2, r3
 800d4e8:	687b      	ldr	r3, [r7, #4]
 800d4ea:	f8a3 2068 	strh.w	r2, [r3, #104]	@ 0x68
}
 800d4ee:	bf00      	nop
 800d4f0:	3714      	adds	r7, #20
 800d4f2:	46bd      	mov	sp, r7
 800d4f4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d4f8:	4770      	bx	lr
 800d4fa:	bf00      	nop
 800d4fc:	08015d6c 	.word	0x08015d6c
 800d500:	08015d74 	.word	0x08015d74

0800d504 <MX_FATFS_Init>:
  * @brief  FatFs initialization
  * @param  None
  * @retval Initialization result
  */
int32_t MX_FATFS_Init(void)
{
 800d504:	b580      	push	{r7, lr}
 800d506:	af00      	add	r7, sp, #0
  /*## FatFS: Link the disk I/O driver(s)  ###########################*/

if (FATFS_LinkDriver(&USER_Driver, USERPath) != 0)
 800d508:	4907      	ldr	r1, [pc, #28]	@ (800d528 <MX_FATFS_Init+0x24>)
 800d50a:	4808      	ldr	r0, [pc, #32]	@ (800d52c <MX_FATFS_Init+0x28>)
 800d50c:	f003 facc 	bl	8010aa8 <FATFS_LinkDriver>
 800d510:	4603      	mov	r3, r0
 800d512:	2b00      	cmp	r3, #0
 800d514:	d002      	beq.n	800d51c <MX_FATFS_Init+0x18>
  /* USER CODE BEGIN FATFS_Init */
  {
    return APP_ERROR;
 800d516:	f04f 33ff 	mov.w	r3, #4294967295
 800d51a:	e003      	b.n	800d524 <MX_FATFS_Init+0x20>
  }
  else
  {
    Appli_state = APPLICATION_INIT;
 800d51c:	4b04      	ldr	r3, [pc, #16]	@ (800d530 <MX_FATFS_Init+0x2c>)
 800d51e:	2201      	movs	r2, #1
 800d520:	701a      	strb	r2, [r3, #0]
    return APP_OK;
 800d522:	2300      	movs	r3, #0
  }
  /* USER CODE END FATFS_Init */
}
 800d524:	4618      	mov	r0, r3
 800d526:	bd80      	pop	{r7, pc}
 800d528:	20006bb8 	.word	0x20006bb8
 800d52c:	20000010 	.word	0x20000010
 800d530:	20006bbc 	.word	0x20006bbc

0800d534 <get_fattime>:
  * @brief  Gets Time from RTC (generated when FS_NORTC==0; see ff.c)
  * @param  None
  * @retval Time in DWORD
  */
DWORD get_fattime(void)
{
 800d534:	b480      	push	{r7}
 800d536:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN get_fattime */
  return 0;
 800d538:	2300      	movs	r3, #0
  /* USER CODE END get_fattime */
}
 800d53a:	4618      	mov	r0, r3
 800d53c:	46bd      	mov	sp, r7
 800d53e:	f85d 7b04 	ldr.w	r7, [sp], #4
 800d542:	4770      	bx	lr

0800d544 <USER_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_initialize (
	BYTE pdrv           /* Physical drive nmuber to identify the drive */
)
{
 800d544:	b580      	push	{r7, lr}
 800d546:	b082      	sub	sp, #8
 800d548:	af00      	add	r7, sp, #0
 800d54a:	4603      	mov	r3, r0
 800d54c:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN INIT */
	return USER_SPI_initialize(pdrv);
 800d54e:	79fb      	ldrb	r3, [r7, #7]
 800d550:	4618      	mov	r0, r3
 800d552:	f000 f9dd 	bl	800d910 <USER_SPI_initialize>
 800d556:	4603      	mov	r3, r0
  /* USER CODE END INIT */
}
 800d558:	4618      	mov	r0, r3
 800d55a:	3708      	adds	r7, #8
 800d55c:	46bd      	mov	sp, r7
 800d55e:	bd80      	pop	{r7, pc}

0800d560 <USER_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS USER_status (
	BYTE pdrv       /* Physical drive number to identify the drive */
)
{
 800d560:	b580      	push	{r7, lr}
 800d562:	b082      	sub	sp, #8
 800d564:	af00      	add	r7, sp, #0
 800d566:	4603      	mov	r3, r0
 800d568:	71fb      	strb	r3, [r7, #7]
  /* USER CODE BEGIN STATUS */
	return USER_SPI_status(pdrv);
 800d56a:	79fb      	ldrb	r3, [r7, #7]
 800d56c:	4618      	mov	r0, r3
 800d56e:	f000 fab9 	bl	800dae4 <USER_SPI_status>
 800d572:	4603      	mov	r3, r0
  /* USER CODE END STATUS */
}
 800d574:	4618      	mov	r0, r3
 800d576:	3708      	adds	r7, #8
 800d578:	46bd      	mov	sp, r7
 800d57a:	bd80      	pop	{r7, pc}

0800d57c <USER_read>:
	BYTE pdrv,      /* Physical drive nmuber to identify the drive */
	BYTE *buff,     /* Data buffer to store read data */
	DWORD sector,   /* Sector address in LBA */
	UINT count      /* Number of sectors to read */
)
{
 800d57c:	b580      	push	{r7, lr}
 800d57e:	b084      	sub	sp, #16
 800d580:	af00      	add	r7, sp, #0
 800d582:	60b9      	str	r1, [r7, #8]
 800d584:	607a      	str	r2, [r7, #4]
 800d586:	603b      	str	r3, [r7, #0]
 800d588:	4603      	mov	r3, r0
 800d58a:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN READ */
    return USER_SPI_read(pdrv, buff, sector, count);
 800d58c:	7bf8      	ldrb	r0, [r7, #15]
 800d58e:	683b      	ldr	r3, [r7, #0]
 800d590:	687a      	ldr	r2, [r7, #4]
 800d592:	68b9      	ldr	r1, [r7, #8]
 800d594:	f000 fabc 	bl	800db10 <USER_SPI_read>
 800d598:	4603      	mov	r3, r0
  /* USER CODE END READ */
}
 800d59a:	4618      	mov	r0, r3
 800d59c:	3710      	adds	r7, #16
 800d59e:	46bd      	mov	sp, r7
 800d5a0:	bd80      	pop	{r7, pc}

0800d5a2 <USER_write>:
	BYTE pdrv,          /* Physical drive nmuber to identify the drive */
	const BYTE *buff,   /* Data to be written */
	DWORD sector,       /* Sector address in LBA */
	UINT count          /* Number of sectors to write */
)
{
 800d5a2:	b580      	push	{r7, lr}
 800d5a4:	b084      	sub	sp, #16
 800d5a6:	af00      	add	r7, sp, #0
 800d5a8:	60b9      	str	r1, [r7, #8]
 800d5aa:	607a      	str	r2, [r7, #4]
 800d5ac:	603b      	str	r3, [r7, #0]
 800d5ae:	4603      	mov	r3, r0
 800d5b0:	73fb      	strb	r3, [r7, #15]
  /* USER CODE BEGIN WRITE */
  /* USER CODE HERE */
    return USER_SPI_write(pdrv, buff, sector, count);
 800d5b2:	7bf8      	ldrb	r0, [r7, #15]
 800d5b4:	683b      	ldr	r3, [r7, #0]
 800d5b6:	687a      	ldr	r2, [r7, #4]
 800d5b8:	68b9      	ldr	r1, [r7, #8]
 800d5ba:	f000 fb0f 	bl	800dbdc <USER_SPI_write>
 800d5be:	4603      	mov	r3, r0
  /* USER CODE END WRITE */
}
 800d5c0:	4618      	mov	r0, r3
 800d5c2:	3710      	adds	r7, #16
 800d5c4:	46bd      	mov	sp, r7
 800d5c6:	bd80      	pop	{r7, pc}

0800d5c8 <USER_ioctl>:
DRESULT USER_ioctl (
	BYTE pdrv,      /* Physical drive nmuber (0..) */
	BYTE cmd,       /* Control code */
	void *buff      /* Buffer to send/receive control data */
)
{
 800d5c8:	b580      	push	{r7, lr}
 800d5ca:	b082      	sub	sp, #8
 800d5cc:	af00      	add	r7, sp, #0
 800d5ce:	4603      	mov	r3, r0
 800d5d0:	603a      	str	r2, [r7, #0]
 800d5d2:	71fb      	strb	r3, [r7, #7]
 800d5d4:	460b      	mov	r3, r1
 800d5d6:	71bb      	strb	r3, [r7, #6]
  /* USER CODE BEGIN IOCTL */
	return USER_SPI_ioctl(pdrv, cmd, buff);
 800d5d8:	79b9      	ldrb	r1, [r7, #6]
 800d5da:	79fb      	ldrb	r3, [r7, #7]
 800d5dc:	683a      	ldr	r2, [r7, #0]
 800d5de:	4618      	mov	r0, r3
 800d5e0:	f000 fb78 	bl	800dcd4 <USER_SPI_ioctl>
 800d5e4:	4603      	mov	r3, r0
  /* USER CODE END IOCTL */
}
 800d5e6:	4618      	mov	r0, r3
 800d5e8:	3708      	adds	r7, #8
 800d5ea:	46bd      	mov	sp, r7
 800d5ec:	bd80      	pop	{r7, pc}
	...

0800d5f0 <SPI_Timer_On>:
BYTE CardType;			/* Card type flags */

uint32_t spiTimerTickStart;
uint32_t spiTimerTickDelay;

void SPI_Timer_On(uint32_t waitTicks) {
 800d5f0:	b580      	push	{r7, lr}
 800d5f2:	b082      	sub	sp, #8
 800d5f4:	af00      	add	r7, sp, #0
 800d5f6:	6078      	str	r0, [r7, #4]
    spiTimerTickStart = HAL_GetTick();
 800d5f8:	f7f7 fdc8 	bl	800518c <HAL_GetTick>
 800d5fc:	4603      	mov	r3, r0
 800d5fe:	4a04      	ldr	r2, [pc, #16]	@ (800d610 <SPI_Timer_On+0x20>)
 800d600:	6013      	str	r3, [r2, #0]
    spiTimerTickDelay = waitTicks;
 800d602:	4a04      	ldr	r2, [pc, #16]	@ (800d614 <SPI_Timer_On+0x24>)
 800d604:	687b      	ldr	r3, [r7, #4]
 800d606:	6013      	str	r3, [r2, #0]
}
 800d608:	bf00      	nop
 800d60a:	3708      	adds	r7, #8
 800d60c:	46bd      	mov	sp, r7
 800d60e:	bd80      	pop	{r7, pc}
 800d610:	20006bc0 	.word	0x20006bc0
 800d614:	20006bc4 	.word	0x20006bc4

0800d618 <SPI_Timer_Status>:

uint8_t SPI_Timer_Status() {
 800d618:	b580      	push	{r7, lr}
 800d61a:	af00      	add	r7, sp, #0
    return ((HAL_GetTick() - spiTimerTickStart) < spiTimerTickDelay);
 800d61c:	f7f7 fdb6 	bl	800518c <HAL_GetTick>
 800d620:	4602      	mov	r2, r0
 800d622:	4b06      	ldr	r3, [pc, #24]	@ (800d63c <SPI_Timer_Status+0x24>)
 800d624:	681b      	ldr	r3, [r3, #0]
 800d626:	1ad2      	subs	r2, r2, r3
 800d628:	4b05      	ldr	r3, [pc, #20]	@ (800d640 <SPI_Timer_Status+0x28>)
 800d62a:	681b      	ldr	r3, [r3, #0]
 800d62c:	429a      	cmp	r2, r3
 800d62e:	bf34      	ite	cc
 800d630:	2301      	movcc	r3, #1
 800d632:	2300      	movcs	r3, #0
 800d634:	b2db      	uxtb	r3, r3
}
 800d636:	4618      	mov	r0, r3
 800d638:	bd80      	pop	{r7, pc}
 800d63a:	bf00      	nop
 800d63c:	20006bc0 	.word	0x20006bc0
 800d640:	20006bc4 	.word	0x20006bc4

0800d644 <xchg_spi>:
/* Exchange a byte */
static
BYTE xchg_spi (
	BYTE dat	/* Data to send */
)
{
 800d644:	b580      	push	{r7, lr}
 800d646:	b086      	sub	sp, #24
 800d648:	af02      	add	r7, sp, #8
 800d64a:	4603      	mov	r3, r0
 800d64c:	71fb      	strb	r3, [r7, #7]
	BYTE rxDat;
    HAL_SPI_TransmitReceive(&hspi2, &dat, &rxDat, 1, 50);
 800d64e:	f107 020f 	add.w	r2, r7, #15
 800d652:	1df9      	adds	r1, r7, #7
 800d654:	2332      	movs	r3, #50	@ 0x32
 800d656:	9300      	str	r3, [sp, #0]
 800d658:	2301      	movs	r3, #1
 800d65a:	4804      	ldr	r0, [pc, #16]	@ (800d66c <xchg_spi+0x28>)
 800d65c:	f7fb fdef 	bl	800923e <HAL_SPI_TransmitReceive>
    return rxDat;
 800d660:	7bfb      	ldrb	r3, [r7, #15]
}
 800d662:	4618      	mov	r0, r3
 800d664:	3710      	adds	r7, #16
 800d666:	46bd      	mov	sp, r7
 800d668:	bd80      	pop	{r7, pc}
 800d66a:	bf00      	nop
 800d66c:	200068dc 	.word	0x200068dc

0800d670 <rcvr_spi_multi>:
static
void rcvr_spi_multi (
	BYTE *buff,		/* Pointer to data buffer */
	UINT btr		/* Number of bytes to receive (even number) */
)
{
 800d670:	b590      	push	{r4, r7, lr}
 800d672:	b085      	sub	sp, #20
 800d674:	af00      	add	r7, sp, #0
 800d676:	6078      	str	r0, [r7, #4]
 800d678:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btr; i++) {
 800d67a:	2300      	movs	r3, #0
 800d67c:	60fb      	str	r3, [r7, #12]
 800d67e:	e00a      	b.n	800d696 <rcvr_spi_multi+0x26>
		*(buff+i) = xchg_spi(0xFF);
 800d680:	687a      	ldr	r2, [r7, #4]
 800d682:	68fb      	ldr	r3, [r7, #12]
 800d684:	18d4      	adds	r4, r2, r3
 800d686:	20ff      	movs	r0, #255	@ 0xff
 800d688:	f7ff ffdc 	bl	800d644 <xchg_spi>
 800d68c:	4603      	mov	r3, r0
 800d68e:	7023      	strb	r3, [r4, #0]
	for(UINT i=0; i<btr; i++) {
 800d690:	68fb      	ldr	r3, [r7, #12]
 800d692:	3301      	adds	r3, #1
 800d694:	60fb      	str	r3, [r7, #12]
 800d696:	68fa      	ldr	r2, [r7, #12]
 800d698:	683b      	ldr	r3, [r7, #0]
 800d69a:	429a      	cmp	r2, r3
 800d69c:	d3f0      	bcc.n	800d680 <rcvr_spi_multi+0x10>
	}
}
 800d69e:	bf00      	nop
 800d6a0:	bf00      	nop
 800d6a2:	3714      	adds	r7, #20
 800d6a4:	46bd      	mov	sp, r7
 800d6a6:	bd90      	pop	{r4, r7, pc}

0800d6a8 <xmit_spi_multi>:
static
void xmit_spi_multi (
	const BYTE *buff,	/* Pointer to the data */
	UINT btx			/* Number of bytes to send (even number) */
)
{
 800d6a8:	b580      	push	{r7, lr}
 800d6aa:	b084      	sub	sp, #16
 800d6ac:	af00      	add	r7, sp, #0
 800d6ae:	6078      	str	r0, [r7, #4]
 800d6b0:	6039      	str	r1, [r7, #0]
	for(UINT i=0; i<btx; i++) {
 800d6b2:	2300      	movs	r3, #0
 800d6b4:	60fb      	str	r3, [r7, #12]
 800d6b6:	e009      	b.n	800d6cc <xmit_spi_multi+0x24>
		xchg_spi(*(buff+i));
 800d6b8:	687a      	ldr	r2, [r7, #4]
 800d6ba:	68fb      	ldr	r3, [r7, #12]
 800d6bc:	4413      	add	r3, r2
 800d6be:	781b      	ldrb	r3, [r3, #0]
 800d6c0:	4618      	mov	r0, r3
 800d6c2:	f7ff ffbf 	bl	800d644 <xchg_spi>
	for(UINT i=0; i<btx; i++) {
 800d6c6:	68fb      	ldr	r3, [r7, #12]
 800d6c8:	3301      	adds	r3, #1
 800d6ca:	60fb      	str	r3, [r7, #12]
 800d6cc:	68fa      	ldr	r2, [r7, #12]
 800d6ce:	683b      	ldr	r3, [r7, #0]
 800d6d0:	429a      	cmp	r2, r3
 800d6d2:	d3f1      	bcc.n	800d6b8 <xmit_spi_multi+0x10>
	}
}
 800d6d4:	bf00      	nop
 800d6d6:	bf00      	nop
 800d6d8:	3710      	adds	r7, #16
 800d6da:	46bd      	mov	sp, r7
 800d6dc:	bd80      	pop	{r7, pc}

0800d6de <wait_ready>:

static
int wait_ready (	/* 1:Ready, 0:Timeout */
	UINT wt			/* Timeout [ms] */
)
{
 800d6de:	b580      	push	{r7, lr}
 800d6e0:	b086      	sub	sp, #24
 800d6e2:	af00      	add	r7, sp, #0
 800d6e4:	6078      	str	r0, [r7, #4]
	//wait_ready needs its own timer, unfortunately, so it can't use the
	//spi_timer functions
	uint32_t waitSpiTimerTickStart;
	uint32_t waitSpiTimerTickDelay;

	waitSpiTimerTickStart = HAL_GetTick();
 800d6e6:	f7f7 fd51 	bl	800518c <HAL_GetTick>
 800d6ea:	6178      	str	r0, [r7, #20]
	waitSpiTimerTickDelay = (uint32_t)wt;
 800d6ec:	687b      	ldr	r3, [r7, #4]
 800d6ee:	613b      	str	r3, [r7, #16]
	do {
		d = xchg_spi(0xFF);
 800d6f0:	20ff      	movs	r0, #255	@ 0xff
 800d6f2:	f7ff ffa7 	bl	800d644 <xchg_spi>
 800d6f6:	4603      	mov	r3, r0
 800d6f8:	73fb      	strb	r3, [r7, #15]
		/* This loop takes a time. Insert rot_rdq() here for multitask envilonment. */
	} while (d != 0xFF && ((HAL_GetTick() - waitSpiTimerTickStart) < waitSpiTimerTickDelay));	/* Wait for card goes ready or timeout */
 800d6fa:	7bfb      	ldrb	r3, [r7, #15]
 800d6fc:	2bff      	cmp	r3, #255	@ 0xff
 800d6fe:	d007      	beq.n	800d710 <wait_ready+0x32>
 800d700:	f7f7 fd44 	bl	800518c <HAL_GetTick>
 800d704:	4602      	mov	r2, r0
 800d706:	697b      	ldr	r3, [r7, #20]
 800d708:	1ad3      	subs	r3, r2, r3
 800d70a:	693a      	ldr	r2, [r7, #16]
 800d70c:	429a      	cmp	r2, r3
 800d70e:	d8ef      	bhi.n	800d6f0 <wait_ready+0x12>

	return (d == 0xFF) ? 1 : 0;
 800d710:	7bfb      	ldrb	r3, [r7, #15]
 800d712:	2bff      	cmp	r3, #255	@ 0xff
 800d714:	bf0c      	ite	eq
 800d716:	2301      	moveq	r3, #1
 800d718:	2300      	movne	r3, #0
 800d71a:	b2db      	uxtb	r3, r3
}
 800d71c:	4618      	mov	r0, r3
 800d71e:	3718      	adds	r7, #24
 800d720:	46bd      	mov	sp, r7
 800d722:	bd80      	pop	{r7, pc}

0800d724 <despiselect>:
/* Despiselect card and release SPI                                         */
/*-----------------------------------------------------------------------*/

static
void despiselect (void)
{
 800d724:	b580      	push	{r7, lr}
 800d726:	af00      	add	r7, sp, #0
	CS_HIGH();		/* Set CS# high */
 800d728:	2201      	movs	r2, #1
 800d72a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d72e:	4804      	ldr	r0, [pc, #16]	@ (800d740 <despiselect+0x1c>)
 800d730:	f7f9 fe9a 	bl	8007468 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO hi-z for multiple slave SPI) */
 800d734:	20ff      	movs	r0, #255	@ 0xff
 800d736:	f7ff ff85 	bl	800d644 <xchg_spi>

}
 800d73a:	bf00      	nop
 800d73c:	bd80      	pop	{r7, pc}
 800d73e:	bf00      	nop
 800d740:	48000400 	.word	0x48000400

0800d744 <spiselect>:
/* Select card and wait for ready                                        */
/*-----------------------------------------------------------------------*/

static
int spiselect (void)	/* 1:OK, 0:Timeout */
{
 800d744:	b580      	push	{r7, lr}
 800d746:	af00      	add	r7, sp, #0
	CS_LOW();		/* Set CS# low */
 800d748:	2200      	movs	r2, #0
 800d74a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800d74e:	480a      	ldr	r0, [pc, #40]	@ (800d778 <spiselect+0x34>)
 800d750:	f7f9 fe8a 	bl	8007468 <HAL_GPIO_WritePin>
	xchg_spi(0xFF);	/* Dummy clock (force DO enabled) */
 800d754:	20ff      	movs	r0, #255	@ 0xff
 800d756:	f7ff ff75 	bl	800d644 <xchg_spi>
	if (wait_ready(500)) return 1;	/* Wait for card ready */
 800d75a:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800d75e:	f7ff ffbe 	bl	800d6de <wait_ready>
 800d762:	4603      	mov	r3, r0
 800d764:	2b00      	cmp	r3, #0
 800d766:	d001      	beq.n	800d76c <spiselect+0x28>
 800d768:	2301      	movs	r3, #1
 800d76a:	e002      	b.n	800d772 <spiselect+0x2e>

	despiselect();
 800d76c:	f7ff ffda 	bl	800d724 <despiselect>
	return 0;	/* Timeout */
 800d770:	2300      	movs	r3, #0
}
 800d772:	4618      	mov	r0, r3
 800d774:	bd80      	pop	{r7, pc}
 800d776:	bf00      	nop
 800d778:	48000400 	.word	0x48000400

0800d77c <rcvr_datablock>:
static
int rcvr_datablock (	/* 1:OK, 0:Error */
	BYTE *buff,			/* Data buffer */
	UINT btr			/* Data block length (byte) */
)
{
 800d77c:	b580      	push	{r7, lr}
 800d77e:	b084      	sub	sp, #16
 800d780:	af00      	add	r7, sp, #0
 800d782:	6078      	str	r0, [r7, #4]
 800d784:	6039      	str	r1, [r7, #0]
	BYTE token;


	SPI_Timer_On(200);
 800d786:	20c8      	movs	r0, #200	@ 0xc8
 800d788:	f7ff ff32 	bl	800d5f0 <SPI_Timer_On>
	do {							/* Wait for DataStart token in timeout of 200ms */
		token = xchg_spi(0xFF);
 800d78c:	20ff      	movs	r0, #255	@ 0xff
 800d78e:	f7ff ff59 	bl	800d644 <xchg_spi>
 800d792:	4603      	mov	r3, r0
 800d794:	73fb      	strb	r3, [r7, #15]
		/* This loop will take a time. Insert rot_rdq() here for multitask envilonment. */
	} while ((token == 0xFF) && SPI_Timer_Status());
 800d796:	7bfb      	ldrb	r3, [r7, #15]
 800d798:	2bff      	cmp	r3, #255	@ 0xff
 800d79a:	d104      	bne.n	800d7a6 <rcvr_datablock+0x2a>
 800d79c:	f7ff ff3c 	bl	800d618 <SPI_Timer_Status>
 800d7a0:	4603      	mov	r3, r0
 800d7a2:	2b00      	cmp	r3, #0
 800d7a4:	d1f2      	bne.n	800d78c <rcvr_datablock+0x10>
	if(token != 0xFE) return 0;		/* Function fails if invalid DataStart token or timeout */
 800d7a6:	7bfb      	ldrb	r3, [r7, #15]
 800d7a8:	2bfe      	cmp	r3, #254	@ 0xfe
 800d7aa:	d001      	beq.n	800d7b0 <rcvr_datablock+0x34>
 800d7ac:	2300      	movs	r3, #0
 800d7ae:	e00a      	b.n	800d7c6 <rcvr_datablock+0x4a>

	rcvr_spi_multi(buff, btr);		/* Store trailing data to the buffer */
 800d7b0:	6839      	ldr	r1, [r7, #0]
 800d7b2:	6878      	ldr	r0, [r7, #4]
 800d7b4:	f7ff ff5c 	bl	800d670 <rcvr_spi_multi>
	xchg_spi(0xFF); xchg_spi(0xFF);			/* Discard CRC */
 800d7b8:	20ff      	movs	r0, #255	@ 0xff
 800d7ba:	f7ff ff43 	bl	800d644 <xchg_spi>
 800d7be:	20ff      	movs	r0, #255	@ 0xff
 800d7c0:	f7ff ff40 	bl	800d644 <xchg_spi>

	return 1;						/* Function succeeded */
 800d7c4:	2301      	movs	r3, #1
}
 800d7c6:	4618      	mov	r0, r3
 800d7c8:	3710      	adds	r7, #16
 800d7ca:	46bd      	mov	sp, r7
 800d7cc:	bd80      	pop	{r7, pc}

0800d7ce <xmit_datablock>:
static
int xmit_datablock (	/* 1:OK, 0:Failed */
	const BYTE *buff,	/* Ponter to 512 byte data to be sent */
	BYTE token			/* Token */
)
{
 800d7ce:	b580      	push	{r7, lr}
 800d7d0:	b084      	sub	sp, #16
 800d7d2:	af00      	add	r7, sp, #0
 800d7d4:	6078      	str	r0, [r7, #4]
 800d7d6:	460b      	mov	r3, r1
 800d7d8:	70fb      	strb	r3, [r7, #3]
	BYTE resp;


	if (!wait_ready(500)) return 0;		/* Wait for card ready */
 800d7da:	f44f 70fa 	mov.w	r0, #500	@ 0x1f4
 800d7de:	f7ff ff7e 	bl	800d6de <wait_ready>
 800d7e2:	4603      	mov	r3, r0
 800d7e4:	2b00      	cmp	r3, #0
 800d7e6:	d101      	bne.n	800d7ec <xmit_datablock+0x1e>
 800d7e8:	2300      	movs	r3, #0
 800d7ea:	e01e      	b.n	800d82a <xmit_datablock+0x5c>

	xchg_spi(token);					/* Send token */
 800d7ec:	78fb      	ldrb	r3, [r7, #3]
 800d7ee:	4618      	mov	r0, r3
 800d7f0:	f7ff ff28 	bl	800d644 <xchg_spi>
	if (token != 0xFD) {				/* Send data if token is other than StopTran */
 800d7f4:	78fb      	ldrb	r3, [r7, #3]
 800d7f6:	2bfd      	cmp	r3, #253	@ 0xfd
 800d7f8:	d016      	beq.n	800d828 <xmit_datablock+0x5a>
		xmit_spi_multi(buff, 512);		/* Data */
 800d7fa:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800d7fe:	6878      	ldr	r0, [r7, #4]
 800d800:	f7ff ff52 	bl	800d6a8 <xmit_spi_multi>
		xchg_spi(0xFF); xchg_spi(0xFF);	/* Dummy CRC */
 800d804:	20ff      	movs	r0, #255	@ 0xff
 800d806:	f7ff ff1d 	bl	800d644 <xchg_spi>
 800d80a:	20ff      	movs	r0, #255	@ 0xff
 800d80c:	f7ff ff1a 	bl	800d644 <xchg_spi>

		resp = xchg_spi(0xFF);				/* Receive data resp */
 800d810:	20ff      	movs	r0, #255	@ 0xff
 800d812:	f7ff ff17 	bl	800d644 <xchg_spi>
 800d816:	4603      	mov	r3, r0
 800d818:	73fb      	strb	r3, [r7, #15]
		if ((resp & 0x1F) != 0x05) return 0;	/* Function fails if the data packet was not accepted */
 800d81a:	7bfb      	ldrb	r3, [r7, #15]
 800d81c:	f003 031f 	and.w	r3, r3, #31
 800d820:	2b05      	cmp	r3, #5
 800d822:	d001      	beq.n	800d828 <xmit_datablock+0x5a>
 800d824:	2300      	movs	r3, #0
 800d826:	e000      	b.n	800d82a <xmit_datablock+0x5c>
	}
	return 1;
 800d828:	2301      	movs	r3, #1
}
 800d82a:	4618      	mov	r0, r3
 800d82c:	3710      	adds	r7, #16
 800d82e:	46bd      	mov	sp, r7
 800d830:	bd80      	pop	{r7, pc}

0800d832 <send_cmd>:
static
BYTE send_cmd (		/* Return value: R1 resp (bit7==1:Failed to send) */
	BYTE cmd,		/* Command index */
	DWORD arg		/* Argument */
)
{
 800d832:	b580      	push	{r7, lr}
 800d834:	b084      	sub	sp, #16
 800d836:	af00      	add	r7, sp, #0
 800d838:	4603      	mov	r3, r0
 800d83a:	6039      	str	r1, [r7, #0]
 800d83c:	71fb      	strb	r3, [r7, #7]
	BYTE n, res;


	if (cmd & 0x80) {	/* Send a CMD55 prior to ACMD<n> */
 800d83e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 800d842:	2b00      	cmp	r3, #0
 800d844:	da0e      	bge.n	800d864 <send_cmd+0x32>
		cmd &= 0x7F;
 800d846:	79fb      	ldrb	r3, [r7, #7]
 800d848:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 800d84c:	71fb      	strb	r3, [r7, #7]
		res = send_cmd(CMD55, 0);
 800d84e:	2100      	movs	r1, #0
 800d850:	2037      	movs	r0, #55	@ 0x37
 800d852:	f7ff ffee 	bl	800d832 <send_cmd>
 800d856:	4603      	mov	r3, r0
 800d858:	73bb      	strb	r3, [r7, #14]
		if (res > 1) return res;
 800d85a:	7bbb      	ldrb	r3, [r7, #14]
 800d85c:	2b01      	cmp	r3, #1
 800d85e:	d901      	bls.n	800d864 <send_cmd+0x32>
 800d860:	7bbb      	ldrb	r3, [r7, #14]
 800d862:	e051      	b.n	800d908 <send_cmd+0xd6>
	}

	/* Select the card and wait for ready except to stop multiple block read */
	if (cmd != CMD12) {
 800d864:	79fb      	ldrb	r3, [r7, #7]
 800d866:	2b0c      	cmp	r3, #12
 800d868:	d008      	beq.n	800d87c <send_cmd+0x4a>
		despiselect();
 800d86a:	f7ff ff5b 	bl	800d724 <despiselect>
		if (!spiselect()) return 0xFF;
 800d86e:	f7ff ff69 	bl	800d744 <spiselect>
 800d872:	4603      	mov	r3, r0
 800d874:	2b00      	cmp	r3, #0
 800d876:	d101      	bne.n	800d87c <send_cmd+0x4a>
 800d878:	23ff      	movs	r3, #255	@ 0xff
 800d87a:	e045      	b.n	800d908 <send_cmd+0xd6>
	}

	/* Send command packet */
	xchg_spi(0x40 | cmd);				/* Start + command index */
 800d87c:	79fb      	ldrb	r3, [r7, #7]
 800d87e:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800d882:	b2db      	uxtb	r3, r3
 800d884:	4618      	mov	r0, r3
 800d886:	f7ff fedd 	bl	800d644 <xchg_spi>
	xchg_spi((BYTE)(arg >> 24));		/* Argument[31..24] */
 800d88a:	683b      	ldr	r3, [r7, #0]
 800d88c:	0e1b      	lsrs	r3, r3, #24
 800d88e:	b2db      	uxtb	r3, r3
 800d890:	4618      	mov	r0, r3
 800d892:	f7ff fed7 	bl	800d644 <xchg_spi>
	xchg_spi((BYTE)(arg >> 16));		/* Argument[23..16] */
 800d896:	683b      	ldr	r3, [r7, #0]
 800d898:	0c1b      	lsrs	r3, r3, #16
 800d89a:	b2db      	uxtb	r3, r3
 800d89c:	4618      	mov	r0, r3
 800d89e:	f7ff fed1 	bl	800d644 <xchg_spi>
	xchg_spi((BYTE)(arg >> 8));			/* Argument[15..8] */
 800d8a2:	683b      	ldr	r3, [r7, #0]
 800d8a4:	0a1b      	lsrs	r3, r3, #8
 800d8a6:	b2db      	uxtb	r3, r3
 800d8a8:	4618      	mov	r0, r3
 800d8aa:	f7ff fecb 	bl	800d644 <xchg_spi>
	xchg_spi((BYTE)arg);				/* Argument[7..0] */
 800d8ae:	683b      	ldr	r3, [r7, #0]
 800d8b0:	b2db      	uxtb	r3, r3
 800d8b2:	4618      	mov	r0, r3
 800d8b4:	f7ff fec6 	bl	800d644 <xchg_spi>
	n = 0x01;							/* Dummy CRC + Stop */
 800d8b8:	2301      	movs	r3, #1
 800d8ba:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD0) n = 0x95;			/* Valid CRC for CMD0(0) */
 800d8bc:	79fb      	ldrb	r3, [r7, #7]
 800d8be:	2b00      	cmp	r3, #0
 800d8c0:	d101      	bne.n	800d8c6 <send_cmd+0x94>
 800d8c2:	2395      	movs	r3, #149	@ 0x95
 800d8c4:	73fb      	strb	r3, [r7, #15]
	if (cmd == CMD8) n = 0x87;			/* Valid CRC for CMD8(0x1AA) */
 800d8c6:	79fb      	ldrb	r3, [r7, #7]
 800d8c8:	2b08      	cmp	r3, #8
 800d8ca:	d101      	bne.n	800d8d0 <send_cmd+0x9e>
 800d8cc:	2387      	movs	r3, #135	@ 0x87
 800d8ce:	73fb      	strb	r3, [r7, #15]
	xchg_spi(n);
 800d8d0:	7bfb      	ldrb	r3, [r7, #15]
 800d8d2:	4618      	mov	r0, r3
 800d8d4:	f7ff feb6 	bl	800d644 <xchg_spi>

	/* Receive command resp */
	if (cmd == CMD12) xchg_spi(0xFF);	/* Diacard following one byte when CMD12 */
 800d8d8:	79fb      	ldrb	r3, [r7, #7]
 800d8da:	2b0c      	cmp	r3, #12
 800d8dc:	d102      	bne.n	800d8e4 <send_cmd+0xb2>
 800d8de:	20ff      	movs	r0, #255	@ 0xff
 800d8e0:	f7ff feb0 	bl	800d644 <xchg_spi>
	n = 10;								/* Wait for response (10 bytes max) */
 800d8e4:	230a      	movs	r3, #10
 800d8e6:	73fb      	strb	r3, [r7, #15]
	do {
		res = xchg_spi(0xFF);
 800d8e8:	20ff      	movs	r0, #255	@ 0xff
 800d8ea:	f7ff feab 	bl	800d644 <xchg_spi>
 800d8ee:	4603      	mov	r3, r0
 800d8f0:	73bb      	strb	r3, [r7, #14]
	} while ((res & 0x80) && --n);
 800d8f2:	f997 300e 	ldrsb.w	r3, [r7, #14]
 800d8f6:	2b00      	cmp	r3, #0
 800d8f8:	da05      	bge.n	800d906 <send_cmd+0xd4>
 800d8fa:	7bfb      	ldrb	r3, [r7, #15]
 800d8fc:	3b01      	subs	r3, #1
 800d8fe:	73fb      	strb	r3, [r7, #15]
 800d900:	7bfb      	ldrb	r3, [r7, #15]
 800d902:	2b00      	cmp	r3, #0
 800d904:	d1f0      	bne.n	800d8e8 <send_cmd+0xb6>

	return res;							/* Return received response */
 800d906:	7bbb      	ldrb	r3, [r7, #14]
}
 800d908:	4618      	mov	r0, r3
 800d90a:	3710      	adds	r7, #16
 800d90c:	46bd      	mov	sp, r7
 800d90e:	bd80      	pop	{r7, pc}

0800d910 <USER_SPI_initialize>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_initialize (
	BYTE drv		/* Physical drive number (0) */
)
{
 800d910:	b590      	push	{r4, r7, lr}
 800d912:	b085      	sub	sp, #20
 800d914:	af00      	add	r7, sp, #0
 800d916:	4603      	mov	r3, r0
 800d918:	71fb      	strb	r3, [r7, #7]
	BYTE n, cmd, ty, ocr[4];

	if (drv != 0) return STA_NOINIT;		/* Supports only drive 0 */
 800d91a:	79fb      	ldrb	r3, [r7, #7]
 800d91c:	2b00      	cmp	r3, #0
 800d91e:	d001      	beq.n	800d924 <USER_SPI_initialize+0x14>
 800d920:	2301      	movs	r3, #1
 800d922:	e0d4      	b.n	800dace <USER_SPI_initialize+0x1be>
	//assume SPI already init init_spi();	/* Initialize SPI */

	if (Stat & STA_NODISK) return Stat;	/* Is card existing in the soket? */
 800d924:	4b6c      	ldr	r3, [pc, #432]	@ (800dad8 <USER_SPI_initialize+0x1c8>)
 800d926:	781b      	ldrb	r3, [r3, #0]
 800d928:	b2db      	uxtb	r3, r3
 800d92a:	f003 0302 	and.w	r3, r3, #2
 800d92e:	2b00      	cmp	r3, #0
 800d930:	d003      	beq.n	800d93a <USER_SPI_initialize+0x2a>
 800d932:	4b69      	ldr	r3, [pc, #420]	@ (800dad8 <USER_SPI_initialize+0x1c8>)
 800d934:	781b      	ldrb	r3, [r3, #0]
 800d936:	b2db      	uxtb	r3, r3
 800d938:	e0c9      	b.n	800dace <USER_SPI_initialize+0x1be>

	FCLK_SLOW();
 800d93a:	4b68      	ldr	r3, [pc, #416]	@ (800dadc <USER_SPI_initialize+0x1cc>)
 800d93c:	681b      	ldr	r3, [r3, #0]
 800d93e:	681a      	ldr	r2, [r3, #0]
 800d940:	4b66      	ldr	r3, [pc, #408]	@ (800dadc <USER_SPI_initialize+0x1cc>)
 800d942:	681b      	ldr	r3, [r3, #0]
 800d944:	f042 0238 	orr.w	r2, r2, #56	@ 0x38
 800d948:	601a      	str	r2, [r3, #0]
	for (n = 10; n; n--) xchg_spi(0xFF);	/* Send 80 dummy clocks */
 800d94a:	230a      	movs	r3, #10
 800d94c:	73fb      	strb	r3, [r7, #15]
 800d94e:	e005      	b.n	800d95c <USER_SPI_initialize+0x4c>
 800d950:	20ff      	movs	r0, #255	@ 0xff
 800d952:	f7ff fe77 	bl	800d644 <xchg_spi>
 800d956:	7bfb      	ldrb	r3, [r7, #15]
 800d958:	3b01      	subs	r3, #1
 800d95a:	73fb      	strb	r3, [r7, #15]
 800d95c:	7bfb      	ldrb	r3, [r7, #15]
 800d95e:	2b00      	cmp	r3, #0
 800d960:	d1f6      	bne.n	800d950 <USER_SPI_initialize+0x40>

	ty = 0;
 800d962:	2300      	movs	r3, #0
 800d964:	737b      	strb	r3, [r7, #13]
	if (send_cmd(CMD0, 0) == 1) {			/* Put the card SPI/Idle state */
 800d966:	2100      	movs	r1, #0
 800d968:	2000      	movs	r0, #0
 800d96a:	f7ff ff62 	bl	800d832 <send_cmd>
 800d96e:	4603      	mov	r3, r0
 800d970:	2b01      	cmp	r3, #1
 800d972:	f040 808b 	bne.w	800da8c <USER_SPI_initialize+0x17c>
		SPI_Timer_On(1000);					/* Initialization timeout = 1 sec */
 800d976:	f44f 707a 	mov.w	r0, #1000	@ 0x3e8
 800d97a:	f7ff fe39 	bl	800d5f0 <SPI_Timer_On>
		if (send_cmd(CMD8, 0x1AA) == 1) {	/* SDv2? */
 800d97e:	f44f 71d5 	mov.w	r1, #426	@ 0x1aa
 800d982:	2008      	movs	r0, #8
 800d984:	f7ff ff55 	bl	800d832 <send_cmd>
 800d988:	4603      	mov	r3, r0
 800d98a:	2b01      	cmp	r3, #1
 800d98c:	d151      	bne.n	800da32 <USER_SPI_initialize+0x122>
			for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);	/* Get 32 bit return value of R7 resp */
 800d98e:	2300      	movs	r3, #0
 800d990:	73fb      	strb	r3, [r7, #15]
 800d992:	e00d      	b.n	800d9b0 <USER_SPI_initialize+0xa0>
 800d994:	7bfc      	ldrb	r4, [r7, #15]
 800d996:	20ff      	movs	r0, #255	@ 0xff
 800d998:	f7ff fe54 	bl	800d644 <xchg_spi>
 800d99c:	4603      	mov	r3, r0
 800d99e:	461a      	mov	r2, r3
 800d9a0:	f104 0310 	add.w	r3, r4, #16
 800d9a4:	443b      	add	r3, r7
 800d9a6:	f803 2c08 	strb.w	r2, [r3, #-8]
 800d9aa:	7bfb      	ldrb	r3, [r7, #15]
 800d9ac:	3301      	adds	r3, #1
 800d9ae:	73fb      	strb	r3, [r7, #15]
 800d9b0:	7bfb      	ldrb	r3, [r7, #15]
 800d9b2:	2b03      	cmp	r3, #3
 800d9b4:	d9ee      	bls.n	800d994 <USER_SPI_initialize+0x84>
			if (ocr[2] == 0x01 && ocr[3] == 0xAA) {				/* Is the card supports vcc of 2.7-3.6V? */
 800d9b6:	7abb      	ldrb	r3, [r7, #10]
 800d9b8:	2b01      	cmp	r3, #1
 800d9ba:	d167      	bne.n	800da8c <USER_SPI_initialize+0x17c>
 800d9bc:	7afb      	ldrb	r3, [r7, #11]
 800d9be:	2baa      	cmp	r3, #170	@ 0xaa
 800d9c0:	d164      	bne.n	800da8c <USER_SPI_initialize+0x17c>
				while (SPI_Timer_Status() && send_cmd(ACMD41, 1UL << 30)) ;	/* Wait for end of initialization with ACMD41(HCS) */
 800d9c2:	bf00      	nop
 800d9c4:	f7ff fe28 	bl	800d618 <SPI_Timer_Status>
 800d9c8:	4603      	mov	r3, r0
 800d9ca:	2b00      	cmp	r3, #0
 800d9cc:	d007      	beq.n	800d9de <USER_SPI_initialize+0xce>
 800d9ce:	f04f 4180 	mov.w	r1, #1073741824	@ 0x40000000
 800d9d2:	20a9      	movs	r0, #169	@ 0xa9
 800d9d4:	f7ff ff2d 	bl	800d832 <send_cmd>
 800d9d8:	4603      	mov	r3, r0
 800d9da:	2b00      	cmp	r3, #0
 800d9dc:	d1f2      	bne.n	800d9c4 <USER_SPI_initialize+0xb4>
				if (SPI_Timer_Status() && send_cmd(CMD58, 0) == 0) {		/* Check CCS bit in the OCR */
 800d9de:	f7ff fe1b 	bl	800d618 <SPI_Timer_Status>
 800d9e2:	4603      	mov	r3, r0
 800d9e4:	2b00      	cmp	r3, #0
 800d9e6:	d051      	beq.n	800da8c <USER_SPI_initialize+0x17c>
 800d9e8:	2100      	movs	r1, #0
 800d9ea:	203a      	movs	r0, #58	@ 0x3a
 800d9ec:	f7ff ff21 	bl	800d832 <send_cmd>
 800d9f0:	4603      	mov	r3, r0
 800d9f2:	2b00      	cmp	r3, #0
 800d9f4:	d14a      	bne.n	800da8c <USER_SPI_initialize+0x17c>
					for (n = 0; n < 4; n++) ocr[n] = xchg_spi(0xFF);
 800d9f6:	2300      	movs	r3, #0
 800d9f8:	73fb      	strb	r3, [r7, #15]
 800d9fa:	e00d      	b.n	800da18 <USER_SPI_initialize+0x108>
 800d9fc:	7bfc      	ldrb	r4, [r7, #15]
 800d9fe:	20ff      	movs	r0, #255	@ 0xff
 800da00:	f7ff fe20 	bl	800d644 <xchg_spi>
 800da04:	4603      	mov	r3, r0
 800da06:	461a      	mov	r2, r3
 800da08:	f104 0310 	add.w	r3, r4, #16
 800da0c:	443b      	add	r3, r7
 800da0e:	f803 2c08 	strb.w	r2, [r3, #-8]
 800da12:	7bfb      	ldrb	r3, [r7, #15]
 800da14:	3301      	adds	r3, #1
 800da16:	73fb      	strb	r3, [r7, #15]
 800da18:	7bfb      	ldrb	r3, [r7, #15]
 800da1a:	2b03      	cmp	r3, #3
 800da1c:	d9ee      	bls.n	800d9fc <USER_SPI_initialize+0xec>
					ty = (ocr[0] & 0x40) ? CT_SD2 | CT_BLOCK : CT_SD2;	/* Card id SDv2 */
 800da1e:	7a3b      	ldrb	r3, [r7, #8]
 800da20:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800da24:	2b00      	cmp	r3, #0
 800da26:	d001      	beq.n	800da2c <USER_SPI_initialize+0x11c>
 800da28:	230c      	movs	r3, #12
 800da2a:	e000      	b.n	800da2e <USER_SPI_initialize+0x11e>
 800da2c:	2304      	movs	r3, #4
 800da2e:	737b      	strb	r3, [r7, #13]
 800da30:	e02c      	b.n	800da8c <USER_SPI_initialize+0x17c>
				}
			}
		} else {	/* Not SDv2 card */
			if (send_cmd(ACMD41, 0) <= 1) 	{	/* SDv1 or MMC? */
 800da32:	2100      	movs	r1, #0
 800da34:	20a9      	movs	r0, #169	@ 0xa9
 800da36:	f7ff fefc 	bl	800d832 <send_cmd>
 800da3a:	4603      	mov	r3, r0
 800da3c:	2b01      	cmp	r3, #1
 800da3e:	d804      	bhi.n	800da4a <USER_SPI_initialize+0x13a>
				ty = CT_SD1; cmd = ACMD41;	/* SDv1 (ACMD41(0)) */
 800da40:	2302      	movs	r3, #2
 800da42:	737b      	strb	r3, [r7, #13]
 800da44:	23a9      	movs	r3, #169	@ 0xa9
 800da46:	73bb      	strb	r3, [r7, #14]
 800da48:	e003      	b.n	800da52 <USER_SPI_initialize+0x142>
			} else {
				ty = CT_MMC; cmd = CMD1;	/* MMCv3 (CMD1(0)) */
 800da4a:	2301      	movs	r3, #1
 800da4c:	737b      	strb	r3, [r7, #13]
 800da4e:	2301      	movs	r3, #1
 800da50:	73bb      	strb	r3, [r7, #14]
			}
			while (SPI_Timer_Status() && send_cmd(cmd, 0)) ;		/* Wait for end of initialization */
 800da52:	bf00      	nop
 800da54:	f7ff fde0 	bl	800d618 <SPI_Timer_Status>
 800da58:	4603      	mov	r3, r0
 800da5a:	2b00      	cmp	r3, #0
 800da5c:	d007      	beq.n	800da6e <USER_SPI_initialize+0x15e>
 800da5e:	7bbb      	ldrb	r3, [r7, #14]
 800da60:	2100      	movs	r1, #0
 800da62:	4618      	mov	r0, r3
 800da64:	f7ff fee5 	bl	800d832 <send_cmd>
 800da68:	4603      	mov	r3, r0
 800da6a:	2b00      	cmp	r3, #0
 800da6c:	d1f2      	bne.n	800da54 <USER_SPI_initialize+0x144>
			if (!SPI_Timer_Status() || send_cmd(CMD16, 512) != 0)	/* Set block length: 512 */
 800da6e:	f7ff fdd3 	bl	800d618 <SPI_Timer_Status>
 800da72:	4603      	mov	r3, r0
 800da74:	2b00      	cmp	r3, #0
 800da76:	d007      	beq.n	800da88 <USER_SPI_initialize+0x178>
 800da78:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800da7c:	2010      	movs	r0, #16
 800da7e:	f7ff fed8 	bl	800d832 <send_cmd>
 800da82:	4603      	mov	r3, r0
 800da84:	2b00      	cmp	r3, #0
 800da86:	d001      	beq.n	800da8c <USER_SPI_initialize+0x17c>
				ty = 0;
 800da88:	2300      	movs	r3, #0
 800da8a:	737b      	strb	r3, [r7, #13]
		}
	} 
	CardType = ty;	/* Card type */
 800da8c:	4a14      	ldr	r2, [pc, #80]	@ (800dae0 <USER_SPI_initialize+0x1d0>)
 800da8e:	7b7b      	ldrb	r3, [r7, #13]
 800da90:	7013      	strb	r3, [r2, #0]
	despiselect();
 800da92:	f7ff fe47 	bl	800d724 <despiselect>

	if (ty) {			/* OK */
 800da96:	7b7b      	ldrb	r3, [r7, #13]
 800da98:	2b00      	cmp	r3, #0
 800da9a:	d012      	beq.n	800dac2 <USER_SPI_initialize+0x1b2>
		FCLK_FAST();			/* Set fast clock */
 800da9c:	4b0f      	ldr	r3, [pc, #60]	@ (800dadc <USER_SPI_initialize+0x1cc>)
 800da9e:	681b      	ldr	r3, [r3, #0]
 800daa0:	681b      	ldr	r3, [r3, #0]
 800daa2:	f023 0238 	bic.w	r2, r3, #56	@ 0x38
 800daa6:	4b0d      	ldr	r3, [pc, #52]	@ (800dadc <USER_SPI_initialize+0x1cc>)
 800daa8:	681b      	ldr	r3, [r3, #0]
 800daaa:	f042 0220 	orr.w	r2, r2, #32
 800daae:	601a      	str	r2, [r3, #0]
		Stat &= ~STA_NOINIT;	/* Clear STA_NOINIT flag */
 800dab0:	4b09      	ldr	r3, [pc, #36]	@ (800dad8 <USER_SPI_initialize+0x1c8>)
 800dab2:	781b      	ldrb	r3, [r3, #0]
 800dab4:	b2db      	uxtb	r3, r3
 800dab6:	f023 0301 	bic.w	r3, r3, #1
 800daba:	b2da      	uxtb	r2, r3
 800dabc:	4b06      	ldr	r3, [pc, #24]	@ (800dad8 <USER_SPI_initialize+0x1c8>)
 800dabe:	701a      	strb	r2, [r3, #0]
 800dac0:	e002      	b.n	800dac8 <USER_SPI_initialize+0x1b8>
	} else {			/* Failed */
		Stat = STA_NOINIT;
 800dac2:	4b05      	ldr	r3, [pc, #20]	@ (800dad8 <USER_SPI_initialize+0x1c8>)
 800dac4:	2201      	movs	r2, #1
 800dac6:	701a      	strb	r2, [r3, #0]
	}

	return Stat;
 800dac8:	4b03      	ldr	r3, [pc, #12]	@ (800dad8 <USER_SPI_initialize+0x1c8>)
 800daca:	781b      	ldrb	r3, [r3, #0]
 800dacc:	b2db      	uxtb	r3, r3
}
 800dace:	4618      	mov	r0, r3
 800dad0:	3714      	adds	r7, #20
 800dad2:	46bd      	mov	sp, r7
 800dad4:	bd90      	pop	{r4, r7, pc}
 800dad6:	bf00      	nop
 800dad8:	20000024 	.word	0x20000024
 800dadc:	200068dc 	.word	0x200068dc
 800dae0:	20006bbd 	.word	0x20006bbd

0800dae4 <USER_SPI_status>:
/*-----------------------------------------------------------------------*/

inline DSTATUS USER_SPI_status (
	BYTE drv		/* Physical drive number (0) */
)
{
 800dae4:	b480      	push	{r7}
 800dae6:	b083      	sub	sp, #12
 800dae8:	af00      	add	r7, sp, #0
 800daea:	4603      	mov	r3, r0
 800daec:	71fb      	strb	r3, [r7, #7]
	if (drv) return STA_NOINIT;		/* Supports only drive 0 */
 800daee:	79fb      	ldrb	r3, [r7, #7]
 800daf0:	2b00      	cmp	r3, #0
 800daf2:	d001      	beq.n	800daf8 <USER_SPI_status+0x14>
 800daf4:	2301      	movs	r3, #1
 800daf6:	e002      	b.n	800dafe <USER_SPI_status+0x1a>

	return Stat;	/* Return disk status */
 800daf8:	4b04      	ldr	r3, [pc, #16]	@ (800db0c <USER_SPI_status+0x28>)
 800dafa:	781b      	ldrb	r3, [r3, #0]
 800dafc:	b2db      	uxtb	r3, r3
}
 800dafe:	4618      	mov	r0, r3
 800db00:	370c      	adds	r7, #12
 800db02:	46bd      	mov	sp, r7
 800db04:	f85d 7b04 	ldr.w	r7, [sp], #4
 800db08:	4770      	bx	lr
 800db0a:	bf00      	nop
 800db0c:	20000024 	.word	0x20000024

0800db10 <USER_SPI_read>:
	BYTE drv,		/* Physical drive number (0) */
	BYTE *buff,		/* Pointer to the data buffer to store read data */
	DWORD sector,	/* Start sector number (LBA) */
	UINT count		/* Number of sectors to read (1..128) */
)
{
 800db10:	b580      	push	{r7, lr}
 800db12:	b084      	sub	sp, #16
 800db14:	af00      	add	r7, sp, #0
 800db16:	60b9      	str	r1, [r7, #8]
 800db18:	607a      	str	r2, [r7, #4]
 800db1a:	603b      	str	r3, [r7, #0]
 800db1c:	4603      	mov	r3, r0
 800db1e:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800db20:	7bfb      	ldrb	r3, [r7, #15]
 800db22:	2b00      	cmp	r3, #0
 800db24:	d102      	bne.n	800db2c <USER_SPI_read+0x1c>
 800db26:	683b      	ldr	r3, [r7, #0]
 800db28:	2b00      	cmp	r3, #0
 800db2a:	d101      	bne.n	800db30 <USER_SPI_read+0x20>
 800db2c:	2304      	movs	r3, #4
 800db2e:	e04d      	b.n	800dbcc <USER_SPI_read+0xbc>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800db30:	4b28      	ldr	r3, [pc, #160]	@ (800dbd4 <USER_SPI_read+0xc4>)
 800db32:	781b      	ldrb	r3, [r3, #0]
 800db34:	b2db      	uxtb	r3, r3
 800db36:	f003 0301 	and.w	r3, r3, #1
 800db3a:	2b00      	cmp	r3, #0
 800db3c:	d001      	beq.n	800db42 <USER_SPI_read+0x32>
 800db3e:	2303      	movs	r3, #3
 800db40:	e044      	b.n	800dbcc <USER_SPI_read+0xbc>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ot BA conversion (byte addressing cards) */
 800db42:	4b25      	ldr	r3, [pc, #148]	@ (800dbd8 <USER_SPI_read+0xc8>)
 800db44:	781b      	ldrb	r3, [r3, #0]
 800db46:	f003 0308 	and.w	r3, r3, #8
 800db4a:	2b00      	cmp	r3, #0
 800db4c:	d102      	bne.n	800db54 <USER_SPI_read+0x44>
 800db4e:	687b      	ldr	r3, [r7, #4]
 800db50:	025b      	lsls	r3, r3, #9
 800db52:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector read */
 800db54:	683b      	ldr	r3, [r7, #0]
 800db56:	2b01      	cmp	r3, #1
 800db58:	d111      	bne.n	800db7e <USER_SPI_read+0x6e>
		if ((send_cmd(CMD17, sector) == 0)	/* READ_SINGLE_BLOCK */
 800db5a:	6879      	ldr	r1, [r7, #4]
 800db5c:	2011      	movs	r0, #17
 800db5e:	f7ff fe68 	bl	800d832 <send_cmd>
 800db62:	4603      	mov	r3, r0
 800db64:	2b00      	cmp	r3, #0
 800db66:	d129      	bne.n	800dbbc <USER_SPI_read+0xac>
			&& rcvr_datablock(buff, 512)) {
 800db68:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800db6c:	68b8      	ldr	r0, [r7, #8]
 800db6e:	f7ff fe05 	bl	800d77c <rcvr_datablock>
 800db72:	4603      	mov	r3, r0
 800db74:	2b00      	cmp	r3, #0
 800db76:	d021      	beq.n	800dbbc <USER_SPI_read+0xac>
			count = 0;
 800db78:	2300      	movs	r3, #0
 800db7a:	603b      	str	r3, [r7, #0]
 800db7c:	e01e      	b.n	800dbbc <USER_SPI_read+0xac>
		}
	}
	else {				/* Multiple sector read */
		if (send_cmd(CMD18, sector) == 0) {	/* READ_MULTIPLE_BLOCK */
 800db7e:	6879      	ldr	r1, [r7, #4]
 800db80:	2012      	movs	r0, #18
 800db82:	f7ff fe56 	bl	800d832 <send_cmd>
 800db86:	4603      	mov	r3, r0
 800db88:	2b00      	cmp	r3, #0
 800db8a:	d117      	bne.n	800dbbc <USER_SPI_read+0xac>
			do {
				if (!rcvr_datablock(buff, 512)) break;
 800db8c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800db90:	68b8      	ldr	r0, [r7, #8]
 800db92:	f7ff fdf3 	bl	800d77c <rcvr_datablock>
 800db96:	4603      	mov	r3, r0
 800db98:	2b00      	cmp	r3, #0
 800db9a:	d00a      	beq.n	800dbb2 <USER_SPI_read+0xa2>
				buff += 512;
 800db9c:	68bb      	ldr	r3, [r7, #8]
 800db9e:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800dba2:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800dba4:	683b      	ldr	r3, [r7, #0]
 800dba6:	3b01      	subs	r3, #1
 800dba8:	603b      	str	r3, [r7, #0]
 800dbaa:	683b      	ldr	r3, [r7, #0]
 800dbac:	2b00      	cmp	r3, #0
 800dbae:	d1ed      	bne.n	800db8c <USER_SPI_read+0x7c>
 800dbb0:	e000      	b.n	800dbb4 <USER_SPI_read+0xa4>
				if (!rcvr_datablock(buff, 512)) break;
 800dbb2:	bf00      	nop
			send_cmd(CMD12, 0);				/* STOP_TRANSMISSION */
 800dbb4:	2100      	movs	r1, #0
 800dbb6:	200c      	movs	r0, #12
 800dbb8:	f7ff fe3b 	bl	800d832 <send_cmd>
		}
	}
	despiselect();
 800dbbc:	f7ff fdb2 	bl	800d724 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800dbc0:	683b      	ldr	r3, [r7, #0]
 800dbc2:	2b00      	cmp	r3, #0
 800dbc4:	bf14      	ite	ne
 800dbc6:	2301      	movne	r3, #1
 800dbc8:	2300      	moveq	r3, #0
 800dbca:	b2db      	uxtb	r3, r3
}
 800dbcc:	4618      	mov	r0, r3
 800dbce:	3710      	adds	r7, #16
 800dbd0:	46bd      	mov	sp, r7
 800dbd2:	bd80      	pop	{r7, pc}
 800dbd4:	20000024 	.word	0x20000024
 800dbd8:	20006bbd 	.word	0x20006bbd

0800dbdc <USER_SPI_write>:
	BYTE drv,			/* Physical drive number (0) */
	const BYTE *buff,	/* Ponter to the data to write */
	DWORD sector,		/* Start sector number (LBA) */
	UINT count			/* Number of sectors to write (1..128) */
)
{
 800dbdc:	b580      	push	{r7, lr}
 800dbde:	b084      	sub	sp, #16
 800dbe0:	af00      	add	r7, sp, #0
 800dbe2:	60b9      	str	r1, [r7, #8]
 800dbe4:	607a      	str	r2, [r7, #4]
 800dbe6:	603b      	str	r3, [r7, #0]
 800dbe8:	4603      	mov	r3, r0
 800dbea:	73fb      	strb	r3, [r7, #15]
	if (drv || !count) return RES_PARERR;		/* Check parameter */
 800dbec:	7bfb      	ldrb	r3, [r7, #15]
 800dbee:	2b00      	cmp	r3, #0
 800dbf0:	d102      	bne.n	800dbf8 <USER_SPI_write+0x1c>
 800dbf2:	683b      	ldr	r3, [r7, #0]
 800dbf4:	2b00      	cmp	r3, #0
 800dbf6:	d101      	bne.n	800dbfc <USER_SPI_write+0x20>
 800dbf8:	2304      	movs	r3, #4
 800dbfa:	e063      	b.n	800dcc4 <USER_SPI_write+0xe8>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check drive status */
 800dbfc:	4b33      	ldr	r3, [pc, #204]	@ (800dccc <USER_SPI_write+0xf0>)
 800dbfe:	781b      	ldrb	r3, [r3, #0]
 800dc00:	b2db      	uxtb	r3, r3
 800dc02:	f003 0301 	and.w	r3, r3, #1
 800dc06:	2b00      	cmp	r3, #0
 800dc08:	d001      	beq.n	800dc0e <USER_SPI_write+0x32>
 800dc0a:	2303      	movs	r3, #3
 800dc0c:	e05a      	b.n	800dcc4 <USER_SPI_write+0xe8>
	if (Stat & STA_PROTECT) return RES_WRPRT;	/* Check write protect */
 800dc0e:	4b2f      	ldr	r3, [pc, #188]	@ (800dccc <USER_SPI_write+0xf0>)
 800dc10:	781b      	ldrb	r3, [r3, #0]
 800dc12:	b2db      	uxtb	r3, r3
 800dc14:	f003 0304 	and.w	r3, r3, #4
 800dc18:	2b00      	cmp	r3, #0
 800dc1a:	d001      	beq.n	800dc20 <USER_SPI_write+0x44>
 800dc1c:	2302      	movs	r3, #2
 800dc1e:	e051      	b.n	800dcc4 <USER_SPI_write+0xe8>

	if (!(CardType & CT_BLOCK)) sector *= 512;	/* LBA ==> BA conversion (byte addressing cards) */
 800dc20:	4b2b      	ldr	r3, [pc, #172]	@ (800dcd0 <USER_SPI_write+0xf4>)
 800dc22:	781b      	ldrb	r3, [r3, #0]
 800dc24:	f003 0308 	and.w	r3, r3, #8
 800dc28:	2b00      	cmp	r3, #0
 800dc2a:	d102      	bne.n	800dc32 <USER_SPI_write+0x56>
 800dc2c:	687b      	ldr	r3, [r7, #4]
 800dc2e:	025b      	lsls	r3, r3, #9
 800dc30:	607b      	str	r3, [r7, #4]

	if (count == 1) {	/* Single sector write */
 800dc32:	683b      	ldr	r3, [r7, #0]
 800dc34:	2b01      	cmp	r3, #1
 800dc36:	d110      	bne.n	800dc5a <USER_SPI_write+0x7e>
		if ((send_cmd(CMD24, sector) == 0)	/* WRITE_BLOCK */
 800dc38:	6879      	ldr	r1, [r7, #4]
 800dc3a:	2018      	movs	r0, #24
 800dc3c:	f7ff fdf9 	bl	800d832 <send_cmd>
 800dc40:	4603      	mov	r3, r0
 800dc42:	2b00      	cmp	r3, #0
 800dc44:	d136      	bne.n	800dcb4 <USER_SPI_write+0xd8>
			&& xmit_datablock(buff, 0xFE)) {
 800dc46:	21fe      	movs	r1, #254	@ 0xfe
 800dc48:	68b8      	ldr	r0, [r7, #8]
 800dc4a:	f7ff fdc0 	bl	800d7ce <xmit_datablock>
 800dc4e:	4603      	mov	r3, r0
 800dc50:	2b00      	cmp	r3, #0
 800dc52:	d02f      	beq.n	800dcb4 <USER_SPI_write+0xd8>
			count = 0;
 800dc54:	2300      	movs	r3, #0
 800dc56:	603b      	str	r3, [r7, #0]
 800dc58:	e02c      	b.n	800dcb4 <USER_SPI_write+0xd8>
		}
	}
	else {				/* Multiple sector write */
		if (CardType & CT_SDC) send_cmd(ACMD23, count);	/* Predefine number of sectors */
 800dc5a:	4b1d      	ldr	r3, [pc, #116]	@ (800dcd0 <USER_SPI_write+0xf4>)
 800dc5c:	781b      	ldrb	r3, [r3, #0]
 800dc5e:	f003 0306 	and.w	r3, r3, #6
 800dc62:	2b00      	cmp	r3, #0
 800dc64:	d003      	beq.n	800dc6e <USER_SPI_write+0x92>
 800dc66:	6839      	ldr	r1, [r7, #0]
 800dc68:	2097      	movs	r0, #151	@ 0x97
 800dc6a:	f7ff fde2 	bl	800d832 <send_cmd>
		if (send_cmd(CMD25, sector) == 0) {	/* WRITE_MULTIPLE_BLOCK */
 800dc6e:	6879      	ldr	r1, [r7, #4]
 800dc70:	2019      	movs	r0, #25
 800dc72:	f7ff fdde 	bl	800d832 <send_cmd>
 800dc76:	4603      	mov	r3, r0
 800dc78:	2b00      	cmp	r3, #0
 800dc7a:	d11b      	bne.n	800dcb4 <USER_SPI_write+0xd8>
			do {
				if (!xmit_datablock(buff, 0xFC)) break;
 800dc7c:	21fc      	movs	r1, #252	@ 0xfc
 800dc7e:	68b8      	ldr	r0, [r7, #8]
 800dc80:	f7ff fda5 	bl	800d7ce <xmit_datablock>
 800dc84:	4603      	mov	r3, r0
 800dc86:	2b00      	cmp	r3, #0
 800dc88:	d00a      	beq.n	800dca0 <USER_SPI_write+0xc4>
				buff += 512;
 800dc8a:	68bb      	ldr	r3, [r7, #8]
 800dc8c:	f503 7300 	add.w	r3, r3, #512	@ 0x200
 800dc90:	60bb      	str	r3, [r7, #8]
			} while (--count);
 800dc92:	683b      	ldr	r3, [r7, #0]
 800dc94:	3b01      	subs	r3, #1
 800dc96:	603b      	str	r3, [r7, #0]
 800dc98:	683b      	ldr	r3, [r7, #0]
 800dc9a:	2b00      	cmp	r3, #0
 800dc9c:	d1ee      	bne.n	800dc7c <USER_SPI_write+0xa0>
 800dc9e:	e000      	b.n	800dca2 <USER_SPI_write+0xc6>
				if (!xmit_datablock(buff, 0xFC)) break;
 800dca0:	bf00      	nop
			if (!xmit_datablock(0, 0xFD)) count = 1;	/* STOP_TRAN token */
 800dca2:	21fd      	movs	r1, #253	@ 0xfd
 800dca4:	2000      	movs	r0, #0
 800dca6:	f7ff fd92 	bl	800d7ce <xmit_datablock>
 800dcaa:	4603      	mov	r3, r0
 800dcac:	2b00      	cmp	r3, #0
 800dcae:	d101      	bne.n	800dcb4 <USER_SPI_write+0xd8>
 800dcb0:	2301      	movs	r3, #1
 800dcb2:	603b      	str	r3, [r7, #0]
		}
	}
	despiselect();
 800dcb4:	f7ff fd36 	bl	800d724 <despiselect>

	return count ? RES_ERROR : RES_OK;	/* Return result */
 800dcb8:	683b      	ldr	r3, [r7, #0]
 800dcba:	2b00      	cmp	r3, #0
 800dcbc:	bf14      	ite	ne
 800dcbe:	2301      	movne	r3, #1
 800dcc0:	2300      	moveq	r3, #0
 800dcc2:	b2db      	uxtb	r3, r3
}
 800dcc4:	4618      	mov	r0, r3
 800dcc6:	3710      	adds	r7, #16
 800dcc8:	46bd      	mov	sp, r7
 800dcca:	bd80      	pop	{r7, pc}
 800dccc:	20000024 	.word	0x20000024
 800dcd0:	20006bbd 	.word	0x20006bbd

0800dcd4 <USER_SPI_ioctl>:
inline DRESULT USER_SPI_ioctl (
	BYTE drv,		/* Physical drive number (0) */
	BYTE cmd,		/* Control command code */
	void *buff		/* Pointer to the conrtol data */
)
{
 800dcd4:	b580      	push	{r7, lr}
 800dcd6:	b08c      	sub	sp, #48	@ 0x30
 800dcd8:	af00      	add	r7, sp, #0
 800dcda:	4603      	mov	r3, r0
 800dcdc:	603a      	str	r2, [r7, #0]
 800dcde:	71fb      	strb	r3, [r7, #7]
 800dce0:	460b      	mov	r3, r1
 800dce2:	71bb      	strb	r3, [r7, #6]
	DRESULT res;
	BYTE n, csd[16];
	DWORD *dp, st, ed, csize;


	if (drv) return RES_PARERR;					/* Check parameter */
 800dce4:	79fb      	ldrb	r3, [r7, #7]
 800dce6:	2b00      	cmp	r3, #0
 800dce8:	d001      	beq.n	800dcee <USER_SPI_ioctl+0x1a>
 800dcea:	2304      	movs	r3, #4
 800dcec:	e15a      	b.n	800dfa4 <USER_SPI_ioctl+0x2d0>
	if (Stat & STA_NOINIT) return RES_NOTRDY;	/* Check if drive is ready */
 800dcee:	4baf      	ldr	r3, [pc, #700]	@ (800dfac <USER_SPI_ioctl+0x2d8>)
 800dcf0:	781b      	ldrb	r3, [r3, #0]
 800dcf2:	b2db      	uxtb	r3, r3
 800dcf4:	f003 0301 	and.w	r3, r3, #1
 800dcf8:	2b00      	cmp	r3, #0
 800dcfa:	d001      	beq.n	800dd00 <USER_SPI_ioctl+0x2c>
 800dcfc:	2303      	movs	r3, #3
 800dcfe:	e151      	b.n	800dfa4 <USER_SPI_ioctl+0x2d0>

	res = RES_ERROR;
 800dd00:	2301      	movs	r3, #1
 800dd02:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f

	switch (cmd) {
 800dd06:	79bb      	ldrb	r3, [r7, #6]
 800dd08:	2b04      	cmp	r3, #4
 800dd0a:	f200 8136 	bhi.w	800df7a <USER_SPI_ioctl+0x2a6>
 800dd0e:	a201      	add	r2, pc, #4	@ (adr r2, 800dd14 <USER_SPI_ioctl+0x40>)
 800dd10:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800dd14:	0800dd29 	.word	0x0800dd29
 800dd18:	0800dd3d 	.word	0x0800dd3d
 800dd1c:	0800df7b 	.word	0x0800df7b
 800dd20:	0800dde9 	.word	0x0800dde9
 800dd24:	0800dedf 	.word	0x0800dedf
	case CTRL_SYNC :		/* Wait for end of internal write process of the drive */
		if (spiselect()) res = RES_OK;
 800dd28:	f7ff fd0c 	bl	800d744 <spiselect>
 800dd2c:	4603      	mov	r3, r0
 800dd2e:	2b00      	cmp	r3, #0
 800dd30:	f000 8127 	beq.w	800df82 <USER_SPI_ioctl+0x2ae>
 800dd34:	2300      	movs	r3, #0
 800dd36:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800dd3a:	e122      	b.n	800df82 <USER_SPI_ioctl+0x2ae>

	case GET_SECTOR_COUNT :	/* Get drive capacity in unit of sector (DWORD) */
		if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {
 800dd3c:	2100      	movs	r1, #0
 800dd3e:	2009      	movs	r0, #9
 800dd40:	f7ff fd77 	bl	800d832 <send_cmd>
 800dd44:	4603      	mov	r3, r0
 800dd46:	2b00      	cmp	r3, #0
 800dd48:	f040 811d 	bne.w	800df86 <USER_SPI_ioctl+0x2b2>
 800dd4c:	f107 030c 	add.w	r3, r7, #12
 800dd50:	2110      	movs	r1, #16
 800dd52:	4618      	mov	r0, r3
 800dd54:	f7ff fd12 	bl	800d77c <rcvr_datablock>
 800dd58:	4603      	mov	r3, r0
 800dd5a:	2b00      	cmp	r3, #0
 800dd5c:	f000 8113 	beq.w	800df86 <USER_SPI_ioctl+0x2b2>
			if ((csd[0] >> 6) == 1) {	/* SDC ver 2.00 */
 800dd60:	7b3b      	ldrb	r3, [r7, #12]
 800dd62:	099b      	lsrs	r3, r3, #6
 800dd64:	b2db      	uxtb	r3, r3
 800dd66:	2b01      	cmp	r3, #1
 800dd68:	d111      	bne.n	800dd8e <USER_SPI_ioctl+0xba>
				csize = csd[9] + ((WORD)csd[8] << 8) + ((DWORD)(csd[7] & 63) << 16) + 1;
 800dd6a:	7d7b      	ldrb	r3, [r7, #21]
 800dd6c:	461a      	mov	r2, r3
 800dd6e:	7d3b      	ldrb	r3, [r7, #20]
 800dd70:	021b      	lsls	r3, r3, #8
 800dd72:	4413      	add	r3, r2
 800dd74:	461a      	mov	r2, r3
 800dd76:	7cfb      	ldrb	r3, [r7, #19]
 800dd78:	041b      	lsls	r3, r3, #16
 800dd7a:	f403 137c 	and.w	r3, r3, #4128768	@ 0x3f0000
 800dd7e:	4413      	add	r3, r2
 800dd80:	3301      	adds	r3, #1
 800dd82:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << 10;
 800dd84:	69fb      	ldr	r3, [r7, #28]
 800dd86:	029a      	lsls	r2, r3, #10
 800dd88:	683b      	ldr	r3, [r7, #0]
 800dd8a:	601a      	str	r2, [r3, #0]
 800dd8c:	e028      	b.n	800dde0 <USER_SPI_ioctl+0x10c>
			} else {					/* SDC ver 1.XX or MMC ver 3 */
				n = (csd[5] & 15) + ((csd[10] & 128) >> 7) + ((csd[9] & 3) << 1) + 2;
 800dd8e:	7c7b      	ldrb	r3, [r7, #17]
 800dd90:	f003 030f 	and.w	r3, r3, #15
 800dd94:	b2da      	uxtb	r2, r3
 800dd96:	7dbb      	ldrb	r3, [r7, #22]
 800dd98:	09db      	lsrs	r3, r3, #7
 800dd9a:	b2db      	uxtb	r3, r3
 800dd9c:	4413      	add	r3, r2
 800dd9e:	b2da      	uxtb	r2, r3
 800dda0:	7d7b      	ldrb	r3, [r7, #21]
 800dda2:	005b      	lsls	r3, r3, #1
 800dda4:	b2db      	uxtb	r3, r3
 800dda6:	f003 0306 	and.w	r3, r3, #6
 800ddaa:	b2db      	uxtb	r3, r3
 800ddac:	4413      	add	r3, r2
 800ddae:	b2db      	uxtb	r3, r3
 800ddb0:	3302      	adds	r3, #2
 800ddb2:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
				csize = (csd[8] >> 6) + ((WORD)csd[7] << 2) + ((WORD)(csd[6] & 3) << 10) + 1;
 800ddb6:	7d3b      	ldrb	r3, [r7, #20]
 800ddb8:	099b      	lsrs	r3, r3, #6
 800ddba:	b2db      	uxtb	r3, r3
 800ddbc:	461a      	mov	r2, r3
 800ddbe:	7cfb      	ldrb	r3, [r7, #19]
 800ddc0:	009b      	lsls	r3, r3, #2
 800ddc2:	441a      	add	r2, r3
 800ddc4:	7cbb      	ldrb	r3, [r7, #18]
 800ddc6:	029b      	lsls	r3, r3, #10
 800ddc8:	f403 6340 	and.w	r3, r3, #3072	@ 0xc00
 800ddcc:	4413      	add	r3, r2
 800ddce:	3301      	adds	r3, #1
 800ddd0:	61fb      	str	r3, [r7, #28]
				*(DWORD*)buff = csize << (n - 9);
 800ddd2:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800ddd6:	3b09      	subs	r3, #9
 800ddd8:	69fa      	ldr	r2, [r7, #28]
 800ddda:	409a      	lsls	r2, r3
 800dddc:	683b      	ldr	r3, [r7, #0]
 800ddde:	601a      	str	r2, [r3, #0]
			}
			res = RES_OK;
 800dde0:	2300      	movs	r3, #0
 800dde2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800dde6:	e0ce      	b.n	800df86 <USER_SPI_ioctl+0x2b2>

	case GET_BLOCK_SIZE :	/* Get erase block size in unit of sector (DWORD) */
		if (CardType & CT_SD2) {	/* SDC ver 2.00 */
 800dde8:	4b71      	ldr	r3, [pc, #452]	@ (800dfb0 <USER_SPI_ioctl+0x2dc>)
 800ddea:	781b      	ldrb	r3, [r3, #0]
 800ddec:	f003 0304 	and.w	r3, r3, #4
 800ddf0:	2b00      	cmp	r3, #0
 800ddf2:	d031      	beq.n	800de58 <USER_SPI_ioctl+0x184>
			if (send_cmd(ACMD13, 0) == 0) {	/* Read SD status */
 800ddf4:	2100      	movs	r1, #0
 800ddf6:	208d      	movs	r0, #141	@ 0x8d
 800ddf8:	f7ff fd1b 	bl	800d832 <send_cmd>
 800ddfc:	4603      	mov	r3, r0
 800ddfe:	2b00      	cmp	r3, #0
 800de00:	f040 80c3 	bne.w	800df8a <USER_SPI_ioctl+0x2b6>
				xchg_spi(0xFF);
 800de04:	20ff      	movs	r0, #255	@ 0xff
 800de06:	f7ff fc1d 	bl	800d644 <xchg_spi>
				if (rcvr_datablock(csd, 16)) {				/* Read partial block */
 800de0a:	f107 030c 	add.w	r3, r7, #12
 800de0e:	2110      	movs	r1, #16
 800de10:	4618      	mov	r0, r3
 800de12:	f7ff fcb3 	bl	800d77c <rcvr_datablock>
 800de16:	4603      	mov	r3, r0
 800de18:	2b00      	cmp	r3, #0
 800de1a:	f000 80b6 	beq.w	800df8a <USER_SPI_ioctl+0x2b6>
					for (n = 64 - 16; n; n--) xchg_spi(0xFF);	/* Purge trailing data */
 800de1e:	2330      	movs	r3, #48	@ 0x30
 800de20:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800de24:	e007      	b.n	800de36 <USER_SPI_ioctl+0x162>
 800de26:	20ff      	movs	r0, #255	@ 0xff
 800de28:	f7ff fc0c 	bl	800d644 <xchg_spi>
 800de2c:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800de30:	3b01      	subs	r3, #1
 800de32:	f887 302e 	strb.w	r3, [r7, #46]	@ 0x2e
 800de36:	f897 302e 	ldrb.w	r3, [r7, #46]	@ 0x2e
 800de3a:	2b00      	cmp	r3, #0
 800de3c:	d1f3      	bne.n	800de26 <USER_SPI_ioctl+0x152>
					*(DWORD*)buff = 16UL << (csd[10] >> 4);
 800de3e:	7dbb      	ldrb	r3, [r7, #22]
 800de40:	091b      	lsrs	r3, r3, #4
 800de42:	b2db      	uxtb	r3, r3
 800de44:	461a      	mov	r2, r3
 800de46:	2310      	movs	r3, #16
 800de48:	fa03 f202 	lsl.w	r2, r3, r2
 800de4c:	683b      	ldr	r3, [r7, #0]
 800de4e:	601a      	str	r2, [r3, #0]
					res = RES_OK;
 800de50:	2300      	movs	r3, #0
 800de52:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
				}
				res = RES_OK;
			}
		}
		break;
 800de56:	e098      	b.n	800df8a <USER_SPI_ioctl+0x2b6>
			if ((send_cmd(CMD9, 0) == 0) && rcvr_datablock(csd, 16)) {	/* Read CSD */
 800de58:	2100      	movs	r1, #0
 800de5a:	2009      	movs	r0, #9
 800de5c:	f7ff fce9 	bl	800d832 <send_cmd>
 800de60:	4603      	mov	r3, r0
 800de62:	2b00      	cmp	r3, #0
 800de64:	f040 8091 	bne.w	800df8a <USER_SPI_ioctl+0x2b6>
 800de68:	f107 030c 	add.w	r3, r7, #12
 800de6c:	2110      	movs	r1, #16
 800de6e:	4618      	mov	r0, r3
 800de70:	f7ff fc84 	bl	800d77c <rcvr_datablock>
 800de74:	4603      	mov	r3, r0
 800de76:	2b00      	cmp	r3, #0
 800de78:	f000 8087 	beq.w	800df8a <USER_SPI_ioctl+0x2b6>
				if (CardType & CT_SD1) {	/* SDC ver 1.XX */
 800de7c:	4b4c      	ldr	r3, [pc, #304]	@ (800dfb0 <USER_SPI_ioctl+0x2dc>)
 800de7e:	781b      	ldrb	r3, [r3, #0]
 800de80:	f003 0302 	and.w	r3, r3, #2
 800de84:	2b00      	cmp	r3, #0
 800de86:	d012      	beq.n	800deae <USER_SPI_ioctl+0x1da>
					*(DWORD*)buff = (((csd[10] & 63) << 1) + ((WORD)(csd[11] & 128) >> 7) + 1) << ((csd[13] >> 6) - 1);
 800de88:	7dbb      	ldrb	r3, [r7, #22]
 800de8a:	005b      	lsls	r3, r3, #1
 800de8c:	f003 037e 	and.w	r3, r3, #126	@ 0x7e
 800de90:	7dfa      	ldrb	r2, [r7, #23]
 800de92:	09d2      	lsrs	r2, r2, #7
 800de94:	b2d2      	uxtb	r2, r2
 800de96:	4413      	add	r3, r2
 800de98:	1c5a      	adds	r2, r3, #1
 800de9a:	7e7b      	ldrb	r3, [r7, #25]
 800de9c:	099b      	lsrs	r3, r3, #6
 800de9e:	b2db      	uxtb	r3, r3
 800dea0:	3b01      	subs	r3, #1
 800dea2:	fa02 f303 	lsl.w	r3, r2, r3
 800dea6:	461a      	mov	r2, r3
 800dea8:	683b      	ldr	r3, [r7, #0]
 800deaa:	601a      	str	r2, [r3, #0]
 800deac:	e013      	b.n	800ded6 <USER_SPI_ioctl+0x202>
					*(DWORD*)buff = ((WORD)((csd[10] & 124) >> 2) + 1) * (((csd[11] & 3) << 3) + ((csd[11] & 224) >> 5) + 1);
 800deae:	7dbb      	ldrb	r3, [r7, #22]
 800deb0:	109b      	asrs	r3, r3, #2
 800deb2:	b29b      	uxth	r3, r3
 800deb4:	f003 031f 	and.w	r3, r3, #31
 800deb8:	3301      	adds	r3, #1
 800deba:	7dfa      	ldrb	r2, [r7, #23]
 800debc:	00d2      	lsls	r2, r2, #3
 800debe:	f002 0218 	and.w	r2, r2, #24
 800dec2:	7df9      	ldrb	r1, [r7, #23]
 800dec4:	0949      	lsrs	r1, r1, #5
 800dec6:	b2c9      	uxtb	r1, r1
 800dec8:	440a      	add	r2, r1
 800deca:	3201      	adds	r2, #1
 800decc:	fb02 f303 	mul.w	r3, r2, r3
 800ded0:	461a      	mov	r2, r3
 800ded2:	683b      	ldr	r3, [r7, #0]
 800ded4:	601a      	str	r2, [r3, #0]
				res = RES_OK;
 800ded6:	2300      	movs	r3, #0
 800ded8:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		break;
 800dedc:	e055      	b.n	800df8a <USER_SPI_ioctl+0x2b6>

	case CTRL_TRIM :	/* Erase a block of sectors (used when _USE_ERASE == 1) */
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800dede:	4b34      	ldr	r3, [pc, #208]	@ (800dfb0 <USER_SPI_ioctl+0x2dc>)
 800dee0:	781b      	ldrb	r3, [r3, #0]
 800dee2:	f003 0306 	and.w	r3, r3, #6
 800dee6:	2b00      	cmp	r3, #0
 800dee8:	d051      	beq.n	800df8e <USER_SPI_ioctl+0x2ba>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800deea:	f107 020c 	add.w	r2, r7, #12
 800deee:	79fb      	ldrb	r3, [r7, #7]
 800def0:	210b      	movs	r1, #11
 800def2:	4618      	mov	r0, r3
 800def4:	f7ff feee 	bl	800dcd4 <USER_SPI_ioctl>
 800def8:	4603      	mov	r3, r0
 800defa:	2b00      	cmp	r3, #0
 800defc:	d149      	bne.n	800df92 <USER_SPI_ioctl+0x2be>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800defe:	7b3b      	ldrb	r3, [r7, #12]
 800df00:	099b      	lsrs	r3, r3, #6
 800df02:	b2db      	uxtb	r3, r3
 800df04:	2b00      	cmp	r3, #0
 800df06:	d104      	bne.n	800df12 <USER_SPI_ioctl+0x23e>
 800df08:	7dbb      	ldrb	r3, [r7, #22]
 800df0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 800df0e:	2b00      	cmp	r3, #0
 800df10:	d041      	beq.n	800df96 <USER_SPI_ioctl+0x2c2>
		dp = buff; st = dp[0]; ed = dp[1];				/* Load sector block */
 800df12:	683b      	ldr	r3, [r7, #0]
 800df14:	623b      	str	r3, [r7, #32]
 800df16:	6a3b      	ldr	r3, [r7, #32]
 800df18:	681b      	ldr	r3, [r3, #0]
 800df1a:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df1c:	6a3b      	ldr	r3, [r7, #32]
 800df1e:	685b      	ldr	r3, [r3, #4]
 800df20:	627b      	str	r3, [r7, #36]	@ 0x24
		if (!(CardType & CT_BLOCK)) {
 800df22:	4b23      	ldr	r3, [pc, #140]	@ (800dfb0 <USER_SPI_ioctl+0x2dc>)
 800df24:	781b      	ldrb	r3, [r3, #0]
 800df26:	f003 0308 	and.w	r3, r3, #8
 800df2a:	2b00      	cmp	r3, #0
 800df2c:	d105      	bne.n	800df3a <USER_SPI_ioctl+0x266>
			st *= 512; ed *= 512;
 800df2e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800df30:	025b      	lsls	r3, r3, #9
 800df32:	62bb      	str	r3, [r7, #40]	@ 0x28
 800df34:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800df36:	025b      	lsls	r3, r3, #9
 800df38:	627b      	str	r3, [r7, #36]	@ 0x24
		}
		if (send_cmd(CMD32, st) == 0 && send_cmd(CMD33, ed) == 0 && send_cmd(CMD38, 0) == 0 && wait_ready(30000)) {	/* Erase sector block */
 800df3a:	6ab9      	ldr	r1, [r7, #40]	@ 0x28
 800df3c:	2020      	movs	r0, #32
 800df3e:	f7ff fc78 	bl	800d832 <send_cmd>
 800df42:	4603      	mov	r3, r0
 800df44:	2b00      	cmp	r3, #0
 800df46:	d128      	bne.n	800df9a <USER_SPI_ioctl+0x2c6>
 800df48:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800df4a:	2021      	movs	r0, #33	@ 0x21
 800df4c:	f7ff fc71 	bl	800d832 <send_cmd>
 800df50:	4603      	mov	r3, r0
 800df52:	2b00      	cmp	r3, #0
 800df54:	d121      	bne.n	800df9a <USER_SPI_ioctl+0x2c6>
 800df56:	2100      	movs	r1, #0
 800df58:	2026      	movs	r0, #38	@ 0x26
 800df5a:	f7ff fc6a 	bl	800d832 <send_cmd>
 800df5e:	4603      	mov	r3, r0
 800df60:	2b00      	cmp	r3, #0
 800df62:	d11a      	bne.n	800df9a <USER_SPI_ioctl+0x2c6>
 800df64:	f247 5030 	movw	r0, #30000	@ 0x7530
 800df68:	f7ff fbb9 	bl	800d6de <wait_ready>
 800df6c:	4603      	mov	r3, r0
 800df6e:	2b00      	cmp	r3, #0
 800df70:	d013      	beq.n	800df9a <USER_SPI_ioctl+0x2c6>
			res = RES_OK;	/* FatFs does not check result of this command */
 800df72:	2300      	movs	r3, #0
 800df74:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
		}
		break;
 800df78:	e00f      	b.n	800df9a <USER_SPI_ioctl+0x2c6>

	default:
		res = RES_PARERR;
 800df7a:	2304      	movs	r3, #4
 800df7c:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 800df80:	e00c      	b.n	800df9c <USER_SPI_ioctl+0x2c8>
		break;
 800df82:	bf00      	nop
 800df84:	e00a      	b.n	800df9c <USER_SPI_ioctl+0x2c8>
		break;
 800df86:	bf00      	nop
 800df88:	e008      	b.n	800df9c <USER_SPI_ioctl+0x2c8>
		break;
 800df8a:	bf00      	nop
 800df8c:	e006      	b.n	800df9c <USER_SPI_ioctl+0x2c8>
		if (!(CardType & CT_SDC)) break;				/* Check if the card is SDC */
 800df8e:	bf00      	nop
 800df90:	e004      	b.n	800df9c <USER_SPI_ioctl+0x2c8>
		if (USER_SPI_ioctl(drv, MMC_GET_CSD, csd)) break;	/* Get CSD */
 800df92:	bf00      	nop
 800df94:	e002      	b.n	800df9c <USER_SPI_ioctl+0x2c8>
		if (!(csd[0] >> 6) && !(csd[10] & 0x40)) break;	/* Check if sector erase can be applied to the card */
 800df96:	bf00      	nop
 800df98:	e000      	b.n	800df9c <USER_SPI_ioctl+0x2c8>
		break;
 800df9a:	bf00      	nop
	}

	despiselect();
 800df9c:	f7ff fbc2 	bl	800d724 <despiselect>

	return res;
 800dfa0:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
}
 800dfa4:	4618      	mov	r0, r3
 800dfa6:	3730      	adds	r7, #48	@ 0x30
 800dfa8:	46bd      	mov	sp, r7
 800dfaa:	bd80      	pop	{r7, pc}
 800dfac:	20000024 	.word	0x20000024
 800dfb0:	20006bbd 	.word	0x20006bbd

0800dfb4 <disk_status>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_status (
	BYTE pdrv		/* Physical drive number to identify the drive */
)
{
 800dfb4:	b580      	push	{r7, lr}
 800dfb6:	b084      	sub	sp, #16
 800dfb8:	af00      	add	r7, sp, #0
 800dfba:	4603      	mov	r3, r0
 800dfbc:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat;

  stat = disk.drv[pdrv]->disk_status(disk.lun[pdrv]);
 800dfbe:	79fb      	ldrb	r3, [r7, #7]
 800dfc0:	4a08      	ldr	r2, [pc, #32]	@ (800dfe4 <disk_status+0x30>)
 800dfc2:	009b      	lsls	r3, r3, #2
 800dfc4:	4413      	add	r3, r2
 800dfc6:	685b      	ldr	r3, [r3, #4]
 800dfc8:	685b      	ldr	r3, [r3, #4]
 800dfca:	79fa      	ldrb	r2, [r7, #7]
 800dfcc:	4905      	ldr	r1, [pc, #20]	@ (800dfe4 <disk_status+0x30>)
 800dfce:	440a      	add	r2, r1
 800dfd0:	7a12      	ldrb	r2, [r2, #8]
 800dfd2:	4610      	mov	r0, r2
 800dfd4:	4798      	blx	r3
 800dfd6:	4603      	mov	r3, r0
 800dfd8:	73fb      	strb	r3, [r7, #15]
  return stat;
 800dfda:	7bfb      	ldrb	r3, [r7, #15]
}
 800dfdc:	4618      	mov	r0, r3
 800dfde:	3710      	adds	r7, #16
 800dfe0:	46bd      	mov	sp, r7
 800dfe2:	bd80      	pop	{r7, pc}
 800dfe4:	20006bf0 	.word	0x20006bf0

0800dfe8 <disk_initialize>:
  * @retval DSTATUS: Operation status
  */
DSTATUS disk_initialize (
	BYTE pdrv				/* Physical drive nmuber to identify the drive */
)
{
 800dfe8:	b580      	push	{r7, lr}
 800dfea:	b084      	sub	sp, #16
 800dfec:	af00      	add	r7, sp, #0
 800dfee:	4603      	mov	r3, r0
 800dff0:	71fb      	strb	r3, [r7, #7]
  DSTATUS stat = RES_OK;
 800dff2:	2300      	movs	r3, #0
 800dff4:	73fb      	strb	r3, [r7, #15]

  if(disk.is_initialized[pdrv] == 0)
 800dff6:	79fb      	ldrb	r3, [r7, #7]
 800dff8:	4a0d      	ldr	r2, [pc, #52]	@ (800e030 <disk_initialize+0x48>)
 800dffa:	5cd3      	ldrb	r3, [r2, r3]
 800dffc:	2b00      	cmp	r3, #0
 800dffe:	d111      	bne.n	800e024 <disk_initialize+0x3c>
  {
    disk.is_initialized[pdrv] = 1;
 800e000:	79fb      	ldrb	r3, [r7, #7]
 800e002:	4a0b      	ldr	r2, [pc, #44]	@ (800e030 <disk_initialize+0x48>)
 800e004:	2101      	movs	r1, #1
 800e006:	54d1      	strb	r1, [r2, r3]
    stat = disk.drv[pdrv]->disk_initialize(disk.lun[pdrv]);
 800e008:	79fb      	ldrb	r3, [r7, #7]
 800e00a:	4a09      	ldr	r2, [pc, #36]	@ (800e030 <disk_initialize+0x48>)
 800e00c:	009b      	lsls	r3, r3, #2
 800e00e:	4413      	add	r3, r2
 800e010:	685b      	ldr	r3, [r3, #4]
 800e012:	681b      	ldr	r3, [r3, #0]
 800e014:	79fa      	ldrb	r2, [r7, #7]
 800e016:	4906      	ldr	r1, [pc, #24]	@ (800e030 <disk_initialize+0x48>)
 800e018:	440a      	add	r2, r1
 800e01a:	7a12      	ldrb	r2, [r2, #8]
 800e01c:	4610      	mov	r0, r2
 800e01e:	4798      	blx	r3
 800e020:	4603      	mov	r3, r0
 800e022:	73fb      	strb	r3, [r7, #15]
  }
  return stat;
 800e024:	7bfb      	ldrb	r3, [r7, #15]
}
 800e026:	4618      	mov	r0, r3
 800e028:	3710      	adds	r7, #16
 800e02a:	46bd      	mov	sp, r7
 800e02c:	bd80      	pop	{r7, pc}
 800e02e:	bf00      	nop
 800e030:	20006bf0 	.word	0x20006bf0

0800e034 <disk_read>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	BYTE *buff,		/* Data buffer to store read data */
	DWORD sector,	        /* Sector address in LBA */
	UINT count		/* Number of sectors to read */
)
{
 800e034:	b590      	push	{r4, r7, lr}
 800e036:	b087      	sub	sp, #28
 800e038:	af00      	add	r7, sp, #0
 800e03a:	60b9      	str	r1, [r7, #8]
 800e03c:	607a      	str	r2, [r7, #4]
 800e03e:	603b      	str	r3, [r7, #0]
 800e040:	4603      	mov	r3, r0
 800e042:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_read(disk.lun[pdrv], buff, sector, count);
 800e044:	7bfb      	ldrb	r3, [r7, #15]
 800e046:	4a0a      	ldr	r2, [pc, #40]	@ (800e070 <disk_read+0x3c>)
 800e048:	009b      	lsls	r3, r3, #2
 800e04a:	4413      	add	r3, r2
 800e04c:	685b      	ldr	r3, [r3, #4]
 800e04e:	689c      	ldr	r4, [r3, #8]
 800e050:	7bfb      	ldrb	r3, [r7, #15]
 800e052:	4a07      	ldr	r2, [pc, #28]	@ (800e070 <disk_read+0x3c>)
 800e054:	4413      	add	r3, r2
 800e056:	7a18      	ldrb	r0, [r3, #8]
 800e058:	683b      	ldr	r3, [r7, #0]
 800e05a:	687a      	ldr	r2, [r7, #4]
 800e05c:	68b9      	ldr	r1, [r7, #8]
 800e05e:	47a0      	blx	r4
 800e060:	4603      	mov	r3, r0
 800e062:	75fb      	strb	r3, [r7, #23]
  return res;
 800e064:	7dfb      	ldrb	r3, [r7, #23]
}
 800e066:	4618      	mov	r0, r3
 800e068:	371c      	adds	r7, #28
 800e06a:	46bd      	mov	sp, r7
 800e06c:	bd90      	pop	{r4, r7, pc}
 800e06e:	bf00      	nop
 800e070:	20006bf0 	.word	0x20006bf0

0800e074 <disk_write>:
	BYTE pdrv,		/* Physical drive nmuber to identify the drive */
	const BYTE *buff,	/* Data to be written */
	DWORD sector,		/* Sector address in LBA */
	UINT count        	/* Number of sectors to write */
)
{
 800e074:	b590      	push	{r4, r7, lr}
 800e076:	b087      	sub	sp, #28
 800e078:	af00      	add	r7, sp, #0
 800e07a:	60b9      	str	r1, [r7, #8]
 800e07c:	607a      	str	r2, [r7, #4]
 800e07e:	603b      	str	r3, [r7, #0]
 800e080:	4603      	mov	r3, r0
 800e082:	73fb      	strb	r3, [r7, #15]
  DRESULT res;

  res = disk.drv[pdrv]->disk_write(disk.lun[pdrv], buff, sector, count);
 800e084:	7bfb      	ldrb	r3, [r7, #15]
 800e086:	4a0a      	ldr	r2, [pc, #40]	@ (800e0b0 <disk_write+0x3c>)
 800e088:	009b      	lsls	r3, r3, #2
 800e08a:	4413      	add	r3, r2
 800e08c:	685b      	ldr	r3, [r3, #4]
 800e08e:	68dc      	ldr	r4, [r3, #12]
 800e090:	7bfb      	ldrb	r3, [r7, #15]
 800e092:	4a07      	ldr	r2, [pc, #28]	@ (800e0b0 <disk_write+0x3c>)
 800e094:	4413      	add	r3, r2
 800e096:	7a18      	ldrb	r0, [r3, #8]
 800e098:	683b      	ldr	r3, [r7, #0]
 800e09a:	687a      	ldr	r2, [r7, #4]
 800e09c:	68b9      	ldr	r1, [r7, #8]
 800e09e:	47a0      	blx	r4
 800e0a0:	4603      	mov	r3, r0
 800e0a2:	75fb      	strb	r3, [r7, #23]
  return res;
 800e0a4:	7dfb      	ldrb	r3, [r7, #23]
}
 800e0a6:	4618      	mov	r0, r3
 800e0a8:	371c      	adds	r7, #28
 800e0aa:	46bd      	mov	sp, r7
 800e0ac:	bd90      	pop	{r4, r7, pc}
 800e0ae:	bf00      	nop
 800e0b0:	20006bf0 	.word	0x20006bf0

0800e0b4 <disk_ioctl>:
DRESULT disk_ioctl (
	BYTE pdrv,		/* Physical drive nmuber (0..) */
	BYTE cmd,		/* Control code */
	void *buff		/* Buffer to send/receive control data */
)
{
 800e0b4:	b580      	push	{r7, lr}
 800e0b6:	b084      	sub	sp, #16
 800e0b8:	af00      	add	r7, sp, #0
 800e0ba:	4603      	mov	r3, r0
 800e0bc:	603a      	str	r2, [r7, #0]
 800e0be:	71fb      	strb	r3, [r7, #7]
 800e0c0:	460b      	mov	r3, r1
 800e0c2:	71bb      	strb	r3, [r7, #6]
  DRESULT res;

  res = disk.drv[pdrv]->disk_ioctl(disk.lun[pdrv], cmd, buff);
 800e0c4:	79fb      	ldrb	r3, [r7, #7]
 800e0c6:	4a09      	ldr	r2, [pc, #36]	@ (800e0ec <disk_ioctl+0x38>)
 800e0c8:	009b      	lsls	r3, r3, #2
 800e0ca:	4413      	add	r3, r2
 800e0cc:	685b      	ldr	r3, [r3, #4]
 800e0ce:	691b      	ldr	r3, [r3, #16]
 800e0d0:	79fa      	ldrb	r2, [r7, #7]
 800e0d2:	4906      	ldr	r1, [pc, #24]	@ (800e0ec <disk_ioctl+0x38>)
 800e0d4:	440a      	add	r2, r1
 800e0d6:	7a10      	ldrb	r0, [r2, #8]
 800e0d8:	79b9      	ldrb	r1, [r7, #6]
 800e0da:	683a      	ldr	r2, [r7, #0]
 800e0dc:	4798      	blx	r3
 800e0de:	4603      	mov	r3, r0
 800e0e0:	73fb      	strb	r3, [r7, #15]
  return res;
 800e0e2:	7bfb      	ldrb	r3, [r7, #15]
}
 800e0e4:	4618      	mov	r0, r3
 800e0e6:	3710      	adds	r7, #16
 800e0e8:	46bd      	mov	sp, r7
 800e0ea:	bd80      	pop	{r7, pc}
 800e0ec:	20006bf0 	.word	0x20006bf0

0800e0f0 <ld_word>:
/* Load/Store multi-byte word in the FAT structure                       */
/*-----------------------------------------------------------------------*/

static
WORD ld_word (const BYTE* ptr)	/*	 Load a 2-byte little-endian word */
{
 800e0f0:	b480      	push	{r7}
 800e0f2:	b085      	sub	sp, #20
 800e0f4:	af00      	add	r7, sp, #0
 800e0f6:	6078      	str	r0, [r7, #4]
	WORD rv;

	rv = ptr[1];
 800e0f8:	687b      	ldr	r3, [r7, #4]
 800e0fa:	3301      	adds	r3, #1
 800e0fc:	781b      	ldrb	r3, [r3, #0]
 800e0fe:	81fb      	strh	r3, [r7, #14]
	rv = rv << 8 | ptr[0];
 800e100:	f9b7 300e 	ldrsh.w	r3, [r7, #14]
 800e104:	021b      	lsls	r3, r3, #8
 800e106:	b21a      	sxth	r2, r3
 800e108:	687b      	ldr	r3, [r7, #4]
 800e10a:	781b      	ldrb	r3, [r3, #0]
 800e10c:	b21b      	sxth	r3, r3
 800e10e:	4313      	orrs	r3, r2
 800e110:	b21b      	sxth	r3, r3
 800e112:	81fb      	strh	r3, [r7, #14]
	return rv;
 800e114:	89fb      	ldrh	r3, [r7, #14]
}
 800e116:	4618      	mov	r0, r3
 800e118:	3714      	adds	r7, #20
 800e11a:	46bd      	mov	sp, r7
 800e11c:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e120:	4770      	bx	lr

0800e122 <ld_dword>:

static
DWORD ld_dword (const BYTE* ptr)	/* Load a 4-byte little-endian word */
{
 800e122:	b480      	push	{r7}
 800e124:	b085      	sub	sp, #20
 800e126:	af00      	add	r7, sp, #0
 800e128:	6078      	str	r0, [r7, #4]
	DWORD rv;

	rv = ptr[3];
 800e12a:	687b      	ldr	r3, [r7, #4]
 800e12c:	3303      	adds	r3, #3
 800e12e:	781b      	ldrb	r3, [r3, #0]
 800e130:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[2];
 800e132:	68fb      	ldr	r3, [r7, #12]
 800e134:	021b      	lsls	r3, r3, #8
 800e136:	687a      	ldr	r2, [r7, #4]
 800e138:	3202      	adds	r2, #2
 800e13a:	7812      	ldrb	r2, [r2, #0]
 800e13c:	4313      	orrs	r3, r2
 800e13e:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[1];
 800e140:	68fb      	ldr	r3, [r7, #12]
 800e142:	021b      	lsls	r3, r3, #8
 800e144:	687a      	ldr	r2, [r7, #4]
 800e146:	3201      	adds	r2, #1
 800e148:	7812      	ldrb	r2, [r2, #0]
 800e14a:	4313      	orrs	r3, r2
 800e14c:	60fb      	str	r3, [r7, #12]
	rv = rv << 8 | ptr[0];
 800e14e:	68fb      	ldr	r3, [r7, #12]
 800e150:	021b      	lsls	r3, r3, #8
 800e152:	687a      	ldr	r2, [r7, #4]
 800e154:	7812      	ldrb	r2, [r2, #0]
 800e156:	4313      	orrs	r3, r2
 800e158:	60fb      	str	r3, [r7, #12]
	return rv;
 800e15a:	68fb      	ldr	r3, [r7, #12]
}
 800e15c:	4618      	mov	r0, r3
 800e15e:	3714      	adds	r7, #20
 800e160:	46bd      	mov	sp, r7
 800e162:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e166:	4770      	bx	lr

0800e168 <st_word>:
#endif

#if !_FS_READONLY
static
void st_word (BYTE* ptr, WORD val)	/* Store a 2-byte word in little-endian */
{
 800e168:	b480      	push	{r7}
 800e16a:	b083      	sub	sp, #12
 800e16c:	af00      	add	r7, sp, #0
 800e16e:	6078      	str	r0, [r7, #4]
 800e170:	460b      	mov	r3, r1
 800e172:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val; val >>= 8;
 800e174:	687b      	ldr	r3, [r7, #4]
 800e176:	1c5a      	adds	r2, r3, #1
 800e178:	607a      	str	r2, [r7, #4]
 800e17a:	887a      	ldrh	r2, [r7, #2]
 800e17c:	b2d2      	uxtb	r2, r2
 800e17e:	701a      	strb	r2, [r3, #0]
 800e180:	887b      	ldrh	r3, [r7, #2]
 800e182:	0a1b      	lsrs	r3, r3, #8
 800e184:	807b      	strh	r3, [r7, #2]
	*ptr++ = (BYTE)val;
 800e186:	687b      	ldr	r3, [r7, #4]
 800e188:	1c5a      	adds	r2, r3, #1
 800e18a:	607a      	str	r2, [r7, #4]
 800e18c:	887a      	ldrh	r2, [r7, #2]
 800e18e:	b2d2      	uxtb	r2, r2
 800e190:	701a      	strb	r2, [r3, #0]
}
 800e192:	bf00      	nop
 800e194:	370c      	adds	r7, #12
 800e196:	46bd      	mov	sp, r7
 800e198:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e19c:	4770      	bx	lr

0800e19e <st_dword>:

static
void st_dword (BYTE* ptr, DWORD val)	/* Store a 4-byte word in little-endian */
{
 800e19e:	b480      	push	{r7}
 800e1a0:	b083      	sub	sp, #12
 800e1a2:	af00      	add	r7, sp, #0
 800e1a4:	6078      	str	r0, [r7, #4]
 800e1a6:	6039      	str	r1, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e1a8:	687b      	ldr	r3, [r7, #4]
 800e1aa:	1c5a      	adds	r2, r3, #1
 800e1ac:	607a      	str	r2, [r7, #4]
 800e1ae:	683a      	ldr	r2, [r7, #0]
 800e1b0:	b2d2      	uxtb	r2, r2
 800e1b2:	701a      	strb	r2, [r3, #0]
 800e1b4:	683b      	ldr	r3, [r7, #0]
 800e1b6:	0a1b      	lsrs	r3, r3, #8
 800e1b8:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e1ba:	687b      	ldr	r3, [r7, #4]
 800e1bc:	1c5a      	adds	r2, r3, #1
 800e1be:	607a      	str	r2, [r7, #4]
 800e1c0:	683a      	ldr	r2, [r7, #0]
 800e1c2:	b2d2      	uxtb	r2, r2
 800e1c4:	701a      	strb	r2, [r3, #0]
 800e1c6:	683b      	ldr	r3, [r7, #0]
 800e1c8:	0a1b      	lsrs	r3, r3, #8
 800e1ca:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val; val >>= 8;
 800e1cc:	687b      	ldr	r3, [r7, #4]
 800e1ce:	1c5a      	adds	r2, r3, #1
 800e1d0:	607a      	str	r2, [r7, #4]
 800e1d2:	683a      	ldr	r2, [r7, #0]
 800e1d4:	b2d2      	uxtb	r2, r2
 800e1d6:	701a      	strb	r2, [r3, #0]
 800e1d8:	683b      	ldr	r3, [r7, #0]
 800e1da:	0a1b      	lsrs	r3, r3, #8
 800e1dc:	603b      	str	r3, [r7, #0]
	*ptr++ = (BYTE)val;
 800e1de:	687b      	ldr	r3, [r7, #4]
 800e1e0:	1c5a      	adds	r2, r3, #1
 800e1e2:	607a      	str	r2, [r7, #4]
 800e1e4:	683a      	ldr	r2, [r7, #0]
 800e1e6:	b2d2      	uxtb	r2, r2
 800e1e8:	701a      	strb	r2, [r3, #0]
}
 800e1ea:	bf00      	nop
 800e1ec:	370c      	adds	r7, #12
 800e1ee:	46bd      	mov	sp, r7
 800e1f0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e1f4:	4770      	bx	lr

0800e1f6 <mem_cpy>:
/* String functions                                                      */
/*-----------------------------------------------------------------------*/

/* Copy memory to memory */
static
void mem_cpy (void* dst, const void* src, UINT cnt) {
 800e1f6:	b480      	push	{r7}
 800e1f8:	b087      	sub	sp, #28
 800e1fa:	af00      	add	r7, sp, #0
 800e1fc:	60f8      	str	r0, [r7, #12]
 800e1fe:	60b9      	str	r1, [r7, #8]
 800e200:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e202:	68fb      	ldr	r3, [r7, #12]
 800e204:	617b      	str	r3, [r7, #20]
	const BYTE *s = (const BYTE*)src;
 800e206:	68bb      	ldr	r3, [r7, #8]
 800e208:	613b      	str	r3, [r7, #16]

	if (cnt) {
 800e20a:	687b      	ldr	r3, [r7, #4]
 800e20c:	2b00      	cmp	r3, #0
 800e20e:	d00d      	beq.n	800e22c <mem_cpy+0x36>
		do {
			*d++ = *s++;
 800e210:	693a      	ldr	r2, [r7, #16]
 800e212:	1c53      	adds	r3, r2, #1
 800e214:	613b      	str	r3, [r7, #16]
 800e216:	697b      	ldr	r3, [r7, #20]
 800e218:	1c59      	adds	r1, r3, #1
 800e21a:	6179      	str	r1, [r7, #20]
 800e21c:	7812      	ldrb	r2, [r2, #0]
 800e21e:	701a      	strb	r2, [r3, #0]
		} while (--cnt);
 800e220:	687b      	ldr	r3, [r7, #4]
 800e222:	3b01      	subs	r3, #1
 800e224:	607b      	str	r3, [r7, #4]
 800e226:	687b      	ldr	r3, [r7, #4]
 800e228:	2b00      	cmp	r3, #0
 800e22a:	d1f1      	bne.n	800e210 <mem_cpy+0x1a>
	}
}
 800e22c:	bf00      	nop
 800e22e:	371c      	adds	r7, #28
 800e230:	46bd      	mov	sp, r7
 800e232:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e236:	4770      	bx	lr

0800e238 <mem_set>:

/* Fill memory block */
static
void mem_set (void* dst, int val, UINT cnt) {
 800e238:	b480      	push	{r7}
 800e23a:	b087      	sub	sp, #28
 800e23c:	af00      	add	r7, sp, #0
 800e23e:	60f8      	str	r0, [r7, #12]
 800e240:	60b9      	str	r1, [r7, #8]
 800e242:	607a      	str	r2, [r7, #4]
	BYTE *d = (BYTE*)dst;
 800e244:	68fb      	ldr	r3, [r7, #12]
 800e246:	617b      	str	r3, [r7, #20]

	do {
		*d++ = (BYTE)val;
 800e248:	697b      	ldr	r3, [r7, #20]
 800e24a:	1c5a      	adds	r2, r3, #1
 800e24c:	617a      	str	r2, [r7, #20]
 800e24e:	68ba      	ldr	r2, [r7, #8]
 800e250:	b2d2      	uxtb	r2, r2
 800e252:	701a      	strb	r2, [r3, #0]
	} while (--cnt);
 800e254:	687b      	ldr	r3, [r7, #4]
 800e256:	3b01      	subs	r3, #1
 800e258:	607b      	str	r3, [r7, #4]
 800e25a:	687b      	ldr	r3, [r7, #4]
 800e25c:	2b00      	cmp	r3, #0
 800e25e:	d1f3      	bne.n	800e248 <mem_set+0x10>
}
 800e260:	bf00      	nop
 800e262:	bf00      	nop
 800e264:	371c      	adds	r7, #28
 800e266:	46bd      	mov	sp, r7
 800e268:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e26c:	4770      	bx	lr

0800e26e <mem_cmp>:

/* Compare memory block */
static
int mem_cmp (const void* dst, const void* src, UINT cnt) {	/* ZR:same, NZ:different */
 800e26e:	b480      	push	{r7}
 800e270:	b089      	sub	sp, #36	@ 0x24
 800e272:	af00      	add	r7, sp, #0
 800e274:	60f8      	str	r0, [r7, #12]
 800e276:	60b9      	str	r1, [r7, #8]
 800e278:	607a      	str	r2, [r7, #4]
	const BYTE *d = (const BYTE *)dst, *s = (const BYTE *)src;
 800e27a:	68fb      	ldr	r3, [r7, #12]
 800e27c:	61fb      	str	r3, [r7, #28]
 800e27e:	68bb      	ldr	r3, [r7, #8]
 800e280:	61bb      	str	r3, [r7, #24]
	int r = 0;
 800e282:	2300      	movs	r3, #0
 800e284:	617b      	str	r3, [r7, #20]

	do {
		r = *d++ - *s++;
 800e286:	69fb      	ldr	r3, [r7, #28]
 800e288:	1c5a      	adds	r2, r3, #1
 800e28a:	61fa      	str	r2, [r7, #28]
 800e28c:	781b      	ldrb	r3, [r3, #0]
 800e28e:	4619      	mov	r1, r3
 800e290:	69bb      	ldr	r3, [r7, #24]
 800e292:	1c5a      	adds	r2, r3, #1
 800e294:	61ba      	str	r2, [r7, #24]
 800e296:	781b      	ldrb	r3, [r3, #0]
 800e298:	1acb      	subs	r3, r1, r3
 800e29a:	617b      	str	r3, [r7, #20]
	} while (--cnt && r == 0);
 800e29c:	687b      	ldr	r3, [r7, #4]
 800e29e:	3b01      	subs	r3, #1
 800e2a0:	607b      	str	r3, [r7, #4]
 800e2a2:	687b      	ldr	r3, [r7, #4]
 800e2a4:	2b00      	cmp	r3, #0
 800e2a6:	d002      	beq.n	800e2ae <mem_cmp+0x40>
 800e2a8:	697b      	ldr	r3, [r7, #20]
 800e2aa:	2b00      	cmp	r3, #0
 800e2ac:	d0eb      	beq.n	800e286 <mem_cmp+0x18>

	return r;
 800e2ae:	697b      	ldr	r3, [r7, #20]
}
 800e2b0:	4618      	mov	r0, r3
 800e2b2:	3724      	adds	r7, #36	@ 0x24
 800e2b4:	46bd      	mov	sp, r7
 800e2b6:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2ba:	4770      	bx	lr

0800e2bc <chk_chr>:

/* Check if chr is contained in the string */
static
int chk_chr (const char* str, int chr) {	/* NZ:contained, ZR:not contained */
 800e2bc:	b480      	push	{r7}
 800e2be:	b083      	sub	sp, #12
 800e2c0:	af00      	add	r7, sp, #0
 800e2c2:	6078      	str	r0, [r7, #4]
 800e2c4:	6039      	str	r1, [r7, #0]
	while (*str && *str != chr) str++;
 800e2c6:	e002      	b.n	800e2ce <chk_chr+0x12>
 800e2c8:	687b      	ldr	r3, [r7, #4]
 800e2ca:	3301      	adds	r3, #1
 800e2cc:	607b      	str	r3, [r7, #4]
 800e2ce:	687b      	ldr	r3, [r7, #4]
 800e2d0:	781b      	ldrb	r3, [r3, #0]
 800e2d2:	2b00      	cmp	r3, #0
 800e2d4:	d005      	beq.n	800e2e2 <chk_chr+0x26>
 800e2d6:	687b      	ldr	r3, [r7, #4]
 800e2d8:	781b      	ldrb	r3, [r3, #0]
 800e2da:	461a      	mov	r2, r3
 800e2dc:	683b      	ldr	r3, [r7, #0]
 800e2de:	4293      	cmp	r3, r2
 800e2e0:	d1f2      	bne.n	800e2c8 <chk_chr+0xc>
	return *str;
 800e2e2:	687b      	ldr	r3, [r7, #4]
 800e2e4:	781b      	ldrb	r3, [r3, #0]
}
 800e2e6:	4618      	mov	r0, r3
 800e2e8:	370c      	adds	r7, #12
 800e2ea:	46bd      	mov	sp, r7
 800e2ec:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e2f0:	4770      	bx	lr
	...

0800e2f4 <chk_lock>:
static
FRESULT chk_lock (	/* Check if the file can be accessed */
	DIR* dp,		/* Directory object pointing the file to be checked */
	int acc			/* Desired access type (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e2f4:	b480      	push	{r7}
 800e2f6:	b085      	sub	sp, #20
 800e2f8:	af00      	add	r7, sp, #0
 800e2fa:	6078      	str	r0, [r7, #4]
 800e2fc:	6039      	str	r1, [r7, #0]
	UINT i, be;

	/* Search file semaphore table */
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e2fe:	2300      	movs	r3, #0
 800e300:	60bb      	str	r3, [r7, #8]
 800e302:	68bb      	ldr	r3, [r7, #8]
 800e304:	60fb      	str	r3, [r7, #12]
 800e306:	e029      	b.n	800e35c <chk_lock+0x68>
		if (Files[i].fs) {	/* Existing entry */
 800e308:	4a27      	ldr	r2, [pc, #156]	@ (800e3a8 <chk_lock+0xb4>)
 800e30a:	68fb      	ldr	r3, [r7, #12]
 800e30c:	011b      	lsls	r3, r3, #4
 800e30e:	4413      	add	r3, r2
 800e310:	681b      	ldr	r3, [r3, #0]
 800e312:	2b00      	cmp	r3, #0
 800e314:	d01d      	beq.n	800e352 <chk_lock+0x5e>
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e316:	4a24      	ldr	r2, [pc, #144]	@ (800e3a8 <chk_lock+0xb4>)
 800e318:	68fb      	ldr	r3, [r7, #12]
 800e31a:	011b      	lsls	r3, r3, #4
 800e31c:	4413      	add	r3, r2
 800e31e:	681a      	ldr	r2, [r3, #0]
 800e320:	687b      	ldr	r3, [r7, #4]
 800e322:	681b      	ldr	r3, [r3, #0]
 800e324:	429a      	cmp	r2, r3
 800e326:	d116      	bne.n	800e356 <chk_lock+0x62>
				Files[i].clu == dp->obj.sclust &&
 800e328:	4a1f      	ldr	r2, [pc, #124]	@ (800e3a8 <chk_lock+0xb4>)
 800e32a:	68fb      	ldr	r3, [r7, #12]
 800e32c:	011b      	lsls	r3, r3, #4
 800e32e:	4413      	add	r3, r2
 800e330:	3304      	adds	r3, #4
 800e332:	681a      	ldr	r2, [r3, #0]
 800e334:	687b      	ldr	r3, [r7, #4]
 800e336:	689b      	ldr	r3, [r3, #8]
			if (Files[i].fs == dp->obj.fs &&	 	/* Check if the object matched with an open object */
 800e338:	429a      	cmp	r2, r3
 800e33a:	d10c      	bne.n	800e356 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e33c:	4a1a      	ldr	r2, [pc, #104]	@ (800e3a8 <chk_lock+0xb4>)
 800e33e:	68fb      	ldr	r3, [r7, #12]
 800e340:	011b      	lsls	r3, r3, #4
 800e342:	4413      	add	r3, r2
 800e344:	3308      	adds	r3, #8
 800e346:	681a      	ldr	r2, [r3, #0]
 800e348:	687b      	ldr	r3, [r7, #4]
 800e34a:	695b      	ldr	r3, [r3, #20]
				Files[i].clu == dp->obj.sclust &&
 800e34c:	429a      	cmp	r2, r3
 800e34e:	d102      	bne.n	800e356 <chk_lock+0x62>
				Files[i].ofs == dp->dptr) break;
 800e350:	e007      	b.n	800e362 <chk_lock+0x6e>
		} else {			/* Blank entry */
			be = 1;
 800e352:	2301      	movs	r3, #1
 800e354:	60bb      	str	r3, [r7, #8]
	for (i = be = 0; i < _FS_LOCK; i++) {
 800e356:	68fb      	ldr	r3, [r7, #12]
 800e358:	3301      	adds	r3, #1
 800e35a:	60fb      	str	r3, [r7, #12]
 800e35c:	68fb      	ldr	r3, [r7, #12]
 800e35e:	2b01      	cmp	r3, #1
 800e360:	d9d2      	bls.n	800e308 <chk_lock+0x14>
		}
	}
	if (i == _FS_LOCK) {	/* The object is not opened */
 800e362:	68fb      	ldr	r3, [r7, #12]
 800e364:	2b02      	cmp	r3, #2
 800e366:	d109      	bne.n	800e37c <chk_lock+0x88>
		return (be || acc == 2) ? FR_OK : FR_TOO_MANY_OPEN_FILES;	/* Is there a blank entry for new object? */
 800e368:	68bb      	ldr	r3, [r7, #8]
 800e36a:	2b00      	cmp	r3, #0
 800e36c:	d102      	bne.n	800e374 <chk_lock+0x80>
 800e36e:	683b      	ldr	r3, [r7, #0]
 800e370:	2b02      	cmp	r3, #2
 800e372:	d101      	bne.n	800e378 <chk_lock+0x84>
 800e374:	2300      	movs	r3, #0
 800e376:	e010      	b.n	800e39a <chk_lock+0xa6>
 800e378:	2312      	movs	r3, #18
 800e37a:	e00e      	b.n	800e39a <chk_lock+0xa6>
	}

	/* The object has been opened. Reject any open against writing file and all write mode open */
	return (acc || Files[i].ctr == 0x100) ? FR_LOCKED : FR_OK;
 800e37c:	683b      	ldr	r3, [r7, #0]
 800e37e:	2b00      	cmp	r3, #0
 800e380:	d108      	bne.n	800e394 <chk_lock+0xa0>
 800e382:	4a09      	ldr	r2, [pc, #36]	@ (800e3a8 <chk_lock+0xb4>)
 800e384:	68fb      	ldr	r3, [r7, #12]
 800e386:	011b      	lsls	r3, r3, #4
 800e388:	4413      	add	r3, r2
 800e38a:	330c      	adds	r3, #12
 800e38c:	881b      	ldrh	r3, [r3, #0]
 800e38e:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e392:	d101      	bne.n	800e398 <chk_lock+0xa4>
 800e394:	2310      	movs	r3, #16
 800e396:	e000      	b.n	800e39a <chk_lock+0xa6>
 800e398:	2300      	movs	r3, #0
}
 800e39a:	4618      	mov	r0, r3
 800e39c:	3714      	adds	r7, #20
 800e39e:	46bd      	mov	sp, r7
 800e3a0:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3a4:	4770      	bx	lr
 800e3a6:	bf00      	nop
 800e3a8:	20006bd0 	.word	0x20006bd0

0800e3ac <enq_lock>:


static
int enq_lock (void)	/* Check if an entry is available for a new object */
{
 800e3ac:	b480      	push	{r7}
 800e3ae:	b083      	sub	sp, #12
 800e3b0:	af00      	add	r7, sp, #0
	UINT i;

	for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e3b2:	2300      	movs	r3, #0
 800e3b4:	607b      	str	r3, [r7, #4]
 800e3b6:	e002      	b.n	800e3be <enq_lock+0x12>
 800e3b8:	687b      	ldr	r3, [r7, #4]
 800e3ba:	3301      	adds	r3, #1
 800e3bc:	607b      	str	r3, [r7, #4]
 800e3be:	687b      	ldr	r3, [r7, #4]
 800e3c0:	2b01      	cmp	r3, #1
 800e3c2:	d806      	bhi.n	800e3d2 <enq_lock+0x26>
 800e3c4:	4a09      	ldr	r2, [pc, #36]	@ (800e3ec <enq_lock+0x40>)
 800e3c6:	687b      	ldr	r3, [r7, #4]
 800e3c8:	011b      	lsls	r3, r3, #4
 800e3ca:	4413      	add	r3, r2
 800e3cc:	681b      	ldr	r3, [r3, #0]
 800e3ce:	2b00      	cmp	r3, #0
 800e3d0:	d1f2      	bne.n	800e3b8 <enq_lock+0xc>
	return (i == _FS_LOCK) ? 0 : 1;
 800e3d2:	687b      	ldr	r3, [r7, #4]
 800e3d4:	2b02      	cmp	r3, #2
 800e3d6:	bf14      	ite	ne
 800e3d8:	2301      	movne	r3, #1
 800e3da:	2300      	moveq	r3, #0
 800e3dc:	b2db      	uxtb	r3, r3
}
 800e3de:	4618      	mov	r0, r3
 800e3e0:	370c      	adds	r7, #12
 800e3e2:	46bd      	mov	sp, r7
 800e3e4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e3e8:	4770      	bx	lr
 800e3ea:	bf00      	nop
 800e3ec:	20006bd0 	.word	0x20006bd0

0800e3f0 <inc_lock>:
static
UINT inc_lock (	/* Increment object open counter and returns its index (0:Internal error) */
	DIR* dp,	/* Directory object pointing the file to register or increment */
	int acc		/* Desired access (0:Read, 1:Write, 2:Delete/Rename) */
)
{
 800e3f0:	b480      	push	{r7}
 800e3f2:	b085      	sub	sp, #20
 800e3f4:	af00      	add	r7, sp, #0
 800e3f6:	6078      	str	r0, [r7, #4]
 800e3f8:	6039      	str	r1, [r7, #0]
	UINT i;


	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e3fa:	2300      	movs	r3, #0
 800e3fc:	60fb      	str	r3, [r7, #12]
 800e3fe:	e01f      	b.n	800e440 <inc_lock+0x50>
		if (Files[i].fs == dp->obj.fs &&
 800e400:	4a41      	ldr	r2, [pc, #260]	@ (800e508 <inc_lock+0x118>)
 800e402:	68fb      	ldr	r3, [r7, #12]
 800e404:	011b      	lsls	r3, r3, #4
 800e406:	4413      	add	r3, r2
 800e408:	681a      	ldr	r2, [r3, #0]
 800e40a:	687b      	ldr	r3, [r7, #4]
 800e40c:	681b      	ldr	r3, [r3, #0]
 800e40e:	429a      	cmp	r2, r3
 800e410:	d113      	bne.n	800e43a <inc_lock+0x4a>
			Files[i].clu == dp->obj.sclust &&
 800e412:	4a3d      	ldr	r2, [pc, #244]	@ (800e508 <inc_lock+0x118>)
 800e414:	68fb      	ldr	r3, [r7, #12]
 800e416:	011b      	lsls	r3, r3, #4
 800e418:	4413      	add	r3, r2
 800e41a:	3304      	adds	r3, #4
 800e41c:	681a      	ldr	r2, [r3, #0]
 800e41e:	687b      	ldr	r3, [r7, #4]
 800e420:	689b      	ldr	r3, [r3, #8]
		if (Files[i].fs == dp->obj.fs &&
 800e422:	429a      	cmp	r2, r3
 800e424:	d109      	bne.n	800e43a <inc_lock+0x4a>
			Files[i].ofs == dp->dptr) break;
 800e426:	4a38      	ldr	r2, [pc, #224]	@ (800e508 <inc_lock+0x118>)
 800e428:	68fb      	ldr	r3, [r7, #12]
 800e42a:	011b      	lsls	r3, r3, #4
 800e42c:	4413      	add	r3, r2
 800e42e:	3308      	adds	r3, #8
 800e430:	681a      	ldr	r2, [r3, #0]
 800e432:	687b      	ldr	r3, [r7, #4]
 800e434:	695b      	ldr	r3, [r3, #20]
			Files[i].clu == dp->obj.sclust &&
 800e436:	429a      	cmp	r2, r3
 800e438:	d006      	beq.n	800e448 <inc_lock+0x58>
	for (i = 0; i < _FS_LOCK; i++) {	/* Find the object */
 800e43a:	68fb      	ldr	r3, [r7, #12]
 800e43c:	3301      	adds	r3, #1
 800e43e:	60fb      	str	r3, [r7, #12]
 800e440:	68fb      	ldr	r3, [r7, #12]
 800e442:	2b01      	cmp	r3, #1
 800e444:	d9dc      	bls.n	800e400 <inc_lock+0x10>
 800e446:	e000      	b.n	800e44a <inc_lock+0x5a>
			Files[i].ofs == dp->dptr) break;
 800e448:	bf00      	nop
	}

	if (i == _FS_LOCK) {				/* Not opened. Register it as new. */
 800e44a:	68fb      	ldr	r3, [r7, #12]
 800e44c:	2b02      	cmp	r3, #2
 800e44e:	d132      	bne.n	800e4b6 <inc_lock+0xc6>
		for (i = 0; i < _FS_LOCK && Files[i].fs; i++) ;
 800e450:	2300      	movs	r3, #0
 800e452:	60fb      	str	r3, [r7, #12]
 800e454:	e002      	b.n	800e45c <inc_lock+0x6c>
 800e456:	68fb      	ldr	r3, [r7, #12]
 800e458:	3301      	adds	r3, #1
 800e45a:	60fb      	str	r3, [r7, #12]
 800e45c:	68fb      	ldr	r3, [r7, #12]
 800e45e:	2b01      	cmp	r3, #1
 800e460:	d806      	bhi.n	800e470 <inc_lock+0x80>
 800e462:	4a29      	ldr	r2, [pc, #164]	@ (800e508 <inc_lock+0x118>)
 800e464:	68fb      	ldr	r3, [r7, #12]
 800e466:	011b      	lsls	r3, r3, #4
 800e468:	4413      	add	r3, r2
 800e46a:	681b      	ldr	r3, [r3, #0]
 800e46c:	2b00      	cmp	r3, #0
 800e46e:	d1f2      	bne.n	800e456 <inc_lock+0x66>
		if (i == _FS_LOCK) return 0;	/* No free entry to register (int err) */
 800e470:	68fb      	ldr	r3, [r7, #12]
 800e472:	2b02      	cmp	r3, #2
 800e474:	d101      	bne.n	800e47a <inc_lock+0x8a>
 800e476:	2300      	movs	r3, #0
 800e478:	e040      	b.n	800e4fc <inc_lock+0x10c>
		Files[i].fs = dp->obj.fs;
 800e47a:	687b      	ldr	r3, [r7, #4]
 800e47c:	681a      	ldr	r2, [r3, #0]
 800e47e:	4922      	ldr	r1, [pc, #136]	@ (800e508 <inc_lock+0x118>)
 800e480:	68fb      	ldr	r3, [r7, #12]
 800e482:	011b      	lsls	r3, r3, #4
 800e484:	440b      	add	r3, r1
 800e486:	601a      	str	r2, [r3, #0]
		Files[i].clu = dp->obj.sclust;
 800e488:	687b      	ldr	r3, [r7, #4]
 800e48a:	689a      	ldr	r2, [r3, #8]
 800e48c:	491e      	ldr	r1, [pc, #120]	@ (800e508 <inc_lock+0x118>)
 800e48e:	68fb      	ldr	r3, [r7, #12]
 800e490:	011b      	lsls	r3, r3, #4
 800e492:	440b      	add	r3, r1
 800e494:	3304      	adds	r3, #4
 800e496:	601a      	str	r2, [r3, #0]
		Files[i].ofs = dp->dptr;
 800e498:	687b      	ldr	r3, [r7, #4]
 800e49a:	695a      	ldr	r2, [r3, #20]
 800e49c:	491a      	ldr	r1, [pc, #104]	@ (800e508 <inc_lock+0x118>)
 800e49e:	68fb      	ldr	r3, [r7, #12]
 800e4a0:	011b      	lsls	r3, r3, #4
 800e4a2:	440b      	add	r3, r1
 800e4a4:	3308      	adds	r3, #8
 800e4a6:	601a      	str	r2, [r3, #0]
		Files[i].ctr = 0;
 800e4a8:	4a17      	ldr	r2, [pc, #92]	@ (800e508 <inc_lock+0x118>)
 800e4aa:	68fb      	ldr	r3, [r7, #12]
 800e4ac:	011b      	lsls	r3, r3, #4
 800e4ae:	4413      	add	r3, r2
 800e4b0:	330c      	adds	r3, #12
 800e4b2:	2200      	movs	r2, #0
 800e4b4:	801a      	strh	r2, [r3, #0]
	}

	if (acc && Files[i].ctr) return 0;	/* Access violation (int err) */
 800e4b6:	683b      	ldr	r3, [r7, #0]
 800e4b8:	2b00      	cmp	r3, #0
 800e4ba:	d009      	beq.n	800e4d0 <inc_lock+0xe0>
 800e4bc:	4a12      	ldr	r2, [pc, #72]	@ (800e508 <inc_lock+0x118>)
 800e4be:	68fb      	ldr	r3, [r7, #12]
 800e4c0:	011b      	lsls	r3, r3, #4
 800e4c2:	4413      	add	r3, r2
 800e4c4:	330c      	adds	r3, #12
 800e4c6:	881b      	ldrh	r3, [r3, #0]
 800e4c8:	2b00      	cmp	r3, #0
 800e4ca:	d001      	beq.n	800e4d0 <inc_lock+0xe0>
 800e4cc:	2300      	movs	r3, #0
 800e4ce:	e015      	b.n	800e4fc <inc_lock+0x10c>

	Files[i].ctr = acc ? 0x100 : Files[i].ctr + 1;	/* Set semaphore value */
 800e4d0:	683b      	ldr	r3, [r7, #0]
 800e4d2:	2b00      	cmp	r3, #0
 800e4d4:	d108      	bne.n	800e4e8 <inc_lock+0xf8>
 800e4d6:	4a0c      	ldr	r2, [pc, #48]	@ (800e508 <inc_lock+0x118>)
 800e4d8:	68fb      	ldr	r3, [r7, #12]
 800e4da:	011b      	lsls	r3, r3, #4
 800e4dc:	4413      	add	r3, r2
 800e4de:	330c      	adds	r3, #12
 800e4e0:	881b      	ldrh	r3, [r3, #0]
 800e4e2:	3301      	adds	r3, #1
 800e4e4:	b29a      	uxth	r2, r3
 800e4e6:	e001      	b.n	800e4ec <inc_lock+0xfc>
 800e4e8:	f44f 7280 	mov.w	r2, #256	@ 0x100
 800e4ec:	4906      	ldr	r1, [pc, #24]	@ (800e508 <inc_lock+0x118>)
 800e4ee:	68fb      	ldr	r3, [r7, #12]
 800e4f0:	011b      	lsls	r3, r3, #4
 800e4f2:	440b      	add	r3, r1
 800e4f4:	330c      	adds	r3, #12
 800e4f6:	801a      	strh	r2, [r3, #0]

	return i + 1;
 800e4f8:	68fb      	ldr	r3, [r7, #12]
 800e4fa:	3301      	adds	r3, #1
}
 800e4fc:	4618      	mov	r0, r3
 800e4fe:	3714      	adds	r7, #20
 800e500:	46bd      	mov	sp, r7
 800e502:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e506:	4770      	bx	lr
 800e508:	20006bd0 	.word	0x20006bd0

0800e50c <dec_lock>:

static
FRESULT dec_lock (	/* Decrement object open counter */
	UINT i			/* Semaphore index (1..) */
)
{
 800e50c:	b480      	push	{r7}
 800e50e:	b085      	sub	sp, #20
 800e510:	af00      	add	r7, sp, #0
 800e512:	6078      	str	r0, [r7, #4]
	WORD n;
	FRESULT res;


	if (--i < _FS_LOCK) {	/* Shift index number origin from 0 */
 800e514:	687b      	ldr	r3, [r7, #4]
 800e516:	3b01      	subs	r3, #1
 800e518:	607b      	str	r3, [r7, #4]
 800e51a:	687b      	ldr	r3, [r7, #4]
 800e51c:	2b01      	cmp	r3, #1
 800e51e:	d825      	bhi.n	800e56c <dec_lock+0x60>
		n = Files[i].ctr;
 800e520:	4a17      	ldr	r2, [pc, #92]	@ (800e580 <dec_lock+0x74>)
 800e522:	687b      	ldr	r3, [r7, #4]
 800e524:	011b      	lsls	r3, r3, #4
 800e526:	4413      	add	r3, r2
 800e528:	330c      	adds	r3, #12
 800e52a:	881b      	ldrh	r3, [r3, #0]
 800e52c:	81fb      	strh	r3, [r7, #14]
		if (n == 0x100) n = 0;		/* If write mode open, delete the entry */
 800e52e:	89fb      	ldrh	r3, [r7, #14]
 800e530:	f5b3 7f80 	cmp.w	r3, #256	@ 0x100
 800e534:	d101      	bne.n	800e53a <dec_lock+0x2e>
 800e536:	2300      	movs	r3, #0
 800e538:	81fb      	strh	r3, [r7, #14]
		if (n > 0) n--;				/* Decrement read mode open count */
 800e53a:	89fb      	ldrh	r3, [r7, #14]
 800e53c:	2b00      	cmp	r3, #0
 800e53e:	d002      	beq.n	800e546 <dec_lock+0x3a>
 800e540:	89fb      	ldrh	r3, [r7, #14]
 800e542:	3b01      	subs	r3, #1
 800e544:	81fb      	strh	r3, [r7, #14]
		Files[i].ctr = n;
 800e546:	4a0e      	ldr	r2, [pc, #56]	@ (800e580 <dec_lock+0x74>)
 800e548:	687b      	ldr	r3, [r7, #4]
 800e54a:	011b      	lsls	r3, r3, #4
 800e54c:	4413      	add	r3, r2
 800e54e:	330c      	adds	r3, #12
 800e550:	89fa      	ldrh	r2, [r7, #14]
 800e552:	801a      	strh	r2, [r3, #0]
		if (n == 0) Files[i].fs = 0;	/* Delete the entry if open count gets zero */
 800e554:	89fb      	ldrh	r3, [r7, #14]
 800e556:	2b00      	cmp	r3, #0
 800e558:	d105      	bne.n	800e566 <dec_lock+0x5a>
 800e55a:	4a09      	ldr	r2, [pc, #36]	@ (800e580 <dec_lock+0x74>)
 800e55c:	687b      	ldr	r3, [r7, #4]
 800e55e:	011b      	lsls	r3, r3, #4
 800e560:	4413      	add	r3, r2
 800e562:	2200      	movs	r2, #0
 800e564:	601a      	str	r2, [r3, #0]
		res = FR_OK;
 800e566:	2300      	movs	r3, #0
 800e568:	737b      	strb	r3, [r7, #13]
 800e56a:	e001      	b.n	800e570 <dec_lock+0x64>
	} else {
		res = FR_INT_ERR;			/* Invalid index nunber */
 800e56c:	2302      	movs	r3, #2
 800e56e:	737b      	strb	r3, [r7, #13]
	}
	return res;
 800e570:	7b7b      	ldrb	r3, [r7, #13]
}
 800e572:	4618      	mov	r0, r3
 800e574:	3714      	adds	r7, #20
 800e576:	46bd      	mov	sp, r7
 800e578:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e57c:	4770      	bx	lr
 800e57e:	bf00      	nop
 800e580:	20006bd0 	.word	0x20006bd0

0800e584 <clear_lock>:

static
void clear_lock (	/* Clear lock entries of the volume */
	FATFS *fs
)
{
 800e584:	b480      	push	{r7}
 800e586:	b085      	sub	sp, #20
 800e588:	af00      	add	r7, sp, #0
 800e58a:	6078      	str	r0, [r7, #4]
	UINT i;

	for (i = 0; i < _FS_LOCK; i++) {
 800e58c:	2300      	movs	r3, #0
 800e58e:	60fb      	str	r3, [r7, #12]
 800e590:	e010      	b.n	800e5b4 <clear_lock+0x30>
		if (Files[i].fs == fs) Files[i].fs = 0;
 800e592:	4a0d      	ldr	r2, [pc, #52]	@ (800e5c8 <clear_lock+0x44>)
 800e594:	68fb      	ldr	r3, [r7, #12]
 800e596:	011b      	lsls	r3, r3, #4
 800e598:	4413      	add	r3, r2
 800e59a:	681b      	ldr	r3, [r3, #0]
 800e59c:	687a      	ldr	r2, [r7, #4]
 800e59e:	429a      	cmp	r2, r3
 800e5a0:	d105      	bne.n	800e5ae <clear_lock+0x2a>
 800e5a2:	4a09      	ldr	r2, [pc, #36]	@ (800e5c8 <clear_lock+0x44>)
 800e5a4:	68fb      	ldr	r3, [r7, #12]
 800e5a6:	011b      	lsls	r3, r3, #4
 800e5a8:	4413      	add	r3, r2
 800e5aa:	2200      	movs	r2, #0
 800e5ac:	601a      	str	r2, [r3, #0]
	for (i = 0; i < _FS_LOCK; i++) {
 800e5ae:	68fb      	ldr	r3, [r7, #12]
 800e5b0:	3301      	adds	r3, #1
 800e5b2:	60fb      	str	r3, [r7, #12]
 800e5b4:	68fb      	ldr	r3, [r7, #12]
 800e5b6:	2b01      	cmp	r3, #1
 800e5b8:	d9eb      	bls.n	800e592 <clear_lock+0xe>
	}
}
 800e5ba:	bf00      	nop
 800e5bc:	bf00      	nop
 800e5be:	3714      	adds	r7, #20
 800e5c0:	46bd      	mov	sp, r7
 800e5c2:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e5c6:	4770      	bx	lr
 800e5c8:	20006bd0 	.word	0x20006bd0

0800e5cc <sync_window>:
#if !_FS_READONLY
static
FRESULT sync_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs			/* File system object */
)
{
 800e5cc:	b580      	push	{r7, lr}
 800e5ce:	b086      	sub	sp, #24
 800e5d0:	af00      	add	r7, sp, #0
 800e5d2:	6078      	str	r0, [r7, #4]
	DWORD wsect;
	UINT nf;
	FRESULT res = FR_OK;
 800e5d4:	2300      	movs	r3, #0
 800e5d6:	73fb      	strb	r3, [r7, #15]


	if (fs->wflag) {	/* Write back the sector if it is dirty */
 800e5d8:	687b      	ldr	r3, [r7, #4]
 800e5da:	78db      	ldrb	r3, [r3, #3]
 800e5dc:	2b00      	cmp	r3, #0
 800e5de:	d034      	beq.n	800e64a <sync_window+0x7e>
		wsect = fs->winsect;	/* Current sector number */
 800e5e0:	687b      	ldr	r3, [r7, #4]
 800e5e2:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e5e4:	617b      	str	r3, [r7, #20]
		if (disk_write(fs->drv, fs->win, wsect, 1) != RES_OK) {
 800e5e6:	687b      	ldr	r3, [r7, #4]
 800e5e8:	7858      	ldrb	r0, [r3, #1]
 800e5ea:	687b      	ldr	r3, [r7, #4]
 800e5ec:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e5f0:	2301      	movs	r3, #1
 800e5f2:	697a      	ldr	r2, [r7, #20]
 800e5f4:	f7ff fd3e 	bl	800e074 <disk_write>
 800e5f8:	4603      	mov	r3, r0
 800e5fa:	2b00      	cmp	r3, #0
 800e5fc:	d002      	beq.n	800e604 <sync_window+0x38>
			res = FR_DISK_ERR;
 800e5fe:	2301      	movs	r3, #1
 800e600:	73fb      	strb	r3, [r7, #15]
 800e602:	e022      	b.n	800e64a <sync_window+0x7e>
		} else {
			fs->wflag = 0;
 800e604:	687b      	ldr	r3, [r7, #4]
 800e606:	2200      	movs	r2, #0
 800e608:	70da      	strb	r2, [r3, #3]
			if (wsect - fs->fatbase < fs->fsize) {		/* Is it in the FAT area? */
 800e60a:	687b      	ldr	r3, [r7, #4]
 800e60c:	6a1b      	ldr	r3, [r3, #32]
 800e60e:	697a      	ldr	r2, [r7, #20]
 800e610:	1ad2      	subs	r2, r2, r3
 800e612:	687b      	ldr	r3, [r7, #4]
 800e614:	699b      	ldr	r3, [r3, #24]
 800e616:	429a      	cmp	r2, r3
 800e618:	d217      	bcs.n	800e64a <sync_window+0x7e>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e61a:	687b      	ldr	r3, [r7, #4]
 800e61c:	789b      	ldrb	r3, [r3, #2]
 800e61e:	613b      	str	r3, [r7, #16]
 800e620:	e010      	b.n	800e644 <sync_window+0x78>
					wsect += fs->fsize;
 800e622:	687b      	ldr	r3, [r7, #4]
 800e624:	699b      	ldr	r3, [r3, #24]
 800e626:	697a      	ldr	r2, [r7, #20]
 800e628:	4413      	add	r3, r2
 800e62a:	617b      	str	r3, [r7, #20]
					disk_write(fs->drv, fs->win, wsect, 1);
 800e62c:	687b      	ldr	r3, [r7, #4]
 800e62e:	7858      	ldrb	r0, [r3, #1]
 800e630:	687b      	ldr	r3, [r7, #4]
 800e632:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e636:	2301      	movs	r3, #1
 800e638:	697a      	ldr	r2, [r7, #20]
 800e63a:	f7ff fd1b 	bl	800e074 <disk_write>
				for (nf = fs->n_fats; nf >= 2; nf--) {	/* Reflect the change to all FAT copies */
 800e63e:	693b      	ldr	r3, [r7, #16]
 800e640:	3b01      	subs	r3, #1
 800e642:	613b      	str	r3, [r7, #16]
 800e644:	693b      	ldr	r3, [r7, #16]
 800e646:	2b01      	cmp	r3, #1
 800e648:	d8eb      	bhi.n	800e622 <sync_window+0x56>
				}
			}
		}
	}
	return res;
 800e64a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e64c:	4618      	mov	r0, r3
 800e64e:	3718      	adds	r7, #24
 800e650:	46bd      	mov	sp, r7
 800e652:	bd80      	pop	{r7, pc}

0800e654 <move_window>:
static
FRESULT move_window (	/* Returns FR_OK or FR_DISK_ERROR */
	FATFS* fs,			/* File system object */
	DWORD sector		/* Sector number to make appearance in the fs->win[] */
)
{
 800e654:	b580      	push	{r7, lr}
 800e656:	b084      	sub	sp, #16
 800e658:	af00      	add	r7, sp, #0
 800e65a:	6078      	str	r0, [r7, #4]
 800e65c:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_OK;
 800e65e:	2300      	movs	r3, #0
 800e660:	73fb      	strb	r3, [r7, #15]


	if (sector != fs->winsect) {	/* Window offset changed? */
 800e662:	687b      	ldr	r3, [r7, #4]
 800e664:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800e666:	683a      	ldr	r2, [r7, #0]
 800e668:	429a      	cmp	r2, r3
 800e66a:	d01b      	beq.n	800e6a4 <move_window+0x50>
#if !_FS_READONLY
		res = sync_window(fs);		/* Write-back changes */
 800e66c:	6878      	ldr	r0, [r7, #4]
 800e66e:	f7ff ffad 	bl	800e5cc <sync_window>
 800e672:	4603      	mov	r3, r0
 800e674:	73fb      	strb	r3, [r7, #15]
#endif
		if (res == FR_OK) {			/* Fill sector window with new data */
 800e676:	7bfb      	ldrb	r3, [r7, #15]
 800e678:	2b00      	cmp	r3, #0
 800e67a:	d113      	bne.n	800e6a4 <move_window+0x50>
			if (disk_read(fs->drv, fs->win, sector, 1) != RES_OK) {
 800e67c:	687b      	ldr	r3, [r7, #4]
 800e67e:	7858      	ldrb	r0, [r3, #1]
 800e680:	687b      	ldr	r3, [r7, #4]
 800e682:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e686:	2301      	movs	r3, #1
 800e688:	683a      	ldr	r2, [r7, #0]
 800e68a:	f7ff fcd3 	bl	800e034 <disk_read>
 800e68e:	4603      	mov	r3, r0
 800e690:	2b00      	cmp	r3, #0
 800e692:	d004      	beq.n	800e69e <move_window+0x4a>
				sector = 0xFFFFFFFF;	/* Invalidate window if data is not reliable */
 800e694:	f04f 33ff 	mov.w	r3, #4294967295
 800e698:	603b      	str	r3, [r7, #0]
				res = FR_DISK_ERR;
 800e69a:	2301      	movs	r3, #1
 800e69c:	73fb      	strb	r3, [r7, #15]
			}
			fs->winsect = sector;
 800e69e:	687b      	ldr	r3, [r7, #4]
 800e6a0:	683a      	ldr	r2, [r7, #0]
 800e6a2:	62da      	str	r2, [r3, #44]	@ 0x2c
		}
	}
	return res;
 800e6a4:	7bfb      	ldrb	r3, [r7, #15]
}
 800e6a6:	4618      	mov	r0, r3
 800e6a8:	3710      	adds	r7, #16
 800e6aa:	46bd      	mov	sp, r7
 800e6ac:	bd80      	pop	{r7, pc}
	...

0800e6b0 <sync_fs>:

static
FRESULT sync_fs (	/* FR_OK:succeeded, !=0:error */
	FATFS* fs		/* File system object */
)
{
 800e6b0:	b580      	push	{r7, lr}
 800e6b2:	b084      	sub	sp, #16
 800e6b4:	af00      	add	r7, sp, #0
 800e6b6:	6078      	str	r0, [r7, #4]
	FRESULT res;


	res = sync_window(fs);
 800e6b8:	6878      	ldr	r0, [r7, #4]
 800e6ba:	f7ff ff87 	bl	800e5cc <sync_window>
 800e6be:	4603      	mov	r3, r0
 800e6c0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK) {
 800e6c2:	7bfb      	ldrb	r3, [r7, #15]
 800e6c4:	2b00      	cmp	r3, #0
 800e6c6:	d158      	bne.n	800e77a <sync_fs+0xca>
		/* Update FSInfo sector if needed */
		if (fs->fs_type == FS_FAT32 && fs->fsi_flag == 1) {
 800e6c8:	687b      	ldr	r3, [r7, #4]
 800e6ca:	781b      	ldrb	r3, [r3, #0]
 800e6cc:	2b03      	cmp	r3, #3
 800e6ce:	d148      	bne.n	800e762 <sync_fs+0xb2>
 800e6d0:	687b      	ldr	r3, [r7, #4]
 800e6d2:	791b      	ldrb	r3, [r3, #4]
 800e6d4:	2b01      	cmp	r3, #1
 800e6d6:	d144      	bne.n	800e762 <sync_fs+0xb2>
			/* Create FSInfo structure */
			mem_set(fs->win, 0, SS(fs));
 800e6d8:	687b      	ldr	r3, [r7, #4]
 800e6da:	3330      	adds	r3, #48	@ 0x30
 800e6dc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800e6e0:	2100      	movs	r1, #0
 800e6e2:	4618      	mov	r0, r3
 800e6e4:	f7ff fda8 	bl	800e238 <mem_set>
			st_word(fs->win + BS_55AA, 0xAA55);
 800e6e8:	687b      	ldr	r3, [r7, #4]
 800e6ea:	3330      	adds	r3, #48	@ 0x30
 800e6ec:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800e6f0:	f64a 2155 	movw	r1, #43605	@ 0xaa55
 800e6f4:	4618      	mov	r0, r3
 800e6f6:	f7ff fd37 	bl	800e168 <st_word>
			st_dword(fs->win + FSI_LeadSig, 0x41615252);
 800e6fa:	687b      	ldr	r3, [r7, #4]
 800e6fc:	3330      	adds	r3, #48	@ 0x30
 800e6fe:	4921      	ldr	r1, [pc, #132]	@ (800e784 <sync_fs+0xd4>)
 800e700:	4618      	mov	r0, r3
 800e702:	f7ff fd4c 	bl	800e19e <st_dword>
			st_dword(fs->win + FSI_StrucSig, 0x61417272);
 800e706:	687b      	ldr	r3, [r7, #4]
 800e708:	3330      	adds	r3, #48	@ 0x30
 800e70a:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800e70e:	491e      	ldr	r1, [pc, #120]	@ (800e788 <sync_fs+0xd8>)
 800e710:	4618      	mov	r0, r3
 800e712:	f7ff fd44 	bl	800e19e <st_dword>
			st_dword(fs->win + FSI_Free_Count, fs->free_clst);
 800e716:	687b      	ldr	r3, [r7, #4]
 800e718:	3330      	adds	r3, #48	@ 0x30
 800e71a:	f503 72f4 	add.w	r2, r3, #488	@ 0x1e8
 800e71e:	687b      	ldr	r3, [r7, #4]
 800e720:	691b      	ldr	r3, [r3, #16]
 800e722:	4619      	mov	r1, r3
 800e724:	4610      	mov	r0, r2
 800e726:	f7ff fd3a 	bl	800e19e <st_dword>
			st_dword(fs->win + FSI_Nxt_Free, fs->last_clst);
 800e72a:	687b      	ldr	r3, [r7, #4]
 800e72c:	3330      	adds	r3, #48	@ 0x30
 800e72e:	f503 72f6 	add.w	r2, r3, #492	@ 0x1ec
 800e732:	687b      	ldr	r3, [r7, #4]
 800e734:	68db      	ldr	r3, [r3, #12]
 800e736:	4619      	mov	r1, r3
 800e738:	4610      	mov	r0, r2
 800e73a:	f7ff fd30 	bl	800e19e <st_dword>
			/* Write it into the FSInfo sector */
			fs->winsect = fs->volbase + 1;
 800e73e:	687b      	ldr	r3, [r7, #4]
 800e740:	69db      	ldr	r3, [r3, #28]
 800e742:	1c5a      	adds	r2, r3, #1
 800e744:	687b      	ldr	r3, [r7, #4]
 800e746:	62da      	str	r2, [r3, #44]	@ 0x2c
			disk_write(fs->drv, fs->win, fs->winsect, 1);
 800e748:	687b      	ldr	r3, [r7, #4]
 800e74a:	7858      	ldrb	r0, [r3, #1]
 800e74c:	687b      	ldr	r3, [r7, #4]
 800e74e:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800e752:	687b      	ldr	r3, [r7, #4]
 800e754:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800e756:	2301      	movs	r3, #1
 800e758:	f7ff fc8c 	bl	800e074 <disk_write>
			fs->fsi_flag = 0;
 800e75c:	687b      	ldr	r3, [r7, #4]
 800e75e:	2200      	movs	r2, #0
 800e760:	711a      	strb	r2, [r3, #4]
		}
		/* Make sure that no pending write process in the physical drive */
		if (disk_ioctl(fs->drv, CTRL_SYNC, 0) != RES_OK) res = FR_DISK_ERR;
 800e762:	687b      	ldr	r3, [r7, #4]
 800e764:	785b      	ldrb	r3, [r3, #1]
 800e766:	2200      	movs	r2, #0
 800e768:	2100      	movs	r1, #0
 800e76a:	4618      	mov	r0, r3
 800e76c:	f7ff fca2 	bl	800e0b4 <disk_ioctl>
 800e770:	4603      	mov	r3, r0
 800e772:	2b00      	cmp	r3, #0
 800e774:	d001      	beq.n	800e77a <sync_fs+0xca>
 800e776:	2301      	movs	r3, #1
 800e778:	73fb      	strb	r3, [r7, #15]
	}

	return res;
 800e77a:	7bfb      	ldrb	r3, [r7, #15]
}
 800e77c:	4618      	mov	r0, r3
 800e77e:	3710      	adds	r7, #16
 800e780:	46bd      	mov	sp, r7
 800e782:	bd80      	pop	{r7, pc}
 800e784:	41615252 	.word	0x41615252
 800e788:	61417272 	.word	0x61417272

0800e78c <clust2sect>:
static
DWORD clust2sect (	/* !=0:Sector number, 0:Failed (invalid cluster#) */
	FATFS* fs,		/* File system object */
	DWORD clst		/* Cluster# to be converted */
)
{
 800e78c:	b480      	push	{r7}
 800e78e:	b083      	sub	sp, #12
 800e790:	af00      	add	r7, sp, #0
 800e792:	6078      	str	r0, [r7, #4]
 800e794:	6039      	str	r1, [r7, #0]
	clst -= 2;
 800e796:	683b      	ldr	r3, [r7, #0]
 800e798:	3b02      	subs	r3, #2
 800e79a:	603b      	str	r3, [r7, #0]
	if (clst >= fs->n_fatent - 2) return 0;		/* Invalid cluster# */
 800e79c:	687b      	ldr	r3, [r7, #4]
 800e79e:	695b      	ldr	r3, [r3, #20]
 800e7a0:	3b02      	subs	r3, #2
 800e7a2:	683a      	ldr	r2, [r7, #0]
 800e7a4:	429a      	cmp	r2, r3
 800e7a6:	d301      	bcc.n	800e7ac <clust2sect+0x20>
 800e7a8:	2300      	movs	r3, #0
 800e7aa:	e008      	b.n	800e7be <clust2sect+0x32>
	return clst * fs->csize + fs->database;
 800e7ac:	687b      	ldr	r3, [r7, #4]
 800e7ae:	895b      	ldrh	r3, [r3, #10]
 800e7b0:	461a      	mov	r2, r3
 800e7b2:	683b      	ldr	r3, [r7, #0]
 800e7b4:	fb03 f202 	mul.w	r2, r3, r2
 800e7b8:	687b      	ldr	r3, [r7, #4]
 800e7ba:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 800e7bc:	4413      	add	r3, r2
}
 800e7be:	4618      	mov	r0, r3
 800e7c0:	370c      	adds	r7, #12
 800e7c2:	46bd      	mov	sp, r7
 800e7c4:	f85d 7b04 	ldr.w	r7, [sp], #4
 800e7c8:	4770      	bx	lr

0800e7ca <get_fat>:
static
DWORD get_fat (	/* 0xFFFFFFFF:Disk error, 1:Internal error, 2..0x7FFFFFFF:Cluster status */
	_FDID* obj,	/* Corresponding object */
	DWORD clst	/* Cluster number to get the value */
)
{
 800e7ca:	b580      	push	{r7, lr}
 800e7cc:	b086      	sub	sp, #24
 800e7ce:	af00      	add	r7, sp, #0
 800e7d0:	6078      	str	r0, [r7, #4]
 800e7d2:	6039      	str	r1, [r7, #0]
	UINT wc, bc;
	DWORD val;
	FATFS *fs = obj->fs;
 800e7d4:	687b      	ldr	r3, [r7, #4]
 800e7d6:	681b      	ldr	r3, [r3, #0]
 800e7d8:	613b      	str	r3, [r7, #16]


	if (clst < 2 || clst >= fs->n_fatent) {	/* Check if in valid range */
 800e7da:	683b      	ldr	r3, [r7, #0]
 800e7dc:	2b01      	cmp	r3, #1
 800e7de:	d904      	bls.n	800e7ea <get_fat+0x20>
 800e7e0:	693b      	ldr	r3, [r7, #16]
 800e7e2:	695b      	ldr	r3, [r3, #20]
 800e7e4:	683a      	ldr	r2, [r7, #0]
 800e7e6:	429a      	cmp	r2, r3
 800e7e8:	d302      	bcc.n	800e7f0 <get_fat+0x26>
		val = 1;	/* Internal error */
 800e7ea:	2301      	movs	r3, #1
 800e7ec:	617b      	str	r3, [r7, #20]
 800e7ee:	e08e      	b.n	800e90e <get_fat+0x144>

	} else {
		val = 0xFFFFFFFF;	/* Default value falls on disk error */
 800e7f0:	f04f 33ff 	mov.w	r3, #4294967295
 800e7f4:	617b      	str	r3, [r7, #20]

		switch (fs->fs_type) {
 800e7f6:	693b      	ldr	r3, [r7, #16]
 800e7f8:	781b      	ldrb	r3, [r3, #0]
 800e7fa:	2b03      	cmp	r3, #3
 800e7fc:	d061      	beq.n	800e8c2 <get_fat+0xf8>
 800e7fe:	2b03      	cmp	r3, #3
 800e800:	dc7b      	bgt.n	800e8fa <get_fat+0x130>
 800e802:	2b01      	cmp	r3, #1
 800e804:	d002      	beq.n	800e80c <get_fat+0x42>
 800e806:	2b02      	cmp	r3, #2
 800e808:	d041      	beq.n	800e88e <get_fat+0xc4>
 800e80a:	e076      	b.n	800e8fa <get_fat+0x130>
		case FS_FAT12 :
			bc = (UINT)clst; bc += bc / 2;
 800e80c:	683b      	ldr	r3, [r7, #0]
 800e80e:	60fb      	str	r3, [r7, #12]
 800e810:	68fb      	ldr	r3, [r7, #12]
 800e812:	085b      	lsrs	r3, r3, #1
 800e814:	68fa      	ldr	r2, [r7, #12]
 800e816:	4413      	add	r3, r2
 800e818:	60fb      	str	r3, [r7, #12]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e81a:	693b      	ldr	r3, [r7, #16]
 800e81c:	6a1a      	ldr	r2, [r3, #32]
 800e81e:	68fb      	ldr	r3, [r7, #12]
 800e820:	0a5b      	lsrs	r3, r3, #9
 800e822:	4413      	add	r3, r2
 800e824:	4619      	mov	r1, r3
 800e826:	6938      	ldr	r0, [r7, #16]
 800e828:	f7ff ff14 	bl	800e654 <move_window>
 800e82c:	4603      	mov	r3, r0
 800e82e:	2b00      	cmp	r3, #0
 800e830:	d166      	bne.n	800e900 <get_fat+0x136>
			wc = fs->win[bc++ % SS(fs)];
 800e832:	68fb      	ldr	r3, [r7, #12]
 800e834:	1c5a      	adds	r2, r3, #1
 800e836:	60fa      	str	r2, [r7, #12]
 800e838:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e83c:	693a      	ldr	r2, [r7, #16]
 800e83e:	4413      	add	r3, r2
 800e840:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e844:	60bb      	str	r3, [r7, #8]
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e846:	693b      	ldr	r3, [r7, #16]
 800e848:	6a1a      	ldr	r2, [r3, #32]
 800e84a:	68fb      	ldr	r3, [r7, #12]
 800e84c:	0a5b      	lsrs	r3, r3, #9
 800e84e:	4413      	add	r3, r2
 800e850:	4619      	mov	r1, r3
 800e852:	6938      	ldr	r0, [r7, #16]
 800e854:	f7ff fefe 	bl	800e654 <move_window>
 800e858:	4603      	mov	r3, r0
 800e85a:	2b00      	cmp	r3, #0
 800e85c:	d152      	bne.n	800e904 <get_fat+0x13a>
			wc |= fs->win[bc % SS(fs)] << 8;
 800e85e:	68fb      	ldr	r3, [r7, #12]
 800e860:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e864:	693a      	ldr	r2, [r7, #16]
 800e866:	4413      	add	r3, r2
 800e868:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800e86c:	021b      	lsls	r3, r3, #8
 800e86e:	68ba      	ldr	r2, [r7, #8]
 800e870:	4313      	orrs	r3, r2
 800e872:	60bb      	str	r3, [r7, #8]
			val = (clst & 1) ? (wc >> 4) : (wc & 0xFFF);
 800e874:	683b      	ldr	r3, [r7, #0]
 800e876:	f003 0301 	and.w	r3, r3, #1
 800e87a:	2b00      	cmp	r3, #0
 800e87c:	d002      	beq.n	800e884 <get_fat+0xba>
 800e87e:	68bb      	ldr	r3, [r7, #8]
 800e880:	091b      	lsrs	r3, r3, #4
 800e882:	e002      	b.n	800e88a <get_fat+0xc0>
 800e884:	68bb      	ldr	r3, [r7, #8]
 800e886:	f3c3 030b 	ubfx	r3, r3, #0, #12
 800e88a:	617b      	str	r3, [r7, #20]
			break;
 800e88c:	e03f      	b.n	800e90e <get_fat+0x144>

		case FS_FAT16 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e88e:	693b      	ldr	r3, [r7, #16]
 800e890:	6a1a      	ldr	r2, [r3, #32]
 800e892:	683b      	ldr	r3, [r7, #0]
 800e894:	0a1b      	lsrs	r3, r3, #8
 800e896:	4413      	add	r3, r2
 800e898:	4619      	mov	r1, r3
 800e89a:	6938      	ldr	r0, [r7, #16]
 800e89c:	f7ff feda 	bl	800e654 <move_window>
 800e8a0:	4603      	mov	r3, r0
 800e8a2:	2b00      	cmp	r3, #0
 800e8a4:	d130      	bne.n	800e908 <get_fat+0x13e>
			val = ld_word(fs->win + clst * 2 % SS(fs));
 800e8a6:	693b      	ldr	r3, [r7, #16]
 800e8a8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e8ac:	683b      	ldr	r3, [r7, #0]
 800e8ae:	005b      	lsls	r3, r3, #1
 800e8b0:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800e8b4:	4413      	add	r3, r2
 800e8b6:	4618      	mov	r0, r3
 800e8b8:	f7ff fc1a 	bl	800e0f0 <ld_word>
 800e8bc:	4603      	mov	r3, r0
 800e8be:	617b      	str	r3, [r7, #20]
			break;
 800e8c0:	e025      	b.n	800e90e <get_fat+0x144>

		case FS_FAT32 :
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e8c2:	693b      	ldr	r3, [r7, #16]
 800e8c4:	6a1a      	ldr	r2, [r3, #32]
 800e8c6:	683b      	ldr	r3, [r7, #0]
 800e8c8:	09db      	lsrs	r3, r3, #7
 800e8ca:	4413      	add	r3, r2
 800e8cc:	4619      	mov	r1, r3
 800e8ce:	6938      	ldr	r0, [r7, #16]
 800e8d0:	f7ff fec0 	bl	800e654 <move_window>
 800e8d4:	4603      	mov	r3, r0
 800e8d6:	2b00      	cmp	r3, #0
 800e8d8:	d118      	bne.n	800e90c <get_fat+0x142>
			val = ld_dword(fs->win + clst * 4 % SS(fs)) & 0x0FFFFFFF;
 800e8da:	693b      	ldr	r3, [r7, #16]
 800e8dc:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e8e0:	683b      	ldr	r3, [r7, #0]
 800e8e2:	009b      	lsls	r3, r3, #2
 800e8e4:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800e8e8:	4413      	add	r3, r2
 800e8ea:	4618      	mov	r0, r3
 800e8ec:	f7ff fc19 	bl	800e122 <ld_dword>
 800e8f0:	4603      	mov	r3, r0
 800e8f2:	f023 4370 	bic.w	r3, r3, #4026531840	@ 0xf0000000
 800e8f6:	617b      	str	r3, [r7, #20]
			break;
 800e8f8:	e009      	b.n	800e90e <get_fat+0x144>
				}
			}
			/* go to default */
#endif
		default:
			val = 1;	/* Internal error */
 800e8fa:	2301      	movs	r3, #1
 800e8fc:	617b      	str	r3, [r7, #20]
 800e8fe:	e006      	b.n	800e90e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e900:	bf00      	nop
 800e902:	e004      	b.n	800e90e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (bc / SS(fs))) != FR_OK) break;
 800e904:	bf00      	nop
 800e906:	e002      	b.n	800e90e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 2))) != FR_OK) break;
 800e908:	bf00      	nop
 800e90a:	e000      	b.n	800e90e <get_fat+0x144>
			if (move_window(fs, fs->fatbase + (clst / (SS(fs) / 4))) != FR_OK) break;
 800e90c:	bf00      	nop
		}
	}

	return val;
 800e90e:	697b      	ldr	r3, [r7, #20]
}
 800e910:	4618      	mov	r0, r3
 800e912:	3718      	adds	r7, #24
 800e914:	46bd      	mov	sp, r7
 800e916:	bd80      	pop	{r7, pc}

0800e918 <put_fat>:
FRESULT put_fat (	/* FR_OK(0):succeeded, !=0:error */
	FATFS* fs,		/* Corresponding file system object */
	DWORD clst,		/* FAT index number (cluster number) to be changed */
	DWORD val		/* New value to be set to the entry */
)
{
 800e918:	b590      	push	{r4, r7, lr}
 800e91a:	b089      	sub	sp, #36	@ 0x24
 800e91c:	af00      	add	r7, sp, #0
 800e91e:	60f8      	str	r0, [r7, #12]
 800e920:	60b9      	str	r1, [r7, #8]
 800e922:	607a      	str	r2, [r7, #4]
	UINT bc;
	BYTE *p;
	FRESULT res = FR_INT_ERR;
 800e924:	2302      	movs	r3, #2
 800e926:	77fb      	strb	r3, [r7, #31]

	if (clst >= 2 && clst < fs->n_fatent) {	/* Check if in valid range */
 800e928:	68bb      	ldr	r3, [r7, #8]
 800e92a:	2b01      	cmp	r3, #1
 800e92c:	f240 80d9 	bls.w	800eae2 <put_fat+0x1ca>
 800e930:	68fb      	ldr	r3, [r7, #12]
 800e932:	695b      	ldr	r3, [r3, #20]
 800e934:	68ba      	ldr	r2, [r7, #8]
 800e936:	429a      	cmp	r2, r3
 800e938:	f080 80d3 	bcs.w	800eae2 <put_fat+0x1ca>
		switch (fs->fs_type) {
 800e93c:	68fb      	ldr	r3, [r7, #12]
 800e93e:	781b      	ldrb	r3, [r3, #0]
 800e940:	2b03      	cmp	r3, #3
 800e942:	f000 8096 	beq.w	800ea72 <put_fat+0x15a>
 800e946:	2b03      	cmp	r3, #3
 800e948:	f300 80cb 	bgt.w	800eae2 <put_fat+0x1ca>
 800e94c:	2b01      	cmp	r3, #1
 800e94e:	d002      	beq.n	800e956 <put_fat+0x3e>
 800e950:	2b02      	cmp	r3, #2
 800e952:	d06e      	beq.n	800ea32 <put_fat+0x11a>
 800e954:	e0c5      	b.n	800eae2 <put_fat+0x1ca>
		case FS_FAT12 :	/* Bitfield items */
			bc = (UINT)clst; bc += bc / 2;
 800e956:	68bb      	ldr	r3, [r7, #8]
 800e958:	61bb      	str	r3, [r7, #24]
 800e95a:	69bb      	ldr	r3, [r7, #24]
 800e95c:	085b      	lsrs	r3, r3, #1
 800e95e:	69ba      	ldr	r2, [r7, #24]
 800e960:	4413      	add	r3, r2
 800e962:	61bb      	str	r3, [r7, #24]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e964:	68fb      	ldr	r3, [r7, #12]
 800e966:	6a1a      	ldr	r2, [r3, #32]
 800e968:	69bb      	ldr	r3, [r7, #24]
 800e96a:	0a5b      	lsrs	r3, r3, #9
 800e96c:	4413      	add	r3, r2
 800e96e:	4619      	mov	r1, r3
 800e970:	68f8      	ldr	r0, [r7, #12]
 800e972:	f7ff fe6f 	bl	800e654 <move_window>
 800e976:	4603      	mov	r3, r0
 800e978:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e97a:	7ffb      	ldrb	r3, [r7, #31]
 800e97c:	2b00      	cmp	r3, #0
 800e97e:	f040 80a9 	bne.w	800ead4 <put_fat+0x1bc>
			p = fs->win + bc++ % SS(fs);
 800e982:	68fb      	ldr	r3, [r7, #12]
 800e984:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e988:	69bb      	ldr	r3, [r7, #24]
 800e98a:	1c59      	adds	r1, r3, #1
 800e98c:	61b9      	str	r1, [r7, #24]
 800e98e:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e992:	4413      	add	r3, r2
 800e994:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? ((*p & 0x0F) | ((BYTE)val << 4)) : (BYTE)val;
 800e996:	68bb      	ldr	r3, [r7, #8]
 800e998:	f003 0301 	and.w	r3, r3, #1
 800e99c:	2b00      	cmp	r3, #0
 800e99e:	d00d      	beq.n	800e9bc <put_fat+0xa4>
 800e9a0:	697b      	ldr	r3, [r7, #20]
 800e9a2:	781b      	ldrb	r3, [r3, #0]
 800e9a4:	b25b      	sxtb	r3, r3
 800e9a6:	f003 030f 	and.w	r3, r3, #15
 800e9aa:	b25a      	sxtb	r2, r3
 800e9ac:	687b      	ldr	r3, [r7, #4]
 800e9ae:	b25b      	sxtb	r3, r3
 800e9b0:	011b      	lsls	r3, r3, #4
 800e9b2:	b25b      	sxtb	r3, r3
 800e9b4:	4313      	orrs	r3, r2
 800e9b6:	b25b      	sxtb	r3, r3
 800e9b8:	b2db      	uxtb	r3, r3
 800e9ba:	e001      	b.n	800e9c0 <put_fat+0xa8>
 800e9bc:	687b      	ldr	r3, [r7, #4]
 800e9be:	b2db      	uxtb	r3, r3
 800e9c0:	697a      	ldr	r2, [r7, #20]
 800e9c2:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800e9c4:	68fb      	ldr	r3, [r7, #12]
 800e9c6:	2201      	movs	r2, #1
 800e9c8:	70da      	strb	r2, [r3, #3]
			res = move_window(fs, fs->fatbase + (bc / SS(fs)));
 800e9ca:	68fb      	ldr	r3, [r7, #12]
 800e9cc:	6a1a      	ldr	r2, [r3, #32]
 800e9ce:	69bb      	ldr	r3, [r7, #24]
 800e9d0:	0a5b      	lsrs	r3, r3, #9
 800e9d2:	4413      	add	r3, r2
 800e9d4:	4619      	mov	r1, r3
 800e9d6:	68f8      	ldr	r0, [r7, #12]
 800e9d8:	f7ff fe3c 	bl	800e654 <move_window>
 800e9dc:	4603      	mov	r3, r0
 800e9de:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800e9e0:	7ffb      	ldrb	r3, [r7, #31]
 800e9e2:	2b00      	cmp	r3, #0
 800e9e4:	d178      	bne.n	800ead8 <put_fat+0x1c0>
			p = fs->win + bc % SS(fs);
 800e9e6:	68fb      	ldr	r3, [r7, #12]
 800e9e8:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800e9ec:	69bb      	ldr	r3, [r7, #24]
 800e9ee:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800e9f2:	4413      	add	r3, r2
 800e9f4:	617b      	str	r3, [r7, #20]
			*p = (clst & 1) ? (BYTE)(val >> 4) : ((*p & 0xF0) | ((BYTE)(val >> 8) & 0x0F));
 800e9f6:	68bb      	ldr	r3, [r7, #8]
 800e9f8:	f003 0301 	and.w	r3, r3, #1
 800e9fc:	2b00      	cmp	r3, #0
 800e9fe:	d003      	beq.n	800ea08 <put_fat+0xf0>
 800ea00:	687b      	ldr	r3, [r7, #4]
 800ea02:	091b      	lsrs	r3, r3, #4
 800ea04:	b2db      	uxtb	r3, r3
 800ea06:	e00e      	b.n	800ea26 <put_fat+0x10e>
 800ea08:	697b      	ldr	r3, [r7, #20]
 800ea0a:	781b      	ldrb	r3, [r3, #0]
 800ea0c:	b25b      	sxtb	r3, r3
 800ea0e:	f023 030f 	bic.w	r3, r3, #15
 800ea12:	b25a      	sxtb	r2, r3
 800ea14:	687b      	ldr	r3, [r7, #4]
 800ea16:	0a1b      	lsrs	r3, r3, #8
 800ea18:	b25b      	sxtb	r3, r3
 800ea1a:	f003 030f 	and.w	r3, r3, #15
 800ea1e:	b25b      	sxtb	r3, r3
 800ea20:	4313      	orrs	r3, r2
 800ea22:	b25b      	sxtb	r3, r3
 800ea24:	b2db      	uxtb	r3, r3
 800ea26:	697a      	ldr	r2, [r7, #20]
 800ea28:	7013      	strb	r3, [r2, #0]
			fs->wflag = 1;
 800ea2a:	68fb      	ldr	r3, [r7, #12]
 800ea2c:	2201      	movs	r2, #1
 800ea2e:	70da      	strb	r2, [r3, #3]
			break;
 800ea30:	e057      	b.n	800eae2 <put_fat+0x1ca>

		case FS_FAT16 :	/* WORD aligned items */
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 2)));
 800ea32:	68fb      	ldr	r3, [r7, #12]
 800ea34:	6a1a      	ldr	r2, [r3, #32]
 800ea36:	68bb      	ldr	r3, [r7, #8]
 800ea38:	0a1b      	lsrs	r3, r3, #8
 800ea3a:	4413      	add	r3, r2
 800ea3c:	4619      	mov	r1, r3
 800ea3e:	68f8      	ldr	r0, [r7, #12]
 800ea40:	f7ff fe08 	bl	800e654 <move_window>
 800ea44:	4603      	mov	r3, r0
 800ea46:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ea48:	7ffb      	ldrb	r3, [r7, #31]
 800ea4a:	2b00      	cmp	r3, #0
 800ea4c:	d146      	bne.n	800eadc <put_fat+0x1c4>
			st_word(fs->win + clst * 2 % SS(fs), (WORD)val);
 800ea4e:	68fb      	ldr	r3, [r7, #12]
 800ea50:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ea54:	68bb      	ldr	r3, [r7, #8]
 800ea56:	005b      	lsls	r3, r3, #1
 800ea58:	f403 73ff 	and.w	r3, r3, #510	@ 0x1fe
 800ea5c:	4413      	add	r3, r2
 800ea5e:	687a      	ldr	r2, [r7, #4]
 800ea60:	b292      	uxth	r2, r2
 800ea62:	4611      	mov	r1, r2
 800ea64:	4618      	mov	r0, r3
 800ea66:	f7ff fb7f 	bl	800e168 <st_word>
			fs->wflag = 1;
 800ea6a:	68fb      	ldr	r3, [r7, #12]
 800ea6c:	2201      	movs	r2, #1
 800ea6e:	70da      	strb	r2, [r3, #3]
			break;
 800ea70:	e037      	b.n	800eae2 <put_fat+0x1ca>

		case FS_FAT32 :	/* DWORD aligned items */
#if _FS_EXFAT
		case FS_EXFAT :
#endif
			res = move_window(fs, fs->fatbase + (clst / (SS(fs) / 4)));
 800ea72:	68fb      	ldr	r3, [r7, #12]
 800ea74:	6a1a      	ldr	r2, [r3, #32]
 800ea76:	68bb      	ldr	r3, [r7, #8]
 800ea78:	09db      	lsrs	r3, r3, #7
 800ea7a:	4413      	add	r3, r2
 800ea7c:	4619      	mov	r1, r3
 800ea7e:	68f8      	ldr	r0, [r7, #12]
 800ea80:	f7ff fde8 	bl	800e654 <move_window>
 800ea84:	4603      	mov	r3, r0
 800ea86:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) break;
 800ea88:	7ffb      	ldrb	r3, [r7, #31]
 800ea8a:	2b00      	cmp	r3, #0
 800ea8c:	d128      	bne.n	800eae0 <put_fat+0x1c8>
			if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
				val = (val & 0x0FFFFFFF) | (ld_dword(fs->win + clst * 4 % SS(fs)) & 0xF0000000);
 800ea8e:	687b      	ldr	r3, [r7, #4]
 800ea90:	f023 4470 	bic.w	r4, r3, #4026531840	@ 0xf0000000
 800ea94:	68fb      	ldr	r3, [r7, #12]
 800ea96:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ea9a:	68bb      	ldr	r3, [r7, #8]
 800ea9c:	009b      	lsls	r3, r3, #2
 800ea9e:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800eaa2:	4413      	add	r3, r2
 800eaa4:	4618      	mov	r0, r3
 800eaa6:	f7ff fb3c 	bl	800e122 <ld_dword>
 800eaaa:	4603      	mov	r3, r0
 800eaac:	f003 4370 	and.w	r3, r3, #4026531840	@ 0xf0000000
 800eab0:	4323      	orrs	r3, r4
 800eab2:	607b      	str	r3, [r7, #4]
			}
			st_dword(fs->win + clst * 4 % SS(fs), val);
 800eab4:	68fb      	ldr	r3, [r7, #12]
 800eab6:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800eaba:	68bb      	ldr	r3, [r7, #8]
 800eabc:	009b      	lsls	r3, r3, #2
 800eabe:	f403 73fe 	and.w	r3, r3, #508	@ 0x1fc
 800eac2:	4413      	add	r3, r2
 800eac4:	6879      	ldr	r1, [r7, #4]
 800eac6:	4618      	mov	r0, r3
 800eac8:	f7ff fb69 	bl	800e19e <st_dword>
			fs->wflag = 1;
 800eacc:	68fb      	ldr	r3, [r7, #12]
 800eace:	2201      	movs	r2, #1
 800ead0:	70da      	strb	r2, [r3, #3]
			break;
 800ead2:	e006      	b.n	800eae2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ead4:	bf00      	nop
 800ead6:	e004      	b.n	800eae2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800ead8:	bf00      	nop
 800eada:	e002      	b.n	800eae2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800eadc:	bf00      	nop
 800eade:	e000      	b.n	800eae2 <put_fat+0x1ca>
			if (res != FR_OK) break;
 800eae0:	bf00      	nop
		}
	}
	return res;
 800eae2:	7ffb      	ldrb	r3, [r7, #31]
}
 800eae4:	4618      	mov	r0, r3
 800eae6:	3724      	adds	r7, #36	@ 0x24
 800eae8:	46bd      	mov	sp, r7
 800eaea:	bd90      	pop	{r4, r7, pc}

0800eaec <remove_chain>:
FRESULT remove_chain (	/* FR_OK(0):succeeded, !=0:error */
	_FDID* obj,			/* Corresponding object */
	DWORD clst,			/* Cluster to remove a chain from */
	DWORD pclst			/* Previous cluster of clst (0:an entire chain) */
)
{
 800eaec:	b580      	push	{r7, lr}
 800eaee:	b088      	sub	sp, #32
 800eaf0:	af00      	add	r7, sp, #0
 800eaf2:	60f8      	str	r0, [r7, #12]
 800eaf4:	60b9      	str	r1, [r7, #8]
 800eaf6:	607a      	str	r2, [r7, #4]
	FRESULT res = FR_OK;
 800eaf8:	2300      	movs	r3, #0
 800eafa:	77fb      	strb	r3, [r7, #31]
	DWORD nxt;
	FATFS *fs = obj->fs;
 800eafc:	68fb      	ldr	r3, [r7, #12]
 800eafe:	681b      	ldr	r3, [r3, #0]
 800eb00:	61bb      	str	r3, [r7, #24]
#endif
#if _USE_TRIM
	DWORD rt[2];
#endif

	if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Check if in valid range */
 800eb02:	68bb      	ldr	r3, [r7, #8]
 800eb04:	2b01      	cmp	r3, #1
 800eb06:	d904      	bls.n	800eb12 <remove_chain+0x26>
 800eb08:	69bb      	ldr	r3, [r7, #24]
 800eb0a:	695b      	ldr	r3, [r3, #20]
 800eb0c:	68ba      	ldr	r2, [r7, #8]
 800eb0e:	429a      	cmp	r2, r3
 800eb10:	d301      	bcc.n	800eb16 <remove_chain+0x2a>
 800eb12:	2302      	movs	r3, #2
 800eb14:	e04b      	b.n	800ebae <remove_chain+0xc2>

	/* Mark the previous cluster 'EOC' on the FAT if it exists */
	if (pclst && (!_FS_EXFAT || fs->fs_type != FS_EXFAT || obj->stat != 2)) {
 800eb16:	687b      	ldr	r3, [r7, #4]
 800eb18:	2b00      	cmp	r3, #0
 800eb1a:	d00c      	beq.n	800eb36 <remove_chain+0x4a>
		res = put_fat(fs, pclst, 0xFFFFFFFF);
 800eb1c:	f04f 32ff 	mov.w	r2, #4294967295
 800eb20:	6879      	ldr	r1, [r7, #4]
 800eb22:	69b8      	ldr	r0, [r7, #24]
 800eb24:	f7ff fef8 	bl	800e918 <put_fat>
 800eb28:	4603      	mov	r3, r0
 800eb2a:	77fb      	strb	r3, [r7, #31]
		if (res != FR_OK) return res;
 800eb2c:	7ffb      	ldrb	r3, [r7, #31]
 800eb2e:	2b00      	cmp	r3, #0
 800eb30:	d001      	beq.n	800eb36 <remove_chain+0x4a>
 800eb32:	7ffb      	ldrb	r3, [r7, #31]
 800eb34:	e03b      	b.n	800ebae <remove_chain+0xc2>
	}

	/* Remove the chain */
	do {
		nxt = get_fat(obj, clst);			/* Get cluster status */
 800eb36:	68b9      	ldr	r1, [r7, #8]
 800eb38:	68f8      	ldr	r0, [r7, #12]
 800eb3a:	f7ff fe46 	bl	800e7ca <get_fat>
 800eb3e:	6178      	str	r0, [r7, #20]
		if (nxt == 0) break;				/* Empty cluster? */
 800eb40:	697b      	ldr	r3, [r7, #20]
 800eb42:	2b00      	cmp	r3, #0
 800eb44:	d031      	beq.n	800ebaa <remove_chain+0xbe>
		if (nxt == 1) return FR_INT_ERR;	/* Internal error? */
 800eb46:	697b      	ldr	r3, [r7, #20]
 800eb48:	2b01      	cmp	r3, #1
 800eb4a:	d101      	bne.n	800eb50 <remove_chain+0x64>
 800eb4c:	2302      	movs	r3, #2
 800eb4e:	e02e      	b.n	800ebae <remove_chain+0xc2>
		if (nxt == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error? */
 800eb50:	697b      	ldr	r3, [r7, #20]
 800eb52:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eb56:	d101      	bne.n	800eb5c <remove_chain+0x70>
 800eb58:	2301      	movs	r3, #1
 800eb5a:	e028      	b.n	800ebae <remove_chain+0xc2>
		if (!_FS_EXFAT || fs->fs_type != FS_EXFAT) {
			res = put_fat(fs, clst, 0);		/* Mark the cluster 'free' on the FAT */
 800eb5c:	2200      	movs	r2, #0
 800eb5e:	68b9      	ldr	r1, [r7, #8]
 800eb60:	69b8      	ldr	r0, [r7, #24]
 800eb62:	f7ff fed9 	bl	800e918 <put_fat>
 800eb66:	4603      	mov	r3, r0
 800eb68:	77fb      	strb	r3, [r7, #31]
			if (res != FR_OK) return res;
 800eb6a:	7ffb      	ldrb	r3, [r7, #31]
 800eb6c:	2b00      	cmp	r3, #0
 800eb6e:	d001      	beq.n	800eb74 <remove_chain+0x88>
 800eb70:	7ffb      	ldrb	r3, [r7, #31]
 800eb72:	e01c      	b.n	800ebae <remove_chain+0xc2>
		}
		if (fs->free_clst < fs->n_fatent - 2) {	/* Update FSINFO */
 800eb74:	69bb      	ldr	r3, [r7, #24]
 800eb76:	691a      	ldr	r2, [r3, #16]
 800eb78:	69bb      	ldr	r3, [r7, #24]
 800eb7a:	695b      	ldr	r3, [r3, #20]
 800eb7c:	3b02      	subs	r3, #2
 800eb7e:	429a      	cmp	r2, r3
 800eb80:	d20b      	bcs.n	800eb9a <remove_chain+0xae>
			fs->free_clst++;
 800eb82:	69bb      	ldr	r3, [r7, #24]
 800eb84:	691b      	ldr	r3, [r3, #16]
 800eb86:	1c5a      	adds	r2, r3, #1
 800eb88:	69bb      	ldr	r3, [r7, #24]
 800eb8a:	611a      	str	r2, [r3, #16]
			fs->fsi_flag |= 1;
 800eb8c:	69bb      	ldr	r3, [r7, #24]
 800eb8e:	791b      	ldrb	r3, [r3, #4]
 800eb90:	f043 0301 	orr.w	r3, r3, #1
 800eb94:	b2da      	uxtb	r2, r3
 800eb96:	69bb      	ldr	r3, [r7, #24]
 800eb98:	711a      	strb	r2, [r3, #4]
			disk_ioctl(fs->drv, CTRL_TRIM, rt);				/* Inform device the block can be erased */
#endif
			scl = ecl = nxt;
		}
#endif
		clst = nxt;					/* Next cluster */
 800eb9a:	697b      	ldr	r3, [r7, #20]
 800eb9c:	60bb      	str	r3, [r7, #8]
	} while (clst < fs->n_fatent);	/* Repeat while not the last link */
 800eb9e:	69bb      	ldr	r3, [r7, #24]
 800eba0:	695b      	ldr	r3, [r3, #20]
 800eba2:	68ba      	ldr	r2, [r7, #8]
 800eba4:	429a      	cmp	r2, r3
 800eba6:	d3c6      	bcc.n	800eb36 <remove_chain+0x4a>
 800eba8:	e000      	b.n	800ebac <remove_chain+0xc0>
		if (nxt == 0) break;				/* Empty cluster? */
 800ebaa:	bf00      	nop
				obj->stat = 2;	/* Change the object status 'contiguous' */
			}
		}
	}
#endif
	return FR_OK;
 800ebac:	2300      	movs	r3, #0
}
 800ebae:	4618      	mov	r0, r3
 800ebb0:	3720      	adds	r7, #32
 800ebb2:	46bd      	mov	sp, r7
 800ebb4:	bd80      	pop	{r7, pc}

0800ebb6 <create_chain>:
static
DWORD create_chain (	/* 0:No free cluster, 1:Internal error, 0xFFFFFFFF:Disk error, >=2:New cluster# */
	_FDID* obj,			/* Corresponding object */
	DWORD clst			/* Cluster# to stretch, 0:Create a new chain */
)
{
 800ebb6:	b580      	push	{r7, lr}
 800ebb8:	b088      	sub	sp, #32
 800ebba:	af00      	add	r7, sp, #0
 800ebbc:	6078      	str	r0, [r7, #4]
 800ebbe:	6039      	str	r1, [r7, #0]
	DWORD cs, ncl, scl;
	FRESULT res;
	FATFS *fs = obj->fs;
 800ebc0:	687b      	ldr	r3, [r7, #4]
 800ebc2:	681b      	ldr	r3, [r3, #0]
 800ebc4:	613b      	str	r3, [r7, #16]


	if (clst == 0) {	/* Create a new chain */
 800ebc6:	683b      	ldr	r3, [r7, #0]
 800ebc8:	2b00      	cmp	r3, #0
 800ebca:	d10d      	bne.n	800ebe8 <create_chain+0x32>
		scl = fs->last_clst;				/* Get suggested cluster to start from */
 800ebcc:	693b      	ldr	r3, [r7, #16]
 800ebce:	68db      	ldr	r3, [r3, #12]
 800ebd0:	61bb      	str	r3, [r7, #24]
		if (scl == 0 || scl >= fs->n_fatent) scl = 1;
 800ebd2:	69bb      	ldr	r3, [r7, #24]
 800ebd4:	2b00      	cmp	r3, #0
 800ebd6:	d004      	beq.n	800ebe2 <create_chain+0x2c>
 800ebd8:	693b      	ldr	r3, [r7, #16]
 800ebda:	695b      	ldr	r3, [r3, #20]
 800ebdc:	69ba      	ldr	r2, [r7, #24]
 800ebde:	429a      	cmp	r2, r3
 800ebe0:	d31b      	bcc.n	800ec1a <create_chain+0x64>
 800ebe2:	2301      	movs	r3, #1
 800ebe4:	61bb      	str	r3, [r7, #24]
 800ebe6:	e018      	b.n	800ec1a <create_chain+0x64>
	}
	else {				/* Stretch current chain */
		cs = get_fat(obj, clst);			/* Check the cluster status */
 800ebe8:	6839      	ldr	r1, [r7, #0]
 800ebea:	6878      	ldr	r0, [r7, #4]
 800ebec:	f7ff fded 	bl	800e7ca <get_fat>
 800ebf0:	60f8      	str	r0, [r7, #12]
		if (cs < 2) return 1;				/* Invalid FAT value */
 800ebf2:	68fb      	ldr	r3, [r7, #12]
 800ebf4:	2b01      	cmp	r3, #1
 800ebf6:	d801      	bhi.n	800ebfc <create_chain+0x46>
 800ebf8:	2301      	movs	r3, #1
 800ebfa:	e070      	b.n	800ecde <create_chain+0x128>
		if (cs == 0xFFFFFFFF) return cs;	/* A disk error occurred */
 800ebfc:	68fb      	ldr	r3, [r7, #12]
 800ebfe:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec02:	d101      	bne.n	800ec08 <create_chain+0x52>
 800ec04:	68fb      	ldr	r3, [r7, #12]
 800ec06:	e06a      	b.n	800ecde <create_chain+0x128>
		if (cs < fs->n_fatent) return cs;	/* It is already followed by next cluster */
 800ec08:	693b      	ldr	r3, [r7, #16]
 800ec0a:	695b      	ldr	r3, [r3, #20]
 800ec0c:	68fa      	ldr	r2, [r7, #12]
 800ec0e:	429a      	cmp	r2, r3
 800ec10:	d201      	bcs.n	800ec16 <create_chain+0x60>
 800ec12:	68fb      	ldr	r3, [r7, #12]
 800ec14:	e063      	b.n	800ecde <create_chain+0x128>
		scl = clst;
 800ec16:	683b      	ldr	r3, [r7, #0]
 800ec18:	61bb      	str	r3, [r7, #24]
			}
		}
	} else
#endif
	{	/* On the FAT12/16/32 volume */
		ncl = scl;	/* Start cluster */
 800ec1a:	69bb      	ldr	r3, [r7, #24]
 800ec1c:	61fb      	str	r3, [r7, #28]
		for (;;) {
			ncl++;							/* Next cluster */
 800ec1e:	69fb      	ldr	r3, [r7, #28]
 800ec20:	3301      	adds	r3, #1
 800ec22:	61fb      	str	r3, [r7, #28]
			if (ncl >= fs->n_fatent) {		/* Check wrap-around */
 800ec24:	693b      	ldr	r3, [r7, #16]
 800ec26:	695b      	ldr	r3, [r3, #20]
 800ec28:	69fa      	ldr	r2, [r7, #28]
 800ec2a:	429a      	cmp	r2, r3
 800ec2c:	d307      	bcc.n	800ec3e <create_chain+0x88>
				ncl = 2;
 800ec2e:	2302      	movs	r3, #2
 800ec30:	61fb      	str	r3, [r7, #28]
				if (ncl > scl) return 0;	/* No free cluster */
 800ec32:	69fa      	ldr	r2, [r7, #28]
 800ec34:	69bb      	ldr	r3, [r7, #24]
 800ec36:	429a      	cmp	r2, r3
 800ec38:	d901      	bls.n	800ec3e <create_chain+0x88>
 800ec3a:	2300      	movs	r3, #0
 800ec3c:	e04f      	b.n	800ecde <create_chain+0x128>
			}
			cs = get_fat(obj, ncl);			/* Get the cluster status */
 800ec3e:	69f9      	ldr	r1, [r7, #28]
 800ec40:	6878      	ldr	r0, [r7, #4]
 800ec42:	f7ff fdc2 	bl	800e7ca <get_fat>
 800ec46:	60f8      	str	r0, [r7, #12]
			if (cs == 0) break;				/* Found a free cluster */
 800ec48:	68fb      	ldr	r3, [r7, #12]
 800ec4a:	2b00      	cmp	r3, #0
 800ec4c:	d00e      	beq.n	800ec6c <create_chain+0xb6>
			if (cs == 1 || cs == 0xFFFFFFFF) return cs;	/* An error occurred */
 800ec4e:	68fb      	ldr	r3, [r7, #12]
 800ec50:	2b01      	cmp	r3, #1
 800ec52:	d003      	beq.n	800ec5c <create_chain+0xa6>
 800ec54:	68fb      	ldr	r3, [r7, #12]
 800ec56:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ec5a:	d101      	bne.n	800ec60 <create_chain+0xaa>
 800ec5c:	68fb      	ldr	r3, [r7, #12]
 800ec5e:	e03e      	b.n	800ecde <create_chain+0x128>
			if (ncl == scl) return 0;		/* No free cluster */
 800ec60:	69fa      	ldr	r2, [r7, #28]
 800ec62:	69bb      	ldr	r3, [r7, #24]
 800ec64:	429a      	cmp	r2, r3
 800ec66:	d1da      	bne.n	800ec1e <create_chain+0x68>
 800ec68:	2300      	movs	r3, #0
 800ec6a:	e038      	b.n	800ecde <create_chain+0x128>
			if (cs == 0) break;				/* Found a free cluster */
 800ec6c:	bf00      	nop
		}
		res = put_fat(fs, ncl, 0xFFFFFFFF);	/* Mark the new cluster 'EOC' */
 800ec6e:	f04f 32ff 	mov.w	r2, #4294967295
 800ec72:	69f9      	ldr	r1, [r7, #28]
 800ec74:	6938      	ldr	r0, [r7, #16]
 800ec76:	f7ff fe4f 	bl	800e918 <put_fat>
 800ec7a:	4603      	mov	r3, r0
 800ec7c:	75fb      	strb	r3, [r7, #23]
		if (res == FR_OK && clst != 0) {
 800ec7e:	7dfb      	ldrb	r3, [r7, #23]
 800ec80:	2b00      	cmp	r3, #0
 800ec82:	d109      	bne.n	800ec98 <create_chain+0xe2>
 800ec84:	683b      	ldr	r3, [r7, #0]
 800ec86:	2b00      	cmp	r3, #0
 800ec88:	d006      	beq.n	800ec98 <create_chain+0xe2>
			res = put_fat(fs, clst, ncl);	/* Link it from the previous one if needed */
 800ec8a:	69fa      	ldr	r2, [r7, #28]
 800ec8c:	6839      	ldr	r1, [r7, #0]
 800ec8e:	6938      	ldr	r0, [r7, #16]
 800ec90:	f7ff fe42 	bl	800e918 <put_fat>
 800ec94:	4603      	mov	r3, r0
 800ec96:	75fb      	strb	r3, [r7, #23]
		}
	}

	if (res == FR_OK) {			/* Update FSINFO if function succeeded. */
 800ec98:	7dfb      	ldrb	r3, [r7, #23]
 800ec9a:	2b00      	cmp	r3, #0
 800ec9c:	d116      	bne.n	800eccc <create_chain+0x116>
		fs->last_clst = ncl;
 800ec9e:	693b      	ldr	r3, [r7, #16]
 800eca0:	69fa      	ldr	r2, [r7, #28]
 800eca2:	60da      	str	r2, [r3, #12]
		if (fs->free_clst <= fs->n_fatent - 2) fs->free_clst--;
 800eca4:	693b      	ldr	r3, [r7, #16]
 800eca6:	691a      	ldr	r2, [r3, #16]
 800eca8:	693b      	ldr	r3, [r7, #16]
 800ecaa:	695b      	ldr	r3, [r3, #20]
 800ecac:	3b02      	subs	r3, #2
 800ecae:	429a      	cmp	r2, r3
 800ecb0:	d804      	bhi.n	800ecbc <create_chain+0x106>
 800ecb2:	693b      	ldr	r3, [r7, #16]
 800ecb4:	691b      	ldr	r3, [r3, #16]
 800ecb6:	1e5a      	subs	r2, r3, #1
 800ecb8:	693b      	ldr	r3, [r7, #16]
 800ecba:	611a      	str	r2, [r3, #16]
		fs->fsi_flag |= 1;
 800ecbc:	693b      	ldr	r3, [r7, #16]
 800ecbe:	791b      	ldrb	r3, [r3, #4]
 800ecc0:	f043 0301 	orr.w	r3, r3, #1
 800ecc4:	b2da      	uxtb	r2, r3
 800ecc6:	693b      	ldr	r3, [r7, #16]
 800ecc8:	711a      	strb	r2, [r3, #4]
 800ecca:	e007      	b.n	800ecdc <create_chain+0x126>
	} else {
		ncl = (res == FR_DISK_ERR) ? 0xFFFFFFFF : 1;	/* Failed. Generate error status */
 800eccc:	7dfb      	ldrb	r3, [r7, #23]
 800ecce:	2b01      	cmp	r3, #1
 800ecd0:	d102      	bne.n	800ecd8 <create_chain+0x122>
 800ecd2:	f04f 33ff 	mov.w	r3, #4294967295
 800ecd6:	e000      	b.n	800ecda <create_chain+0x124>
 800ecd8:	2301      	movs	r3, #1
 800ecda:	61fb      	str	r3, [r7, #28]
	}

	return ncl;		/* Return new cluster number or error status */
 800ecdc:	69fb      	ldr	r3, [r7, #28]
}
 800ecde:	4618      	mov	r0, r3
 800ece0:	3720      	adds	r7, #32
 800ece2:	46bd      	mov	sp, r7
 800ece4:	bd80      	pop	{r7, pc}

0800ece6 <clmt_clust>:
static
DWORD clmt_clust (	/* <2:Error, >=2:Cluster number */
	FIL* fp,		/* Pointer to the file object */
	FSIZE_t ofs		/* File offset to be converted to cluster# */
)
{
 800ece6:	b480      	push	{r7}
 800ece8:	b087      	sub	sp, #28
 800ecea:	af00      	add	r7, sp, #0
 800ecec:	6078      	str	r0, [r7, #4]
 800ecee:	6039      	str	r1, [r7, #0]
	DWORD cl, ncl, *tbl;
	FATFS *fs = fp->obj.fs;
 800ecf0:	687b      	ldr	r3, [r7, #4]
 800ecf2:	681b      	ldr	r3, [r3, #0]
 800ecf4:	60fb      	str	r3, [r7, #12]


	tbl = fp->cltbl + 1;	/* Top of CLMT */
 800ecf6:	687b      	ldr	r3, [r7, #4]
 800ecf8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ecfa:	3304      	adds	r3, #4
 800ecfc:	613b      	str	r3, [r7, #16]
	cl = (DWORD)(ofs / SS(fs) / fs->csize);	/* Cluster order from top of the file */
 800ecfe:	683b      	ldr	r3, [r7, #0]
 800ed00:	0a5b      	lsrs	r3, r3, #9
 800ed02:	68fa      	ldr	r2, [r7, #12]
 800ed04:	8952      	ldrh	r2, [r2, #10]
 800ed06:	fbb3 f3f2 	udiv	r3, r3, r2
 800ed0a:	617b      	str	r3, [r7, #20]
	for (;;) {
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ed0c:	693b      	ldr	r3, [r7, #16]
 800ed0e:	1d1a      	adds	r2, r3, #4
 800ed10:	613a      	str	r2, [r7, #16]
 800ed12:	681b      	ldr	r3, [r3, #0]
 800ed14:	60bb      	str	r3, [r7, #8]
		if (ncl == 0) return 0;	/* End of table? (error) */
 800ed16:	68bb      	ldr	r3, [r7, #8]
 800ed18:	2b00      	cmp	r3, #0
 800ed1a:	d101      	bne.n	800ed20 <clmt_clust+0x3a>
 800ed1c:	2300      	movs	r3, #0
 800ed1e:	e010      	b.n	800ed42 <clmt_clust+0x5c>
		if (cl < ncl) break;	/* In this fragment? */
 800ed20:	697a      	ldr	r2, [r7, #20]
 800ed22:	68bb      	ldr	r3, [r7, #8]
 800ed24:	429a      	cmp	r2, r3
 800ed26:	d307      	bcc.n	800ed38 <clmt_clust+0x52>
		cl -= ncl; tbl++;		/* Next fragment */
 800ed28:	697a      	ldr	r2, [r7, #20]
 800ed2a:	68bb      	ldr	r3, [r7, #8]
 800ed2c:	1ad3      	subs	r3, r2, r3
 800ed2e:	617b      	str	r3, [r7, #20]
 800ed30:	693b      	ldr	r3, [r7, #16]
 800ed32:	3304      	adds	r3, #4
 800ed34:	613b      	str	r3, [r7, #16]
		ncl = *tbl++;			/* Number of cluters in the fragment */
 800ed36:	e7e9      	b.n	800ed0c <clmt_clust+0x26>
		if (cl < ncl) break;	/* In this fragment? */
 800ed38:	bf00      	nop
	}
	return cl + *tbl;	/* Return the cluster number */
 800ed3a:	693b      	ldr	r3, [r7, #16]
 800ed3c:	681a      	ldr	r2, [r3, #0]
 800ed3e:	697b      	ldr	r3, [r7, #20]
 800ed40:	4413      	add	r3, r2
}
 800ed42:	4618      	mov	r0, r3
 800ed44:	371c      	adds	r7, #28
 800ed46:	46bd      	mov	sp, r7
 800ed48:	f85d 7b04 	ldr.w	r7, [sp], #4
 800ed4c:	4770      	bx	lr

0800ed4e <dir_sdi>:
static
FRESULT dir_sdi (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to directory object */
	DWORD ofs		/* Offset of directory table */
)
{
 800ed4e:	b580      	push	{r7, lr}
 800ed50:	b086      	sub	sp, #24
 800ed52:	af00      	add	r7, sp, #0
 800ed54:	6078      	str	r0, [r7, #4]
 800ed56:	6039      	str	r1, [r7, #0]
	DWORD csz, clst;
	FATFS *fs = dp->obj.fs;
 800ed58:	687b      	ldr	r3, [r7, #4]
 800ed5a:	681b      	ldr	r3, [r3, #0]
 800ed5c:	613b      	str	r3, [r7, #16]


	if (ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR) || ofs % SZDIRE) {	/* Check range of offset and alignment */
 800ed5e:	683b      	ldr	r3, [r7, #0]
 800ed60:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ed64:	d204      	bcs.n	800ed70 <dir_sdi+0x22>
 800ed66:	683b      	ldr	r3, [r7, #0]
 800ed68:	f003 031f 	and.w	r3, r3, #31
 800ed6c:	2b00      	cmp	r3, #0
 800ed6e:	d001      	beq.n	800ed74 <dir_sdi+0x26>
		return FR_INT_ERR;
 800ed70:	2302      	movs	r3, #2
 800ed72:	e063      	b.n	800ee3c <dir_sdi+0xee>
	}
	dp->dptr = ofs;				/* Set current offset */
 800ed74:	687b      	ldr	r3, [r7, #4]
 800ed76:	683a      	ldr	r2, [r7, #0]
 800ed78:	615a      	str	r2, [r3, #20]
	clst = dp->obj.sclust;		/* Table start cluster (0:root) */
 800ed7a:	687b      	ldr	r3, [r7, #4]
 800ed7c:	689b      	ldr	r3, [r3, #8]
 800ed7e:	617b      	str	r3, [r7, #20]
	if (clst == 0 && fs->fs_type >= FS_FAT32) {	/* Replace cluster# 0 with root cluster# */
 800ed80:	697b      	ldr	r3, [r7, #20]
 800ed82:	2b00      	cmp	r3, #0
 800ed84:	d106      	bne.n	800ed94 <dir_sdi+0x46>
 800ed86:	693b      	ldr	r3, [r7, #16]
 800ed88:	781b      	ldrb	r3, [r3, #0]
 800ed8a:	2b02      	cmp	r3, #2
 800ed8c:	d902      	bls.n	800ed94 <dir_sdi+0x46>
		clst = fs->dirbase;
 800ed8e:	693b      	ldr	r3, [r7, #16]
 800ed90:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 800ed92:	617b      	str	r3, [r7, #20]
		if (_FS_EXFAT) dp->obj.stat = 0;	/* exFAT: Root dir has an FAT chain */
	}

	if (clst == 0) {	/* Static table (root-directory in FAT12/16) */
 800ed94:	697b      	ldr	r3, [r7, #20]
 800ed96:	2b00      	cmp	r3, #0
 800ed98:	d10c      	bne.n	800edb4 <dir_sdi+0x66>
		if (ofs / SZDIRE >= fs->n_rootdir)	return FR_INT_ERR;	/* Is index out of range? */
 800ed9a:	683b      	ldr	r3, [r7, #0]
 800ed9c:	095b      	lsrs	r3, r3, #5
 800ed9e:	693a      	ldr	r2, [r7, #16]
 800eda0:	8912      	ldrh	r2, [r2, #8]
 800eda2:	4293      	cmp	r3, r2
 800eda4:	d301      	bcc.n	800edaa <dir_sdi+0x5c>
 800eda6:	2302      	movs	r3, #2
 800eda8:	e048      	b.n	800ee3c <dir_sdi+0xee>
		dp->sect = fs->dirbase;
 800edaa:	693b      	ldr	r3, [r7, #16]
 800edac:	6a5a      	ldr	r2, [r3, #36]	@ 0x24
 800edae:	687b      	ldr	r3, [r7, #4]
 800edb0:	61da      	str	r2, [r3, #28]
 800edb2:	e029      	b.n	800ee08 <dir_sdi+0xba>

	} else {			/* Dynamic table (sub-directory or root-directory in FAT32+) */
		csz = (DWORD)fs->csize * SS(fs);	/* Bytes per cluster */
 800edb4:	693b      	ldr	r3, [r7, #16]
 800edb6:	895b      	ldrh	r3, [r3, #10]
 800edb8:	025b      	lsls	r3, r3, #9
 800edba:	60fb      	str	r3, [r7, #12]
		while (ofs >= csz) {				/* Follow cluster chain */
 800edbc:	e019      	b.n	800edf2 <dir_sdi+0xa4>
			clst = get_fat(&dp->obj, clst);				/* Get next cluster */
 800edbe:	687b      	ldr	r3, [r7, #4]
 800edc0:	6979      	ldr	r1, [r7, #20]
 800edc2:	4618      	mov	r0, r3
 800edc4:	f7ff fd01 	bl	800e7ca <get_fat>
 800edc8:	6178      	str	r0, [r7, #20]
			if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800edca:	697b      	ldr	r3, [r7, #20]
 800edcc:	f1b3 3fff 	cmp.w	r3, #4294967295
 800edd0:	d101      	bne.n	800edd6 <dir_sdi+0x88>
 800edd2:	2301      	movs	r3, #1
 800edd4:	e032      	b.n	800ee3c <dir_sdi+0xee>
			if (clst < 2 || clst >= fs->n_fatent) return FR_INT_ERR;	/* Reached to end of table or internal error */
 800edd6:	697b      	ldr	r3, [r7, #20]
 800edd8:	2b01      	cmp	r3, #1
 800edda:	d904      	bls.n	800ede6 <dir_sdi+0x98>
 800eddc:	693b      	ldr	r3, [r7, #16]
 800edde:	695b      	ldr	r3, [r3, #20]
 800ede0:	697a      	ldr	r2, [r7, #20]
 800ede2:	429a      	cmp	r2, r3
 800ede4:	d301      	bcc.n	800edea <dir_sdi+0x9c>
 800ede6:	2302      	movs	r3, #2
 800ede8:	e028      	b.n	800ee3c <dir_sdi+0xee>
			ofs -= csz;
 800edea:	683a      	ldr	r2, [r7, #0]
 800edec:	68fb      	ldr	r3, [r7, #12]
 800edee:	1ad3      	subs	r3, r2, r3
 800edf0:	603b      	str	r3, [r7, #0]
		while (ofs >= csz) {				/* Follow cluster chain */
 800edf2:	683a      	ldr	r2, [r7, #0]
 800edf4:	68fb      	ldr	r3, [r7, #12]
 800edf6:	429a      	cmp	r2, r3
 800edf8:	d2e1      	bcs.n	800edbe <dir_sdi+0x70>
		}
		dp->sect = clust2sect(fs, clst);
 800edfa:	6979      	ldr	r1, [r7, #20]
 800edfc:	6938      	ldr	r0, [r7, #16]
 800edfe:	f7ff fcc5 	bl	800e78c <clust2sect>
 800ee02:	4602      	mov	r2, r0
 800ee04:	687b      	ldr	r3, [r7, #4]
 800ee06:	61da      	str	r2, [r3, #28]
	}
	dp->clust = clst;					/* Current cluster# */
 800ee08:	687b      	ldr	r3, [r7, #4]
 800ee0a:	697a      	ldr	r2, [r7, #20]
 800ee0c:	619a      	str	r2, [r3, #24]
	if (!dp->sect) return FR_INT_ERR;
 800ee0e:	687b      	ldr	r3, [r7, #4]
 800ee10:	69db      	ldr	r3, [r3, #28]
 800ee12:	2b00      	cmp	r3, #0
 800ee14:	d101      	bne.n	800ee1a <dir_sdi+0xcc>
 800ee16:	2302      	movs	r3, #2
 800ee18:	e010      	b.n	800ee3c <dir_sdi+0xee>
	dp->sect += ofs / SS(fs);			/* Sector# of the directory entry */
 800ee1a:	687b      	ldr	r3, [r7, #4]
 800ee1c:	69da      	ldr	r2, [r3, #28]
 800ee1e:	683b      	ldr	r3, [r7, #0]
 800ee20:	0a5b      	lsrs	r3, r3, #9
 800ee22:	441a      	add	r2, r3
 800ee24:	687b      	ldr	r3, [r7, #4]
 800ee26:	61da      	str	r2, [r3, #28]
	dp->dir = fs->win + (ofs % SS(fs));	/* Pointer to the entry in the win[] */
 800ee28:	693b      	ldr	r3, [r7, #16]
 800ee2a:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800ee2e:	683b      	ldr	r3, [r7, #0]
 800ee30:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee34:	441a      	add	r2, r3
 800ee36:	687b      	ldr	r3, [r7, #4]
 800ee38:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800ee3a:	2300      	movs	r3, #0
}
 800ee3c:	4618      	mov	r0, r3
 800ee3e:	3718      	adds	r7, #24
 800ee40:	46bd      	mov	sp, r7
 800ee42:	bd80      	pop	{r7, pc}

0800ee44 <dir_next>:
static
FRESULT dir_next (	/* FR_OK(0):succeeded, FR_NO_FILE:End of table, FR_DENIED:Could not stretch */
	DIR* dp,		/* Pointer to the directory object */
	int stretch		/* 0: Do not stretch table, 1: Stretch table if needed */
)
{
 800ee44:	b580      	push	{r7, lr}
 800ee46:	b086      	sub	sp, #24
 800ee48:	af00      	add	r7, sp, #0
 800ee4a:	6078      	str	r0, [r7, #4]
 800ee4c:	6039      	str	r1, [r7, #0]
	DWORD ofs, clst;
	FATFS *fs = dp->obj.fs;
 800ee4e:	687b      	ldr	r3, [r7, #4]
 800ee50:	681b      	ldr	r3, [r3, #0]
 800ee52:	60fb      	str	r3, [r7, #12]
#if !_FS_READONLY
	UINT n;
#endif

	ofs = dp->dptr + SZDIRE;	/* Next entry */
 800ee54:	687b      	ldr	r3, [r7, #4]
 800ee56:	695b      	ldr	r3, [r3, #20]
 800ee58:	3320      	adds	r3, #32
 800ee5a:	60bb      	str	r3, [r7, #8]
	if (!dp->sect || ofs >= (DWORD)((_FS_EXFAT && fs->fs_type == FS_EXFAT) ? MAX_DIR_EX : MAX_DIR)) return FR_NO_FILE;	/* Report EOT when offset has reached max value */
 800ee5c:	687b      	ldr	r3, [r7, #4]
 800ee5e:	69db      	ldr	r3, [r3, #28]
 800ee60:	2b00      	cmp	r3, #0
 800ee62:	d003      	beq.n	800ee6c <dir_next+0x28>
 800ee64:	68bb      	ldr	r3, [r7, #8]
 800ee66:	f5b3 1f00 	cmp.w	r3, #2097152	@ 0x200000
 800ee6a:	d301      	bcc.n	800ee70 <dir_next+0x2c>
 800ee6c:	2304      	movs	r3, #4
 800ee6e:	e0aa      	b.n	800efc6 <dir_next+0x182>

	if (ofs % SS(fs) == 0) {	/* Sector changed? */
 800ee70:	68bb      	ldr	r3, [r7, #8]
 800ee72:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800ee76:	2b00      	cmp	r3, #0
 800ee78:	f040 8098 	bne.w	800efac <dir_next+0x168>
		dp->sect++;				/* Next sector */
 800ee7c:	687b      	ldr	r3, [r7, #4]
 800ee7e:	69db      	ldr	r3, [r3, #28]
 800ee80:	1c5a      	adds	r2, r3, #1
 800ee82:	687b      	ldr	r3, [r7, #4]
 800ee84:	61da      	str	r2, [r3, #28]

		if (!dp->clust) {		/* Static table */
 800ee86:	687b      	ldr	r3, [r7, #4]
 800ee88:	699b      	ldr	r3, [r3, #24]
 800ee8a:	2b00      	cmp	r3, #0
 800ee8c:	d10b      	bne.n	800eea6 <dir_next+0x62>
			if (ofs / SZDIRE >= fs->n_rootdir) {	/* Report EOT if it reached end of static table */
 800ee8e:	68bb      	ldr	r3, [r7, #8]
 800ee90:	095b      	lsrs	r3, r3, #5
 800ee92:	68fa      	ldr	r2, [r7, #12]
 800ee94:	8912      	ldrh	r2, [r2, #8]
 800ee96:	4293      	cmp	r3, r2
 800ee98:	f0c0 8088 	bcc.w	800efac <dir_next+0x168>
				dp->sect = 0; return FR_NO_FILE;
 800ee9c:	687b      	ldr	r3, [r7, #4]
 800ee9e:	2200      	movs	r2, #0
 800eea0:	61da      	str	r2, [r3, #28]
 800eea2:	2304      	movs	r3, #4
 800eea4:	e08f      	b.n	800efc6 <dir_next+0x182>
			}
		}
		else {					/* Dynamic table */
			if ((ofs / SS(fs) & (fs->csize - 1)) == 0) {		/* Cluster changed? */
 800eea6:	68bb      	ldr	r3, [r7, #8]
 800eea8:	0a5b      	lsrs	r3, r3, #9
 800eeaa:	68fa      	ldr	r2, [r7, #12]
 800eeac:	8952      	ldrh	r2, [r2, #10]
 800eeae:	3a01      	subs	r2, #1
 800eeb0:	4013      	ands	r3, r2
 800eeb2:	2b00      	cmp	r3, #0
 800eeb4:	d17a      	bne.n	800efac <dir_next+0x168>
				clst = get_fat(&dp->obj, dp->clust);			/* Get next cluster */
 800eeb6:	687a      	ldr	r2, [r7, #4]
 800eeb8:	687b      	ldr	r3, [r7, #4]
 800eeba:	699b      	ldr	r3, [r3, #24]
 800eebc:	4619      	mov	r1, r3
 800eebe:	4610      	mov	r0, r2
 800eec0:	f7ff fc83 	bl	800e7ca <get_fat>
 800eec4:	6178      	str	r0, [r7, #20]
				if (clst <= 1) return FR_INT_ERR;				/* Internal error */
 800eec6:	697b      	ldr	r3, [r7, #20]
 800eec8:	2b01      	cmp	r3, #1
 800eeca:	d801      	bhi.n	800eed0 <dir_next+0x8c>
 800eecc:	2302      	movs	r3, #2
 800eece:	e07a      	b.n	800efc6 <dir_next+0x182>
				if (clst == 0xFFFFFFFF) return FR_DISK_ERR;		/* Disk error */
 800eed0:	697b      	ldr	r3, [r7, #20]
 800eed2:	f1b3 3fff 	cmp.w	r3, #4294967295
 800eed6:	d101      	bne.n	800eedc <dir_next+0x98>
 800eed8:	2301      	movs	r3, #1
 800eeda:	e074      	b.n	800efc6 <dir_next+0x182>
				if (clst >= fs->n_fatent) {						/* Reached end of dynamic table */
 800eedc:	68fb      	ldr	r3, [r7, #12]
 800eede:	695b      	ldr	r3, [r3, #20]
 800eee0:	697a      	ldr	r2, [r7, #20]
 800eee2:	429a      	cmp	r2, r3
 800eee4:	d358      	bcc.n	800ef98 <dir_next+0x154>
#if !_FS_READONLY
					if (!stretch) {								/* If no stretch, report EOT */
 800eee6:	683b      	ldr	r3, [r7, #0]
 800eee8:	2b00      	cmp	r3, #0
 800eeea:	d104      	bne.n	800eef6 <dir_next+0xb2>
						dp->sect = 0; return FR_NO_FILE;
 800eeec:	687b      	ldr	r3, [r7, #4]
 800eeee:	2200      	movs	r2, #0
 800eef0:	61da      	str	r2, [r3, #28]
 800eef2:	2304      	movs	r3, #4
 800eef4:	e067      	b.n	800efc6 <dir_next+0x182>
					}
					clst = create_chain(&dp->obj, dp->clust);	/* Allocate a cluster */
 800eef6:	687a      	ldr	r2, [r7, #4]
 800eef8:	687b      	ldr	r3, [r7, #4]
 800eefa:	699b      	ldr	r3, [r3, #24]
 800eefc:	4619      	mov	r1, r3
 800eefe:	4610      	mov	r0, r2
 800ef00:	f7ff fe59 	bl	800ebb6 <create_chain>
 800ef04:	6178      	str	r0, [r7, #20]
					if (clst == 0) return FR_DENIED;			/* No free cluster */
 800ef06:	697b      	ldr	r3, [r7, #20]
 800ef08:	2b00      	cmp	r3, #0
 800ef0a:	d101      	bne.n	800ef10 <dir_next+0xcc>
 800ef0c:	2307      	movs	r3, #7
 800ef0e:	e05a      	b.n	800efc6 <dir_next+0x182>
					if (clst == 1) return FR_INT_ERR;			/* Internal error */
 800ef10:	697b      	ldr	r3, [r7, #20]
 800ef12:	2b01      	cmp	r3, #1
 800ef14:	d101      	bne.n	800ef1a <dir_next+0xd6>
 800ef16:	2302      	movs	r3, #2
 800ef18:	e055      	b.n	800efc6 <dir_next+0x182>
					if (clst == 0xFFFFFFFF) return FR_DISK_ERR;	/* Disk error */
 800ef1a:	697b      	ldr	r3, [r7, #20]
 800ef1c:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ef20:	d101      	bne.n	800ef26 <dir_next+0xe2>
 800ef22:	2301      	movs	r3, #1
 800ef24:	e04f      	b.n	800efc6 <dir_next+0x182>
					/* Clean-up the stretched table */
					if (_FS_EXFAT) dp->obj.stat |= 4;			/* The directory needs to be updated */
					if (sync_window(fs) != FR_OK) return FR_DISK_ERR;	/* Flush disk access window */
 800ef26:	68f8      	ldr	r0, [r7, #12]
 800ef28:	f7ff fb50 	bl	800e5cc <sync_window>
 800ef2c:	4603      	mov	r3, r0
 800ef2e:	2b00      	cmp	r3, #0
 800ef30:	d001      	beq.n	800ef36 <dir_next+0xf2>
 800ef32:	2301      	movs	r3, #1
 800ef34:	e047      	b.n	800efc6 <dir_next+0x182>
					mem_set(fs->win, 0, SS(fs));				/* Clear window buffer */
 800ef36:	68fb      	ldr	r3, [r7, #12]
 800ef38:	3330      	adds	r3, #48	@ 0x30
 800ef3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ef3e:	2100      	movs	r1, #0
 800ef40:	4618      	mov	r0, r3
 800ef42:	f7ff f979 	bl	800e238 <mem_set>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ef46:	2300      	movs	r3, #0
 800ef48:	613b      	str	r3, [r7, #16]
 800ef4a:	6979      	ldr	r1, [r7, #20]
 800ef4c:	68f8      	ldr	r0, [r7, #12]
 800ef4e:	f7ff fc1d 	bl	800e78c <clust2sect>
 800ef52:	4602      	mov	r2, r0
 800ef54:	68fb      	ldr	r3, [r7, #12]
 800ef56:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ef58:	e012      	b.n	800ef80 <dir_next+0x13c>
						fs->wflag = 1;
 800ef5a:	68fb      	ldr	r3, [r7, #12]
 800ef5c:	2201      	movs	r2, #1
 800ef5e:	70da      	strb	r2, [r3, #3]
						if (sync_window(fs) != FR_OK) return FR_DISK_ERR;
 800ef60:	68f8      	ldr	r0, [r7, #12]
 800ef62:	f7ff fb33 	bl	800e5cc <sync_window>
 800ef66:	4603      	mov	r3, r0
 800ef68:	2b00      	cmp	r3, #0
 800ef6a:	d001      	beq.n	800ef70 <dir_next+0x12c>
 800ef6c:	2301      	movs	r3, #1
 800ef6e:	e02a      	b.n	800efc6 <dir_next+0x182>
					for (n = 0, fs->winsect = clust2sect(fs, clst); n < fs->csize; n++, fs->winsect++) {	/* Fill the new cluster with 0 */
 800ef70:	693b      	ldr	r3, [r7, #16]
 800ef72:	3301      	adds	r3, #1
 800ef74:	613b      	str	r3, [r7, #16]
 800ef76:	68fb      	ldr	r3, [r7, #12]
 800ef78:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800ef7a:	1c5a      	adds	r2, r3, #1
 800ef7c:	68fb      	ldr	r3, [r7, #12]
 800ef7e:	62da      	str	r2, [r3, #44]	@ 0x2c
 800ef80:	68fb      	ldr	r3, [r7, #12]
 800ef82:	895b      	ldrh	r3, [r3, #10]
 800ef84:	461a      	mov	r2, r3
 800ef86:	693b      	ldr	r3, [r7, #16]
 800ef88:	4293      	cmp	r3, r2
 800ef8a:	d3e6      	bcc.n	800ef5a <dir_next+0x116>
					}
					fs->winsect -= n;							/* Restore window offset */
 800ef8c:	68fb      	ldr	r3, [r7, #12]
 800ef8e:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800ef90:	693b      	ldr	r3, [r7, #16]
 800ef92:	1ad2      	subs	r2, r2, r3
 800ef94:	68fb      	ldr	r3, [r7, #12]
 800ef96:	62da      	str	r2, [r3, #44]	@ 0x2c
#else
					if (!stretch) dp->sect = 0;					/* (this line is to suppress compiler warning) */
					dp->sect = 0; return FR_NO_FILE;			/* Report EOT */
#endif
				}
				dp->clust = clst;		/* Initialize data for new cluster */
 800ef98:	687b      	ldr	r3, [r7, #4]
 800ef9a:	697a      	ldr	r2, [r7, #20]
 800ef9c:	619a      	str	r2, [r3, #24]
				dp->sect = clust2sect(fs, clst);
 800ef9e:	6979      	ldr	r1, [r7, #20]
 800efa0:	68f8      	ldr	r0, [r7, #12]
 800efa2:	f7ff fbf3 	bl	800e78c <clust2sect>
 800efa6:	4602      	mov	r2, r0
 800efa8:	687b      	ldr	r3, [r7, #4]
 800efaa:	61da      	str	r2, [r3, #28]
			}
		}
	}
	dp->dptr = ofs;						/* Current entry */
 800efac:	687b      	ldr	r3, [r7, #4]
 800efae:	68ba      	ldr	r2, [r7, #8]
 800efb0:	615a      	str	r2, [r3, #20]
	dp->dir = fs->win + ofs % SS(fs);	/* Pointer to the entry in the win[] */
 800efb2:	68fb      	ldr	r3, [r7, #12]
 800efb4:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800efb8:	68bb      	ldr	r3, [r7, #8]
 800efba:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800efbe:	441a      	add	r2, r3
 800efc0:	687b      	ldr	r3, [r7, #4]
 800efc2:	621a      	str	r2, [r3, #32]

	return FR_OK;
 800efc4:	2300      	movs	r3, #0
}
 800efc6:	4618      	mov	r0, r3
 800efc8:	3718      	adds	r7, #24
 800efca:	46bd      	mov	sp, r7
 800efcc:	bd80      	pop	{r7, pc}

0800efce <dir_alloc>:
static
FRESULT dir_alloc (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp,		/* Pointer to the directory object */
	UINT nent		/* Number of contiguous entries to allocate */
)
{
 800efce:	b580      	push	{r7, lr}
 800efd0:	b086      	sub	sp, #24
 800efd2:	af00      	add	r7, sp, #0
 800efd4:	6078      	str	r0, [r7, #4]
 800efd6:	6039      	str	r1, [r7, #0]
	FRESULT res;
	UINT n;
	FATFS *fs = dp->obj.fs;
 800efd8:	687b      	ldr	r3, [r7, #4]
 800efda:	681b      	ldr	r3, [r3, #0]
 800efdc:	60fb      	str	r3, [r7, #12]


	res = dir_sdi(dp, 0);
 800efde:	2100      	movs	r1, #0
 800efe0:	6878      	ldr	r0, [r7, #4]
 800efe2:	f7ff feb4 	bl	800ed4e <dir_sdi>
 800efe6:	4603      	mov	r3, r0
 800efe8:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 800efea:	7dfb      	ldrb	r3, [r7, #23]
 800efec:	2b00      	cmp	r3, #0
 800efee:	d12b      	bne.n	800f048 <dir_alloc+0x7a>
		n = 0;
 800eff0:	2300      	movs	r3, #0
 800eff2:	613b      	str	r3, [r7, #16]
		do {
			res = move_window(fs, dp->sect);
 800eff4:	687b      	ldr	r3, [r7, #4]
 800eff6:	69db      	ldr	r3, [r3, #28]
 800eff8:	4619      	mov	r1, r3
 800effa:	68f8      	ldr	r0, [r7, #12]
 800effc:	f7ff fb2a 	bl	800e654 <move_window>
 800f000:	4603      	mov	r3, r0
 800f002:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f004:	7dfb      	ldrb	r3, [r7, #23]
 800f006:	2b00      	cmp	r3, #0
 800f008:	d11d      	bne.n	800f046 <dir_alloc+0x78>
#if _FS_EXFAT
			if ((fs->fs_type == FS_EXFAT) ? (int)((dp->dir[XDIR_Type] & 0x80) == 0) : (int)(dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0)) {
#else
			if (dp->dir[DIR_Name] == DDEM || dp->dir[DIR_Name] == 0) {
 800f00a:	687b      	ldr	r3, [r7, #4]
 800f00c:	6a1b      	ldr	r3, [r3, #32]
 800f00e:	781b      	ldrb	r3, [r3, #0]
 800f010:	2be5      	cmp	r3, #229	@ 0xe5
 800f012:	d004      	beq.n	800f01e <dir_alloc+0x50>
 800f014:	687b      	ldr	r3, [r7, #4]
 800f016:	6a1b      	ldr	r3, [r3, #32]
 800f018:	781b      	ldrb	r3, [r3, #0]
 800f01a:	2b00      	cmp	r3, #0
 800f01c:	d107      	bne.n	800f02e <dir_alloc+0x60>
#endif
				if (++n == nent) break;	/* A block of contiguous free entries is found */
 800f01e:	693b      	ldr	r3, [r7, #16]
 800f020:	3301      	adds	r3, #1
 800f022:	613b      	str	r3, [r7, #16]
 800f024:	693a      	ldr	r2, [r7, #16]
 800f026:	683b      	ldr	r3, [r7, #0]
 800f028:	429a      	cmp	r2, r3
 800f02a:	d102      	bne.n	800f032 <dir_alloc+0x64>
 800f02c:	e00c      	b.n	800f048 <dir_alloc+0x7a>
			} else {
				n = 0;					/* Not a blank entry. Restart to search */
 800f02e:	2300      	movs	r3, #0
 800f030:	613b      	str	r3, [r7, #16]
			}
			res = dir_next(dp, 1);
 800f032:	2101      	movs	r1, #1
 800f034:	6878      	ldr	r0, [r7, #4]
 800f036:	f7ff ff05 	bl	800ee44 <dir_next>
 800f03a:	4603      	mov	r3, r0
 800f03c:	75fb      	strb	r3, [r7, #23]
		} while (res == FR_OK);	/* Next entry with table stretch enabled */
 800f03e:	7dfb      	ldrb	r3, [r7, #23]
 800f040:	2b00      	cmp	r3, #0
 800f042:	d0d7      	beq.n	800eff4 <dir_alloc+0x26>
 800f044:	e000      	b.n	800f048 <dir_alloc+0x7a>
			if (res != FR_OK) break;
 800f046:	bf00      	nop
	}

	if (res == FR_NO_FILE) res = FR_DENIED;	/* No directory entry to allocate */
 800f048:	7dfb      	ldrb	r3, [r7, #23]
 800f04a:	2b04      	cmp	r3, #4
 800f04c:	d101      	bne.n	800f052 <dir_alloc+0x84>
 800f04e:	2307      	movs	r3, #7
 800f050:	75fb      	strb	r3, [r7, #23]
	return res;
 800f052:	7dfb      	ldrb	r3, [r7, #23]
}
 800f054:	4618      	mov	r0, r3
 800f056:	3718      	adds	r7, #24
 800f058:	46bd      	mov	sp, r7
 800f05a:	bd80      	pop	{r7, pc}

0800f05c <ld_clust>:
static
DWORD ld_clust (	/* Returns the top cluster value of the SFN entry */
	FATFS* fs,		/* Pointer to the fs object */
	const BYTE* dir	/* Pointer to the key entry */
)
{
 800f05c:	b580      	push	{r7, lr}
 800f05e:	b084      	sub	sp, #16
 800f060:	af00      	add	r7, sp, #0
 800f062:	6078      	str	r0, [r7, #4]
 800f064:	6039      	str	r1, [r7, #0]
	DWORD cl;

	cl = ld_word(dir + DIR_FstClusLO);
 800f066:	683b      	ldr	r3, [r7, #0]
 800f068:	331a      	adds	r3, #26
 800f06a:	4618      	mov	r0, r3
 800f06c:	f7ff f840 	bl	800e0f0 <ld_word>
 800f070:	4603      	mov	r3, r0
 800f072:	60fb      	str	r3, [r7, #12]
	if (fs->fs_type == FS_FAT32) {
 800f074:	687b      	ldr	r3, [r7, #4]
 800f076:	781b      	ldrb	r3, [r3, #0]
 800f078:	2b03      	cmp	r3, #3
 800f07a:	d109      	bne.n	800f090 <ld_clust+0x34>
		cl |= (DWORD)ld_word(dir + DIR_FstClusHI) << 16;
 800f07c:	683b      	ldr	r3, [r7, #0]
 800f07e:	3314      	adds	r3, #20
 800f080:	4618      	mov	r0, r3
 800f082:	f7ff f835 	bl	800e0f0 <ld_word>
 800f086:	4603      	mov	r3, r0
 800f088:	041b      	lsls	r3, r3, #16
 800f08a:	68fa      	ldr	r2, [r7, #12]
 800f08c:	4313      	orrs	r3, r2
 800f08e:	60fb      	str	r3, [r7, #12]
	}

	return cl;
 800f090:	68fb      	ldr	r3, [r7, #12]
}
 800f092:	4618      	mov	r0, r3
 800f094:	3710      	adds	r7, #16
 800f096:	46bd      	mov	sp, r7
 800f098:	bd80      	pop	{r7, pc}

0800f09a <st_clust>:
void st_clust (
	FATFS* fs,	/* Pointer to the fs object */
	BYTE* dir,	/* Pointer to the key entry */
	DWORD cl	/* Value to be set */
)
{
 800f09a:	b580      	push	{r7, lr}
 800f09c:	b084      	sub	sp, #16
 800f09e:	af00      	add	r7, sp, #0
 800f0a0:	60f8      	str	r0, [r7, #12]
 800f0a2:	60b9      	str	r1, [r7, #8]
 800f0a4:	607a      	str	r2, [r7, #4]
	st_word(dir + DIR_FstClusLO, (WORD)cl);
 800f0a6:	68bb      	ldr	r3, [r7, #8]
 800f0a8:	331a      	adds	r3, #26
 800f0aa:	687a      	ldr	r2, [r7, #4]
 800f0ac:	b292      	uxth	r2, r2
 800f0ae:	4611      	mov	r1, r2
 800f0b0:	4618      	mov	r0, r3
 800f0b2:	f7ff f859 	bl	800e168 <st_word>
	if (fs->fs_type == FS_FAT32) {
 800f0b6:	68fb      	ldr	r3, [r7, #12]
 800f0b8:	781b      	ldrb	r3, [r3, #0]
 800f0ba:	2b03      	cmp	r3, #3
 800f0bc:	d109      	bne.n	800f0d2 <st_clust+0x38>
		st_word(dir + DIR_FstClusHI, (WORD)(cl >> 16));
 800f0be:	68bb      	ldr	r3, [r7, #8]
 800f0c0:	f103 0214 	add.w	r2, r3, #20
 800f0c4:	687b      	ldr	r3, [r7, #4]
 800f0c6:	0c1b      	lsrs	r3, r3, #16
 800f0c8:	b29b      	uxth	r3, r3
 800f0ca:	4619      	mov	r1, r3
 800f0cc:	4610      	mov	r0, r2
 800f0ce:	f7ff f84b 	bl	800e168 <st_word>
	}
}
 800f0d2:	bf00      	nop
 800f0d4:	3710      	adds	r7, #16
 800f0d6:	46bd      	mov	sp, r7
 800f0d8:	bd80      	pop	{r7, pc}

0800f0da <dir_find>:

static
FRESULT dir_find (	/* FR_OK(0):succeeded, !=0:error */
	DIR* dp			/* Pointer to the directory object with the file name */
)
{
 800f0da:	b580      	push	{r7, lr}
 800f0dc:	b086      	sub	sp, #24
 800f0de:	af00      	add	r7, sp, #0
 800f0e0:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f0e2:	687b      	ldr	r3, [r7, #4]
 800f0e4:	681b      	ldr	r3, [r3, #0]
 800f0e6:	613b      	str	r3, [r7, #16]
	BYTE c;
#if _USE_LFN != 0
	BYTE a, ord, sum;
#endif

	res = dir_sdi(dp, 0);			/* Rewind directory object */
 800f0e8:	2100      	movs	r1, #0
 800f0ea:	6878      	ldr	r0, [r7, #4]
 800f0ec:	f7ff fe2f 	bl	800ed4e <dir_sdi>
 800f0f0:	4603      	mov	r3, r0
 800f0f2:	75fb      	strb	r3, [r7, #23]
	if (res != FR_OK) return res;
 800f0f4:	7dfb      	ldrb	r3, [r7, #23]
 800f0f6:	2b00      	cmp	r3, #0
 800f0f8:	d001      	beq.n	800f0fe <dir_find+0x24>
 800f0fa:	7dfb      	ldrb	r3, [r7, #23]
 800f0fc:	e03e      	b.n	800f17c <dir_find+0xa2>
	/* On the FAT12/16/32 volume */
#if _USE_LFN != 0
	ord = sum = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
#endif
	do {
		res = move_window(fs, dp->sect);
 800f0fe:	687b      	ldr	r3, [r7, #4]
 800f100:	69db      	ldr	r3, [r3, #28]
 800f102:	4619      	mov	r1, r3
 800f104:	6938      	ldr	r0, [r7, #16]
 800f106:	f7ff faa5 	bl	800e654 <move_window>
 800f10a:	4603      	mov	r3, r0
 800f10c:	75fb      	strb	r3, [r7, #23]
		if (res != FR_OK) break;
 800f10e:	7dfb      	ldrb	r3, [r7, #23]
 800f110:	2b00      	cmp	r3, #0
 800f112:	d12f      	bne.n	800f174 <dir_find+0x9a>
		c = dp->dir[DIR_Name];
 800f114:	687b      	ldr	r3, [r7, #4]
 800f116:	6a1b      	ldr	r3, [r3, #32]
 800f118:	781b      	ldrb	r3, [r3, #0]
 800f11a:	73fb      	strb	r3, [r7, #15]
		if (c == 0) { res = FR_NO_FILE; break; }	/* Reached to end of table */
 800f11c:	7bfb      	ldrb	r3, [r7, #15]
 800f11e:	2b00      	cmp	r3, #0
 800f120:	d102      	bne.n	800f128 <dir_find+0x4e>
 800f122:	2304      	movs	r3, #4
 800f124:	75fb      	strb	r3, [r7, #23]
 800f126:	e028      	b.n	800f17a <dir_find+0xa0>
				if (!(dp->fn[NSFLAG] & NS_LOSS) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* SFN matched? */
				ord = 0xFF; dp->blk_ofs = 0xFFFFFFFF;	/* Reset LFN sequence */
			}
		}
#else		/* Non LFN configuration */
		dp->obj.attr = dp->dir[DIR_Attr] & AM_MASK;
 800f128:	687b      	ldr	r3, [r7, #4]
 800f12a:	6a1b      	ldr	r3, [r3, #32]
 800f12c:	330b      	adds	r3, #11
 800f12e:	781b      	ldrb	r3, [r3, #0]
 800f130:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800f134:	b2da      	uxtb	r2, r3
 800f136:	687b      	ldr	r3, [r7, #4]
 800f138:	719a      	strb	r2, [r3, #6]
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f13a:	687b      	ldr	r3, [r7, #4]
 800f13c:	6a1b      	ldr	r3, [r3, #32]
 800f13e:	330b      	adds	r3, #11
 800f140:	781b      	ldrb	r3, [r3, #0]
 800f142:	f003 0308 	and.w	r3, r3, #8
 800f146:	2b00      	cmp	r3, #0
 800f148:	d10a      	bne.n	800f160 <dir_find+0x86>
 800f14a:	687b      	ldr	r3, [r7, #4]
 800f14c:	6a18      	ldr	r0, [r3, #32]
 800f14e:	687b      	ldr	r3, [r7, #4]
 800f150:	3324      	adds	r3, #36	@ 0x24
 800f152:	220b      	movs	r2, #11
 800f154:	4619      	mov	r1, r3
 800f156:	f7ff f88a 	bl	800e26e <mem_cmp>
 800f15a:	4603      	mov	r3, r0
 800f15c:	2b00      	cmp	r3, #0
 800f15e:	d00b      	beq.n	800f178 <dir_find+0x9e>
#endif
		res = dir_next(dp, 0);	/* Next entry */
 800f160:	2100      	movs	r1, #0
 800f162:	6878      	ldr	r0, [r7, #4]
 800f164:	f7ff fe6e 	bl	800ee44 <dir_next>
 800f168:	4603      	mov	r3, r0
 800f16a:	75fb      	strb	r3, [r7, #23]
	} while (res == FR_OK);
 800f16c:	7dfb      	ldrb	r3, [r7, #23]
 800f16e:	2b00      	cmp	r3, #0
 800f170:	d0c5      	beq.n	800f0fe <dir_find+0x24>
 800f172:	e002      	b.n	800f17a <dir_find+0xa0>
		if (res != FR_OK) break;
 800f174:	bf00      	nop
 800f176:	e000      	b.n	800f17a <dir_find+0xa0>
		if (!(dp->dir[DIR_Attr] & AM_VOL) && !mem_cmp(dp->dir, dp->fn, 11)) break;	/* Is it a valid entry? */
 800f178:	bf00      	nop

	return res;
 800f17a:	7dfb      	ldrb	r3, [r7, #23]
}
 800f17c:	4618      	mov	r0, r3
 800f17e:	3718      	adds	r7, #24
 800f180:	46bd      	mov	sp, r7
 800f182:	bd80      	pop	{r7, pc}

0800f184 <dir_register>:

static
FRESULT dir_register (	/* FR_OK:succeeded, FR_DENIED:no free entry or too many SFN collision, FR_DISK_ERR:disk error */
	DIR* dp				/* Target directory with object name to be created */
)
{
 800f184:	b580      	push	{r7, lr}
 800f186:	b084      	sub	sp, #16
 800f188:	af00      	add	r7, sp, #0
 800f18a:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs = dp->obj.fs;
 800f18c:	687b      	ldr	r3, [r7, #4]
 800f18e:	681b      	ldr	r3, [r3, #0]
 800f190:	60bb      	str	r3, [r7, #8]
			} while (res == FR_OK && --nent);
		}
	}

#else	/* Non LFN configuration */
	res = dir_alloc(dp, 1);		/* Allocate an entry for SFN */
 800f192:	2101      	movs	r1, #1
 800f194:	6878      	ldr	r0, [r7, #4]
 800f196:	f7ff ff1a 	bl	800efce <dir_alloc>
 800f19a:	4603      	mov	r3, r0
 800f19c:	73fb      	strb	r3, [r7, #15]

#endif

	/* Set SFN entry */
	if (res == FR_OK) {
 800f19e:	7bfb      	ldrb	r3, [r7, #15]
 800f1a0:	2b00      	cmp	r3, #0
 800f1a2:	d11c      	bne.n	800f1de <dir_register+0x5a>
		res = move_window(fs, dp->sect);
 800f1a4:	687b      	ldr	r3, [r7, #4]
 800f1a6:	69db      	ldr	r3, [r3, #28]
 800f1a8:	4619      	mov	r1, r3
 800f1aa:	68b8      	ldr	r0, [r7, #8]
 800f1ac:	f7ff fa52 	bl	800e654 <move_window>
 800f1b0:	4603      	mov	r3, r0
 800f1b2:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 800f1b4:	7bfb      	ldrb	r3, [r7, #15]
 800f1b6:	2b00      	cmp	r3, #0
 800f1b8:	d111      	bne.n	800f1de <dir_register+0x5a>
			mem_set(dp->dir, 0, SZDIRE);	/* Clean the entry */
 800f1ba:	687b      	ldr	r3, [r7, #4]
 800f1bc:	6a1b      	ldr	r3, [r3, #32]
 800f1be:	2220      	movs	r2, #32
 800f1c0:	2100      	movs	r1, #0
 800f1c2:	4618      	mov	r0, r3
 800f1c4:	f7ff f838 	bl	800e238 <mem_set>
			mem_cpy(dp->dir + DIR_Name, dp->fn, 11);	/* Put SFN */
 800f1c8:	687b      	ldr	r3, [r7, #4]
 800f1ca:	6a18      	ldr	r0, [r3, #32]
 800f1cc:	687b      	ldr	r3, [r7, #4]
 800f1ce:	3324      	adds	r3, #36	@ 0x24
 800f1d0:	220b      	movs	r2, #11
 800f1d2:	4619      	mov	r1, r3
 800f1d4:	f7ff f80f 	bl	800e1f6 <mem_cpy>
#if _USE_LFN != 0
			dp->dir[DIR_NTres] = dp->fn[NSFLAG] & (NS_BODY | NS_EXT);	/* Put NT flag */
#endif
			fs->wflag = 1;
 800f1d8:	68bb      	ldr	r3, [r7, #8]
 800f1da:	2201      	movs	r2, #1
 800f1dc:	70da      	strb	r2, [r3, #3]
		}
	}

	return res;
 800f1de:	7bfb      	ldrb	r3, [r7, #15]
}
 800f1e0:	4618      	mov	r0, r3
 800f1e2:	3710      	adds	r7, #16
 800f1e4:	46bd      	mov	sp, r7
 800f1e6:	bd80      	pop	{r7, pc}

0800f1e8 <create_name>:
static
FRESULT create_name (	/* FR_OK: successful, FR_INVALID_NAME: could not create */
	DIR* dp,			/* Pointer to the directory object */
	const TCHAR** path	/* Pointer to pointer to the segment in the path string */
)
{
 800f1e8:	b580      	push	{r7, lr}
 800f1ea:	b088      	sub	sp, #32
 800f1ec:	af00      	add	r7, sp, #0
 800f1ee:	6078      	str	r0, [r7, #4]
 800f1f0:	6039      	str	r1, [r7, #0]
	BYTE c, d, *sfn;
	UINT ni, si, i;
	const char *p;

	/* Create file name in directory form */
	p = *path; sfn = dp->fn;
 800f1f2:	683b      	ldr	r3, [r7, #0]
 800f1f4:	681b      	ldr	r3, [r3, #0]
 800f1f6:	60fb      	str	r3, [r7, #12]
 800f1f8:	687b      	ldr	r3, [r7, #4]
 800f1fa:	3324      	adds	r3, #36	@ 0x24
 800f1fc:	60bb      	str	r3, [r7, #8]
	mem_set(sfn, ' ', 11);
 800f1fe:	220b      	movs	r2, #11
 800f200:	2120      	movs	r1, #32
 800f202:	68b8      	ldr	r0, [r7, #8]
 800f204:	f7ff f818 	bl	800e238 <mem_set>
	si = i = 0; ni = 8;
 800f208:	2300      	movs	r3, #0
 800f20a:	613b      	str	r3, [r7, #16]
 800f20c:	693b      	ldr	r3, [r7, #16]
 800f20e:	61fb      	str	r3, [r7, #28]
 800f210:	2308      	movs	r3, #8
 800f212:	617b      	str	r3, [r7, #20]
		sfn[NSFLAG] = (c <= ' ') ? NS_LAST | NS_DOT : NS_DOT;	/* Set last segment flag if end of the path */
		return FR_OK;
	}
#endif
	for (;;) {
		c = (BYTE)p[si++];
 800f214:	69fb      	ldr	r3, [r7, #28]
 800f216:	1c5a      	adds	r2, r3, #1
 800f218:	61fa      	str	r2, [r7, #28]
 800f21a:	68fa      	ldr	r2, [r7, #12]
 800f21c:	4413      	add	r3, r2
 800f21e:	781b      	ldrb	r3, [r3, #0]
 800f220:	76fb      	strb	r3, [r7, #27]
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f222:	7efb      	ldrb	r3, [r7, #27]
 800f224:	2b20      	cmp	r3, #32
 800f226:	d94e      	bls.n	800f2c6 <create_name+0xde>
		if (c == '/' || c == '\\') {	/* Break if a separator is found */
 800f228:	7efb      	ldrb	r3, [r7, #27]
 800f22a:	2b2f      	cmp	r3, #47	@ 0x2f
 800f22c:	d006      	beq.n	800f23c <create_name+0x54>
 800f22e:	7efb      	ldrb	r3, [r7, #27]
 800f230:	2b5c      	cmp	r3, #92	@ 0x5c
 800f232:	d110      	bne.n	800f256 <create_name+0x6e>
			while (p[si] == '/' || p[si] == '\\') si++;	/* Skip duplicated separator if exist */
 800f234:	e002      	b.n	800f23c <create_name+0x54>
 800f236:	69fb      	ldr	r3, [r7, #28]
 800f238:	3301      	adds	r3, #1
 800f23a:	61fb      	str	r3, [r7, #28]
 800f23c:	68fa      	ldr	r2, [r7, #12]
 800f23e:	69fb      	ldr	r3, [r7, #28]
 800f240:	4413      	add	r3, r2
 800f242:	781b      	ldrb	r3, [r3, #0]
 800f244:	2b2f      	cmp	r3, #47	@ 0x2f
 800f246:	d0f6      	beq.n	800f236 <create_name+0x4e>
 800f248:	68fa      	ldr	r2, [r7, #12]
 800f24a:	69fb      	ldr	r3, [r7, #28]
 800f24c:	4413      	add	r3, r2
 800f24e:	781b      	ldrb	r3, [r3, #0]
 800f250:	2b5c      	cmp	r3, #92	@ 0x5c
 800f252:	d0f0      	beq.n	800f236 <create_name+0x4e>
			break;
 800f254:	e038      	b.n	800f2c8 <create_name+0xe0>
		}
		if (c == '.' || i >= ni) {		/* End of body or over size? */
 800f256:	7efb      	ldrb	r3, [r7, #27]
 800f258:	2b2e      	cmp	r3, #46	@ 0x2e
 800f25a:	d003      	beq.n	800f264 <create_name+0x7c>
 800f25c:	693a      	ldr	r2, [r7, #16]
 800f25e:	697b      	ldr	r3, [r7, #20]
 800f260:	429a      	cmp	r2, r3
 800f262:	d30c      	bcc.n	800f27e <create_name+0x96>
			if (ni == 11 || c != '.') return FR_INVALID_NAME;	/* Over size or invalid dot */
 800f264:	697b      	ldr	r3, [r7, #20]
 800f266:	2b0b      	cmp	r3, #11
 800f268:	d002      	beq.n	800f270 <create_name+0x88>
 800f26a:	7efb      	ldrb	r3, [r7, #27]
 800f26c:	2b2e      	cmp	r3, #46	@ 0x2e
 800f26e:	d001      	beq.n	800f274 <create_name+0x8c>
 800f270:	2306      	movs	r3, #6
 800f272:	e044      	b.n	800f2fe <create_name+0x116>
			i = 8; ni = 11;				/* Goto extension */
 800f274:	2308      	movs	r3, #8
 800f276:	613b      	str	r3, [r7, #16]
 800f278:	230b      	movs	r3, #11
 800f27a:	617b      	str	r3, [r7, #20]
			continue;
 800f27c:	e022      	b.n	800f2c4 <create_name+0xdc>
		}
		if (c >= 0x80) {				/* Extended character? */
 800f27e:	f997 301b 	ldrsb.w	r3, [r7, #27]
 800f282:	2b00      	cmp	r3, #0
 800f284:	da04      	bge.n	800f290 <create_name+0xa8>
#ifdef _EXCVT
			c = ExCvt[c - 0x80];		/* To upper extended characters (SBCS cfg) */
 800f286:	7efb      	ldrb	r3, [r7, #27]
 800f288:	3b80      	subs	r3, #128	@ 0x80
 800f28a:	4a1f      	ldr	r2, [pc, #124]	@ (800f308 <create_name+0x120>)
 800f28c:	5cd3      	ldrb	r3, [r2, r3]
 800f28e:	76fb      	strb	r3, [r7, #27]
			d = (BYTE)p[si++];			/* Get 2nd byte */
			if (!IsDBCS2(d) || i >= ni - 1) return FR_INVALID_NAME;	/* Reject invalid DBC */
			sfn[i++] = c;
			sfn[i++] = d;
		} else {						/* SBC */
			if (chk_chr("\"*+,:;<=>\?[]|\x7F", c)) return FR_INVALID_NAME;	/* Reject illegal chrs for SFN */
 800f290:	7efb      	ldrb	r3, [r7, #27]
 800f292:	4619      	mov	r1, r3
 800f294:	481d      	ldr	r0, [pc, #116]	@ (800f30c <create_name+0x124>)
 800f296:	f7ff f811 	bl	800e2bc <chk_chr>
 800f29a:	4603      	mov	r3, r0
 800f29c:	2b00      	cmp	r3, #0
 800f29e:	d001      	beq.n	800f2a4 <create_name+0xbc>
 800f2a0:	2306      	movs	r3, #6
 800f2a2:	e02c      	b.n	800f2fe <create_name+0x116>
			if (IsLower(c)) c -= 0x20;	/* To upper */
 800f2a4:	7efb      	ldrb	r3, [r7, #27]
 800f2a6:	2b60      	cmp	r3, #96	@ 0x60
 800f2a8:	d905      	bls.n	800f2b6 <create_name+0xce>
 800f2aa:	7efb      	ldrb	r3, [r7, #27]
 800f2ac:	2b7a      	cmp	r3, #122	@ 0x7a
 800f2ae:	d802      	bhi.n	800f2b6 <create_name+0xce>
 800f2b0:	7efb      	ldrb	r3, [r7, #27]
 800f2b2:	3b20      	subs	r3, #32
 800f2b4:	76fb      	strb	r3, [r7, #27]
			sfn[i++] = c;
 800f2b6:	693b      	ldr	r3, [r7, #16]
 800f2b8:	1c5a      	adds	r2, r3, #1
 800f2ba:	613a      	str	r2, [r7, #16]
 800f2bc:	68ba      	ldr	r2, [r7, #8]
 800f2be:	4413      	add	r3, r2
 800f2c0:	7efa      	ldrb	r2, [r7, #27]
 800f2c2:	701a      	strb	r2, [r3, #0]
		c = (BYTE)p[si++];
 800f2c4:	e7a6      	b.n	800f214 <create_name+0x2c>
		if (c <= ' ') break; 			/* Break if end of the path name */
 800f2c6:	bf00      	nop
		}
	}
	*path = p + si;						/* Return pointer to the next segment */
 800f2c8:	68fa      	ldr	r2, [r7, #12]
 800f2ca:	69fb      	ldr	r3, [r7, #28]
 800f2cc:	441a      	add	r2, r3
 800f2ce:	683b      	ldr	r3, [r7, #0]
 800f2d0:	601a      	str	r2, [r3, #0]
	if (i == 0) return FR_INVALID_NAME;	/* Reject nul string */
 800f2d2:	693b      	ldr	r3, [r7, #16]
 800f2d4:	2b00      	cmp	r3, #0
 800f2d6:	d101      	bne.n	800f2dc <create_name+0xf4>
 800f2d8:	2306      	movs	r3, #6
 800f2da:	e010      	b.n	800f2fe <create_name+0x116>

	if (sfn[0] == DDEM) sfn[0] = RDDEM;	/* If the first character collides with DDEM, replace it with RDDEM */
 800f2dc:	68bb      	ldr	r3, [r7, #8]
 800f2de:	781b      	ldrb	r3, [r3, #0]
 800f2e0:	2be5      	cmp	r3, #229	@ 0xe5
 800f2e2:	d102      	bne.n	800f2ea <create_name+0x102>
 800f2e4:	68bb      	ldr	r3, [r7, #8]
 800f2e6:	2205      	movs	r2, #5
 800f2e8:	701a      	strb	r2, [r3, #0]
	sfn[NSFLAG] = (c <= ' ') ? NS_LAST : 0;		/* Set last segment flag if end of the path */
 800f2ea:	7efb      	ldrb	r3, [r7, #27]
 800f2ec:	2b20      	cmp	r3, #32
 800f2ee:	d801      	bhi.n	800f2f4 <create_name+0x10c>
 800f2f0:	2204      	movs	r2, #4
 800f2f2:	e000      	b.n	800f2f6 <create_name+0x10e>
 800f2f4:	2200      	movs	r2, #0
 800f2f6:	68bb      	ldr	r3, [r7, #8]
 800f2f8:	330b      	adds	r3, #11
 800f2fa:	701a      	strb	r2, [r3, #0]

	return FR_OK;
 800f2fc:	2300      	movs	r3, #0
#endif /* _USE_LFN != 0 */
}
 800f2fe:	4618      	mov	r0, r3
 800f300:	3720      	adds	r7, #32
 800f302:	46bd      	mov	sp, r7
 800f304:	bd80      	pop	{r7, pc}
 800f306:	bf00      	nop
 800f308:	08015d7c 	.word	0x08015d7c
 800f30c:	08015cf8 	.word	0x08015cf8

0800f310 <follow_path>:
static
FRESULT follow_path (	/* FR_OK(0): successful, !=0: error code */
	DIR* dp,			/* Directory object to return last directory and found object */
	const TCHAR* path	/* Full-path string to find a file or directory */
)
{
 800f310:	b580      	push	{r7, lr}
 800f312:	b086      	sub	sp, #24
 800f314:	af00      	add	r7, sp, #0
 800f316:	6078      	str	r0, [r7, #4]
 800f318:	6039      	str	r1, [r7, #0]
	FRESULT res;
	BYTE ns;
	_FDID *obj = &dp->obj;
 800f31a:	687b      	ldr	r3, [r7, #4]
 800f31c:	613b      	str	r3, [r7, #16]
	FATFS *fs = obj->fs;
 800f31e:	693b      	ldr	r3, [r7, #16]
 800f320:	681b      	ldr	r3, [r3, #0]
 800f322:	60fb      	str	r3, [r7, #12]
	if (*path != '/' && *path != '\\') {	/* Without heading separator */
		obj->sclust = fs->cdir;				/* Start from current directory */
	} else
#endif
	{										/* With heading separator */
		while (*path == '/' || *path == '\\') path++;	/* Strip heading separator */
 800f324:	e002      	b.n	800f32c <follow_path+0x1c>
 800f326:	683b      	ldr	r3, [r7, #0]
 800f328:	3301      	adds	r3, #1
 800f32a:	603b      	str	r3, [r7, #0]
 800f32c:	683b      	ldr	r3, [r7, #0]
 800f32e:	781b      	ldrb	r3, [r3, #0]
 800f330:	2b2f      	cmp	r3, #47	@ 0x2f
 800f332:	d0f8      	beq.n	800f326 <follow_path+0x16>
 800f334:	683b      	ldr	r3, [r7, #0]
 800f336:	781b      	ldrb	r3, [r3, #0]
 800f338:	2b5c      	cmp	r3, #92	@ 0x5c
 800f33a:	d0f4      	beq.n	800f326 <follow_path+0x16>
		obj->sclust = 0;					/* Start from root directory */
 800f33c:	693b      	ldr	r3, [r7, #16]
 800f33e:	2200      	movs	r2, #0
 800f340:	609a      	str	r2, [r3, #8]
		obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
	}
#endif
#endif

	if ((UINT)*path < ' ') {				/* Null path name is the origin directory itself */
 800f342:	683b      	ldr	r3, [r7, #0]
 800f344:	781b      	ldrb	r3, [r3, #0]
 800f346:	2b1f      	cmp	r3, #31
 800f348:	d80a      	bhi.n	800f360 <follow_path+0x50>
		dp->fn[NSFLAG] = NS_NONAME;
 800f34a:	687b      	ldr	r3, [r7, #4]
 800f34c:	2280      	movs	r2, #128	@ 0x80
 800f34e:	f883 202f 	strb.w	r2, [r3, #47]	@ 0x2f
		res = dir_sdi(dp, 0);
 800f352:	2100      	movs	r1, #0
 800f354:	6878      	ldr	r0, [r7, #4]
 800f356:	f7ff fcfa 	bl	800ed4e <dir_sdi>
 800f35a:	4603      	mov	r3, r0
 800f35c:	75fb      	strb	r3, [r7, #23]
 800f35e:	e043      	b.n	800f3e8 <follow_path+0xd8>

	} else {								/* Follow path */
		for (;;) {
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f360:	463b      	mov	r3, r7
 800f362:	4619      	mov	r1, r3
 800f364:	6878      	ldr	r0, [r7, #4]
 800f366:	f7ff ff3f 	bl	800f1e8 <create_name>
 800f36a:	4603      	mov	r3, r0
 800f36c:	75fb      	strb	r3, [r7, #23]
			if (res != FR_OK) break;
 800f36e:	7dfb      	ldrb	r3, [r7, #23]
 800f370:	2b00      	cmp	r3, #0
 800f372:	d134      	bne.n	800f3de <follow_path+0xce>
			res = dir_find(dp);				/* Find an object with the segment name */
 800f374:	6878      	ldr	r0, [r7, #4]
 800f376:	f7ff feb0 	bl	800f0da <dir_find>
 800f37a:	4603      	mov	r3, r0
 800f37c:	75fb      	strb	r3, [r7, #23]
			ns = dp->fn[NSFLAG];
 800f37e:	687b      	ldr	r3, [r7, #4]
 800f380:	f893 302f 	ldrb.w	r3, [r3, #47]	@ 0x2f
 800f384:	72fb      	strb	r3, [r7, #11]
			if (res != FR_OK) {				/* Failed to find the object */
 800f386:	7dfb      	ldrb	r3, [r7, #23]
 800f388:	2b00      	cmp	r3, #0
 800f38a:	d00a      	beq.n	800f3a2 <follow_path+0x92>
				if (res == FR_NO_FILE) {	/* Object is not found */
 800f38c:	7dfb      	ldrb	r3, [r7, #23]
 800f38e:	2b04      	cmp	r3, #4
 800f390:	d127      	bne.n	800f3e2 <follow_path+0xd2>
					if (_FS_RPATH && (ns & NS_DOT)) {	/* If dot entry is not exist, stay there */
						if (!(ns & NS_LAST)) continue;	/* Continue to follow if not last segment */
						dp->fn[NSFLAG] = NS_NONAME;
						res = FR_OK;
					} else {							/* Could not find the object */
						if (!(ns & NS_LAST)) res = FR_NO_PATH;	/* Adjust error code if not last segment */
 800f392:	7afb      	ldrb	r3, [r7, #11]
 800f394:	f003 0304 	and.w	r3, r3, #4
 800f398:	2b00      	cmp	r3, #0
 800f39a:	d122      	bne.n	800f3e2 <follow_path+0xd2>
 800f39c:	2305      	movs	r3, #5
 800f39e:	75fb      	strb	r3, [r7, #23]
					}
				}
				break;
 800f3a0:	e01f      	b.n	800f3e2 <follow_path+0xd2>
			}
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f3a2:	7afb      	ldrb	r3, [r7, #11]
 800f3a4:	f003 0304 	and.w	r3, r3, #4
 800f3a8:	2b00      	cmp	r3, #0
 800f3aa:	d11c      	bne.n	800f3e6 <follow_path+0xd6>
			/* Get into the sub-directory */
			if (!(obj->attr & AM_DIR)) {		/* It is not a sub-directory and cannot follow */
 800f3ac:	693b      	ldr	r3, [r7, #16]
 800f3ae:	799b      	ldrb	r3, [r3, #6]
 800f3b0:	f003 0310 	and.w	r3, r3, #16
 800f3b4:	2b00      	cmp	r3, #0
 800f3b6:	d102      	bne.n	800f3be <follow_path+0xae>
				res = FR_NO_PATH; break;
 800f3b8:	2305      	movs	r3, #5
 800f3ba:	75fb      	strb	r3, [r7, #23]
 800f3bc:	e014      	b.n	800f3e8 <follow_path+0xd8>
				obj->stat = fs->dirbuf[XDIR_GenFlags] & 2;
				obj->objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
			} else
#endif
			{
				obj->sclust = ld_clust(fs, fs->win + dp->dptr % SS(fs));	/* Open next directory */
 800f3be:	68fb      	ldr	r3, [r7, #12]
 800f3c0:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f3c4:	687b      	ldr	r3, [r7, #4]
 800f3c6:	695b      	ldr	r3, [r3, #20]
 800f3c8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800f3cc:	4413      	add	r3, r2
 800f3ce:	4619      	mov	r1, r3
 800f3d0:	68f8      	ldr	r0, [r7, #12]
 800f3d2:	f7ff fe43 	bl	800f05c <ld_clust>
 800f3d6:	4602      	mov	r2, r0
 800f3d8:	693b      	ldr	r3, [r7, #16]
 800f3da:	609a      	str	r2, [r3, #8]
			res = create_name(dp, &path);	/* Get a segment name of the path */
 800f3dc:	e7c0      	b.n	800f360 <follow_path+0x50>
			if (res != FR_OK) break;
 800f3de:	bf00      	nop
 800f3e0:	e002      	b.n	800f3e8 <follow_path+0xd8>
				break;
 800f3e2:	bf00      	nop
 800f3e4:	e000      	b.n	800f3e8 <follow_path+0xd8>
			if (ns & NS_LAST) break;			/* Last segment matched. Function completed. */
 800f3e6:	bf00      	nop
			}
		}
	}

	return res;
 800f3e8:	7dfb      	ldrb	r3, [r7, #23]
}
 800f3ea:	4618      	mov	r0, r3
 800f3ec:	3718      	adds	r7, #24
 800f3ee:	46bd      	mov	sp, r7
 800f3f0:	bd80      	pop	{r7, pc}

0800f3f2 <get_ldnumber>:

static
int get_ldnumber (		/* Returns logical drive number (-1:invalid drive) */
	const TCHAR** path	/* Pointer to pointer to the path name */
)
{
 800f3f2:	b480      	push	{r7}
 800f3f4:	b087      	sub	sp, #28
 800f3f6:	af00      	add	r7, sp, #0
 800f3f8:	6078      	str	r0, [r7, #4]
	const TCHAR *tp, *tt;
	UINT i;
	int vol = -1;
 800f3fa:	f04f 33ff 	mov.w	r3, #4294967295
 800f3fe:	613b      	str	r3, [r7, #16]
	char c;
	TCHAR tc;
#endif


	if (*path) {	/* If the pointer is not a null */
 800f400:	687b      	ldr	r3, [r7, #4]
 800f402:	681b      	ldr	r3, [r3, #0]
 800f404:	2b00      	cmp	r3, #0
 800f406:	d031      	beq.n	800f46c <get_ldnumber+0x7a>
		for (tt = *path; (UINT)*tt >= (_USE_LFN ? ' ' : '!') && *tt != ':'; tt++) ;	/* Find ':' in the path */
 800f408:	687b      	ldr	r3, [r7, #4]
 800f40a:	681b      	ldr	r3, [r3, #0]
 800f40c:	617b      	str	r3, [r7, #20]
 800f40e:	e002      	b.n	800f416 <get_ldnumber+0x24>
 800f410:	697b      	ldr	r3, [r7, #20]
 800f412:	3301      	adds	r3, #1
 800f414:	617b      	str	r3, [r7, #20]
 800f416:	697b      	ldr	r3, [r7, #20]
 800f418:	781b      	ldrb	r3, [r3, #0]
 800f41a:	2b20      	cmp	r3, #32
 800f41c:	d903      	bls.n	800f426 <get_ldnumber+0x34>
 800f41e:	697b      	ldr	r3, [r7, #20]
 800f420:	781b      	ldrb	r3, [r3, #0]
 800f422:	2b3a      	cmp	r3, #58	@ 0x3a
 800f424:	d1f4      	bne.n	800f410 <get_ldnumber+0x1e>
		if (*tt == ':') {	/* If a ':' is exist in the path name */
 800f426:	697b      	ldr	r3, [r7, #20]
 800f428:	781b      	ldrb	r3, [r3, #0]
 800f42a:	2b3a      	cmp	r3, #58	@ 0x3a
 800f42c:	d11c      	bne.n	800f468 <get_ldnumber+0x76>
			tp = *path;
 800f42e:	687b      	ldr	r3, [r7, #4]
 800f430:	681b      	ldr	r3, [r3, #0]
 800f432:	60fb      	str	r3, [r7, #12]
			i = *tp++ - '0';
 800f434:	68fb      	ldr	r3, [r7, #12]
 800f436:	1c5a      	adds	r2, r3, #1
 800f438:	60fa      	str	r2, [r7, #12]
 800f43a:	781b      	ldrb	r3, [r3, #0]
 800f43c:	3b30      	subs	r3, #48	@ 0x30
 800f43e:	60bb      	str	r3, [r7, #8]
			if (i < 10 && tp == tt) {	/* Is there a numeric drive id? */
 800f440:	68bb      	ldr	r3, [r7, #8]
 800f442:	2b09      	cmp	r3, #9
 800f444:	d80e      	bhi.n	800f464 <get_ldnumber+0x72>
 800f446:	68fa      	ldr	r2, [r7, #12]
 800f448:	697b      	ldr	r3, [r7, #20]
 800f44a:	429a      	cmp	r2, r3
 800f44c:	d10a      	bne.n	800f464 <get_ldnumber+0x72>
				if (i < _VOLUMES) {	/* If a drive id is found, get the value and strip it */
 800f44e:	68bb      	ldr	r3, [r7, #8]
 800f450:	2b00      	cmp	r3, #0
 800f452:	d107      	bne.n	800f464 <get_ldnumber+0x72>
					vol = (int)i;
 800f454:	68bb      	ldr	r3, [r7, #8]
 800f456:	613b      	str	r3, [r7, #16]
					*path = ++tt;
 800f458:	697b      	ldr	r3, [r7, #20]
 800f45a:	3301      	adds	r3, #1
 800f45c:	617b      	str	r3, [r7, #20]
 800f45e:	687b      	ldr	r3, [r7, #4]
 800f460:	697a      	ldr	r2, [r7, #20]
 800f462:	601a      	str	r2, [r3, #0]
					vol = (int)i;
					*path = tt;
				}
			}
#endif
			return vol;
 800f464:	693b      	ldr	r3, [r7, #16]
 800f466:	e002      	b.n	800f46e <get_ldnumber+0x7c>
		}
#if _FS_RPATH != 0 && _VOLUMES >= 2
		vol = CurrVol;	/* Current drive */
#else
		vol = 0;		/* Drive 0 */
 800f468:	2300      	movs	r3, #0
 800f46a:	613b      	str	r3, [r7, #16]
#endif
	}
	return vol;
 800f46c:	693b      	ldr	r3, [r7, #16]
}
 800f46e:	4618      	mov	r0, r3
 800f470:	371c      	adds	r7, #28
 800f472:	46bd      	mov	sp, r7
 800f474:	f85d 7b04 	ldr.w	r7, [sp], #4
 800f478:	4770      	bx	lr
	...

0800f47c <check_fs>:
static
BYTE check_fs (	/* 0:FAT, 1:exFAT, 2:Valid BS but not FAT, 3:Not a BS, 4:Disk error */
	FATFS* fs,	/* File system object */
	DWORD sect	/* Sector# (lba) to load and check if it is an FAT-VBR or not */
)
{
 800f47c:	b580      	push	{r7, lr}
 800f47e:	b082      	sub	sp, #8
 800f480:	af00      	add	r7, sp, #0
 800f482:	6078      	str	r0, [r7, #4]
 800f484:	6039      	str	r1, [r7, #0]
	fs->wflag = 0; fs->winsect = 0xFFFFFFFF;		/* Invaidate window */
 800f486:	687b      	ldr	r3, [r7, #4]
 800f488:	2200      	movs	r2, #0
 800f48a:	70da      	strb	r2, [r3, #3]
 800f48c:	687b      	ldr	r3, [r7, #4]
 800f48e:	f04f 32ff 	mov.w	r2, #4294967295
 800f492:	62da      	str	r2, [r3, #44]	@ 0x2c
	if (move_window(fs, sect) != FR_OK) return 4;	/* Load boot record */
 800f494:	6839      	ldr	r1, [r7, #0]
 800f496:	6878      	ldr	r0, [r7, #4]
 800f498:	f7ff f8dc 	bl	800e654 <move_window>
 800f49c:	4603      	mov	r3, r0
 800f49e:	2b00      	cmp	r3, #0
 800f4a0:	d001      	beq.n	800f4a6 <check_fs+0x2a>
 800f4a2:	2304      	movs	r3, #4
 800f4a4:	e038      	b.n	800f518 <check_fs+0x9c>

	if (ld_word(fs->win + BS_55AA) != 0xAA55) return 3;	/* Check boot record signature (always placed here even if the sector size is >512) */
 800f4a6:	687b      	ldr	r3, [r7, #4]
 800f4a8:	3330      	adds	r3, #48	@ 0x30
 800f4aa:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f4ae:	4618      	mov	r0, r3
 800f4b0:	f7fe fe1e 	bl	800e0f0 <ld_word>
 800f4b4:	4603      	mov	r3, r0
 800f4b6:	461a      	mov	r2, r3
 800f4b8:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f4bc:	429a      	cmp	r2, r3
 800f4be:	d001      	beq.n	800f4c4 <check_fs+0x48>
 800f4c0:	2303      	movs	r3, #3
 800f4c2:	e029      	b.n	800f518 <check_fs+0x9c>

	if (fs->win[BS_JmpBoot] == 0xE9 || (fs->win[BS_JmpBoot] == 0xEB && fs->win[BS_JmpBoot + 2] == 0x90)) {
 800f4c4:	687b      	ldr	r3, [r7, #4]
 800f4c6:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f4ca:	2be9      	cmp	r3, #233	@ 0xe9
 800f4cc:	d009      	beq.n	800f4e2 <check_fs+0x66>
 800f4ce:	687b      	ldr	r3, [r7, #4]
 800f4d0:	f893 3030 	ldrb.w	r3, [r3, #48]	@ 0x30
 800f4d4:	2beb      	cmp	r3, #235	@ 0xeb
 800f4d6:	d11e      	bne.n	800f516 <check_fs+0x9a>
 800f4d8:	687b      	ldr	r3, [r7, #4]
 800f4da:	f893 3032 	ldrb.w	r3, [r3, #50]	@ 0x32
 800f4de:	2b90      	cmp	r3, #144	@ 0x90
 800f4e0:	d119      	bne.n	800f516 <check_fs+0x9a>
		if ((ld_dword(fs->win + BS_FilSysType) & 0xFFFFFF) == 0x544146) return 0;	/* Check "FAT" string */
 800f4e2:	687b      	ldr	r3, [r7, #4]
 800f4e4:	3330      	adds	r3, #48	@ 0x30
 800f4e6:	3336      	adds	r3, #54	@ 0x36
 800f4e8:	4618      	mov	r0, r3
 800f4ea:	f7fe fe1a 	bl	800e122 <ld_dword>
 800f4ee:	4603      	mov	r3, r0
 800f4f0:	f023 437f 	bic.w	r3, r3, #4278190080	@ 0xff000000
 800f4f4:	4a0a      	ldr	r2, [pc, #40]	@ (800f520 <check_fs+0xa4>)
 800f4f6:	4293      	cmp	r3, r2
 800f4f8:	d101      	bne.n	800f4fe <check_fs+0x82>
 800f4fa:	2300      	movs	r3, #0
 800f4fc:	e00c      	b.n	800f518 <check_fs+0x9c>
		if (ld_dword(fs->win + BS_FilSysType32) == 0x33544146) return 0;			/* Check "FAT3" string */
 800f4fe:	687b      	ldr	r3, [r7, #4]
 800f500:	3330      	adds	r3, #48	@ 0x30
 800f502:	3352      	adds	r3, #82	@ 0x52
 800f504:	4618      	mov	r0, r3
 800f506:	f7fe fe0c 	bl	800e122 <ld_dword>
 800f50a:	4603      	mov	r3, r0
 800f50c:	4a05      	ldr	r2, [pc, #20]	@ (800f524 <check_fs+0xa8>)
 800f50e:	4293      	cmp	r3, r2
 800f510:	d101      	bne.n	800f516 <check_fs+0x9a>
 800f512:	2300      	movs	r3, #0
 800f514:	e000      	b.n	800f518 <check_fs+0x9c>
	}
#if _FS_EXFAT
	if (!mem_cmp(fs->win + BS_JmpBoot, "\xEB\x76\x90" "EXFAT   ", 11)) return 1;
#endif
	return 2;
 800f516:	2302      	movs	r3, #2
}
 800f518:	4618      	mov	r0, r3
 800f51a:	3708      	adds	r7, #8
 800f51c:	46bd      	mov	sp, r7
 800f51e:	bd80      	pop	{r7, pc}
 800f520:	00544146 	.word	0x00544146
 800f524:	33544146 	.word	0x33544146

0800f528 <find_volume>:
FRESULT find_volume (	/* FR_OK(0): successful, !=0: any error occurred */
	const TCHAR** path,	/* Pointer to pointer to the path name (drive number) */
	FATFS** rfs,		/* Pointer to pointer to the found file system object */
	BYTE mode			/* !=0: Check write protection for write access */
)
{
 800f528:	b580      	push	{r7, lr}
 800f52a:	b096      	sub	sp, #88	@ 0x58
 800f52c:	af00      	add	r7, sp, #0
 800f52e:	60f8      	str	r0, [r7, #12]
 800f530:	60b9      	str	r1, [r7, #8]
 800f532:	4613      	mov	r3, r2
 800f534:	71fb      	strb	r3, [r7, #7]
	FATFS *fs;
	UINT i;


	/* Get logical drive number */
	*rfs = 0;
 800f536:	68bb      	ldr	r3, [r7, #8]
 800f538:	2200      	movs	r2, #0
 800f53a:	601a      	str	r2, [r3, #0]
	vol = get_ldnumber(path);
 800f53c:	68f8      	ldr	r0, [r7, #12]
 800f53e:	f7ff ff58 	bl	800f3f2 <get_ldnumber>
 800f542:	63f8      	str	r0, [r7, #60]	@ 0x3c
	if (vol < 0) return FR_INVALID_DRIVE;
 800f544:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f546:	2b00      	cmp	r3, #0
 800f548:	da01      	bge.n	800f54e <find_volume+0x26>
 800f54a:	230b      	movs	r3, #11
 800f54c:	e22d      	b.n	800f9aa <find_volume+0x482>

	/* Check if the file system object is valid or not */
	fs = FatFs[vol];					/* Get pointer to the file system object */
 800f54e:	4aa1      	ldr	r2, [pc, #644]	@ (800f7d4 <find_volume+0x2ac>)
 800f550:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f552:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800f556:	63bb      	str	r3, [r7, #56]	@ 0x38
	if (!fs) return FR_NOT_ENABLED;		/* Is the file system object available? */
 800f558:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f55a:	2b00      	cmp	r3, #0
 800f55c:	d101      	bne.n	800f562 <find_volume+0x3a>
 800f55e:	230c      	movs	r3, #12
 800f560:	e223      	b.n	800f9aa <find_volume+0x482>

	ENTER_FF(fs);						/* Lock the volume */
	*rfs = fs;							/* Return pointer to the file system object */
 800f562:	68bb      	ldr	r3, [r7, #8]
 800f564:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f566:	601a      	str	r2, [r3, #0]

	mode &= (BYTE)~FA_READ;				/* Desired access mode, write access or not */
 800f568:	79fb      	ldrb	r3, [r7, #7]
 800f56a:	f023 0301 	bic.w	r3, r3, #1
 800f56e:	71fb      	strb	r3, [r7, #7]
	if (fs->fs_type) {					/* If the volume has been mounted */
 800f570:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f572:	781b      	ldrb	r3, [r3, #0]
 800f574:	2b00      	cmp	r3, #0
 800f576:	d01a      	beq.n	800f5ae <find_volume+0x86>
		stat = disk_status(fs->drv);
 800f578:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f57a:	785b      	ldrb	r3, [r3, #1]
 800f57c:	4618      	mov	r0, r3
 800f57e:	f7fe fd19 	bl	800dfb4 <disk_status>
 800f582:	4603      	mov	r3, r0
 800f584:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
		if (!(stat & STA_NOINIT)) {		/* and the physical drive is kept initialized */
 800f588:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f58c:	f003 0301 	and.w	r3, r3, #1
 800f590:	2b00      	cmp	r3, #0
 800f592:	d10c      	bne.n	800f5ae <find_volume+0x86>
			if (!_FS_READONLY && mode && (stat & STA_PROTECT)) {	/* Check write protection if needed */
 800f594:	79fb      	ldrb	r3, [r7, #7]
 800f596:	2b00      	cmp	r3, #0
 800f598:	d007      	beq.n	800f5aa <find_volume+0x82>
 800f59a:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f59e:	f003 0304 	and.w	r3, r3, #4
 800f5a2:	2b00      	cmp	r3, #0
 800f5a4:	d001      	beq.n	800f5aa <find_volume+0x82>
				return FR_WRITE_PROTECTED;
 800f5a6:	230a      	movs	r3, #10
 800f5a8:	e1ff      	b.n	800f9aa <find_volume+0x482>
			}
			return FR_OK;				/* The file system object is valid */
 800f5aa:	2300      	movs	r3, #0
 800f5ac:	e1fd      	b.n	800f9aa <find_volume+0x482>
	}

	/* The file system object is not valid. */
	/* Following code attempts to mount the volume. (analyze BPB and initialize the fs object) */

	fs->fs_type = 0;					/* Clear the file system object */
 800f5ae:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5b0:	2200      	movs	r2, #0
 800f5b2:	701a      	strb	r2, [r3, #0]
	fs->drv = LD2PD(vol);				/* Bind the logical drive and a physical drive */
 800f5b4:	6bfb      	ldr	r3, [r7, #60]	@ 0x3c
 800f5b6:	b2da      	uxtb	r2, r3
 800f5b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5ba:	705a      	strb	r2, [r3, #1]
	stat = disk_initialize(fs->drv);	/* Initialize the physical drive */
 800f5bc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f5be:	785b      	ldrb	r3, [r3, #1]
 800f5c0:	4618      	mov	r0, r3
 800f5c2:	f7fe fd11 	bl	800dfe8 <disk_initialize>
 800f5c6:	4603      	mov	r3, r0
 800f5c8:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (stat & STA_NOINIT) { 			/* Check if the initialization succeeded */
 800f5cc:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f5d0:	f003 0301 	and.w	r3, r3, #1
 800f5d4:	2b00      	cmp	r3, #0
 800f5d6:	d001      	beq.n	800f5dc <find_volume+0xb4>
		return FR_NOT_READY;			/* Failed to initialize due to no medium or hard error */
 800f5d8:	2303      	movs	r3, #3
 800f5da:	e1e6      	b.n	800f9aa <find_volume+0x482>
	}
	if (!_FS_READONLY && mode && (stat & STA_PROTECT)) { /* Check disk write protection if needed */
 800f5dc:	79fb      	ldrb	r3, [r7, #7]
 800f5de:	2b00      	cmp	r3, #0
 800f5e0:	d007      	beq.n	800f5f2 <find_volume+0xca>
 800f5e2:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800f5e6:	f003 0304 	and.w	r3, r3, #4
 800f5ea:	2b00      	cmp	r3, #0
 800f5ec:	d001      	beq.n	800f5f2 <find_volume+0xca>
		return FR_WRITE_PROTECTED;
 800f5ee:	230a      	movs	r3, #10
 800f5f0:	e1db      	b.n	800f9aa <find_volume+0x482>
	if (disk_ioctl(fs->drv, GET_SECTOR_SIZE, &SS(fs)) != RES_OK) return FR_DISK_ERR;
	if (SS(fs) > _MAX_SS || SS(fs) < _MIN_SS || (SS(fs) & (SS(fs) - 1))) return FR_DISK_ERR;
#endif

	/* Find an FAT partition on the drive. Supports only generic partitioning rules, FDISK and SFD. */
	bsect = 0;
 800f5f2:	2300      	movs	r3, #0
 800f5f4:	653b      	str	r3, [r7, #80]	@ 0x50
	fmt = check_fs(fs, bsect);			/* Load sector 0 and check if it is an FAT-VBR as SFD */
 800f5f6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f5f8:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f5fa:	f7ff ff3f 	bl	800f47c <check_fs>
 800f5fe:	4603      	mov	r3, r0
 800f600:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
	if (fmt == 2 || (fmt < 2 && LD2PT(vol) != 0)) {	/* Not an FAT-VBR or forced partition number */
 800f604:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f608:	2b02      	cmp	r3, #2
 800f60a:	d149      	bne.n	800f6a0 <find_volume+0x178>
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f60c:	2300      	movs	r3, #0
 800f60e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f610:	e01e      	b.n	800f650 <find_volume+0x128>
			pt = fs->win + (MBR_Table + i * SZ_PTE);
 800f612:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f614:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 800f618:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f61a:	011b      	lsls	r3, r3, #4
 800f61c:	f503 73df 	add.w	r3, r3, #446	@ 0x1be
 800f620:	4413      	add	r3, r2
 800f622:	633b      	str	r3, [r7, #48]	@ 0x30
			br[i] = pt[PTE_System] ? ld_dword(pt + PTE_StLba) : 0;
 800f624:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f626:	3304      	adds	r3, #4
 800f628:	781b      	ldrb	r3, [r3, #0]
 800f62a:	2b00      	cmp	r3, #0
 800f62c:	d006      	beq.n	800f63c <find_volume+0x114>
 800f62e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800f630:	3308      	adds	r3, #8
 800f632:	4618      	mov	r0, r3
 800f634:	f7fe fd75 	bl	800e122 <ld_dword>
 800f638:	4602      	mov	r2, r0
 800f63a:	e000      	b.n	800f63e <find_volume+0x116>
 800f63c:	2200      	movs	r2, #0
 800f63e:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f640:	009b      	lsls	r3, r3, #2
 800f642:	3358      	adds	r3, #88	@ 0x58
 800f644:	443b      	add	r3, r7
 800f646:	f843 2c44 	str.w	r2, [r3, #-68]
		for (i = 0; i < 4; i++) {		/* Get partition offset */
 800f64a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f64c:	3301      	adds	r3, #1
 800f64e:	643b      	str	r3, [r7, #64]	@ 0x40
 800f650:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f652:	2b03      	cmp	r3, #3
 800f654:	d9dd      	bls.n	800f612 <find_volume+0xea>
		}
		i = LD2PT(vol);					/* Partition number: 0:auto, 1-4:forced */
 800f656:	2300      	movs	r3, #0
 800f658:	643b      	str	r3, [r7, #64]	@ 0x40
		if (i) i--;
 800f65a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f65c:	2b00      	cmp	r3, #0
 800f65e:	d002      	beq.n	800f666 <find_volume+0x13e>
 800f660:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f662:	3b01      	subs	r3, #1
 800f664:	643b      	str	r3, [r7, #64]	@ 0x40
		do {							/* Find an FAT volume */
			bsect = br[i];
 800f666:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f668:	009b      	lsls	r3, r3, #2
 800f66a:	3358      	adds	r3, #88	@ 0x58
 800f66c:	443b      	add	r3, r7
 800f66e:	f853 3c44 	ldr.w	r3, [r3, #-68]
 800f672:	653b      	str	r3, [r7, #80]	@ 0x50
			fmt = bsect ? check_fs(fs, bsect) : 3;	/* Check the partition */
 800f674:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f676:	2b00      	cmp	r3, #0
 800f678:	d005      	beq.n	800f686 <find_volume+0x15e>
 800f67a:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800f67c:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f67e:	f7ff fefd 	bl	800f47c <check_fs>
 800f682:	4603      	mov	r3, r0
 800f684:	e000      	b.n	800f688 <find_volume+0x160>
 800f686:	2303      	movs	r3, #3
 800f688:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		} while (LD2PT(vol) == 0 && fmt >= 2 && ++i < 4);
 800f68c:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f690:	2b01      	cmp	r3, #1
 800f692:	d905      	bls.n	800f6a0 <find_volume+0x178>
 800f694:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f696:	3301      	adds	r3, #1
 800f698:	643b      	str	r3, [r7, #64]	@ 0x40
 800f69a:	6c3b      	ldr	r3, [r7, #64]	@ 0x40
 800f69c:	2b03      	cmp	r3, #3
 800f69e:	d9e2      	bls.n	800f666 <find_volume+0x13e>
	}
	if (fmt == 4) return FR_DISK_ERR;		/* An error occured in the disk I/O layer */
 800f6a0:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f6a4:	2b04      	cmp	r3, #4
 800f6a6:	d101      	bne.n	800f6ac <find_volume+0x184>
 800f6a8:	2301      	movs	r3, #1
 800f6aa:	e17e      	b.n	800f9aa <find_volume+0x482>
	if (fmt >= 2) return FR_NO_FILESYSTEM;	/* No FAT volume is found */
 800f6ac:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f6b0:	2b01      	cmp	r3, #1
 800f6b2:	d901      	bls.n	800f6b8 <find_volume+0x190>
 800f6b4:	230d      	movs	r3, #13
 800f6b6:	e178      	b.n	800f9aa <find_volume+0x482>
#endif
		fmt = FS_EXFAT;			/* FAT sub-type */
	} else
#endif	/* _FS_EXFAT */
	{
		if (ld_word(fs->win + BPB_BytsPerSec) != SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_BytsPerSec must be equal to the physical sector size) */
 800f6b8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6ba:	3330      	adds	r3, #48	@ 0x30
 800f6bc:	330b      	adds	r3, #11
 800f6be:	4618      	mov	r0, r3
 800f6c0:	f7fe fd16 	bl	800e0f0 <ld_word>
 800f6c4:	4603      	mov	r3, r0
 800f6c6:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 800f6ca:	d001      	beq.n	800f6d0 <find_volume+0x1a8>
 800f6cc:	230d      	movs	r3, #13
 800f6ce:	e16c      	b.n	800f9aa <find_volume+0x482>

		fasize = ld_word(fs->win + BPB_FATSz16);		/* Number of sectors per FAT */
 800f6d0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6d2:	3330      	adds	r3, #48	@ 0x30
 800f6d4:	3316      	adds	r3, #22
 800f6d6:	4618      	mov	r0, r3
 800f6d8:	f7fe fd0a 	bl	800e0f0 <ld_word>
 800f6dc:	4603      	mov	r3, r0
 800f6de:	64fb      	str	r3, [r7, #76]	@ 0x4c
		if (fasize == 0) fasize = ld_dword(fs->win + BPB_FATSz32);
 800f6e0:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f6e2:	2b00      	cmp	r3, #0
 800f6e4:	d106      	bne.n	800f6f4 <find_volume+0x1cc>
 800f6e6:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6e8:	3330      	adds	r3, #48	@ 0x30
 800f6ea:	3324      	adds	r3, #36	@ 0x24
 800f6ec:	4618      	mov	r0, r3
 800f6ee:	f7fe fd18 	bl	800e122 <ld_dword>
 800f6f2:	64f8      	str	r0, [r7, #76]	@ 0x4c
		fs->fsize = fasize;
 800f6f4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6f6:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800f6f8:	619a      	str	r2, [r3, #24]

		fs->n_fats = fs->win[BPB_NumFATs];				/* Number of FATs */
 800f6fa:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f6fc:	f893 2040 	ldrb.w	r2, [r3, #64]	@ 0x40
 800f700:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f702:	709a      	strb	r2, [r3, #2]
		if (fs->n_fats != 1 && fs->n_fats != 2) return FR_NO_FILESYSTEM;	/* (Must be 1 or 2) */
 800f704:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f706:	789b      	ldrb	r3, [r3, #2]
 800f708:	2b01      	cmp	r3, #1
 800f70a:	d005      	beq.n	800f718 <find_volume+0x1f0>
 800f70c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f70e:	789b      	ldrb	r3, [r3, #2]
 800f710:	2b02      	cmp	r3, #2
 800f712:	d001      	beq.n	800f718 <find_volume+0x1f0>
 800f714:	230d      	movs	r3, #13
 800f716:	e148      	b.n	800f9aa <find_volume+0x482>
		fasize *= fs->n_fats;							/* Number of sectors for FAT area */
 800f718:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f71a:	789b      	ldrb	r3, [r3, #2]
 800f71c:	461a      	mov	r2, r3
 800f71e:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f720:	fb02 f303 	mul.w	r3, r2, r3
 800f724:	64fb      	str	r3, [r7, #76]	@ 0x4c

		fs->csize = fs->win[BPB_SecPerClus];			/* Cluster size */
 800f726:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f728:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 800f72c:	461a      	mov	r2, r3
 800f72e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f730:	815a      	strh	r2, [r3, #10]
		if (fs->csize == 0 || (fs->csize & (fs->csize - 1))) return FR_NO_FILESYSTEM;	/* (Must be power of 2) */
 800f732:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f734:	895b      	ldrh	r3, [r3, #10]
 800f736:	2b00      	cmp	r3, #0
 800f738:	d008      	beq.n	800f74c <find_volume+0x224>
 800f73a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f73c:	895b      	ldrh	r3, [r3, #10]
 800f73e:	461a      	mov	r2, r3
 800f740:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f742:	895b      	ldrh	r3, [r3, #10]
 800f744:	3b01      	subs	r3, #1
 800f746:	4013      	ands	r3, r2
 800f748:	2b00      	cmp	r3, #0
 800f74a:	d001      	beq.n	800f750 <find_volume+0x228>
 800f74c:	230d      	movs	r3, #13
 800f74e:	e12c      	b.n	800f9aa <find_volume+0x482>

		fs->n_rootdir = ld_word(fs->win + BPB_RootEntCnt);	/* Number of root directory entries */
 800f750:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f752:	3330      	adds	r3, #48	@ 0x30
 800f754:	3311      	adds	r3, #17
 800f756:	4618      	mov	r0, r3
 800f758:	f7fe fcca 	bl	800e0f0 <ld_word>
 800f75c:	4603      	mov	r3, r0
 800f75e:	461a      	mov	r2, r3
 800f760:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f762:	811a      	strh	r2, [r3, #8]
		if (fs->n_rootdir % (SS(fs) / SZDIRE)) return FR_NO_FILESYSTEM;	/* (Must be sector aligned) */
 800f764:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f766:	891b      	ldrh	r3, [r3, #8]
 800f768:	f003 030f 	and.w	r3, r3, #15
 800f76c:	b29b      	uxth	r3, r3
 800f76e:	2b00      	cmp	r3, #0
 800f770:	d001      	beq.n	800f776 <find_volume+0x24e>
 800f772:	230d      	movs	r3, #13
 800f774:	e119      	b.n	800f9aa <find_volume+0x482>

		tsect = ld_word(fs->win + BPB_TotSec16);		/* Number of sectors on the volume */
 800f776:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f778:	3330      	adds	r3, #48	@ 0x30
 800f77a:	3313      	adds	r3, #19
 800f77c:	4618      	mov	r0, r3
 800f77e:	f7fe fcb7 	bl	800e0f0 <ld_word>
 800f782:	4603      	mov	r3, r0
 800f784:	64bb      	str	r3, [r7, #72]	@ 0x48
		if (tsect == 0) tsect = ld_dword(fs->win + BPB_TotSec32);
 800f786:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800f788:	2b00      	cmp	r3, #0
 800f78a:	d106      	bne.n	800f79a <find_volume+0x272>
 800f78c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f78e:	3330      	adds	r3, #48	@ 0x30
 800f790:	3320      	adds	r3, #32
 800f792:	4618      	mov	r0, r3
 800f794:	f7fe fcc5 	bl	800e122 <ld_dword>
 800f798:	64b8      	str	r0, [r7, #72]	@ 0x48

		nrsv = ld_word(fs->win + BPB_RsvdSecCnt);		/* Number of reserved sectors */
 800f79a:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f79c:	3330      	adds	r3, #48	@ 0x30
 800f79e:	330e      	adds	r3, #14
 800f7a0:	4618      	mov	r0, r3
 800f7a2:	f7fe fca5 	bl	800e0f0 <ld_word>
 800f7a6:	4603      	mov	r3, r0
 800f7a8:	85fb      	strh	r3, [r7, #46]	@ 0x2e
		if (nrsv == 0) return FR_NO_FILESYSTEM;			/* (Must not be 0) */
 800f7aa:	8dfb      	ldrh	r3, [r7, #46]	@ 0x2e
 800f7ac:	2b00      	cmp	r3, #0
 800f7ae:	d101      	bne.n	800f7b4 <find_volume+0x28c>
 800f7b0:	230d      	movs	r3, #13
 800f7b2:	e0fa      	b.n	800f9aa <find_volume+0x482>

		/* Determine the FAT sub type */
		sysect = nrsv + fasize + fs->n_rootdir / (SS(fs) / SZDIRE);	/* RSV + FAT + DIR */
 800f7b4:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f7b6:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f7b8:	4413      	add	r3, r2
 800f7ba:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f7bc:	8912      	ldrh	r2, [r2, #8]
 800f7be:	0912      	lsrs	r2, r2, #4
 800f7c0:	b292      	uxth	r2, r2
 800f7c2:	4413      	add	r3, r2
 800f7c4:	62bb      	str	r3, [r7, #40]	@ 0x28
		if (tsect < sysect) return FR_NO_FILESYSTEM;	/* (Invalid volume size) */
 800f7c6:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f7c8:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7ca:	429a      	cmp	r2, r3
 800f7cc:	d204      	bcs.n	800f7d8 <find_volume+0x2b0>
 800f7ce:	230d      	movs	r3, #13
 800f7d0:	e0eb      	b.n	800f9aa <find_volume+0x482>
 800f7d2:	bf00      	nop
 800f7d4:	20006bc8 	.word	0x20006bc8
		nclst = (tsect - sysect) / fs->csize;			/* Number of clusters */
 800f7d8:	6cba      	ldr	r2, [r7, #72]	@ 0x48
 800f7da:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f7dc:	1ad3      	subs	r3, r2, r3
 800f7de:	6bba      	ldr	r2, [r7, #56]	@ 0x38
 800f7e0:	8952      	ldrh	r2, [r2, #10]
 800f7e2:	fbb3 f3f2 	udiv	r3, r3, r2
 800f7e6:	627b      	str	r3, [r7, #36]	@ 0x24
		if (nclst == 0) return FR_NO_FILESYSTEM;		/* (Invalid volume size) */
 800f7e8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7ea:	2b00      	cmp	r3, #0
 800f7ec:	d101      	bne.n	800f7f2 <find_volume+0x2ca>
 800f7ee:	230d      	movs	r3, #13
 800f7f0:	e0db      	b.n	800f9aa <find_volume+0x482>
		fmt = FS_FAT32;
 800f7f2:	2303      	movs	r3, #3
 800f7f4:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT16) fmt = FS_FAT16;
 800f7f8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f7fa:	f64f 72f5 	movw	r2, #65525	@ 0xfff5
 800f7fe:	4293      	cmp	r3, r2
 800f800:	d802      	bhi.n	800f808 <find_volume+0x2e0>
 800f802:	2302      	movs	r3, #2
 800f804:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57
		if (nclst <= MAX_FAT12) fmt = FS_FAT12;
 800f808:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f80a:	f640 72f5 	movw	r2, #4085	@ 0xff5
 800f80e:	4293      	cmp	r3, r2
 800f810:	d802      	bhi.n	800f818 <find_volume+0x2f0>
 800f812:	2301      	movs	r3, #1
 800f814:	f887 3057 	strb.w	r3, [r7, #87]	@ 0x57

		/* Boundaries and Limits */
		fs->n_fatent = nclst + 2;						/* Number of FAT entries */
 800f818:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800f81a:	1c9a      	adds	r2, r3, #2
 800f81c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f81e:	615a      	str	r2, [r3, #20]
		fs->volbase = bsect;							/* Volume start sector */
 800f820:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f822:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f824:	61da      	str	r2, [r3, #28]
		fs->fatbase = bsect + nrsv; 					/* FAT start sector */
 800f826:	8dfa      	ldrh	r2, [r7, #46]	@ 0x2e
 800f828:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f82a:	441a      	add	r2, r3
 800f82c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f82e:	621a      	str	r2, [r3, #32]
		fs->database = bsect + sysect;					/* Data start sector */
 800f830:	6d3a      	ldr	r2, [r7, #80]	@ 0x50
 800f832:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800f834:	441a      	add	r2, r3
 800f836:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f838:	629a      	str	r2, [r3, #40]	@ 0x28
		if (fmt == FS_FAT32) {
 800f83a:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f83e:	2b03      	cmp	r3, #3
 800f840:	d11e      	bne.n	800f880 <find_volume+0x358>
			if (ld_word(fs->win + BPB_FSVer32) != 0) return FR_NO_FILESYSTEM;	/* (Must be FAT32 revision 0.0) */
 800f842:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f844:	3330      	adds	r3, #48	@ 0x30
 800f846:	332a      	adds	r3, #42	@ 0x2a
 800f848:	4618      	mov	r0, r3
 800f84a:	f7fe fc51 	bl	800e0f0 <ld_word>
 800f84e:	4603      	mov	r3, r0
 800f850:	2b00      	cmp	r3, #0
 800f852:	d001      	beq.n	800f858 <find_volume+0x330>
 800f854:	230d      	movs	r3, #13
 800f856:	e0a8      	b.n	800f9aa <find_volume+0x482>
			if (fs->n_rootdir) return FR_NO_FILESYSTEM;	/* (BPB_RootEntCnt must be 0) */
 800f858:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f85a:	891b      	ldrh	r3, [r3, #8]
 800f85c:	2b00      	cmp	r3, #0
 800f85e:	d001      	beq.n	800f864 <find_volume+0x33c>
 800f860:	230d      	movs	r3, #13
 800f862:	e0a2      	b.n	800f9aa <find_volume+0x482>
			fs->dirbase = ld_dword(fs->win + BPB_RootClus32);	/* Root directory start cluster */
 800f864:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f866:	3330      	adds	r3, #48	@ 0x30
 800f868:	332c      	adds	r3, #44	@ 0x2c
 800f86a:	4618      	mov	r0, r3
 800f86c:	f7fe fc59 	bl	800e122 <ld_dword>
 800f870:	4602      	mov	r2, r0
 800f872:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f874:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = fs->n_fatent * 4;					/* (Needed FAT size) */
 800f876:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f878:	695b      	ldr	r3, [r3, #20]
 800f87a:	009b      	lsls	r3, r3, #2
 800f87c:	647b      	str	r3, [r7, #68]	@ 0x44
 800f87e:	e01f      	b.n	800f8c0 <find_volume+0x398>
		} else {
			if (fs->n_rootdir == 0)	return FR_NO_FILESYSTEM;/* (BPB_RootEntCnt must not be 0) */
 800f880:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f882:	891b      	ldrh	r3, [r3, #8]
 800f884:	2b00      	cmp	r3, #0
 800f886:	d101      	bne.n	800f88c <find_volume+0x364>
 800f888:	230d      	movs	r3, #13
 800f88a:	e08e      	b.n	800f9aa <find_volume+0x482>
			fs->dirbase = fs->fatbase + fasize;			/* Root directory start sector */
 800f88c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f88e:	6a1a      	ldr	r2, [r3, #32]
 800f890:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800f892:	441a      	add	r2, r3
 800f894:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f896:	625a      	str	r2, [r3, #36]	@ 0x24
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
				fs->n_fatent * 2 : fs->n_fatent * 3 / 2 + (fs->n_fatent & 1);
 800f898:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f89c:	2b02      	cmp	r3, #2
 800f89e:	d103      	bne.n	800f8a8 <find_volume+0x380>
 800f8a0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8a2:	695b      	ldr	r3, [r3, #20]
 800f8a4:	005b      	lsls	r3, r3, #1
 800f8a6:	e00a      	b.n	800f8be <find_volume+0x396>
 800f8a8:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8aa:	695a      	ldr	r2, [r3, #20]
 800f8ac:	4613      	mov	r3, r2
 800f8ae:	005b      	lsls	r3, r3, #1
 800f8b0:	4413      	add	r3, r2
 800f8b2:	085a      	lsrs	r2, r3, #1
 800f8b4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8b6:	695b      	ldr	r3, [r3, #20]
 800f8b8:	f003 0301 	and.w	r3, r3, #1
 800f8bc:	4413      	add	r3, r2
			szbfat = (fmt == FS_FAT16) ?				/* (Needed FAT size) */
 800f8be:	647b      	str	r3, [r7, #68]	@ 0x44
		}
		if (fs->fsize < (szbfat + (SS(fs) - 1)) / SS(fs)) return FR_NO_FILESYSTEM;	/* (BPB_FATSz must not be less than the size needed) */
 800f8c0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8c2:	699a      	ldr	r2, [r3, #24]
 800f8c4:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800f8c6:	f203 13ff 	addw	r3, r3, #511	@ 0x1ff
 800f8ca:	0a5b      	lsrs	r3, r3, #9
 800f8cc:	429a      	cmp	r2, r3
 800f8ce:	d201      	bcs.n	800f8d4 <find_volume+0x3ac>
 800f8d0:	230d      	movs	r3, #13
 800f8d2:	e06a      	b.n	800f9aa <find_volume+0x482>

#if !_FS_READONLY
		/* Get FSINFO if available */
		fs->last_clst = fs->free_clst = 0xFFFFFFFF;		/* Initialize cluster allocation information */
 800f8d4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8d6:	f04f 32ff 	mov.w	r2, #4294967295
 800f8da:	611a      	str	r2, [r3, #16]
 800f8dc:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8de:	691a      	ldr	r2, [r3, #16]
 800f8e0:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8e2:	60da      	str	r2, [r3, #12]
		fs->fsi_flag = 0x80;
 800f8e4:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8e6:	2280      	movs	r2, #128	@ 0x80
 800f8e8:	711a      	strb	r2, [r3, #4]
#if (_FS_NOFSINFO & 3) != 3
		if (fmt == FS_FAT32				/* Enable FSINFO only if FAT32 and BPB_FSInfo32 == 1 */
 800f8ea:	f897 3057 	ldrb.w	r3, [r7, #87]	@ 0x57
 800f8ee:	2b03      	cmp	r3, #3
 800f8f0:	d149      	bne.n	800f986 <find_volume+0x45e>
			&& ld_word(fs->win + BPB_FSInfo32) == 1
 800f8f2:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f8f4:	3330      	adds	r3, #48	@ 0x30
 800f8f6:	3330      	adds	r3, #48	@ 0x30
 800f8f8:	4618      	mov	r0, r3
 800f8fa:	f7fe fbf9 	bl	800e0f0 <ld_word>
 800f8fe:	4603      	mov	r3, r0
 800f900:	2b01      	cmp	r3, #1
 800f902:	d140      	bne.n	800f986 <find_volume+0x45e>
			&& move_window(fs, bsect + 1) == FR_OK)
 800f904:	6d3b      	ldr	r3, [r7, #80]	@ 0x50
 800f906:	3301      	adds	r3, #1
 800f908:	4619      	mov	r1, r3
 800f90a:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f90c:	f7fe fea2 	bl	800e654 <move_window>
 800f910:	4603      	mov	r3, r0
 800f912:	2b00      	cmp	r3, #0
 800f914:	d137      	bne.n	800f986 <find_volume+0x45e>
		{
			fs->fsi_flag = 0;
 800f916:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f918:	2200      	movs	r2, #0
 800f91a:	711a      	strb	r2, [r3, #4]
			if (ld_word(fs->win + BS_55AA) == 0xAA55	/* Load FSINFO data if available */
 800f91c:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f91e:	3330      	adds	r3, #48	@ 0x30
 800f920:	f503 73ff 	add.w	r3, r3, #510	@ 0x1fe
 800f924:	4618      	mov	r0, r3
 800f926:	f7fe fbe3 	bl	800e0f0 <ld_word>
 800f92a:	4603      	mov	r3, r0
 800f92c:	461a      	mov	r2, r3
 800f92e:	f64a 2355 	movw	r3, #43605	@ 0xaa55
 800f932:	429a      	cmp	r2, r3
 800f934:	d127      	bne.n	800f986 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_LeadSig) == 0x41615252
 800f936:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f938:	3330      	adds	r3, #48	@ 0x30
 800f93a:	4618      	mov	r0, r3
 800f93c:	f7fe fbf1 	bl	800e122 <ld_dword>
 800f940:	4603      	mov	r3, r0
 800f942:	4a1c      	ldr	r2, [pc, #112]	@ (800f9b4 <find_volume+0x48c>)
 800f944:	4293      	cmp	r3, r2
 800f946:	d11e      	bne.n	800f986 <find_volume+0x45e>
				&& ld_dword(fs->win + FSI_StrucSig) == 0x61417272)
 800f948:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f94a:	3330      	adds	r3, #48	@ 0x30
 800f94c:	f503 73f2 	add.w	r3, r3, #484	@ 0x1e4
 800f950:	4618      	mov	r0, r3
 800f952:	f7fe fbe6 	bl	800e122 <ld_dword>
 800f956:	4603      	mov	r3, r0
 800f958:	4a17      	ldr	r2, [pc, #92]	@ (800f9b8 <find_volume+0x490>)
 800f95a:	4293      	cmp	r3, r2
 800f95c:	d113      	bne.n	800f986 <find_volume+0x45e>
			{
#if (_FS_NOFSINFO & 1) == 0
				fs->free_clst = ld_dword(fs->win + FSI_Free_Count);
 800f95e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f960:	3330      	adds	r3, #48	@ 0x30
 800f962:	f503 73f4 	add.w	r3, r3, #488	@ 0x1e8
 800f966:	4618      	mov	r0, r3
 800f968:	f7fe fbdb 	bl	800e122 <ld_dword>
 800f96c:	4602      	mov	r2, r0
 800f96e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f970:	611a      	str	r2, [r3, #16]
#endif
#if (_FS_NOFSINFO & 2) == 0
				fs->last_clst = ld_dword(fs->win + FSI_Nxt_Free);
 800f972:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f974:	3330      	adds	r3, #48	@ 0x30
 800f976:	f503 73f6 	add.w	r3, r3, #492	@ 0x1ec
 800f97a:	4618      	mov	r0, r3
 800f97c:	f7fe fbd1 	bl	800e122 <ld_dword>
 800f980:	4602      	mov	r2, r0
 800f982:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f984:	60da      	str	r2, [r3, #12]
		}
#endif	/* (_FS_NOFSINFO & 3) != 3 */
#endif	/* !_FS_READONLY */
	}

	fs->fs_type = fmt;		/* FAT sub-type */
 800f986:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f988:	f897 2057 	ldrb.w	r2, [r7, #87]	@ 0x57
 800f98c:	701a      	strb	r2, [r3, #0]
	fs->id = ++Fsid;		/* File system mount ID */
 800f98e:	4b0b      	ldr	r3, [pc, #44]	@ (800f9bc <find_volume+0x494>)
 800f990:	881b      	ldrh	r3, [r3, #0]
 800f992:	3301      	adds	r3, #1
 800f994:	b29a      	uxth	r2, r3
 800f996:	4b09      	ldr	r3, [pc, #36]	@ (800f9bc <find_volume+0x494>)
 800f998:	801a      	strh	r2, [r3, #0]
 800f99a:	4b08      	ldr	r3, [pc, #32]	@ (800f9bc <find_volume+0x494>)
 800f99c:	881a      	ldrh	r2, [r3, #0]
 800f99e:	6bbb      	ldr	r3, [r7, #56]	@ 0x38
 800f9a0:	80da      	strh	r2, [r3, #6]
#endif
#if _FS_RPATH != 0
	fs->cdir = 0;			/* Initialize current directory */
#endif
#if _FS_LOCK != 0			/* Clear file lock semaphores */
	clear_lock(fs);
 800f9a2:	6bb8      	ldr	r0, [r7, #56]	@ 0x38
 800f9a4:	f7fe fdee 	bl	800e584 <clear_lock>
#endif
	return FR_OK;
 800f9a8:	2300      	movs	r3, #0
}
 800f9aa:	4618      	mov	r0, r3
 800f9ac:	3758      	adds	r7, #88	@ 0x58
 800f9ae:	46bd      	mov	sp, r7
 800f9b0:	bd80      	pop	{r7, pc}
 800f9b2:	bf00      	nop
 800f9b4:	41615252 	.word	0x41615252
 800f9b8:	61417272 	.word	0x61417272
 800f9bc:	20006bcc 	.word	0x20006bcc

0800f9c0 <validate>:
static
FRESULT validate (	/* Returns FR_OK or FR_INVALID_OBJECT */
	_FDID* obj,		/* Pointer to the _OBJ, the 1st member in the FIL/DIR object, to check validity */
	FATFS** fs		/* Pointer to pointer to the owner file system object to return */
)
{
 800f9c0:	b580      	push	{r7, lr}
 800f9c2:	b084      	sub	sp, #16
 800f9c4:	af00      	add	r7, sp, #0
 800f9c6:	6078      	str	r0, [r7, #4]
 800f9c8:	6039      	str	r1, [r7, #0]
	FRESULT res = FR_INVALID_OBJECT;
 800f9ca:	2309      	movs	r3, #9
 800f9cc:	73fb      	strb	r3, [r7, #15]


	if (obj && obj->fs && obj->fs->fs_type && obj->id == obj->fs->id) {	/* Test if the object is valid */
 800f9ce:	687b      	ldr	r3, [r7, #4]
 800f9d0:	2b00      	cmp	r3, #0
 800f9d2:	d01c      	beq.n	800fa0e <validate+0x4e>
 800f9d4:	687b      	ldr	r3, [r7, #4]
 800f9d6:	681b      	ldr	r3, [r3, #0]
 800f9d8:	2b00      	cmp	r3, #0
 800f9da:	d018      	beq.n	800fa0e <validate+0x4e>
 800f9dc:	687b      	ldr	r3, [r7, #4]
 800f9de:	681b      	ldr	r3, [r3, #0]
 800f9e0:	781b      	ldrb	r3, [r3, #0]
 800f9e2:	2b00      	cmp	r3, #0
 800f9e4:	d013      	beq.n	800fa0e <validate+0x4e>
 800f9e6:	687b      	ldr	r3, [r7, #4]
 800f9e8:	889a      	ldrh	r2, [r3, #4]
 800f9ea:	687b      	ldr	r3, [r7, #4]
 800f9ec:	681b      	ldr	r3, [r3, #0]
 800f9ee:	88db      	ldrh	r3, [r3, #6]
 800f9f0:	429a      	cmp	r2, r3
 800f9f2:	d10c      	bne.n	800fa0e <validate+0x4e>
			}
		} else {
			res = FR_TIMEOUT;
		}
#else
		if (!(disk_status(obj->fs->drv) & STA_NOINIT)) { /* Test if the phsical drive is kept initialized */
 800f9f4:	687b      	ldr	r3, [r7, #4]
 800f9f6:	681b      	ldr	r3, [r3, #0]
 800f9f8:	785b      	ldrb	r3, [r3, #1]
 800f9fa:	4618      	mov	r0, r3
 800f9fc:	f7fe fada 	bl	800dfb4 <disk_status>
 800fa00:	4603      	mov	r3, r0
 800fa02:	f003 0301 	and.w	r3, r3, #1
 800fa06:	2b00      	cmp	r3, #0
 800fa08:	d101      	bne.n	800fa0e <validate+0x4e>
			res = FR_OK;
 800fa0a:	2300      	movs	r3, #0
 800fa0c:	73fb      	strb	r3, [r7, #15]
		}
#endif
	}
	*fs = (res == FR_OK) ? obj->fs : 0;	/* Corresponding filesystem object */
 800fa0e:	7bfb      	ldrb	r3, [r7, #15]
 800fa10:	2b00      	cmp	r3, #0
 800fa12:	d102      	bne.n	800fa1a <validate+0x5a>
 800fa14:	687b      	ldr	r3, [r7, #4]
 800fa16:	681b      	ldr	r3, [r3, #0]
 800fa18:	e000      	b.n	800fa1c <validate+0x5c>
 800fa1a:	2300      	movs	r3, #0
 800fa1c:	683a      	ldr	r2, [r7, #0]
 800fa1e:	6013      	str	r3, [r2, #0]
	return res;
 800fa20:	7bfb      	ldrb	r3, [r7, #15]
}
 800fa22:	4618      	mov	r0, r3
 800fa24:	3710      	adds	r7, #16
 800fa26:	46bd      	mov	sp, r7
 800fa28:	bd80      	pop	{r7, pc}
	...

0800fa2c <f_mount>:
FRESULT f_mount (
	FATFS* fs,			/* Pointer to the file system object (NULL:unmount)*/
	const TCHAR* path,	/* Logical drive number to be mounted/unmounted */
	BYTE opt			/* Mode option 0:Do not mount (delayed mount), 1:Mount immediately */
)
{
 800fa2c:	b580      	push	{r7, lr}
 800fa2e:	b088      	sub	sp, #32
 800fa30:	af00      	add	r7, sp, #0
 800fa32:	60f8      	str	r0, [r7, #12]
 800fa34:	60b9      	str	r1, [r7, #8]
 800fa36:	4613      	mov	r3, r2
 800fa38:	71fb      	strb	r3, [r7, #7]
	FATFS *cfs;
	int vol;
	FRESULT res;
	const TCHAR *rp = path;
 800fa3a:	68bb      	ldr	r3, [r7, #8]
 800fa3c:	613b      	str	r3, [r7, #16]


	/* Get logical drive number */
	vol = get_ldnumber(&rp);
 800fa3e:	f107 0310 	add.w	r3, r7, #16
 800fa42:	4618      	mov	r0, r3
 800fa44:	f7ff fcd5 	bl	800f3f2 <get_ldnumber>
 800fa48:	61f8      	str	r0, [r7, #28]
	if (vol < 0) return FR_INVALID_DRIVE;
 800fa4a:	69fb      	ldr	r3, [r7, #28]
 800fa4c:	2b00      	cmp	r3, #0
 800fa4e:	da01      	bge.n	800fa54 <f_mount+0x28>
 800fa50:	230b      	movs	r3, #11
 800fa52:	e02b      	b.n	800faac <f_mount+0x80>
	cfs = FatFs[vol];					/* Pointer to fs object */
 800fa54:	4a17      	ldr	r2, [pc, #92]	@ (800fab4 <f_mount+0x88>)
 800fa56:	69fb      	ldr	r3, [r7, #28]
 800fa58:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800fa5c:	61bb      	str	r3, [r7, #24]

	if (cfs) {
 800fa5e:	69bb      	ldr	r3, [r7, #24]
 800fa60:	2b00      	cmp	r3, #0
 800fa62:	d005      	beq.n	800fa70 <f_mount+0x44>
#if _FS_LOCK != 0
		clear_lock(cfs);
 800fa64:	69b8      	ldr	r0, [r7, #24]
 800fa66:	f7fe fd8d 	bl	800e584 <clear_lock>
#endif
#if _FS_REENTRANT						/* Discard sync object of the current volume */
		if (!ff_del_syncobj(cfs->sobj)) return FR_INT_ERR;
#endif
		cfs->fs_type = 0;				/* Clear old fs object */
 800fa6a:	69bb      	ldr	r3, [r7, #24]
 800fa6c:	2200      	movs	r2, #0
 800fa6e:	701a      	strb	r2, [r3, #0]
	}

	if (fs) {
 800fa70:	68fb      	ldr	r3, [r7, #12]
 800fa72:	2b00      	cmp	r3, #0
 800fa74:	d002      	beq.n	800fa7c <f_mount+0x50>
		fs->fs_type = 0;				/* Clear new fs object */
 800fa76:	68fb      	ldr	r3, [r7, #12]
 800fa78:	2200      	movs	r2, #0
 800fa7a:	701a      	strb	r2, [r3, #0]
#if _FS_REENTRANT						/* Create sync object for the new volume */
		if (!ff_cre_syncobj((BYTE)vol, &fs->sobj)) return FR_INT_ERR;
#endif
	}
	FatFs[vol] = fs;					/* Register new fs object */
 800fa7c:	68fa      	ldr	r2, [r7, #12]
 800fa7e:	490d      	ldr	r1, [pc, #52]	@ (800fab4 <f_mount+0x88>)
 800fa80:	69fb      	ldr	r3, [r7, #28]
 800fa82:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

	if (!fs || opt != 1) return FR_OK;	/* Do not mount now, it will be mounted later */
 800fa86:	68fb      	ldr	r3, [r7, #12]
 800fa88:	2b00      	cmp	r3, #0
 800fa8a:	d002      	beq.n	800fa92 <f_mount+0x66>
 800fa8c:	79fb      	ldrb	r3, [r7, #7]
 800fa8e:	2b01      	cmp	r3, #1
 800fa90:	d001      	beq.n	800fa96 <f_mount+0x6a>
 800fa92:	2300      	movs	r3, #0
 800fa94:	e00a      	b.n	800faac <f_mount+0x80>

	res = find_volume(&path, &fs, 0);	/* Force mounted the volume */
 800fa96:	f107 010c 	add.w	r1, r7, #12
 800fa9a:	f107 0308 	add.w	r3, r7, #8
 800fa9e:	2200      	movs	r2, #0
 800faa0:	4618      	mov	r0, r3
 800faa2:	f7ff fd41 	bl	800f528 <find_volume>
 800faa6:	4603      	mov	r3, r0
 800faa8:	75fb      	strb	r3, [r7, #23]
	LEAVE_FF(fs, res);
 800faaa:	7dfb      	ldrb	r3, [r7, #23]
}
 800faac:	4618      	mov	r0, r3
 800faae:	3720      	adds	r7, #32
 800fab0:	46bd      	mov	sp, r7
 800fab2:	bd80      	pop	{r7, pc}
 800fab4:	20006bc8 	.word	0x20006bc8

0800fab8 <f_open>:
FRESULT f_open (
	FIL* fp,			/* Pointer to the blank file object */
	const TCHAR* path,	/* Pointer to the file name */
	BYTE mode			/* Access mode and file open mode flags */
)
{
 800fab8:	b580      	push	{r7, lr}
 800faba:	b098      	sub	sp, #96	@ 0x60
 800fabc:	af00      	add	r7, sp, #0
 800fabe:	60f8      	str	r0, [r7, #12]
 800fac0:	60b9      	str	r1, [r7, #8]
 800fac2:	4613      	mov	r3, r2
 800fac4:	71fb      	strb	r3, [r7, #7]
	FSIZE_t ofs;
#endif
	DEF_NAMBUF


	if (!fp) return FR_INVALID_OBJECT;
 800fac6:	68fb      	ldr	r3, [r7, #12]
 800fac8:	2b00      	cmp	r3, #0
 800faca:	d101      	bne.n	800fad0 <f_open+0x18>
 800facc:	2309      	movs	r3, #9
 800face:	e1a9      	b.n	800fe24 <f_open+0x36c>

	/* Get logical drive */
	mode &= _FS_READONLY ? FA_READ : FA_READ | FA_WRITE | FA_CREATE_ALWAYS | FA_CREATE_NEW | FA_OPEN_ALWAYS | FA_OPEN_APPEND | FA_SEEKEND;
 800fad0:	79fb      	ldrb	r3, [r7, #7]
 800fad2:	f003 033f 	and.w	r3, r3, #63	@ 0x3f
 800fad6:	71fb      	strb	r3, [r7, #7]
	res = find_volume(&path, &fs, mode);
 800fad8:	79fa      	ldrb	r2, [r7, #7]
 800fada:	f107 0110 	add.w	r1, r7, #16
 800fade:	f107 0308 	add.w	r3, r7, #8
 800fae2:	4618      	mov	r0, r3
 800fae4:	f7ff fd20 	bl	800f528 <find_volume>
 800fae8:	4603      	mov	r3, r0
 800faea:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
	if (res == FR_OK) {
 800faee:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800faf2:	2b00      	cmp	r3, #0
 800faf4:	f040 818d 	bne.w	800fe12 <f_open+0x35a>
		dj.obj.fs = fs;
 800faf8:	693b      	ldr	r3, [r7, #16]
 800fafa:	617b      	str	r3, [r7, #20]
		INIT_NAMBUF(fs);
		res = follow_path(&dj, path);	/* Follow the file path */
 800fafc:	68ba      	ldr	r2, [r7, #8]
 800fafe:	f107 0314 	add.w	r3, r7, #20
 800fb02:	4611      	mov	r1, r2
 800fb04:	4618      	mov	r0, r3
 800fb06:	f7ff fc03 	bl	800f310 <follow_path>
 800fb0a:	4603      	mov	r3, r0
 800fb0c:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#if !_FS_READONLY	/* R/W configuration */
		if (res == FR_OK) {
 800fb10:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fb14:	2b00      	cmp	r3, #0
 800fb16:	d118      	bne.n	800fb4a <f_open+0x92>
			if (dj.fn[NSFLAG] & NS_NONAME) {	/* Origin directory itself? */
 800fb18:	f897 3043 	ldrb.w	r3, [r7, #67]	@ 0x43
 800fb1c:	b25b      	sxtb	r3, r3
 800fb1e:	2b00      	cmp	r3, #0
 800fb20:	da03      	bge.n	800fb2a <f_open+0x72>
				res = FR_INVALID_NAME;
 800fb22:	2306      	movs	r3, #6
 800fb24:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800fb28:	e00f      	b.n	800fb4a <f_open+0x92>
			}
#if _FS_LOCK != 0
			else {
				res = chk_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fb2a:	79fb      	ldrb	r3, [r7, #7]
 800fb2c:	2b01      	cmp	r3, #1
 800fb2e:	bf8c      	ite	hi
 800fb30:	2301      	movhi	r3, #1
 800fb32:	2300      	movls	r3, #0
 800fb34:	b2db      	uxtb	r3, r3
 800fb36:	461a      	mov	r2, r3
 800fb38:	f107 0314 	add.w	r3, r7, #20
 800fb3c:	4611      	mov	r1, r2
 800fb3e:	4618      	mov	r0, r3
 800fb40:	f7fe fbd8 	bl	800e2f4 <chk_lock>
 800fb44:	4603      	mov	r3, r0
 800fb46:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
			}
#endif
		}
		/* Create or Open a file */
		if (mode & (FA_CREATE_ALWAYS | FA_OPEN_ALWAYS | FA_CREATE_NEW)) {
 800fb4a:	79fb      	ldrb	r3, [r7, #7]
 800fb4c:	f003 031c 	and.w	r3, r3, #28
 800fb50:	2b00      	cmp	r3, #0
 800fb52:	d07f      	beq.n	800fc54 <f_open+0x19c>
			if (res != FR_OK) {					/* No file, create new */
 800fb54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fb58:	2b00      	cmp	r3, #0
 800fb5a:	d017      	beq.n	800fb8c <f_open+0xd4>
				if (res == FR_NO_FILE) {		/* There is no file to open, create a new entry */
 800fb5c:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fb60:	2b04      	cmp	r3, #4
 800fb62:	d10e      	bne.n	800fb82 <f_open+0xca>
#if _FS_LOCK != 0
					res = enq_lock() ? dir_register(&dj) : FR_TOO_MANY_OPEN_FILES;
 800fb64:	f7fe fc22 	bl	800e3ac <enq_lock>
 800fb68:	4603      	mov	r3, r0
 800fb6a:	2b00      	cmp	r3, #0
 800fb6c:	d006      	beq.n	800fb7c <f_open+0xc4>
 800fb6e:	f107 0314 	add.w	r3, r7, #20
 800fb72:	4618      	mov	r0, r3
 800fb74:	f7ff fb06 	bl	800f184 <dir_register>
 800fb78:	4603      	mov	r3, r0
 800fb7a:	e000      	b.n	800fb7e <f_open+0xc6>
 800fb7c:	2312      	movs	r3, #18
 800fb7e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
#else
					res = dir_register(&dj);
#endif
				}
				mode |= FA_CREATE_ALWAYS;		/* File is created */
 800fb82:	79fb      	ldrb	r3, [r7, #7]
 800fb84:	f043 0308 	orr.w	r3, r3, #8
 800fb88:	71fb      	strb	r3, [r7, #7]
 800fb8a:	e010      	b.n	800fbae <f_open+0xf6>
			}
			else {								/* Any object is already existing */
				if (dj.obj.attr & (AM_RDO | AM_DIR)) {	/* Cannot overwrite it (R/O or DIR) */
 800fb8c:	7ebb      	ldrb	r3, [r7, #26]
 800fb8e:	f003 0311 	and.w	r3, r3, #17
 800fb92:	2b00      	cmp	r3, #0
 800fb94:	d003      	beq.n	800fb9e <f_open+0xe6>
					res = FR_DENIED;
 800fb96:	2307      	movs	r3, #7
 800fb98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800fb9c:	e007      	b.n	800fbae <f_open+0xf6>
				} else {
					if (mode & FA_CREATE_NEW) res = FR_EXIST;	/* Cannot create as new file */
 800fb9e:	79fb      	ldrb	r3, [r7, #7]
 800fba0:	f003 0304 	and.w	r3, r3, #4
 800fba4:	2b00      	cmp	r3, #0
 800fba6:	d002      	beq.n	800fbae <f_open+0xf6>
 800fba8:	2308      	movs	r3, #8
 800fbaa:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
			if (res == FR_OK && (mode & FA_CREATE_ALWAYS)) {	/* Truncate it if overwrite mode */
 800fbae:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fbb2:	2b00      	cmp	r3, #0
 800fbb4:	d168      	bne.n	800fc88 <f_open+0x1d0>
 800fbb6:	79fb      	ldrb	r3, [r7, #7]
 800fbb8:	f003 0308 	and.w	r3, r3, #8
 800fbbc:	2b00      	cmp	r3, #0
 800fbbe:	d063      	beq.n	800fc88 <f_open+0x1d0>
				dw = GET_FATTIME();
 800fbc0:	f7fd fcb8 	bl	800d534 <get_fattime>
 800fbc4:	6538      	str	r0, [r7, #80]	@ 0x50
					}
				} else
#endif
				{
					/* Clean directory info */
					st_dword(dj.dir + DIR_CrtTime, dw);	/* Set created time */
 800fbc6:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbc8:	330e      	adds	r3, #14
 800fbca:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fbcc:	4618      	mov	r0, r3
 800fbce:	f7fe fae6 	bl	800e19e <st_dword>
					st_dword(dj.dir + DIR_ModTime, dw);	/* Set modified time */
 800fbd2:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbd4:	3316      	adds	r3, #22
 800fbd6:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fbd8:	4618      	mov	r0, r3
 800fbda:	f7fe fae0 	bl	800e19e <st_dword>
					dj.dir[DIR_Attr] = AM_ARC;			/* Reset attribute */
 800fbde:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fbe0:	330b      	adds	r3, #11
 800fbe2:	2220      	movs	r2, #32
 800fbe4:	701a      	strb	r2, [r3, #0]
					cl = ld_clust(fs, dj.dir);			/* Get cluster chain */
 800fbe6:	693b      	ldr	r3, [r7, #16]
 800fbe8:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fbea:	4611      	mov	r1, r2
 800fbec:	4618      	mov	r0, r3
 800fbee:	f7ff fa35 	bl	800f05c <ld_clust>
 800fbf2:	64f8      	str	r0, [r7, #76]	@ 0x4c
					st_clust(fs, dj.dir, 0);			/* Reset file allocation info */
 800fbf4:	693b      	ldr	r3, [r7, #16]
 800fbf6:	6b79      	ldr	r1, [r7, #52]	@ 0x34
 800fbf8:	2200      	movs	r2, #0
 800fbfa:	4618      	mov	r0, r3
 800fbfc:	f7ff fa4d 	bl	800f09a <st_clust>
					st_dword(dj.dir + DIR_FileSize, 0);
 800fc00:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fc02:	331c      	adds	r3, #28
 800fc04:	2100      	movs	r1, #0
 800fc06:	4618      	mov	r0, r3
 800fc08:	f7fe fac9 	bl	800e19e <st_dword>
					fs->wflag = 1;
 800fc0c:	693b      	ldr	r3, [r7, #16]
 800fc0e:	2201      	movs	r2, #1
 800fc10:	70da      	strb	r2, [r3, #3]

					if (cl) {							/* Remove the cluster chain if exist */
 800fc12:	6cfb      	ldr	r3, [r7, #76]	@ 0x4c
 800fc14:	2b00      	cmp	r3, #0
 800fc16:	d037      	beq.n	800fc88 <f_open+0x1d0>
						dw = fs->winsect;
 800fc18:	693b      	ldr	r3, [r7, #16]
 800fc1a:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800fc1c:	653b      	str	r3, [r7, #80]	@ 0x50
						res = remove_chain(&dj.obj, cl, 0);
 800fc1e:	f107 0314 	add.w	r3, r7, #20
 800fc22:	2200      	movs	r2, #0
 800fc24:	6cf9      	ldr	r1, [r7, #76]	@ 0x4c
 800fc26:	4618      	mov	r0, r3
 800fc28:	f7fe ff60 	bl	800eaec <remove_chain>
 800fc2c:	4603      	mov	r3, r0
 800fc2e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
						if (res == FR_OK) {
 800fc32:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fc36:	2b00      	cmp	r3, #0
 800fc38:	d126      	bne.n	800fc88 <f_open+0x1d0>
							res = move_window(fs, dw);
 800fc3a:	693b      	ldr	r3, [r7, #16]
 800fc3c:	6d39      	ldr	r1, [r7, #80]	@ 0x50
 800fc3e:	4618      	mov	r0, r3
 800fc40:	f7fe fd08 	bl	800e654 <move_window>
 800fc44:	4603      	mov	r3, r0
 800fc46:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
							fs->last_clst = cl - 1;		/* Reuse the cluster hole */
 800fc4a:	693b      	ldr	r3, [r7, #16]
 800fc4c:	6cfa      	ldr	r2, [r7, #76]	@ 0x4c
 800fc4e:	3a01      	subs	r2, #1
 800fc50:	60da      	str	r2, [r3, #12]
 800fc52:	e019      	b.n	800fc88 <f_open+0x1d0>
					}
				}
			}
		}
		else {	/* Open an existing file */
			if (res == FR_OK) {					/* Following succeeded */
 800fc54:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fc58:	2b00      	cmp	r3, #0
 800fc5a:	d115      	bne.n	800fc88 <f_open+0x1d0>
				if (dj.obj.attr & AM_DIR) {		/* It is a directory */
 800fc5c:	7ebb      	ldrb	r3, [r7, #26]
 800fc5e:	f003 0310 	and.w	r3, r3, #16
 800fc62:	2b00      	cmp	r3, #0
 800fc64:	d003      	beq.n	800fc6e <f_open+0x1b6>
					res = FR_NO_FILE;
 800fc66:	2304      	movs	r3, #4
 800fc68:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800fc6c:	e00c      	b.n	800fc88 <f_open+0x1d0>
				} else {
					if ((mode & FA_WRITE) && (dj.obj.attr & AM_RDO)) { /* R/O violation */
 800fc6e:	79fb      	ldrb	r3, [r7, #7]
 800fc70:	f003 0302 	and.w	r3, r3, #2
 800fc74:	2b00      	cmp	r3, #0
 800fc76:	d007      	beq.n	800fc88 <f_open+0x1d0>
 800fc78:	7ebb      	ldrb	r3, [r7, #26]
 800fc7a:	f003 0301 	and.w	r3, r3, #1
 800fc7e:	2b00      	cmp	r3, #0
 800fc80:	d002      	beq.n	800fc88 <f_open+0x1d0>
						res = FR_DENIED;
 800fc82:	2307      	movs	r3, #7
 800fc84:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					}
				}
			}
		}
		if (res == FR_OK) {
 800fc88:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fc8c:	2b00      	cmp	r3, #0
 800fc8e:	d126      	bne.n	800fcde <f_open+0x226>
			if (mode & FA_CREATE_ALWAYS)		/* Set file change flag if created or overwritten */
 800fc90:	79fb      	ldrb	r3, [r7, #7]
 800fc92:	f003 0308 	and.w	r3, r3, #8
 800fc96:	2b00      	cmp	r3, #0
 800fc98:	d003      	beq.n	800fca2 <f_open+0x1ea>
				mode |= FA_MODIFIED;
 800fc9a:	79fb      	ldrb	r3, [r7, #7]
 800fc9c:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 800fca0:	71fb      	strb	r3, [r7, #7]
			fp->dir_sect = fs->winsect;			/* Pointer to the directory entry */
 800fca2:	693b      	ldr	r3, [r7, #16]
 800fca4:	6ada      	ldr	r2, [r3, #44]	@ 0x2c
 800fca6:	68fb      	ldr	r3, [r7, #12]
 800fca8:	625a      	str	r2, [r3, #36]	@ 0x24
			fp->dir_ptr = dj.dir;
 800fcaa:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fcac:	68fb      	ldr	r3, [r7, #12]
 800fcae:	629a      	str	r2, [r3, #40]	@ 0x28
#if _FS_LOCK != 0
			fp->obj.lockid = inc_lock(&dj, (mode & ~FA_READ) ? 1 : 0);
 800fcb0:	79fb      	ldrb	r3, [r7, #7]
 800fcb2:	2b01      	cmp	r3, #1
 800fcb4:	bf8c      	ite	hi
 800fcb6:	2301      	movhi	r3, #1
 800fcb8:	2300      	movls	r3, #0
 800fcba:	b2db      	uxtb	r3, r3
 800fcbc:	461a      	mov	r2, r3
 800fcbe:	f107 0314 	add.w	r3, r7, #20
 800fcc2:	4611      	mov	r1, r2
 800fcc4:	4618      	mov	r0, r3
 800fcc6:	f7fe fb93 	bl	800e3f0 <inc_lock>
 800fcca:	4602      	mov	r2, r0
 800fccc:	68fb      	ldr	r3, [r7, #12]
 800fcce:	611a      	str	r2, [r3, #16]
			if (!fp->obj.lockid) res = FR_INT_ERR;
 800fcd0:	68fb      	ldr	r3, [r7, #12]
 800fcd2:	691b      	ldr	r3, [r3, #16]
 800fcd4:	2b00      	cmp	r3, #0
 800fcd6:	d102      	bne.n	800fcde <f_open+0x226>
 800fcd8:	2302      	movs	r3, #2
 800fcda:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				}
			}
		}
#endif

		if (res == FR_OK) {
 800fcde:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fce2:	2b00      	cmp	r3, #0
 800fce4:	f040 8095 	bne.w	800fe12 <f_open+0x35a>
				fp->obj.objsize = ld_qword(fs->dirbuf + XDIR_FileSize);
				fp->obj.stat = fs->dirbuf[XDIR_GenFlags] & 2;
			} else
#endif
			{
				fp->obj.sclust = ld_clust(fs, dj.dir);					/* Get object allocation info */
 800fce8:	693b      	ldr	r3, [r7, #16]
 800fcea:	6b7a      	ldr	r2, [r7, #52]	@ 0x34
 800fcec:	4611      	mov	r1, r2
 800fcee:	4618      	mov	r0, r3
 800fcf0:	f7ff f9b4 	bl	800f05c <ld_clust>
 800fcf4:	4602      	mov	r2, r0
 800fcf6:	68fb      	ldr	r3, [r7, #12]
 800fcf8:	609a      	str	r2, [r3, #8]
				fp->obj.objsize = ld_dword(dj.dir + DIR_FileSize);
 800fcfa:	6b7b      	ldr	r3, [r7, #52]	@ 0x34
 800fcfc:	331c      	adds	r3, #28
 800fcfe:	4618      	mov	r0, r3
 800fd00:	f7fe fa0f 	bl	800e122 <ld_dword>
 800fd04:	4602      	mov	r2, r0
 800fd06:	68fb      	ldr	r3, [r7, #12]
 800fd08:	60da      	str	r2, [r3, #12]
			}
#if _USE_FASTSEEK
			fp->cltbl = 0;			/* Disable fast seek mode */
 800fd0a:	68fb      	ldr	r3, [r7, #12]
 800fd0c:	2200      	movs	r2, #0
 800fd0e:	62da      	str	r2, [r3, #44]	@ 0x2c
#endif
			fp->obj.fs = fs;	 	/* Validate the file object */
 800fd10:	693a      	ldr	r2, [r7, #16]
 800fd12:	68fb      	ldr	r3, [r7, #12]
 800fd14:	601a      	str	r2, [r3, #0]
			fp->obj.id = fs->id;
 800fd16:	693b      	ldr	r3, [r7, #16]
 800fd18:	88da      	ldrh	r2, [r3, #6]
 800fd1a:	68fb      	ldr	r3, [r7, #12]
 800fd1c:	809a      	strh	r2, [r3, #4]
			fp->flag = mode;		/* Set file access mode */
 800fd1e:	68fb      	ldr	r3, [r7, #12]
 800fd20:	79fa      	ldrb	r2, [r7, #7]
 800fd22:	751a      	strb	r2, [r3, #20]
			fp->err = 0;			/* Clear error flag */
 800fd24:	68fb      	ldr	r3, [r7, #12]
 800fd26:	2200      	movs	r2, #0
 800fd28:	755a      	strb	r2, [r3, #21]
			fp->sect = 0;			/* Invalidate current data sector */
 800fd2a:	68fb      	ldr	r3, [r7, #12]
 800fd2c:	2200      	movs	r2, #0
 800fd2e:	621a      	str	r2, [r3, #32]
			fp->fptr = 0;			/* Set file pointer top of the file */
 800fd30:	68fb      	ldr	r3, [r7, #12]
 800fd32:	2200      	movs	r2, #0
 800fd34:	619a      	str	r2, [r3, #24]
#if !_FS_READONLY
#if !_FS_TINY
			mem_set(fp->buf, 0, _MAX_SS);	/* Clear sector buffer */
 800fd36:	68fb      	ldr	r3, [r7, #12]
 800fd38:	3330      	adds	r3, #48	@ 0x30
 800fd3a:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800fd3e:	2100      	movs	r1, #0
 800fd40:	4618      	mov	r0, r3
 800fd42:	f7fe fa79 	bl	800e238 <mem_set>
#endif
			if ((mode & FA_SEEKEND) && fp->obj.objsize > 0) {	/* Seek to end of file if FA_OPEN_APPEND is specified */
 800fd46:	79fb      	ldrb	r3, [r7, #7]
 800fd48:	f003 0320 	and.w	r3, r3, #32
 800fd4c:	2b00      	cmp	r3, #0
 800fd4e:	d060      	beq.n	800fe12 <f_open+0x35a>
 800fd50:	68fb      	ldr	r3, [r7, #12]
 800fd52:	68db      	ldr	r3, [r3, #12]
 800fd54:	2b00      	cmp	r3, #0
 800fd56:	d05c      	beq.n	800fe12 <f_open+0x35a>
				fp->fptr = fp->obj.objsize;			/* Offset to seek */
 800fd58:	68fb      	ldr	r3, [r7, #12]
 800fd5a:	68da      	ldr	r2, [r3, #12]
 800fd5c:	68fb      	ldr	r3, [r7, #12]
 800fd5e:	619a      	str	r2, [r3, #24]
				bcs = (DWORD)fs->csize * SS(fs);	/* Cluster size in byte */
 800fd60:	693b      	ldr	r3, [r7, #16]
 800fd62:	895b      	ldrh	r3, [r3, #10]
 800fd64:	025b      	lsls	r3, r3, #9
 800fd66:	64bb      	str	r3, [r7, #72]	@ 0x48
				clst = fp->obj.sclust;				/* Follow the cluster chain */
 800fd68:	68fb      	ldr	r3, [r7, #12]
 800fd6a:	689b      	ldr	r3, [r3, #8]
 800fd6c:	65bb      	str	r3, [r7, #88]	@ 0x58
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fd6e:	68fb      	ldr	r3, [r7, #12]
 800fd70:	68db      	ldr	r3, [r3, #12]
 800fd72:	657b      	str	r3, [r7, #84]	@ 0x54
 800fd74:	e016      	b.n	800fda4 <f_open+0x2ec>
					clst = get_fat(&fp->obj, clst);
 800fd76:	68fb      	ldr	r3, [r7, #12]
 800fd78:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fd7a:	4618      	mov	r0, r3
 800fd7c:	f7fe fd25 	bl	800e7ca <get_fat>
 800fd80:	65b8      	str	r0, [r7, #88]	@ 0x58
					if (clst <= 1) res = FR_INT_ERR;
 800fd82:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fd84:	2b01      	cmp	r3, #1
 800fd86:	d802      	bhi.n	800fd8e <f_open+0x2d6>
 800fd88:	2302      	movs	r3, #2
 800fd8a:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
					if (clst == 0xFFFFFFFF) res = FR_DISK_ERR;
 800fd8e:	6dbb      	ldr	r3, [r7, #88]	@ 0x58
 800fd90:	f1b3 3fff 	cmp.w	r3, #4294967295
 800fd94:	d102      	bne.n	800fd9c <f_open+0x2e4>
 800fd96:	2301      	movs	r3, #1
 800fd98:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
				for (ofs = fp->obj.objsize; res == FR_OK && ofs > bcs; ofs -= bcs) {
 800fd9c:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fd9e:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fda0:	1ad3      	subs	r3, r2, r3
 800fda2:	657b      	str	r3, [r7, #84]	@ 0x54
 800fda4:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fda8:	2b00      	cmp	r3, #0
 800fdaa:	d103      	bne.n	800fdb4 <f_open+0x2fc>
 800fdac:	6d7a      	ldr	r2, [r7, #84]	@ 0x54
 800fdae:	6cbb      	ldr	r3, [r7, #72]	@ 0x48
 800fdb0:	429a      	cmp	r2, r3
 800fdb2:	d8e0      	bhi.n	800fd76 <f_open+0x2be>
				}
				fp->clust = clst;
 800fdb4:	68fb      	ldr	r3, [r7, #12]
 800fdb6:	6dba      	ldr	r2, [r7, #88]	@ 0x58
 800fdb8:	61da      	str	r2, [r3, #28]
				if (res == FR_OK && ofs % SS(fs)) {	/* Fill sector buffer if not on the sector boundary */
 800fdba:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fdbe:	2b00      	cmp	r3, #0
 800fdc0:	d127      	bne.n	800fe12 <f_open+0x35a>
 800fdc2:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fdc4:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800fdc8:	2b00      	cmp	r3, #0
 800fdca:	d022      	beq.n	800fe12 <f_open+0x35a>
					if ((sc = clust2sect(fs, clst)) == 0) {
 800fdcc:	693b      	ldr	r3, [r7, #16]
 800fdce:	6db9      	ldr	r1, [r7, #88]	@ 0x58
 800fdd0:	4618      	mov	r0, r3
 800fdd2:	f7fe fcdb 	bl	800e78c <clust2sect>
 800fdd6:	6478      	str	r0, [r7, #68]	@ 0x44
 800fdd8:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fdda:	2b00      	cmp	r3, #0
 800fddc:	d103      	bne.n	800fde6 <f_open+0x32e>
						res = FR_INT_ERR;
 800fdde:	2302      	movs	r3, #2
 800fde0:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
 800fde4:	e015      	b.n	800fe12 <f_open+0x35a>
					} else {
						fp->sect = sc + (DWORD)(ofs / SS(fs));
 800fde6:	6d7b      	ldr	r3, [r7, #84]	@ 0x54
 800fde8:	0a5a      	lsrs	r2, r3, #9
 800fdea:	6c7b      	ldr	r3, [r7, #68]	@ 0x44
 800fdec:	441a      	add	r2, r3
 800fdee:	68fb      	ldr	r3, [r7, #12]
 800fdf0:	621a      	str	r2, [r3, #32]
#if !_FS_TINY
						if (disk_read(fs->drv, fp->buf, fp->sect, 1) != RES_OK) res = FR_DISK_ERR;
 800fdf2:	693b      	ldr	r3, [r7, #16]
 800fdf4:	7858      	ldrb	r0, [r3, #1]
 800fdf6:	68fb      	ldr	r3, [r7, #12]
 800fdf8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800fdfc:	68fb      	ldr	r3, [r7, #12]
 800fdfe:	6a1a      	ldr	r2, [r3, #32]
 800fe00:	2301      	movs	r3, #1
 800fe02:	f7fe f917 	bl	800e034 <disk_read>
 800fe06:	4603      	mov	r3, r0
 800fe08:	2b00      	cmp	r3, #0
 800fe0a:	d002      	beq.n	800fe12 <f_open+0x35a>
 800fe0c:	2301      	movs	r3, #1
 800fe0e:	f887 305f 	strb.w	r3, [r7, #95]	@ 0x5f
		}

		FREE_NAMBUF();
	}

	if (res != FR_OK) fp->obj.fs = 0;	/* Invalidate file object on error */
 800fe12:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
 800fe16:	2b00      	cmp	r3, #0
 800fe18:	d002      	beq.n	800fe20 <f_open+0x368>
 800fe1a:	68fb      	ldr	r3, [r7, #12]
 800fe1c:	2200      	movs	r2, #0
 800fe1e:	601a      	str	r2, [r3, #0]

	LEAVE_FF(fs, res);
 800fe20:	f897 305f 	ldrb.w	r3, [r7, #95]	@ 0x5f
}
 800fe24:	4618      	mov	r0, r3
 800fe26:	3760      	adds	r7, #96	@ 0x60
 800fe28:	46bd      	mov	sp, r7
 800fe2a:	bd80      	pop	{r7, pc}

0800fe2c <f_read>:
	FIL* fp, 	/* Pointer to the file object */
	void* buff,	/* Pointer to data buffer */
	UINT btr,	/* Number of bytes to read */
	UINT* br	/* Pointer to number of bytes read */
)
{
 800fe2c:	b580      	push	{r7, lr}
 800fe2e:	b08e      	sub	sp, #56	@ 0x38
 800fe30:	af00      	add	r7, sp, #0
 800fe32:	60f8      	str	r0, [r7, #12]
 800fe34:	60b9      	str	r1, [r7, #8]
 800fe36:	607a      	str	r2, [r7, #4]
 800fe38:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	FSIZE_t remain;
	UINT rcnt, cc, csect;
	BYTE *rbuff = (BYTE*)buff;
 800fe3a:	68bb      	ldr	r3, [r7, #8]
 800fe3c:	627b      	str	r3, [r7, #36]	@ 0x24


	*br = 0;	/* Clear read byte counter */
 800fe3e:	683b      	ldr	r3, [r7, #0]
 800fe40:	2200      	movs	r2, #0
 800fe42:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);				/* Check validity of the file object */
 800fe44:	68fb      	ldr	r3, [r7, #12]
 800fe46:	f107 0214 	add.w	r2, r7, #20
 800fe4a:	4611      	mov	r1, r2
 800fe4c:	4618      	mov	r0, r3
 800fe4e:	f7ff fdb7 	bl	800f9c0 <validate>
 800fe52:	4603      	mov	r3, r0
 800fe54:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 800fe58:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fe5c:	2b00      	cmp	r3, #0
 800fe5e:	d107      	bne.n	800fe70 <f_read+0x44>
 800fe60:	68fb      	ldr	r3, [r7, #12]
 800fe62:	7d5b      	ldrb	r3, [r3, #21]
 800fe64:	f887 3037 	strb.w	r3, [r7, #55]	@ 0x37
 800fe68:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fe6c:	2b00      	cmp	r3, #0
 800fe6e:	d002      	beq.n	800fe76 <f_read+0x4a>
 800fe70:	f897 3037 	ldrb.w	r3, [r7, #55]	@ 0x37
 800fe74:	e115      	b.n	80100a2 <f_read+0x276>
	if (!(fp->flag & FA_READ)) LEAVE_FF(fs, FR_DENIED); /* Check access mode */
 800fe76:	68fb      	ldr	r3, [r7, #12]
 800fe78:	7d1b      	ldrb	r3, [r3, #20]
 800fe7a:	f003 0301 	and.w	r3, r3, #1
 800fe7e:	2b00      	cmp	r3, #0
 800fe80:	d101      	bne.n	800fe86 <f_read+0x5a>
 800fe82:	2307      	movs	r3, #7
 800fe84:	e10d      	b.n	80100a2 <f_read+0x276>
	remain = fp->obj.objsize - fp->fptr;
 800fe86:	68fb      	ldr	r3, [r7, #12]
 800fe88:	68da      	ldr	r2, [r3, #12]
 800fe8a:	68fb      	ldr	r3, [r7, #12]
 800fe8c:	699b      	ldr	r3, [r3, #24]
 800fe8e:	1ad3      	subs	r3, r2, r3
 800fe90:	623b      	str	r3, [r7, #32]
	if (btr > remain) btr = (UINT)remain;		/* Truncate btr by remaining bytes */
 800fe92:	687a      	ldr	r2, [r7, #4]
 800fe94:	6a3b      	ldr	r3, [r7, #32]
 800fe96:	429a      	cmp	r2, r3
 800fe98:	f240 80fe 	bls.w	8010098 <f_read+0x26c>
 800fe9c:	6a3b      	ldr	r3, [r7, #32]
 800fe9e:	607b      	str	r3, [r7, #4]

	for ( ;  btr;								/* Repeat until all data read */
 800fea0:	e0fa      	b.n	8010098 <f_read+0x26c>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
		if (fp->fptr % SS(fs) == 0) {			/* On the sector boundary? */
 800fea2:	68fb      	ldr	r3, [r7, #12]
 800fea4:	699b      	ldr	r3, [r3, #24]
 800fea6:	f3c3 0308 	ubfx	r3, r3, #0, #9
 800feaa:	2b00      	cmp	r3, #0
 800feac:	f040 80c6 	bne.w	801003c <f_read+0x210>
			csect = (UINT)(fp->fptr / SS(fs) & (fs->csize - 1));	/* Sector offset in the cluster */
 800feb0:	68fb      	ldr	r3, [r7, #12]
 800feb2:	699b      	ldr	r3, [r3, #24]
 800feb4:	0a5b      	lsrs	r3, r3, #9
 800feb6:	697a      	ldr	r2, [r7, #20]
 800feb8:	8952      	ldrh	r2, [r2, #10]
 800feba:	3a01      	subs	r2, #1
 800febc:	4013      	ands	r3, r2
 800febe:	61fb      	str	r3, [r7, #28]
			if (csect == 0) {					/* On the cluster boundary? */
 800fec0:	69fb      	ldr	r3, [r7, #28]
 800fec2:	2b00      	cmp	r3, #0
 800fec4:	d12f      	bne.n	800ff26 <f_read+0xfa>
				if (fp->fptr == 0) {			/* On the top of the file? */
 800fec6:	68fb      	ldr	r3, [r7, #12]
 800fec8:	699b      	ldr	r3, [r3, #24]
 800feca:	2b00      	cmp	r3, #0
 800fecc:	d103      	bne.n	800fed6 <f_read+0xaa>
					clst = fp->obj.sclust;		/* Follow cluster chain from the origin */
 800fece:	68fb      	ldr	r3, [r7, #12]
 800fed0:	689b      	ldr	r3, [r3, #8]
 800fed2:	633b      	str	r3, [r7, #48]	@ 0x30
 800fed4:	e013      	b.n	800fefe <f_read+0xd2>
				} else {						/* Middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 800fed6:	68fb      	ldr	r3, [r7, #12]
 800fed8:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 800feda:	2b00      	cmp	r3, #0
 800fedc:	d007      	beq.n	800feee <f_read+0xc2>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 800fede:	68fb      	ldr	r3, [r7, #12]
 800fee0:	699b      	ldr	r3, [r3, #24]
 800fee2:	4619      	mov	r1, r3
 800fee4:	68f8      	ldr	r0, [r7, #12]
 800fee6:	f7fe fefe 	bl	800ece6 <clmt_clust>
 800feea:	6338      	str	r0, [r7, #48]	@ 0x30
 800feec:	e007      	b.n	800fefe <f_read+0xd2>
					} else
#endif
					{
						clst = get_fat(&fp->obj, fp->clust);	/* Follow cluster chain on the FAT */
 800feee:	68fa      	ldr	r2, [r7, #12]
 800fef0:	68fb      	ldr	r3, [r7, #12]
 800fef2:	69db      	ldr	r3, [r3, #28]
 800fef4:	4619      	mov	r1, r3
 800fef6:	4610      	mov	r0, r2
 800fef8:	f7fe fc67 	bl	800e7ca <get_fat>
 800fefc:	6338      	str	r0, [r7, #48]	@ 0x30
					}
				}
				if (clst < 2) ABORT(fs, FR_INT_ERR);
 800fefe:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff00:	2b01      	cmp	r3, #1
 800ff02:	d804      	bhi.n	800ff0e <f_read+0xe2>
 800ff04:	68fb      	ldr	r3, [r7, #12]
 800ff06:	2202      	movs	r2, #2
 800ff08:	755a      	strb	r2, [r3, #21]
 800ff0a:	2302      	movs	r3, #2
 800ff0c:	e0c9      	b.n	80100a2 <f_read+0x276>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 800ff0e:	6b3b      	ldr	r3, [r7, #48]	@ 0x30
 800ff10:	f1b3 3fff 	cmp.w	r3, #4294967295
 800ff14:	d104      	bne.n	800ff20 <f_read+0xf4>
 800ff16:	68fb      	ldr	r3, [r7, #12]
 800ff18:	2201      	movs	r2, #1
 800ff1a:	755a      	strb	r2, [r3, #21]
 800ff1c:	2301      	movs	r3, #1
 800ff1e:	e0c0      	b.n	80100a2 <f_read+0x276>
				fp->clust = clst;				/* Update current cluster */
 800ff20:	68fb      	ldr	r3, [r7, #12]
 800ff22:	6b3a      	ldr	r2, [r7, #48]	@ 0x30
 800ff24:	61da      	str	r2, [r3, #28]
			}
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 800ff26:	697a      	ldr	r2, [r7, #20]
 800ff28:	68fb      	ldr	r3, [r7, #12]
 800ff2a:	69db      	ldr	r3, [r3, #28]
 800ff2c:	4619      	mov	r1, r3
 800ff2e:	4610      	mov	r0, r2
 800ff30:	f7fe fc2c 	bl	800e78c <clust2sect>
 800ff34:	61b8      	str	r0, [r7, #24]
			if (!sect) ABORT(fs, FR_INT_ERR);
 800ff36:	69bb      	ldr	r3, [r7, #24]
 800ff38:	2b00      	cmp	r3, #0
 800ff3a:	d104      	bne.n	800ff46 <f_read+0x11a>
 800ff3c:	68fb      	ldr	r3, [r7, #12]
 800ff3e:	2202      	movs	r2, #2
 800ff40:	755a      	strb	r2, [r3, #21]
 800ff42:	2302      	movs	r3, #2
 800ff44:	e0ad      	b.n	80100a2 <f_read+0x276>
			sect += csect;
 800ff46:	69ba      	ldr	r2, [r7, #24]
 800ff48:	69fb      	ldr	r3, [r7, #28]
 800ff4a:	4413      	add	r3, r2
 800ff4c:	61bb      	str	r3, [r7, #24]
			cc = btr / SS(fs);					/* When remaining bytes >= sector size, */
 800ff4e:	687b      	ldr	r3, [r7, #4]
 800ff50:	0a5b      	lsrs	r3, r3, #9
 800ff52:	62bb      	str	r3, [r7, #40]	@ 0x28
			if (cc) {							/* Read maximum contiguous sectors directly */
 800ff54:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff56:	2b00      	cmp	r3, #0
 800ff58:	d039      	beq.n	800ffce <f_read+0x1a2>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 800ff5a:	69fa      	ldr	r2, [r7, #28]
 800ff5c:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff5e:	4413      	add	r3, r2
 800ff60:	697a      	ldr	r2, [r7, #20]
 800ff62:	8952      	ldrh	r2, [r2, #10]
 800ff64:	4293      	cmp	r3, r2
 800ff66:	d905      	bls.n	800ff74 <f_read+0x148>
					cc = fs->csize - csect;
 800ff68:	697b      	ldr	r3, [r7, #20]
 800ff6a:	895b      	ldrh	r3, [r3, #10]
 800ff6c:	461a      	mov	r2, r3
 800ff6e:	69fb      	ldr	r3, [r7, #28]
 800ff70:	1ad3      	subs	r3, r2, r3
 800ff72:	62bb      	str	r3, [r7, #40]	@ 0x28
				}
				if (disk_read(fs->drv, rbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ff74:	697b      	ldr	r3, [r7, #20]
 800ff76:	7858      	ldrb	r0, [r3, #1]
 800ff78:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ff7a:	69ba      	ldr	r2, [r7, #24]
 800ff7c:	6a79      	ldr	r1, [r7, #36]	@ 0x24
 800ff7e:	f7fe f859 	bl	800e034 <disk_read>
 800ff82:	4603      	mov	r3, r0
 800ff84:	2b00      	cmp	r3, #0
 800ff86:	d004      	beq.n	800ff92 <f_read+0x166>
 800ff88:	68fb      	ldr	r3, [r7, #12]
 800ff8a:	2201      	movs	r2, #1
 800ff8c:	755a      	strb	r2, [r3, #21]
 800ff8e:	2301      	movs	r3, #1
 800ff90:	e087      	b.n	80100a2 <f_read+0x276>
#if _FS_TINY
				if (fs->wflag && fs->winsect - sect < cc) {
					mem_cpy(rbuff + ((fs->winsect - sect) * SS(fs)), fs->win, SS(fs));
				}
#else
				if ((fp->flag & FA_DIRTY) && fp->sect - sect < cc) {
 800ff92:	68fb      	ldr	r3, [r7, #12]
 800ff94:	7d1b      	ldrb	r3, [r3, #20]
 800ff96:	b25b      	sxtb	r3, r3
 800ff98:	2b00      	cmp	r3, #0
 800ff9a:	da14      	bge.n	800ffc6 <f_read+0x19a>
 800ff9c:	68fb      	ldr	r3, [r7, #12]
 800ff9e:	6a1a      	ldr	r2, [r3, #32]
 800ffa0:	69bb      	ldr	r3, [r7, #24]
 800ffa2:	1ad3      	subs	r3, r2, r3
 800ffa4:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 800ffa6:	429a      	cmp	r2, r3
 800ffa8:	d90d      	bls.n	800ffc6 <f_read+0x19a>
					mem_cpy(rbuff + ((fp->sect - sect) * SS(fs)), fp->buf, SS(fs));
 800ffaa:	68fb      	ldr	r3, [r7, #12]
 800ffac:	6a1a      	ldr	r2, [r3, #32]
 800ffae:	69bb      	ldr	r3, [r7, #24]
 800ffb0:	1ad3      	subs	r3, r2, r3
 800ffb2:	025b      	lsls	r3, r3, #9
 800ffb4:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 800ffb6:	18d0      	adds	r0, r2, r3
 800ffb8:	68fb      	ldr	r3, [r7, #12]
 800ffba:	3330      	adds	r3, #48	@ 0x30
 800ffbc:	f44f 7200 	mov.w	r2, #512	@ 0x200
 800ffc0:	4619      	mov	r1, r3
 800ffc2:	f7fe f918 	bl	800e1f6 <mem_cpy>
				}
#endif
#endif
				rcnt = SS(fs) * cc;				/* Number of bytes transferred */
 800ffc6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 800ffc8:	025b      	lsls	r3, r3, #9
 800ffca:	62fb      	str	r3, [r7, #44]	@ 0x2c
				continue;
 800ffcc:	e050      	b.n	8010070 <f_read+0x244>
			}
#if !_FS_TINY
			if (fp->sect != sect) {			/* Load data sector if not in cache */
 800ffce:	68fb      	ldr	r3, [r7, #12]
 800ffd0:	6a1b      	ldr	r3, [r3, #32]
 800ffd2:	69ba      	ldr	r2, [r7, #24]
 800ffd4:	429a      	cmp	r2, r3
 800ffd6:	d02e      	beq.n	8010036 <f_read+0x20a>
#if !_FS_READONLY
				if (fp->flag & FA_DIRTY) {		/* Write-back dirty sector cache */
 800ffd8:	68fb      	ldr	r3, [r7, #12]
 800ffda:	7d1b      	ldrb	r3, [r3, #20]
 800ffdc:	b25b      	sxtb	r3, r3
 800ffde:	2b00      	cmp	r3, #0
 800ffe0:	da18      	bge.n	8010014 <f_read+0x1e8>
					if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 800ffe2:	697b      	ldr	r3, [r7, #20]
 800ffe4:	7858      	ldrb	r0, [r3, #1]
 800ffe6:	68fb      	ldr	r3, [r7, #12]
 800ffe8:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 800ffec:	68fb      	ldr	r3, [r7, #12]
 800ffee:	6a1a      	ldr	r2, [r3, #32]
 800fff0:	2301      	movs	r3, #1
 800fff2:	f7fe f83f 	bl	800e074 <disk_write>
 800fff6:	4603      	mov	r3, r0
 800fff8:	2b00      	cmp	r3, #0
 800fffa:	d004      	beq.n	8010006 <f_read+0x1da>
 800fffc:	68fb      	ldr	r3, [r7, #12]
 800fffe:	2201      	movs	r2, #1
 8010000:	755a      	strb	r2, [r3, #21]
 8010002:	2301      	movs	r3, #1
 8010004:	e04d      	b.n	80100a2 <f_read+0x276>
					fp->flag &= (BYTE)~FA_DIRTY;
 8010006:	68fb      	ldr	r3, [r7, #12]
 8010008:	7d1b      	ldrb	r3, [r3, #20]
 801000a:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 801000e:	b2da      	uxtb	r2, r3
 8010010:	68fb      	ldr	r3, [r7, #12]
 8010012:	751a      	strb	r2, [r3, #20]
				}
#endif
				if (disk_read(fs->drv, fp->buf, sect, 1) != RES_OK)	ABORT(fs, FR_DISK_ERR);	/* Fill sector cache */
 8010014:	697b      	ldr	r3, [r7, #20]
 8010016:	7858      	ldrb	r0, [r3, #1]
 8010018:	68fb      	ldr	r3, [r7, #12]
 801001a:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 801001e:	2301      	movs	r3, #1
 8010020:	69ba      	ldr	r2, [r7, #24]
 8010022:	f7fe f807 	bl	800e034 <disk_read>
 8010026:	4603      	mov	r3, r0
 8010028:	2b00      	cmp	r3, #0
 801002a:	d004      	beq.n	8010036 <f_read+0x20a>
 801002c:	68fb      	ldr	r3, [r7, #12]
 801002e:	2201      	movs	r2, #1
 8010030:	755a      	strb	r2, [r3, #21]
 8010032:	2301      	movs	r3, #1
 8010034:	e035      	b.n	80100a2 <f_read+0x276>
			}
#endif
			fp->sect = sect;
 8010036:	68fb      	ldr	r3, [r7, #12]
 8010038:	69ba      	ldr	r2, [r7, #24]
 801003a:	621a      	str	r2, [r3, #32]
		}
		rcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 801003c:	68fb      	ldr	r3, [r7, #12]
 801003e:	699b      	ldr	r3, [r3, #24]
 8010040:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010044:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8010048:	62fb      	str	r3, [r7, #44]	@ 0x2c
		if (rcnt > btr) rcnt = btr;					/* Clip it by btr if needed */
 801004a:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 801004c:	687b      	ldr	r3, [r7, #4]
 801004e:	429a      	cmp	r2, r3
 8010050:	d901      	bls.n	8010056 <f_read+0x22a>
 8010052:	687b      	ldr	r3, [r7, #4]
 8010054:	62fb      	str	r3, [r7, #44]	@ 0x2c
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(rbuff, fs->win + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
#else
		mem_cpy(rbuff, fp->buf + fp->fptr % SS(fs), rcnt);	/* Extract partial sector */
 8010056:	68fb      	ldr	r3, [r7, #12]
 8010058:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 801005c:	68fb      	ldr	r3, [r7, #12]
 801005e:	699b      	ldr	r3, [r3, #24]
 8010060:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010064:	4413      	add	r3, r2
 8010066:	6afa      	ldr	r2, [r7, #44]	@ 0x2c
 8010068:	4619      	mov	r1, r3
 801006a:	6a78      	ldr	r0, [r7, #36]	@ 0x24
 801006c:	f7fe f8c3 	bl	800e1f6 <mem_cpy>
		rbuff += rcnt, fp->fptr += rcnt, *br += rcnt, btr -= rcnt) {
 8010070:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010072:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010074:	4413      	add	r3, r2
 8010076:	627b      	str	r3, [r7, #36]	@ 0x24
 8010078:	68fb      	ldr	r3, [r7, #12]
 801007a:	699a      	ldr	r2, [r3, #24]
 801007c:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801007e:	441a      	add	r2, r3
 8010080:	68fb      	ldr	r3, [r7, #12]
 8010082:	619a      	str	r2, [r3, #24]
 8010084:	683b      	ldr	r3, [r7, #0]
 8010086:	681a      	ldr	r2, [r3, #0]
 8010088:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 801008a:	441a      	add	r2, r3
 801008c:	683b      	ldr	r3, [r7, #0]
 801008e:	601a      	str	r2, [r3, #0]
 8010090:	687a      	ldr	r2, [r7, #4]
 8010092:	6afb      	ldr	r3, [r7, #44]	@ 0x2c
 8010094:	1ad3      	subs	r3, r2, r3
 8010096:	607b      	str	r3, [r7, #4]
	for ( ;  btr;								/* Repeat until all data read */
 8010098:	687b      	ldr	r3, [r7, #4]
 801009a:	2b00      	cmp	r3, #0
 801009c:	f47f af01 	bne.w	800fea2 <f_read+0x76>
#endif
	}

	LEAVE_FF(fs, FR_OK);
 80100a0:	2300      	movs	r3, #0
}
 80100a2:	4618      	mov	r0, r3
 80100a4:	3738      	adds	r7, #56	@ 0x38
 80100a6:	46bd      	mov	sp, r7
 80100a8:	bd80      	pop	{r7, pc}

080100aa <f_write>:
	FIL* fp,			/* Pointer to the file object */
	const void* buff,	/* Pointer to the data to be written */
	UINT btw,			/* Number of bytes to write */
	UINT* bw			/* Pointer to number of bytes written */
)
{
 80100aa:	b580      	push	{r7, lr}
 80100ac:	b08c      	sub	sp, #48	@ 0x30
 80100ae:	af00      	add	r7, sp, #0
 80100b0:	60f8      	str	r0, [r7, #12]
 80100b2:	60b9      	str	r1, [r7, #8]
 80100b4:	607a      	str	r2, [r7, #4]
 80100b6:	603b      	str	r3, [r7, #0]
	FRESULT res;
	FATFS *fs;
	DWORD clst, sect;
	UINT wcnt, cc, csect;
	const BYTE *wbuff = (const BYTE*)buff;
 80100b8:	68bb      	ldr	r3, [r7, #8]
 80100ba:	61fb      	str	r3, [r7, #28]


	*bw = 0;	/* Clear write byte counter */
 80100bc:	683b      	ldr	r3, [r7, #0]
 80100be:	2200      	movs	r2, #0
 80100c0:	601a      	str	r2, [r3, #0]
	res = validate(&fp->obj, &fs);			/* Check validity of the file object */
 80100c2:	68fb      	ldr	r3, [r7, #12]
 80100c4:	f107 0210 	add.w	r2, r7, #16
 80100c8:	4611      	mov	r1, r2
 80100ca:	4618      	mov	r0, r3
 80100cc:	f7ff fc78 	bl	800f9c0 <validate>
 80100d0:	4603      	mov	r3, r0
 80100d2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
	if (res != FR_OK || (res = (FRESULT)fp->err) != FR_OK) LEAVE_FF(fs, res);	/* Check validity */
 80100d6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80100da:	2b00      	cmp	r3, #0
 80100dc:	d107      	bne.n	80100ee <f_write+0x44>
 80100de:	68fb      	ldr	r3, [r7, #12]
 80100e0:	7d5b      	ldrb	r3, [r3, #21]
 80100e2:	f887 302f 	strb.w	r3, [r7, #47]	@ 0x2f
 80100e6:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80100ea:	2b00      	cmp	r3, #0
 80100ec:	d002      	beq.n	80100f4 <f_write+0x4a>
 80100ee:	f897 302f 	ldrb.w	r3, [r7, #47]	@ 0x2f
 80100f2:	e14b      	b.n	801038c <f_write+0x2e2>
	if (!(fp->flag & FA_WRITE)) LEAVE_FF(fs, FR_DENIED);	/* Check access mode */
 80100f4:	68fb      	ldr	r3, [r7, #12]
 80100f6:	7d1b      	ldrb	r3, [r3, #20]
 80100f8:	f003 0302 	and.w	r3, r3, #2
 80100fc:	2b00      	cmp	r3, #0
 80100fe:	d101      	bne.n	8010104 <f_write+0x5a>
 8010100:	2307      	movs	r3, #7
 8010102:	e143      	b.n	801038c <f_write+0x2e2>

	/* Check fptr wrap-around (file size cannot reach 4GiB on FATxx) */
	if ((!_FS_EXFAT || fs->fs_type != FS_EXFAT) && (DWORD)(fp->fptr + btw) < (DWORD)fp->fptr) {
 8010104:	68fb      	ldr	r3, [r7, #12]
 8010106:	699a      	ldr	r2, [r3, #24]
 8010108:	687b      	ldr	r3, [r7, #4]
 801010a:	441a      	add	r2, r3
 801010c:	68fb      	ldr	r3, [r7, #12]
 801010e:	699b      	ldr	r3, [r3, #24]
 8010110:	429a      	cmp	r2, r3
 8010112:	f080 812d 	bcs.w	8010370 <f_write+0x2c6>
		btw = (UINT)(0xFFFFFFFF - (DWORD)fp->fptr);
 8010116:	68fb      	ldr	r3, [r7, #12]
 8010118:	699b      	ldr	r3, [r3, #24]
 801011a:	43db      	mvns	r3, r3
 801011c:	607b      	str	r3, [r7, #4]
	}

	for ( ;  btw;							/* Repeat until all data written */
 801011e:	e127      	b.n	8010370 <f_write+0x2c6>
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
		if (fp->fptr % SS(fs) == 0) {		/* On the sector boundary? */
 8010120:	68fb      	ldr	r3, [r7, #12]
 8010122:	699b      	ldr	r3, [r3, #24]
 8010124:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8010128:	2b00      	cmp	r3, #0
 801012a:	f040 80e3 	bne.w	80102f4 <f_write+0x24a>
			csect = (UINT)(fp->fptr / SS(fs)) & (fs->csize - 1);	/* Sector offset in the cluster */
 801012e:	68fb      	ldr	r3, [r7, #12]
 8010130:	699b      	ldr	r3, [r3, #24]
 8010132:	0a5b      	lsrs	r3, r3, #9
 8010134:	693a      	ldr	r2, [r7, #16]
 8010136:	8952      	ldrh	r2, [r2, #10]
 8010138:	3a01      	subs	r2, #1
 801013a:	4013      	ands	r3, r2
 801013c:	61bb      	str	r3, [r7, #24]
			if (csect == 0) {				/* On the cluster boundary? */
 801013e:	69bb      	ldr	r3, [r7, #24]
 8010140:	2b00      	cmp	r3, #0
 8010142:	d143      	bne.n	80101cc <f_write+0x122>
				if (fp->fptr == 0) {		/* On the top of the file? */
 8010144:	68fb      	ldr	r3, [r7, #12]
 8010146:	699b      	ldr	r3, [r3, #24]
 8010148:	2b00      	cmp	r3, #0
 801014a:	d10c      	bne.n	8010166 <f_write+0xbc>
					clst = fp->obj.sclust;	/* Follow from the origin */
 801014c:	68fb      	ldr	r3, [r7, #12]
 801014e:	689b      	ldr	r3, [r3, #8]
 8010150:	62bb      	str	r3, [r7, #40]	@ 0x28
					if (clst == 0) {		/* If no cluster is allocated, */
 8010152:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010154:	2b00      	cmp	r3, #0
 8010156:	d11a      	bne.n	801018e <f_write+0xe4>
						clst = create_chain(&fp->obj, 0);	/* create a new cluster chain */
 8010158:	68fb      	ldr	r3, [r7, #12]
 801015a:	2100      	movs	r1, #0
 801015c:	4618      	mov	r0, r3
 801015e:	f7fe fd2a 	bl	800ebb6 <create_chain>
 8010162:	62b8      	str	r0, [r7, #40]	@ 0x28
 8010164:	e013      	b.n	801018e <f_write+0xe4>
					}
				} else {					/* On the middle or end of the file */
#if _USE_FASTSEEK
					if (fp->cltbl) {
 8010166:	68fb      	ldr	r3, [r7, #12]
 8010168:	6adb      	ldr	r3, [r3, #44]	@ 0x2c
 801016a:	2b00      	cmp	r3, #0
 801016c:	d007      	beq.n	801017e <f_write+0xd4>
						clst = clmt_clust(fp, fp->fptr);	/* Get cluster# from the CLMT */
 801016e:	68fb      	ldr	r3, [r7, #12]
 8010170:	699b      	ldr	r3, [r3, #24]
 8010172:	4619      	mov	r1, r3
 8010174:	68f8      	ldr	r0, [r7, #12]
 8010176:	f7fe fdb6 	bl	800ece6 <clmt_clust>
 801017a:	62b8      	str	r0, [r7, #40]	@ 0x28
 801017c:	e007      	b.n	801018e <f_write+0xe4>
					} else
#endif
					{
						clst = create_chain(&fp->obj, fp->clust);	/* Follow or stretch cluster chain on the FAT */
 801017e:	68fa      	ldr	r2, [r7, #12]
 8010180:	68fb      	ldr	r3, [r7, #12]
 8010182:	69db      	ldr	r3, [r3, #28]
 8010184:	4619      	mov	r1, r3
 8010186:	4610      	mov	r0, r2
 8010188:	f7fe fd15 	bl	800ebb6 <create_chain>
 801018c:	62b8      	str	r0, [r7, #40]	@ 0x28
					}
				}
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801018e:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010190:	2b00      	cmp	r3, #0
 8010192:	f000 80f2 	beq.w	801037a <f_write+0x2d0>
				if (clst == 1) ABORT(fs, FR_INT_ERR);
 8010196:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 8010198:	2b01      	cmp	r3, #1
 801019a:	d104      	bne.n	80101a6 <f_write+0xfc>
 801019c:	68fb      	ldr	r3, [r7, #12]
 801019e:	2202      	movs	r2, #2
 80101a0:	755a      	strb	r2, [r3, #21]
 80101a2:	2302      	movs	r3, #2
 80101a4:	e0f2      	b.n	801038c <f_write+0x2e2>
				if (clst == 0xFFFFFFFF) ABORT(fs, FR_DISK_ERR);
 80101a6:	6abb      	ldr	r3, [r7, #40]	@ 0x28
 80101a8:	f1b3 3fff 	cmp.w	r3, #4294967295
 80101ac:	d104      	bne.n	80101b8 <f_write+0x10e>
 80101ae:	68fb      	ldr	r3, [r7, #12]
 80101b0:	2201      	movs	r2, #1
 80101b2:	755a      	strb	r2, [r3, #21]
 80101b4:	2301      	movs	r3, #1
 80101b6:	e0e9      	b.n	801038c <f_write+0x2e2>
				fp->clust = clst;			/* Update current cluster */
 80101b8:	68fb      	ldr	r3, [r7, #12]
 80101ba:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80101bc:	61da      	str	r2, [r3, #28]
				if (fp->obj.sclust == 0) fp->obj.sclust = clst;	/* Set start cluster if the first write */
 80101be:	68fb      	ldr	r3, [r7, #12]
 80101c0:	689b      	ldr	r3, [r3, #8]
 80101c2:	2b00      	cmp	r3, #0
 80101c4:	d102      	bne.n	80101cc <f_write+0x122>
 80101c6:	68fb      	ldr	r3, [r7, #12]
 80101c8:	6aba      	ldr	r2, [r7, #40]	@ 0x28
 80101ca:	609a      	str	r2, [r3, #8]
			}
#if _FS_TINY
			if (fs->winsect == fp->sect && sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Write-back sector cache */
#else
			if (fp->flag & FA_DIRTY) {		/* Write-back sector cache */
 80101cc:	68fb      	ldr	r3, [r7, #12]
 80101ce:	7d1b      	ldrb	r3, [r3, #20]
 80101d0:	b25b      	sxtb	r3, r3
 80101d2:	2b00      	cmp	r3, #0
 80101d4:	da18      	bge.n	8010208 <f_write+0x15e>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) ABORT(fs, FR_DISK_ERR);
 80101d6:	693b      	ldr	r3, [r7, #16]
 80101d8:	7858      	ldrb	r0, [r3, #1]
 80101da:	68fb      	ldr	r3, [r7, #12]
 80101dc:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80101e0:	68fb      	ldr	r3, [r7, #12]
 80101e2:	6a1a      	ldr	r2, [r3, #32]
 80101e4:	2301      	movs	r3, #1
 80101e6:	f7fd ff45 	bl	800e074 <disk_write>
 80101ea:	4603      	mov	r3, r0
 80101ec:	2b00      	cmp	r3, #0
 80101ee:	d004      	beq.n	80101fa <f_write+0x150>
 80101f0:	68fb      	ldr	r3, [r7, #12]
 80101f2:	2201      	movs	r2, #1
 80101f4:	755a      	strb	r2, [r3, #21]
 80101f6:	2301      	movs	r3, #1
 80101f8:	e0c8      	b.n	801038c <f_write+0x2e2>
				fp->flag &= (BYTE)~FA_DIRTY;
 80101fa:	68fb      	ldr	r3, [r7, #12]
 80101fc:	7d1b      	ldrb	r3, [r3, #20]
 80101fe:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 8010202:	b2da      	uxtb	r2, r3
 8010204:	68fb      	ldr	r3, [r7, #12]
 8010206:	751a      	strb	r2, [r3, #20]
			}
#endif
			sect = clust2sect(fs, fp->clust);	/* Get current sector */
 8010208:	693a      	ldr	r2, [r7, #16]
 801020a:	68fb      	ldr	r3, [r7, #12]
 801020c:	69db      	ldr	r3, [r3, #28]
 801020e:	4619      	mov	r1, r3
 8010210:	4610      	mov	r0, r2
 8010212:	f7fe fabb 	bl	800e78c <clust2sect>
 8010216:	6178      	str	r0, [r7, #20]
			if (!sect) ABORT(fs, FR_INT_ERR);
 8010218:	697b      	ldr	r3, [r7, #20]
 801021a:	2b00      	cmp	r3, #0
 801021c:	d104      	bne.n	8010228 <f_write+0x17e>
 801021e:	68fb      	ldr	r3, [r7, #12]
 8010220:	2202      	movs	r2, #2
 8010222:	755a      	strb	r2, [r3, #21]
 8010224:	2302      	movs	r3, #2
 8010226:	e0b1      	b.n	801038c <f_write+0x2e2>
			sect += csect;
 8010228:	697a      	ldr	r2, [r7, #20]
 801022a:	69bb      	ldr	r3, [r7, #24]
 801022c:	4413      	add	r3, r2
 801022e:	617b      	str	r3, [r7, #20]
			cc = btw / SS(fs);				/* When remaining bytes >= sector size, */
 8010230:	687b      	ldr	r3, [r7, #4]
 8010232:	0a5b      	lsrs	r3, r3, #9
 8010234:	623b      	str	r3, [r7, #32]
			if (cc) {						/* Write maximum contiguous sectors directly */
 8010236:	6a3b      	ldr	r3, [r7, #32]
 8010238:	2b00      	cmp	r3, #0
 801023a:	d03c      	beq.n	80102b6 <f_write+0x20c>
				if (csect + cc > fs->csize) {	/* Clip at cluster boundary */
 801023c:	69ba      	ldr	r2, [r7, #24]
 801023e:	6a3b      	ldr	r3, [r7, #32]
 8010240:	4413      	add	r3, r2
 8010242:	693a      	ldr	r2, [r7, #16]
 8010244:	8952      	ldrh	r2, [r2, #10]
 8010246:	4293      	cmp	r3, r2
 8010248:	d905      	bls.n	8010256 <f_write+0x1ac>
					cc = fs->csize - csect;
 801024a:	693b      	ldr	r3, [r7, #16]
 801024c:	895b      	ldrh	r3, [r3, #10]
 801024e:	461a      	mov	r2, r3
 8010250:	69bb      	ldr	r3, [r7, #24]
 8010252:	1ad3      	subs	r3, r2, r3
 8010254:	623b      	str	r3, [r7, #32]
				}
				if (disk_write(fs->drv, wbuff, sect, cc) != RES_OK) ABORT(fs, FR_DISK_ERR);
 8010256:	693b      	ldr	r3, [r7, #16]
 8010258:	7858      	ldrb	r0, [r3, #1]
 801025a:	6a3b      	ldr	r3, [r7, #32]
 801025c:	697a      	ldr	r2, [r7, #20]
 801025e:	69f9      	ldr	r1, [r7, #28]
 8010260:	f7fd ff08 	bl	800e074 <disk_write>
 8010264:	4603      	mov	r3, r0
 8010266:	2b00      	cmp	r3, #0
 8010268:	d004      	beq.n	8010274 <f_write+0x1ca>
 801026a:	68fb      	ldr	r3, [r7, #12]
 801026c:	2201      	movs	r2, #1
 801026e:	755a      	strb	r2, [r3, #21]
 8010270:	2301      	movs	r3, #1
 8010272:	e08b      	b.n	801038c <f_write+0x2e2>
				if (fs->winsect - sect < cc) {	/* Refill sector cache if it gets invalidated by the direct write */
					mem_cpy(fs->win, wbuff + ((fs->winsect - sect) * SS(fs)), SS(fs));
					fs->wflag = 0;
				}
#else
				if (fp->sect - sect < cc) { /* Refill sector cache if it gets invalidated by the direct write */
 8010274:	68fb      	ldr	r3, [r7, #12]
 8010276:	6a1a      	ldr	r2, [r3, #32]
 8010278:	697b      	ldr	r3, [r7, #20]
 801027a:	1ad3      	subs	r3, r2, r3
 801027c:	6a3a      	ldr	r2, [r7, #32]
 801027e:	429a      	cmp	r2, r3
 8010280:	d915      	bls.n	80102ae <f_write+0x204>
					mem_cpy(fp->buf, wbuff + ((fp->sect - sect) * SS(fs)), SS(fs));
 8010282:	68fb      	ldr	r3, [r7, #12]
 8010284:	f103 0030 	add.w	r0, r3, #48	@ 0x30
 8010288:	68fb      	ldr	r3, [r7, #12]
 801028a:	6a1a      	ldr	r2, [r3, #32]
 801028c:	697b      	ldr	r3, [r7, #20]
 801028e:	1ad3      	subs	r3, r2, r3
 8010290:	025b      	lsls	r3, r3, #9
 8010292:	69fa      	ldr	r2, [r7, #28]
 8010294:	4413      	add	r3, r2
 8010296:	f44f 7200 	mov.w	r2, #512	@ 0x200
 801029a:	4619      	mov	r1, r3
 801029c:	f7fd ffab 	bl	800e1f6 <mem_cpy>
					fp->flag &= (BYTE)~FA_DIRTY;
 80102a0:	68fb      	ldr	r3, [r7, #12]
 80102a2:	7d1b      	ldrb	r3, [r3, #20]
 80102a4:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80102a8:	b2da      	uxtb	r2, r3
 80102aa:	68fb      	ldr	r3, [r7, #12]
 80102ac:	751a      	strb	r2, [r3, #20]
				}
#endif
#endif
				wcnt = SS(fs) * cc;		/* Number of bytes transferred */
 80102ae:	6a3b      	ldr	r3, [r7, #32]
 80102b0:	025b      	lsls	r3, r3, #9
 80102b2:	627b      	str	r3, [r7, #36]	@ 0x24
				continue;
 80102b4:	e03f      	b.n	8010336 <f_write+0x28c>
			if (fp->fptr >= fp->obj.objsize) {	/* Avoid silly cache filling on the growing edge */
				if (sync_window(fs) != FR_OK) ABORT(fs, FR_DISK_ERR);
				fs->winsect = sect;
			}
#else
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80102b6:	68fb      	ldr	r3, [r7, #12]
 80102b8:	6a1b      	ldr	r3, [r3, #32]
 80102ba:	697a      	ldr	r2, [r7, #20]
 80102bc:	429a      	cmp	r2, r3
 80102be:	d016      	beq.n	80102ee <f_write+0x244>
				fp->fptr < fp->obj.objsize &&
 80102c0:	68fb      	ldr	r3, [r7, #12]
 80102c2:	699a      	ldr	r2, [r3, #24]
 80102c4:	68fb      	ldr	r3, [r7, #12]
 80102c6:	68db      	ldr	r3, [r3, #12]
			if (fp->sect != sect && 		/* Fill sector cache with file data */
 80102c8:	429a      	cmp	r2, r3
 80102ca:	d210      	bcs.n	80102ee <f_write+0x244>
				disk_read(fs->drv, fp->buf, sect, 1) != RES_OK) {
 80102cc:	693b      	ldr	r3, [r7, #16]
 80102ce:	7858      	ldrb	r0, [r3, #1]
 80102d0:	68fb      	ldr	r3, [r7, #12]
 80102d2:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80102d6:	2301      	movs	r3, #1
 80102d8:	697a      	ldr	r2, [r7, #20]
 80102da:	f7fd feab 	bl	800e034 <disk_read>
 80102de:	4603      	mov	r3, r0
				fp->fptr < fp->obj.objsize &&
 80102e0:	2b00      	cmp	r3, #0
 80102e2:	d004      	beq.n	80102ee <f_write+0x244>
					ABORT(fs, FR_DISK_ERR);
 80102e4:	68fb      	ldr	r3, [r7, #12]
 80102e6:	2201      	movs	r2, #1
 80102e8:	755a      	strb	r2, [r3, #21]
 80102ea:	2301      	movs	r3, #1
 80102ec:	e04e      	b.n	801038c <f_write+0x2e2>
			}
#endif
			fp->sect = sect;
 80102ee:	68fb      	ldr	r3, [r7, #12]
 80102f0:	697a      	ldr	r2, [r7, #20]
 80102f2:	621a      	str	r2, [r3, #32]
		}
		wcnt = SS(fs) - (UINT)fp->fptr % SS(fs);	/* Number of bytes left in the sector */
 80102f4:	68fb      	ldr	r3, [r7, #12]
 80102f6:	699b      	ldr	r3, [r3, #24]
 80102f8:	f3c3 0308 	ubfx	r3, r3, #0, #9
 80102fc:	f5c3 7300 	rsb	r3, r3, #512	@ 0x200
 8010300:	627b      	str	r3, [r7, #36]	@ 0x24
		if (wcnt > btw) wcnt = btw;					/* Clip it by btw if needed */
 8010302:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010304:	687b      	ldr	r3, [r7, #4]
 8010306:	429a      	cmp	r2, r3
 8010308:	d901      	bls.n	801030e <f_write+0x264>
 801030a:	687b      	ldr	r3, [r7, #4]
 801030c:	627b      	str	r3, [r7, #36]	@ 0x24
#if _FS_TINY
		if (move_window(fs, fp->sect) != FR_OK) ABORT(fs, FR_DISK_ERR);	/* Move sector window */
		mem_cpy(fs->win + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
		fs->wflag = 1;
#else
		mem_cpy(fp->buf + fp->fptr % SS(fs), wbuff, wcnt);	/* Fit data to the sector */
 801030e:	68fb      	ldr	r3, [r7, #12]
 8010310:	f103 0230 	add.w	r2, r3, #48	@ 0x30
 8010314:	68fb      	ldr	r3, [r7, #12]
 8010316:	699b      	ldr	r3, [r3, #24]
 8010318:	f3c3 0308 	ubfx	r3, r3, #0, #9
 801031c:	4413      	add	r3, r2
 801031e:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 8010320:	69f9      	ldr	r1, [r7, #28]
 8010322:	4618      	mov	r0, r3
 8010324:	f7fd ff67 	bl	800e1f6 <mem_cpy>
		fp->flag |= FA_DIRTY;
 8010328:	68fb      	ldr	r3, [r7, #12]
 801032a:	7d1b      	ldrb	r3, [r3, #20]
 801032c:	f063 037f 	orn	r3, r3, #127	@ 0x7f
 8010330:	b2da      	uxtb	r2, r3
 8010332:	68fb      	ldr	r3, [r7, #12]
 8010334:	751a      	strb	r2, [r3, #20]
		wbuff += wcnt, fp->fptr += wcnt, fp->obj.objsize = (fp->fptr > fp->obj.objsize) ? fp->fptr : fp->obj.objsize, *bw += wcnt, btw -= wcnt) {
 8010336:	69fa      	ldr	r2, [r7, #28]
 8010338:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801033a:	4413      	add	r3, r2
 801033c:	61fb      	str	r3, [r7, #28]
 801033e:	68fb      	ldr	r3, [r7, #12]
 8010340:	699a      	ldr	r2, [r3, #24]
 8010342:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010344:	441a      	add	r2, r3
 8010346:	68fb      	ldr	r3, [r7, #12]
 8010348:	619a      	str	r2, [r3, #24]
 801034a:	68fb      	ldr	r3, [r7, #12]
 801034c:	68da      	ldr	r2, [r3, #12]
 801034e:	68fb      	ldr	r3, [r7, #12]
 8010350:	699b      	ldr	r3, [r3, #24]
 8010352:	429a      	cmp	r2, r3
 8010354:	bf38      	it	cc
 8010356:	461a      	movcc	r2, r3
 8010358:	68fb      	ldr	r3, [r7, #12]
 801035a:	60da      	str	r2, [r3, #12]
 801035c:	683b      	ldr	r3, [r7, #0]
 801035e:	681a      	ldr	r2, [r3, #0]
 8010360:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8010362:	441a      	add	r2, r3
 8010364:	683b      	ldr	r3, [r7, #0]
 8010366:	601a      	str	r2, [r3, #0]
 8010368:	687a      	ldr	r2, [r7, #4]
 801036a:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 801036c:	1ad3      	subs	r3, r2, r3
 801036e:	607b      	str	r3, [r7, #4]
	for ( ;  btw;							/* Repeat until all data written */
 8010370:	687b      	ldr	r3, [r7, #4]
 8010372:	2b00      	cmp	r3, #0
 8010374:	f47f aed4 	bne.w	8010120 <f_write+0x76>
 8010378:	e000      	b.n	801037c <f_write+0x2d2>
				if (clst == 0) break;		/* Could not allocate a new cluster (disk full) */
 801037a:	bf00      	nop
#endif
	}

	fp->flag |= FA_MODIFIED;				/* Set file change flag */
 801037c:	68fb      	ldr	r3, [r7, #12]
 801037e:	7d1b      	ldrb	r3, [r3, #20]
 8010380:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8010384:	b2da      	uxtb	r2, r3
 8010386:	68fb      	ldr	r3, [r7, #12]
 8010388:	751a      	strb	r2, [r3, #20]

	LEAVE_FF(fs, FR_OK);
 801038a:	2300      	movs	r3, #0
}
 801038c:	4618      	mov	r0, r3
 801038e:	3730      	adds	r7, #48	@ 0x30
 8010390:	46bd      	mov	sp, r7
 8010392:	bd80      	pop	{r7, pc}

08010394 <f_sync>:
/*-----------------------------------------------------------------------*/

FRESULT f_sync (
	FIL* fp		/* Pointer to the file object */
)
{
 8010394:	b580      	push	{r7, lr}
 8010396:	b086      	sub	sp, #24
 8010398:	af00      	add	r7, sp, #0
 801039a:	6078      	str	r0, [r7, #4]
#if _FS_EXFAT
	DIR dj;
	DEF_NAMBUF
#endif

	res = validate(&fp->obj, &fs);	/* Check validity of the file object */
 801039c:	687b      	ldr	r3, [r7, #4]
 801039e:	f107 0208 	add.w	r2, r7, #8
 80103a2:	4611      	mov	r1, r2
 80103a4:	4618      	mov	r0, r3
 80103a6:	f7ff fb0b 	bl	800f9c0 <validate>
 80103aa:	4603      	mov	r3, r0
 80103ac:	75fb      	strb	r3, [r7, #23]
	if (res == FR_OK) {
 80103ae:	7dfb      	ldrb	r3, [r7, #23]
 80103b0:	2b00      	cmp	r3, #0
 80103b2:	d168      	bne.n	8010486 <f_sync+0xf2>
		if (fp->flag & FA_MODIFIED) {	/* Is there any change to the file? */
 80103b4:	687b      	ldr	r3, [r7, #4]
 80103b6:	7d1b      	ldrb	r3, [r3, #20]
 80103b8:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 80103bc:	2b00      	cmp	r3, #0
 80103be:	d062      	beq.n	8010486 <f_sync+0xf2>
#if !_FS_TINY
			if (fp->flag & FA_DIRTY) {	/* Write-back cached data if needed */
 80103c0:	687b      	ldr	r3, [r7, #4]
 80103c2:	7d1b      	ldrb	r3, [r3, #20]
 80103c4:	b25b      	sxtb	r3, r3
 80103c6:	2b00      	cmp	r3, #0
 80103c8:	da15      	bge.n	80103f6 <f_sync+0x62>
				if (disk_write(fs->drv, fp->buf, fp->sect, 1) != RES_OK) LEAVE_FF(fs, FR_DISK_ERR);
 80103ca:	68bb      	ldr	r3, [r7, #8]
 80103cc:	7858      	ldrb	r0, [r3, #1]
 80103ce:	687b      	ldr	r3, [r7, #4]
 80103d0:	f103 0130 	add.w	r1, r3, #48	@ 0x30
 80103d4:	687b      	ldr	r3, [r7, #4]
 80103d6:	6a1a      	ldr	r2, [r3, #32]
 80103d8:	2301      	movs	r3, #1
 80103da:	f7fd fe4b 	bl	800e074 <disk_write>
 80103de:	4603      	mov	r3, r0
 80103e0:	2b00      	cmp	r3, #0
 80103e2:	d001      	beq.n	80103e8 <f_sync+0x54>
 80103e4:	2301      	movs	r3, #1
 80103e6:	e04f      	b.n	8010488 <f_sync+0xf4>
				fp->flag &= (BYTE)~FA_DIRTY;
 80103e8:	687b      	ldr	r3, [r7, #4]
 80103ea:	7d1b      	ldrb	r3, [r3, #20]
 80103ec:	f003 037f 	and.w	r3, r3, #127	@ 0x7f
 80103f0:	b2da      	uxtb	r2, r3
 80103f2:	687b      	ldr	r3, [r7, #4]
 80103f4:	751a      	strb	r2, [r3, #20]
			}
#endif
			/* Update the directory entry */
			tm = GET_FATTIME();				/* Modified time */
 80103f6:	f7fd f89d 	bl	800d534 <get_fattime>
 80103fa:	6138      	str	r0, [r7, #16]
					FREE_NAMBUF();
				}
			} else
#endif
			{
				res = move_window(fs, fp->dir_sect);
 80103fc:	68ba      	ldr	r2, [r7, #8]
 80103fe:	687b      	ldr	r3, [r7, #4]
 8010400:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8010402:	4619      	mov	r1, r3
 8010404:	4610      	mov	r0, r2
 8010406:	f7fe f925 	bl	800e654 <move_window>
 801040a:	4603      	mov	r3, r0
 801040c:	75fb      	strb	r3, [r7, #23]
				if (res == FR_OK) {
 801040e:	7dfb      	ldrb	r3, [r7, #23]
 8010410:	2b00      	cmp	r3, #0
 8010412:	d138      	bne.n	8010486 <f_sync+0xf2>
					dir = fp->dir_ptr;
 8010414:	687b      	ldr	r3, [r7, #4]
 8010416:	6a9b      	ldr	r3, [r3, #40]	@ 0x28
 8010418:	60fb      	str	r3, [r7, #12]
					dir[DIR_Attr] |= AM_ARC;						/* Set archive bit */
 801041a:	68fb      	ldr	r3, [r7, #12]
 801041c:	330b      	adds	r3, #11
 801041e:	781a      	ldrb	r2, [r3, #0]
 8010420:	68fb      	ldr	r3, [r7, #12]
 8010422:	330b      	adds	r3, #11
 8010424:	f042 0220 	orr.w	r2, r2, #32
 8010428:	b2d2      	uxtb	r2, r2
 801042a:	701a      	strb	r2, [r3, #0]
					st_clust(fp->obj.fs, dir, fp->obj.sclust);		/* Update file allocation info  */
 801042c:	687b      	ldr	r3, [r7, #4]
 801042e:	6818      	ldr	r0, [r3, #0]
 8010430:	687b      	ldr	r3, [r7, #4]
 8010432:	689b      	ldr	r3, [r3, #8]
 8010434:	461a      	mov	r2, r3
 8010436:	68f9      	ldr	r1, [r7, #12]
 8010438:	f7fe fe2f 	bl	800f09a <st_clust>
					st_dword(dir + DIR_FileSize, (DWORD)fp->obj.objsize);	/* Update file size */
 801043c:	68fb      	ldr	r3, [r7, #12]
 801043e:	f103 021c 	add.w	r2, r3, #28
 8010442:	687b      	ldr	r3, [r7, #4]
 8010444:	68db      	ldr	r3, [r3, #12]
 8010446:	4619      	mov	r1, r3
 8010448:	4610      	mov	r0, r2
 801044a:	f7fd fea8 	bl	800e19e <st_dword>
					st_dword(dir + DIR_ModTime, tm);				/* Update modified time */
 801044e:	68fb      	ldr	r3, [r7, #12]
 8010450:	3316      	adds	r3, #22
 8010452:	6939      	ldr	r1, [r7, #16]
 8010454:	4618      	mov	r0, r3
 8010456:	f7fd fea2 	bl	800e19e <st_dword>
					st_word(dir + DIR_LstAccDate, 0);
 801045a:	68fb      	ldr	r3, [r7, #12]
 801045c:	3312      	adds	r3, #18
 801045e:	2100      	movs	r1, #0
 8010460:	4618      	mov	r0, r3
 8010462:	f7fd fe81 	bl	800e168 <st_word>
					fs->wflag = 1;
 8010466:	68bb      	ldr	r3, [r7, #8]
 8010468:	2201      	movs	r2, #1
 801046a:	70da      	strb	r2, [r3, #3]
					res = sync_fs(fs);					/* Restore it to the directory */
 801046c:	68bb      	ldr	r3, [r7, #8]
 801046e:	4618      	mov	r0, r3
 8010470:	f7fe f91e 	bl	800e6b0 <sync_fs>
 8010474:	4603      	mov	r3, r0
 8010476:	75fb      	strb	r3, [r7, #23]
					fp->flag &= (BYTE)~FA_MODIFIED;
 8010478:	687b      	ldr	r3, [r7, #4]
 801047a:	7d1b      	ldrb	r3, [r3, #20]
 801047c:	f023 0340 	bic.w	r3, r3, #64	@ 0x40
 8010480:	b2da      	uxtb	r2, r3
 8010482:	687b      	ldr	r3, [r7, #4]
 8010484:	751a      	strb	r2, [r3, #20]
				}
			}
		}
	}

	LEAVE_FF(fs, res);
 8010486:	7dfb      	ldrb	r3, [r7, #23]
}
 8010488:	4618      	mov	r0, r3
 801048a:	3718      	adds	r7, #24
 801048c:	46bd      	mov	sp, r7
 801048e:	bd80      	pop	{r7, pc}

08010490 <f_close>:
/*-----------------------------------------------------------------------*/

FRESULT f_close (
	FIL* fp		/* Pointer to the file object to be closed */
)
{
 8010490:	b580      	push	{r7, lr}
 8010492:	b084      	sub	sp, #16
 8010494:	af00      	add	r7, sp, #0
 8010496:	6078      	str	r0, [r7, #4]
	FRESULT res;
	FATFS *fs;

#if !_FS_READONLY
	res = f_sync(fp);					/* Flush cached data */
 8010498:	6878      	ldr	r0, [r7, #4]
 801049a:	f7ff ff7b 	bl	8010394 <f_sync>
 801049e:	4603      	mov	r3, r0
 80104a0:	73fb      	strb	r3, [r7, #15]
	if (res == FR_OK)
 80104a2:	7bfb      	ldrb	r3, [r7, #15]
 80104a4:	2b00      	cmp	r3, #0
 80104a6:	d118      	bne.n	80104da <f_close+0x4a>
#endif
	{
		res = validate(&fp->obj, &fs);	/* Lock volume */
 80104a8:	687b      	ldr	r3, [r7, #4]
 80104aa:	f107 0208 	add.w	r2, r7, #8
 80104ae:	4611      	mov	r1, r2
 80104b0:	4618      	mov	r0, r3
 80104b2:	f7ff fa85 	bl	800f9c0 <validate>
 80104b6:	4603      	mov	r3, r0
 80104b8:	73fb      	strb	r3, [r7, #15]
		if (res == FR_OK) {
 80104ba:	7bfb      	ldrb	r3, [r7, #15]
 80104bc:	2b00      	cmp	r3, #0
 80104be:	d10c      	bne.n	80104da <f_close+0x4a>
#if _FS_LOCK != 0
			res = dec_lock(fp->obj.lockid);	/* Decrement file open counter */
 80104c0:	687b      	ldr	r3, [r7, #4]
 80104c2:	691b      	ldr	r3, [r3, #16]
 80104c4:	4618      	mov	r0, r3
 80104c6:	f7fe f821 	bl	800e50c <dec_lock>
 80104ca:	4603      	mov	r3, r0
 80104cc:	73fb      	strb	r3, [r7, #15]
			if (res == FR_OK)
 80104ce:	7bfb      	ldrb	r3, [r7, #15]
 80104d0:	2b00      	cmp	r3, #0
 80104d2:	d102      	bne.n	80104da <f_close+0x4a>
#endif
			{
				fp->obj.fs = 0;			/* Invalidate file object */
 80104d4:	687b      	ldr	r3, [r7, #4]
 80104d6:	2200      	movs	r2, #0
 80104d8:	601a      	str	r2, [r3, #0]
#if _FS_REENTRANT
			unlock_fs(fs, FR_OK);		/* Unlock volume */
#endif
		}
	}
	return res;
 80104da:	7bfb      	ldrb	r3, [r7, #15]
}
 80104dc:	4618      	mov	r0, r3
 80104de:	3710      	adds	r7, #16
 80104e0:	46bd      	mov	sp, r7
 80104e2:	bd80      	pop	{r7, pc}

080104e4 <putc_bfd>:
static
void putc_bfd (		/* Buffered write with code conversion */
	putbuff* pb,
	TCHAR c
)
{
 80104e4:	b580      	push	{r7, lr}
 80104e6:	b084      	sub	sp, #16
 80104e8:	af00      	add	r7, sp, #0
 80104ea:	6078      	str	r0, [r7, #4]
 80104ec:	460b      	mov	r3, r1
 80104ee:	70fb      	strb	r3, [r7, #3]
	UINT bw;
	int i;


	if (_USE_STRFUNC == 2 && c == '\n') {	 /* LF -> CRLF conversion */
 80104f0:	78fb      	ldrb	r3, [r7, #3]
 80104f2:	2b0a      	cmp	r3, #10
 80104f4:	d103      	bne.n	80104fe <putc_bfd+0x1a>
		putc_bfd(pb, '\r');
 80104f6:	210d      	movs	r1, #13
 80104f8:	6878      	ldr	r0, [r7, #4]
 80104fa:	f7ff fff3 	bl	80104e4 <putc_bfd>
	}

	i = pb->idx;		/* Write index of pb->buf[] */
 80104fe:	687b      	ldr	r3, [r7, #4]
 8010500:	685b      	ldr	r3, [r3, #4]
 8010502:	60fb      	str	r3, [r7, #12]
	if (i < 0) return;
 8010504:	68fb      	ldr	r3, [r7, #12]
 8010506:	2b00      	cmp	r3, #0
 8010508:	db25      	blt.n	8010556 <putc_bfd+0x72>
	if (c >= 0x100)
		pb->buf[i++] = (BYTE)(c >> 8);
	pb->buf[i++] = (BYTE)c;
#endif
#else							/* Write a character without conversion */
	pb->buf[i++] = (BYTE)c;
 801050a:	68fb      	ldr	r3, [r7, #12]
 801050c:	1c5a      	adds	r2, r3, #1
 801050e:	60fa      	str	r2, [r7, #12]
 8010510:	687a      	ldr	r2, [r7, #4]
 8010512:	4413      	add	r3, r2
 8010514:	78fa      	ldrb	r2, [r7, #3]
 8010516:	731a      	strb	r2, [r3, #12]
#endif

	if (i >= (int)(sizeof pb->buf) - 3) {	/* Write buffered characters to the file */
 8010518:	68fb      	ldr	r3, [r7, #12]
 801051a:	2b3c      	cmp	r3, #60	@ 0x3c
 801051c:	dd12      	ble.n	8010544 <putc_bfd+0x60>
		f_write(pb->fp, pb->buf, (UINT)i, &bw);
 801051e:	687b      	ldr	r3, [r7, #4]
 8010520:	6818      	ldr	r0, [r3, #0]
 8010522:	687b      	ldr	r3, [r7, #4]
 8010524:	f103 010c 	add.w	r1, r3, #12
 8010528:	68fa      	ldr	r2, [r7, #12]
 801052a:	f107 0308 	add.w	r3, r7, #8
 801052e:	f7ff fdbc 	bl	80100aa <f_write>
		i = (bw == (UINT)i) ? 0 : -1;
 8010532:	68ba      	ldr	r2, [r7, #8]
 8010534:	68fb      	ldr	r3, [r7, #12]
 8010536:	429a      	cmp	r2, r3
 8010538:	d101      	bne.n	801053e <putc_bfd+0x5a>
 801053a:	2300      	movs	r3, #0
 801053c:	e001      	b.n	8010542 <putc_bfd+0x5e>
 801053e:	f04f 33ff 	mov.w	r3, #4294967295
 8010542:	60fb      	str	r3, [r7, #12]
	}
	pb->idx = i;
 8010544:	687b      	ldr	r3, [r7, #4]
 8010546:	68fa      	ldr	r2, [r7, #12]
 8010548:	605a      	str	r2, [r3, #4]
	pb->nchr++;
 801054a:	687b      	ldr	r3, [r7, #4]
 801054c:	689b      	ldr	r3, [r3, #8]
 801054e:	1c5a      	adds	r2, r3, #1
 8010550:	687b      	ldr	r3, [r7, #4]
 8010552:	609a      	str	r2, [r3, #8]
 8010554:	e000      	b.n	8010558 <putc_bfd+0x74>
	if (i < 0) return;
 8010556:	bf00      	nop
}
 8010558:	3710      	adds	r7, #16
 801055a:	46bd      	mov	sp, r7
 801055c:	bd80      	pop	{r7, pc}

0801055e <putc_flush>:

static
int putc_flush (		/* Flush left characters in the buffer */
	putbuff* pb
)
{
 801055e:	b580      	push	{r7, lr}
 8010560:	b084      	sub	sp, #16
 8010562:	af00      	add	r7, sp, #0
 8010564:	6078      	str	r0, [r7, #4]
	UINT nw;

	if (   pb->idx >= 0	/* Flush buffered characters to the file */
 8010566:	687b      	ldr	r3, [r7, #4]
 8010568:	685b      	ldr	r3, [r3, #4]
 801056a:	2b00      	cmp	r3, #0
 801056c:	db16      	blt.n	801059c <putc_flush+0x3e>
		&& f_write(pb->fp, pb->buf, (UINT)pb->idx, &nw) == FR_OK
 801056e:	687b      	ldr	r3, [r7, #4]
 8010570:	6818      	ldr	r0, [r3, #0]
 8010572:	687b      	ldr	r3, [r7, #4]
 8010574:	f103 010c 	add.w	r1, r3, #12
 8010578:	687b      	ldr	r3, [r7, #4]
 801057a:	685b      	ldr	r3, [r3, #4]
 801057c:	461a      	mov	r2, r3
 801057e:	f107 030c 	add.w	r3, r7, #12
 8010582:	f7ff fd92 	bl	80100aa <f_write>
 8010586:	4603      	mov	r3, r0
 8010588:	2b00      	cmp	r3, #0
 801058a:	d107      	bne.n	801059c <putc_flush+0x3e>
		&& (UINT)pb->idx == nw) return pb->nchr;
 801058c:	687b      	ldr	r3, [r7, #4]
 801058e:	685b      	ldr	r3, [r3, #4]
 8010590:	68fa      	ldr	r2, [r7, #12]
 8010592:	4293      	cmp	r3, r2
 8010594:	d102      	bne.n	801059c <putc_flush+0x3e>
 8010596:	687b      	ldr	r3, [r7, #4]
 8010598:	689b      	ldr	r3, [r3, #8]
 801059a:	e001      	b.n	80105a0 <putc_flush+0x42>
	return EOF;
 801059c:	f04f 33ff 	mov.w	r3, #4294967295
}
 80105a0:	4618      	mov	r0, r3
 80105a2:	3710      	adds	r7, #16
 80105a4:	46bd      	mov	sp, r7
 80105a6:	bd80      	pop	{r7, pc}

080105a8 <putc_init>:
static
void putc_init (		/* Initialize write buffer */
	putbuff* pb,
	FIL* fp
)
{
 80105a8:	b480      	push	{r7}
 80105aa:	b083      	sub	sp, #12
 80105ac:	af00      	add	r7, sp, #0
 80105ae:	6078      	str	r0, [r7, #4]
 80105b0:	6039      	str	r1, [r7, #0]
	pb->fp = fp;
 80105b2:	687b      	ldr	r3, [r7, #4]
 80105b4:	683a      	ldr	r2, [r7, #0]
 80105b6:	601a      	str	r2, [r3, #0]
	pb->nchr = pb->idx = 0;
 80105b8:	687b      	ldr	r3, [r7, #4]
 80105ba:	2200      	movs	r2, #0
 80105bc:	605a      	str	r2, [r3, #4]
 80105be:	687b      	ldr	r3, [r7, #4]
 80105c0:	685a      	ldr	r2, [r3, #4]
 80105c2:	687b      	ldr	r3, [r7, #4]
 80105c4:	609a      	str	r2, [r3, #8]
}
 80105c6:	bf00      	nop
 80105c8:	370c      	adds	r7, #12
 80105ca:	46bd      	mov	sp, r7
 80105cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80105d0:	4770      	bx	lr
	...

080105d4 <f_printf>:
int f_printf (
	FIL* fp,			/* Pointer to the file object */
	const TCHAR* fmt,	/* Pointer to the format string */
	...					/* Optional arguments... */
)
{
 80105d4:	b40e      	push	{r1, r2, r3}
 80105d6:	b580      	push	{r7, lr}
 80105d8:	b0a7      	sub	sp, #156	@ 0x9c
 80105da:	af00      	add	r7, sp, #0
 80105dc:	6078      	str	r0, [r7, #4]
	UINT i, j, w;
	DWORD v;
	TCHAR c, d, str[32], *p;


	putc_init(&pb, fp);
 80105de:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80105e2:	6879      	ldr	r1, [r7, #4]
 80105e4:	4618      	mov	r0, r3
 80105e6:	f7ff ffdf 	bl	80105a8 <putc_init>

	va_start(arp, fmt);
 80105ea:	f107 03a8 	add.w	r3, r7, #168	@ 0xa8
 80105ee:	67bb      	str	r3, [r7, #120]	@ 0x78

	for (;;) {
		c = *fmt++;
 80105f0:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80105f4:	1c5a      	adds	r2, r3, #1
 80105f6:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80105fa:	781b      	ldrb	r3, [r3, #0]
 80105fc:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		if (c == 0) break;			/* End of string */
 8010600:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8010604:	2b00      	cmp	r3, #0
 8010606:	f000 81f2 	beq.w	80109ee <f_printf+0x41a>
		if (c != '%') {				/* Non escape character */
 801060a:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 801060e:	2b25      	cmp	r3, #37	@ 0x25
 8010610:	d008      	beq.n	8010624 <f_printf+0x50>
			putc_bfd(&pb, c);
 8010612:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 8010616:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 801061a:	4611      	mov	r1, r2
 801061c:	4618      	mov	r0, r3
 801061e:	f7ff ff61 	bl	80104e4 <putc_bfd>
			continue;
 8010622:	e1e3      	b.n	80109ec <f_printf+0x418>
		}
		w = f = 0;
 8010624:	2300      	movs	r3, #0
 8010626:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 801062a:	2300      	movs	r3, #0
 801062c:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
		c = *fmt++;
 8010630:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010634:	1c5a      	adds	r2, r3, #1
 8010636:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 801063a:	781b      	ldrb	r3, [r3, #0]
 801063c:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		if (c == '0') {				/* Flag: '0' padding */
 8010640:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8010644:	2b30      	cmp	r3, #48	@ 0x30
 8010646:	d10b      	bne.n	8010660 <f_printf+0x8c>
			f = 1; c = *fmt++;
 8010648:	2301      	movs	r3, #1
 801064a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 801064e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010652:	1c5a      	adds	r2, r3, #1
 8010654:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8010658:	781b      	ldrb	r3, [r3, #0]
 801065a:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
 801065e:	e024      	b.n	80106aa <f_printf+0xd6>
		} else {
			if (c == '-') {			/* Flag: left justified */
 8010660:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8010664:	2b2d      	cmp	r3, #45	@ 0x2d
 8010666:	d120      	bne.n	80106aa <f_printf+0xd6>
				f = 2; c = *fmt++;
 8010668:	2302      	movs	r3, #2
 801066a:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 801066e:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 8010672:	1c5a      	adds	r2, r3, #1
 8010674:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 8010678:	781b      	ldrb	r3, [r3, #0]
 801067a:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
			}
		}
		while (IsDigit(c)) {		/* Precision */
 801067e:	e014      	b.n	80106aa <f_printf+0xd6>
			w = w * 10 + c - '0';
 8010680:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8010684:	4613      	mov	r3, r2
 8010686:	009b      	lsls	r3, r3, #2
 8010688:	4413      	add	r3, r2
 801068a:	005b      	lsls	r3, r3, #1
 801068c:	461a      	mov	r2, r3
 801068e:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 8010692:	4413      	add	r3, r2
 8010694:	3b30      	subs	r3, #48	@ 0x30
 8010696:	f8c7 3088 	str.w	r3, [r7, #136]	@ 0x88
			c = *fmt++;
 801069a:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 801069e:	1c5a      	adds	r2, r3, #1
 80106a0:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80106a4:	781b      	ldrb	r3, [r3, #0]
 80106a6:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		while (IsDigit(c)) {		/* Precision */
 80106aa:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80106ae:	2b2f      	cmp	r3, #47	@ 0x2f
 80106b0:	d903      	bls.n	80106ba <f_printf+0xe6>
 80106b2:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80106b6:	2b39      	cmp	r3, #57	@ 0x39
 80106b8:	d9e2      	bls.n	8010680 <f_printf+0xac>
		}
		if (c == 'l' || c == 'L') {	/* Prefix: Size is long int */
 80106ba:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80106be:	2b6c      	cmp	r3, #108	@ 0x6c
 80106c0:	d003      	beq.n	80106ca <f_printf+0xf6>
 80106c2:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80106c6:	2b4c      	cmp	r3, #76	@ 0x4c
 80106c8:	d10d      	bne.n	80106e6 <f_printf+0x112>
			f |= 4; c = *fmt++;
 80106ca:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80106ce:	f043 0304 	orr.w	r3, r3, #4
 80106d2:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
 80106d6:	f8d7 30a4 	ldr.w	r3, [r7, #164]	@ 0xa4
 80106da:	1c5a      	adds	r2, r3, #1
 80106dc:	f8c7 20a4 	str.w	r2, [r7, #164]	@ 0xa4
 80106e0:	781b      	ldrb	r3, [r3, #0]
 80106e2:	f887 3083 	strb.w	r3, [r7, #131]	@ 0x83
		}
		if (!c) break;
 80106e6:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80106ea:	2b00      	cmp	r3, #0
 80106ec:	f000 8181 	beq.w	80109f2 <f_printf+0x41e>
		d = c;
 80106f0:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80106f4:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		if (IsLower(d)) d -= 0x20;
 80106f8:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 80106fc:	2b60      	cmp	r3, #96	@ 0x60
 80106fe:	d908      	bls.n	8010712 <f_printf+0x13e>
 8010700:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8010704:	2b7a      	cmp	r3, #122	@ 0x7a
 8010706:	d804      	bhi.n	8010712 <f_printf+0x13e>
 8010708:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 801070c:	3b20      	subs	r3, #32
 801070e:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		switch (d) {				/* Type is... */
 8010712:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8010716:	3b42      	subs	r3, #66	@ 0x42
 8010718:	2b16      	cmp	r3, #22
 801071a:	f200 8098 	bhi.w	801084e <f_printf+0x27a>
 801071e:	a201      	add	r2, pc, #4	@ (adr r2, 8010724 <f_printf+0x150>)
 8010720:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8010724:	0801082f 	.word	0x0801082f
 8010728:	08010817 	.word	0x08010817
 801072c:	0801083f 	.word	0x0801083f
 8010730:	0801084f 	.word	0x0801084f
 8010734:	0801084f 	.word	0x0801084f
 8010738:	0801084f 	.word	0x0801084f
 801073c:	0801084f 	.word	0x0801084f
 8010740:	0801084f 	.word	0x0801084f
 8010744:	0801084f 	.word	0x0801084f
 8010748:	0801084f 	.word	0x0801084f
 801074c:	0801084f 	.word	0x0801084f
 8010750:	0801084f 	.word	0x0801084f
 8010754:	0801084f 	.word	0x0801084f
 8010758:	08010837 	.word	0x08010837
 801075c:	0801084f 	.word	0x0801084f
 8010760:	0801084f 	.word	0x0801084f
 8010764:	0801084f 	.word	0x0801084f
 8010768:	08010781 	.word	0x08010781
 801076c:	0801084f 	.word	0x0801084f
 8010770:	0801083f 	.word	0x0801083f
 8010774:	0801084f 	.word	0x0801084f
 8010778:	0801084f 	.word	0x0801084f
 801077c:	08010847 	.word	0x08010847
		case 'S' :					/* String */
			p = va_arg(arp, TCHAR*);
 8010780:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010782:	1d1a      	adds	r2, r3, #4
 8010784:	67ba      	str	r2, [r7, #120]	@ 0x78
 8010786:	681b      	ldr	r3, [r3, #0]
 8010788:	67fb      	str	r3, [r7, #124]	@ 0x7c
			for (j = 0; p[j]; j++) ;
 801078a:	2300      	movs	r3, #0
 801078c:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010790:	e004      	b.n	801079c <f_printf+0x1c8>
 8010792:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010796:	3301      	adds	r3, #1
 8010798:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 801079c:	6ffa      	ldr	r2, [r7, #124]	@ 0x7c
 801079e:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80107a2:	4413      	add	r3, r2
 80107a4:	781b      	ldrb	r3, [r3, #0]
 80107a6:	2b00      	cmp	r3, #0
 80107a8:	d1f3      	bne.n	8010792 <f_printf+0x1be>
			if (!(f & 2)) {
 80107aa:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80107ae:	f003 0302 	and.w	r3, r3, #2
 80107b2:	2b00      	cmp	r3, #0
 80107b4:	d11a      	bne.n	80107ec <f_printf+0x218>
				while (j++ < w) putc_bfd(&pb, ' ');
 80107b6:	e005      	b.n	80107c4 <f_printf+0x1f0>
 80107b8:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80107bc:	2120      	movs	r1, #32
 80107be:	4618      	mov	r0, r3
 80107c0:	f7ff fe90 	bl	80104e4 <putc_bfd>
 80107c4:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80107c8:	1c5a      	adds	r2, r3, #1
 80107ca:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80107ce:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80107d2:	429a      	cmp	r2, r3
 80107d4:	d8f0      	bhi.n	80107b8 <f_printf+0x1e4>
			}
			while (*p) putc_bfd(&pb, *p++);
 80107d6:	e009      	b.n	80107ec <f_printf+0x218>
 80107d8:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80107da:	1c5a      	adds	r2, r3, #1
 80107dc:	67fa      	str	r2, [r7, #124]	@ 0x7c
 80107de:	781a      	ldrb	r2, [r3, #0]
 80107e0:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80107e4:	4611      	mov	r1, r2
 80107e6:	4618      	mov	r0, r3
 80107e8:	f7ff fe7c 	bl	80104e4 <putc_bfd>
 80107ec:	6ffb      	ldr	r3, [r7, #124]	@ 0x7c
 80107ee:	781b      	ldrb	r3, [r3, #0]
 80107f0:	2b00      	cmp	r3, #0
 80107f2:	d1f1      	bne.n	80107d8 <f_printf+0x204>
			while (j++ < w) putc_bfd(&pb, ' ');
 80107f4:	e005      	b.n	8010802 <f_printf+0x22e>
 80107f6:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80107fa:	2120      	movs	r1, #32
 80107fc:	4618      	mov	r0, r3
 80107fe:	f7ff fe71 	bl	80104e4 <putc_bfd>
 8010802:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010806:	1c5a      	adds	r2, r3, #1
 8010808:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 801080c:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 8010810:	429a      	cmp	r2, r3
 8010812:	d8f0      	bhi.n	80107f6 <f_printf+0x222>
			continue;
 8010814:	e0ea      	b.n	80109ec <f_printf+0x418>

		case 'C' :					/* Character */
			putc_bfd(&pb, (TCHAR)va_arg(arp, int)); continue;
 8010816:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010818:	1d1a      	adds	r2, r3, #4
 801081a:	67ba      	str	r2, [r7, #120]	@ 0x78
 801081c:	681b      	ldr	r3, [r3, #0]
 801081e:	b2da      	uxtb	r2, r3
 8010820:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8010824:	4611      	mov	r1, r2
 8010826:	4618      	mov	r0, r3
 8010828:	f7ff fe5c 	bl	80104e4 <putc_bfd>
 801082c:	e0de      	b.n	80109ec <f_printf+0x418>

		case 'B' :					/* Binary */
			r = 2; break;
 801082e:	2302      	movs	r3, #2
 8010830:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 8010834:	e014      	b.n	8010860 <f_printf+0x28c>

		case 'O' :					/* Octal */
			r = 8; break;
 8010836:	2308      	movs	r3, #8
 8010838:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 801083c:	e010      	b.n	8010860 <f_printf+0x28c>

		case 'D' :					/* Signed decimal */
		case 'U' :					/* Unsigned decimal */
			r = 10; break;
 801083e:	230a      	movs	r3, #10
 8010840:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 8010844:	e00c      	b.n	8010860 <f_printf+0x28c>

		case 'X' :					/* Hexdecimal */
			r = 16; break;
 8010846:	2310      	movs	r3, #16
 8010848:	f887 3096 	strb.w	r3, [r7, #150]	@ 0x96
 801084c:	e008      	b.n	8010860 <f_printf+0x28c>

		default:					/* Unknown type (pass-through) */
			putc_bfd(&pb, c); continue;
 801084e:	f897 2083 	ldrb.w	r2, [r7, #131]	@ 0x83
 8010852:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8010856:	4611      	mov	r1, r2
 8010858:	4618      	mov	r0, r3
 801085a:	f7ff fe43 	bl	80104e4 <putc_bfd>
 801085e:	e0c5      	b.n	80109ec <f_printf+0x418>
		}

		/* Get an argument and put it in numeral */
		v = (f & 4) ? (DWORD)va_arg(arp, long) : ((d == 'D') ? (DWORD)(long)va_arg(arp, int) : (DWORD)va_arg(arp, unsigned int));
 8010860:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8010864:	f003 0304 	and.w	r3, r3, #4
 8010868:	2b00      	cmp	r3, #0
 801086a:	d004      	beq.n	8010876 <f_printf+0x2a2>
 801086c:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801086e:	1d1a      	adds	r2, r3, #4
 8010870:	67ba      	str	r2, [r7, #120]	@ 0x78
 8010872:	681b      	ldr	r3, [r3, #0]
 8010874:	e00c      	b.n	8010890 <f_printf+0x2bc>
 8010876:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 801087a:	2b44      	cmp	r3, #68	@ 0x44
 801087c:	d104      	bne.n	8010888 <f_printf+0x2b4>
 801087e:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 8010880:	1d1a      	adds	r2, r3, #4
 8010882:	67ba      	str	r2, [r7, #120]	@ 0x78
 8010884:	681b      	ldr	r3, [r3, #0]
 8010886:	e003      	b.n	8010890 <f_printf+0x2bc>
 8010888:	6fbb      	ldr	r3, [r7, #120]	@ 0x78
 801088a:	1d1a      	adds	r2, r3, #4
 801088c:	67ba      	str	r2, [r7, #120]	@ 0x78
 801088e:	681b      	ldr	r3, [r3, #0]
 8010890:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
		if (d == 'D' && (v & 0x80000000)) {
 8010894:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8010898:	2b44      	cmp	r3, #68	@ 0x44
 801089a:	d10e      	bne.n	80108ba <f_printf+0x2e6>
 801089c:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80108a0:	2b00      	cmp	r3, #0
 80108a2:	da0a      	bge.n	80108ba <f_printf+0x2e6>
			v = 0 - v;
 80108a4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80108a8:	425b      	negs	r3, r3
 80108aa:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			f |= 8;
 80108ae:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 80108b2:	f043 0308 	orr.w	r3, r3, #8
 80108b6:	f887 3097 	strb.w	r3, [r7, #151]	@ 0x97
		}
		i = 0;
 80108ba:	2300      	movs	r3, #0
 80108bc:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
		do {
			d = (TCHAR)(v % r); v /= r;
 80108c0:	f897 2096 	ldrb.w	r2, [r7, #150]	@ 0x96
 80108c4:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 80108c8:	fbb3 f1f2 	udiv	r1, r3, r2
 80108cc:	fb01 f202 	mul.w	r2, r1, r2
 80108d0:	1a9b      	subs	r3, r3, r2
 80108d2:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
 80108d6:	f897 3096 	ldrb.w	r3, [r7, #150]	@ 0x96
 80108da:	f8d7 2084 	ldr.w	r2, [r7, #132]	@ 0x84
 80108de:	fbb2 f3f3 	udiv	r3, r2, r3
 80108e2:	f8c7 3084 	str.w	r3, [r7, #132]	@ 0x84
			if (d > 9) d += (c == 'x') ? 0x27 : 0x07;
 80108e6:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 80108ea:	2b09      	cmp	r3, #9
 80108ec:	d90b      	bls.n	8010906 <f_printf+0x332>
 80108ee:	f897 3083 	ldrb.w	r3, [r7, #131]	@ 0x83
 80108f2:	2b78      	cmp	r3, #120	@ 0x78
 80108f4:	d101      	bne.n	80108fa <f_printf+0x326>
 80108f6:	2227      	movs	r2, #39	@ 0x27
 80108f8:	e000      	b.n	80108fc <f_printf+0x328>
 80108fa:	2207      	movs	r2, #7
 80108fc:	f897 3082 	ldrb.w	r3, [r7, #130]	@ 0x82
 8010900:	4413      	add	r3, r2
 8010902:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
			str[i++] = d + '0';
 8010906:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801090a:	1c5a      	adds	r2, r3, #1
 801090c:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8010910:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 8010914:	3230      	adds	r2, #48	@ 0x30
 8010916:	b2d2      	uxtb	r2, r2
 8010918:	3398      	adds	r3, #152	@ 0x98
 801091a:	443b      	add	r3, r7
 801091c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		} while (v && i < sizeof str / sizeof str[0]);
 8010920:	f8d7 3084 	ldr.w	r3, [r7, #132]	@ 0x84
 8010924:	2b00      	cmp	r3, #0
 8010926:	d003      	beq.n	8010930 <f_printf+0x35c>
 8010928:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 801092c:	2b1f      	cmp	r3, #31
 801092e:	d9c7      	bls.n	80108c0 <f_printf+0x2ec>
		if (f & 8) str[i++] = '-';
 8010930:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8010934:	f003 0308 	and.w	r3, r3, #8
 8010938:	2b00      	cmp	r3, #0
 801093a:	d009      	beq.n	8010950 <f_printf+0x37c>
 801093c:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010940:	1c5a      	adds	r2, r3, #1
 8010942:	f8c7 2090 	str.w	r2, [r7, #144]	@ 0x90
 8010946:	3398      	adds	r3, #152	@ 0x98
 8010948:	443b      	add	r3, r7
 801094a:	222d      	movs	r2, #45	@ 0x2d
 801094c:	f803 2c8c 	strb.w	r2, [r3, #-140]
		j = i; d = (f & 1) ? '0' : ' ';
 8010950:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 8010954:	f8c7 308c 	str.w	r3, [r7, #140]	@ 0x8c
 8010958:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 801095c:	f003 0301 	and.w	r3, r3, #1
 8010960:	2b00      	cmp	r3, #0
 8010962:	d001      	beq.n	8010968 <f_printf+0x394>
 8010964:	2330      	movs	r3, #48	@ 0x30
 8010966:	e000      	b.n	801096a <f_printf+0x396>
 8010968:	2320      	movs	r3, #32
 801096a:	f887 3082 	strb.w	r3, [r7, #130]	@ 0x82
		while (!(f & 2) && j++ < w) putc_bfd(&pb, d);
 801096e:	e007      	b.n	8010980 <f_printf+0x3ac>
 8010970:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 8010974:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 8010978:	4611      	mov	r1, r2
 801097a:	4618      	mov	r0, r3
 801097c:	f7ff fdb2 	bl	80104e4 <putc_bfd>
 8010980:	f897 3097 	ldrb.w	r3, [r7, #151]	@ 0x97
 8010984:	f003 0302 	and.w	r3, r3, #2
 8010988:	2b00      	cmp	r3, #0
 801098a:	d108      	bne.n	801099e <f_printf+0x3ca>
 801098c:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 8010990:	1c5a      	adds	r2, r3, #1
 8010992:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 8010996:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 801099a:	429a      	cmp	r2, r3
 801099c:	d8e8      	bhi.n	8010970 <f_printf+0x39c>
		do {
			putc_bfd(&pb, str[--i]);
 801099e:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80109a2:	3b01      	subs	r3, #1
 80109a4:	f8c7 3090 	str.w	r3, [r7, #144]	@ 0x90
 80109a8:	f107 020c 	add.w	r2, r7, #12
 80109ac:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80109b0:	4413      	add	r3, r2
 80109b2:	781a      	ldrb	r2, [r3, #0]
 80109b4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80109b8:	4611      	mov	r1, r2
 80109ba:	4618      	mov	r0, r3
 80109bc:	f7ff fd92 	bl	80104e4 <putc_bfd>
		} while (i);
 80109c0:	f8d7 3090 	ldr.w	r3, [r7, #144]	@ 0x90
 80109c4:	2b00      	cmp	r3, #0
 80109c6:	d1ea      	bne.n	801099e <f_printf+0x3ca>
		while (j++ < w) putc_bfd(&pb, d);
 80109c8:	e007      	b.n	80109da <f_printf+0x406>
 80109ca:	f897 2082 	ldrb.w	r2, [r7, #130]	@ 0x82
 80109ce:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80109d2:	4611      	mov	r1, r2
 80109d4:	4618      	mov	r0, r3
 80109d6:	f7ff fd85 	bl	80104e4 <putc_bfd>
 80109da:	f8d7 308c 	ldr.w	r3, [r7, #140]	@ 0x8c
 80109de:	1c5a      	adds	r2, r3, #1
 80109e0:	f8c7 208c 	str.w	r2, [r7, #140]	@ 0x8c
 80109e4:	f8d7 2088 	ldr.w	r2, [r7, #136]	@ 0x88
 80109e8:	429a      	cmp	r2, r3
 80109ea:	d8ee      	bhi.n	80109ca <f_printf+0x3f6>
		c = *fmt++;
 80109ec:	e600      	b.n	80105f0 <f_printf+0x1c>
		if (c == 0) break;			/* End of string */
 80109ee:	bf00      	nop
 80109f0:	e000      	b.n	80109f4 <f_printf+0x420>
		if (!c) break;
 80109f2:	bf00      	nop
	}

	va_end(arp);

	return putc_flush(&pb);
 80109f4:	f107 032c 	add.w	r3, r7, #44	@ 0x2c
 80109f8:	4618      	mov	r0, r3
 80109fa:	f7ff fdb0 	bl	801055e <putc_flush>
 80109fe:	4603      	mov	r3, r0
}
 8010a00:	4618      	mov	r0, r3
 8010a02:	379c      	adds	r7, #156	@ 0x9c
 8010a04:	46bd      	mov	sp, r7
 8010a06:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8010a0a:	b003      	add	sp, #12
 8010a0c:	4770      	bx	lr
 8010a0e:	bf00      	nop

08010a10 <FATFS_LinkDriverEx>:
  * @param  lun : only used for USB Key Disk to add multi-lun management
            else the parameter must be equal to 0
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriverEx(const Diskio_drvTypeDef *drv, char *path, uint8_t lun)
{
 8010a10:	b480      	push	{r7}
 8010a12:	b087      	sub	sp, #28
 8010a14:	af00      	add	r7, sp, #0
 8010a16:	60f8      	str	r0, [r7, #12]
 8010a18:	60b9      	str	r1, [r7, #8]
 8010a1a:	4613      	mov	r3, r2
 8010a1c:	71fb      	strb	r3, [r7, #7]
  uint8_t ret = 1;
 8010a1e:	2301      	movs	r3, #1
 8010a20:	75fb      	strb	r3, [r7, #23]
  uint8_t DiskNum = 0;
 8010a22:	2300      	movs	r3, #0
 8010a24:	75bb      	strb	r3, [r7, #22]

  if(disk.nbr < _VOLUMES)
 8010a26:	4b1f      	ldr	r3, [pc, #124]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a28:	7a5b      	ldrb	r3, [r3, #9]
 8010a2a:	b2db      	uxtb	r3, r3
 8010a2c:	2b00      	cmp	r3, #0
 8010a2e:	d131      	bne.n	8010a94 <FATFS_LinkDriverEx+0x84>
  {
    disk.is_initialized[disk.nbr] = 0;
 8010a30:	4b1c      	ldr	r3, [pc, #112]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a32:	7a5b      	ldrb	r3, [r3, #9]
 8010a34:	b2db      	uxtb	r3, r3
 8010a36:	461a      	mov	r2, r3
 8010a38:	4b1a      	ldr	r3, [pc, #104]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a3a:	2100      	movs	r1, #0
 8010a3c:	5499      	strb	r1, [r3, r2]
    disk.drv[disk.nbr] = drv;
 8010a3e:	4b19      	ldr	r3, [pc, #100]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a40:	7a5b      	ldrb	r3, [r3, #9]
 8010a42:	b2db      	uxtb	r3, r3
 8010a44:	4a17      	ldr	r2, [pc, #92]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a46:	009b      	lsls	r3, r3, #2
 8010a48:	4413      	add	r3, r2
 8010a4a:	68fa      	ldr	r2, [r7, #12]
 8010a4c:	605a      	str	r2, [r3, #4]
    disk.lun[disk.nbr] = lun;
 8010a4e:	4b15      	ldr	r3, [pc, #84]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a50:	7a5b      	ldrb	r3, [r3, #9]
 8010a52:	b2db      	uxtb	r3, r3
 8010a54:	461a      	mov	r2, r3
 8010a56:	4b13      	ldr	r3, [pc, #76]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a58:	4413      	add	r3, r2
 8010a5a:	79fa      	ldrb	r2, [r7, #7]
 8010a5c:	721a      	strb	r2, [r3, #8]
    DiskNum = disk.nbr++;
 8010a5e:	4b11      	ldr	r3, [pc, #68]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a60:	7a5b      	ldrb	r3, [r3, #9]
 8010a62:	b2db      	uxtb	r3, r3
 8010a64:	1c5a      	adds	r2, r3, #1
 8010a66:	b2d1      	uxtb	r1, r2
 8010a68:	4a0e      	ldr	r2, [pc, #56]	@ (8010aa4 <FATFS_LinkDriverEx+0x94>)
 8010a6a:	7251      	strb	r1, [r2, #9]
 8010a6c:	75bb      	strb	r3, [r7, #22]
    path[0] = DiskNum + '0';
 8010a6e:	7dbb      	ldrb	r3, [r7, #22]
 8010a70:	3330      	adds	r3, #48	@ 0x30
 8010a72:	b2da      	uxtb	r2, r3
 8010a74:	68bb      	ldr	r3, [r7, #8]
 8010a76:	701a      	strb	r2, [r3, #0]
    path[1] = ':';
 8010a78:	68bb      	ldr	r3, [r7, #8]
 8010a7a:	3301      	adds	r3, #1
 8010a7c:	223a      	movs	r2, #58	@ 0x3a
 8010a7e:	701a      	strb	r2, [r3, #0]
    path[2] = '/';
 8010a80:	68bb      	ldr	r3, [r7, #8]
 8010a82:	3302      	adds	r3, #2
 8010a84:	222f      	movs	r2, #47	@ 0x2f
 8010a86:	701a      	strb	r2, [r3, #0]
    path[3] = 0;
 8010a88:	68bb      	ldr	r3, [r7, #8]
 8010a8a:	3303      	adds	r3, #3
 8010a8c:	2200      	movs	r2, #0
 8010a8e:	701a      	strb	r2, [r3, #0]
    ret = 0;
 8010a90:	2300      	movs	r3, #0
 8010a92:	75fb      	strb	r3, [r7, #23]
  }

  return ret;
 8010a94:	7dfb      	ldrb	r3, [r7, #23]
}
 8010a96:	4618      	mov	r0, r3
 8010a98:	371c      	adds	r7, #28
 8010a9a:	46bd      	mov	sp, r7
 8010a9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8010aa0:	4770      	bx	lr
 8010aa2:	bf00      	nop
 8010aa4:	20006bf0 	.word	0x20006bf0

08010aa8 <FATFS_LinkDriver>:
  * @param  drv: pointer to the disk IO Driver structure
  * @param  path: pointer to the logical drive path
  * @retval Returns 0 in case of success, otherwise 1.
  */
uint8_t FATFS_LinkDriver(const Diskio_drvTypeDef *drv, char *path)
{
 8010aa8:	b580      	push	{r7, lr}
 8010aaa:	b082      	sub	sp, #8
 8010aac:	af00      	add	r7, sp, #0
 8010aae:	6078      	str	r0, [r7, #4]
 8010ab0:	6039      	str	r1, [r7, #0]
  return FATFS_LinkDriverEx(drv, path, 0);
 8010ab2:	2200      	movs	r2, #0
 8010ab4:	6839      	ldr	r1, [r7, #0]
 8010ab6:	6878      	ldr	r0, [r7, #4]
 8010ab8:	f7ff ffaa 	bl	8010a10 <FATFS_LinkDriverEx>
 8010abc:	4603      	mov	r3, r0
}
 8010abe:	4618      	mov	r0, r3
 8010ac0:	3708      	adds	r7, #8
 8010ac2:	46bd      	mov	sp, r7
 8010ac4:	bd80      	pop	{r7, pc}

08010ac6 <atof>:
 8010ac6:	2100      	movs	r1, #0
 8010ac8:	f000 be02 	b.w	80116d0 <strtod>

08010acc <sulp>:
 8010acc:	b570      	push	{r4, r5, r6, lr}
 8010ace:	4604      	mov	r4, r0
 8010ad0:	460d      	mov	r5, r1
 8010ad2:	ec45 4b10 	vmov	d0, r4, r5
 8010ad6:	4616      	mov	r6, r2
 8010ad8:	f003 faba 	bl	8014050 <__ulp>
 8010adc:	ec51 0b10 	vmov	r0, r1, d0
 8010ae0:	b17e      	cbz	r6, 8010b02 <sulp+0x36>
 8010ae2:	f3c5 530a 	ubfx	r3, r5, #20, #11
 8010ae6:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 8010aea:	2b00      	cmp	r3, #0
 8010aec:	dd09      	ble.n	8010b02 <sulp+0x36>
 8010aee:	051b      	lsls	r3, r3, #20
 8010af0:	f103 557f 	add.w	r5, r3, #1069547520	@ 0x3fc00000
 8010af4:	2400      	movs	r4, #0
 8010af6:	f505 1540 	add.w	r5, r5, #3145728	@ 0x300000
 8010afa:	4622      	mov	r2, r4
 8010afc:	462b      	mov	r3, r5
 8010afe:	f7ef fdb3 	bl	8000668 <__aeabi_dmul>
 8010b02:	ec41 0b10 	vmov	d0, r0, r1
 8010b06:	bd70      	pop	{r4, r5, r6, pc}

08010b08 <_strtod_l>:
 8010b08:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8010b0c:	b09f      	sub	sp, #124	@ 0x7c
 8010b0e:	460c      	mov	r4, r1
 8010b10:	9217      	str	r2, [sp, #92]	@ 0x5c
 8010b12:	2200      	movs	r2, #0
 8010b14:	921a      	str	r2, [sp, #104]	@ 0x68
 8010b16:	9005      	str	r0, [sp, #20]
 8010b18:	f04f 0a00 	mov.w	sl, #0
 8010b1c:	f04f 0b00 	mov.w	fp, #0
 8010b20:	460a      	mov	r2, r1
 8010b22:	9219      	str	r2, [sp, #100]	@ 0x64
 8010b24:	7811      	ldrb	r1, [r2, #0]
 8010b26:	292b      	cmp	r1, #43	@ 0x2b
 8010b28:	d04a      	beq.n	8010bc0 <_strtod_l+0xb8>
 8010b2a:	d838      	bhi.n	8010b9e <_strtod_l+0x96>
 8010b2c:	290d      	cmp	r1, #13
 8010b2e:	d832      	bhi.n	8010b96 <_strtod_l+0x8e>
 8010b30:	2908      	cmp	r1, #8
 8010b32:	d832      	bhi.n	8010b9a <_strtod_l+0x92>
 8010b34:	2900      	cmp	r1, #0
 8010b36:	d03b      	beq.n	8010bb0 <_strtod_l+0xa8>
 8010b38:	2200      	movs	r2, #0
 8010b3a:	920e      	str	r2, [sp, #56]	@ 0x38
 8010b3c:	9d19      	ldr	r5, [sp, #100]	@ 0x64
 8010b3e:	782a      	ldrb	r2, [r5, #0]
 8010b40:	2a30      	cmp	r2, #48	@ 0x30
 8010b42:	f040 80b2 	bne.w	8010caa <_strtod_l+0x1a2>
 8010b46:	786a      	ldrb	r2, [r5, #1]
 8010b48:	f002 02df 	and.w	r2, r2, #223	@ 0xdf
 8010b4c:	2a58      	cmp	r2, #88	@ 0x58
 8010b4e:	d16e      	bne.n	8010c2e <_strtod_l+0x126>
 8010b50:	9302      	str	r3, [sp, #8]
 8010b52:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b54:	9301      	str	r3, [sp, #4]
 8010b56:	ab1a      	add	r3, sp, #104	@ 0x68
 8010b58:	9300      	str	r3, [sp, #0]
 8010b5a:	4a8f      	ldr	r2, [pc, #572]	@ (8010d98 <_strtod_l+0x290>)
 8010b5c:	9805      	ldr	r0, [sp, #20]
 8010b5e:	ab1b      	add	r3, sp, #108	@ 0x6c
 8010b60:	a919      	add	r1, sp, #100	@ 0x64
 8010b62:	f002 fb6f 	bl	8013244 <__gethex>
 8010b66:	f010 060f 	ands.w	r6, r0, #15
 8010b6a:	4604      	mov	r4, r0
 8010b6c:	d005      	beq.n	8010b7a <_strtod_l+0x72>
 8010b6e:	2e06      	cmp	r6, #6
 8010b70:	d128      	bne.n	8010bc4 <_strtod_l+0xbc>
 8010b72:	3501      	adds	r5, #1
 8010b74:	2300      	movs	r3, #0
 8010b76:	9519      	str	r5, [sp, #100]	@ 0x64
 8010b78:	930e      	str	r3, [sp, #56]	@ 0x38
 8010b7a:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010b7c:	2b00      	cmp	r3, #0
 8010b7e:	f040 858e 	bne.w	801169e <_strtod_l+0xb96>
 8010b82:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 8010b84:	b1cb      	cbz	r3, 8010bba <_strtod_l+0xb2>
 8010b86:	4652      	mov	r2, sl
 8010b88:	f10b 4300 	add.w	r3, fp, #2147483648	@ 0x80000000
 8010b8c:	ec43 2b10 	vmov	d0, r2, r3
 8010b90:	b01f      	add	sp, #124	@ 0x7c
 8010b92:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8010b96:	2920      	cmp	r1, #32
 8010b98:	d1ce      	bne.n	8010b38 <_strtod_l+0x30>
 8010b9a:	3201      	adds	r2, #1
 8010b9c:	e7c1      	b.n	8010b22 <_strtod_l+0x1a>
 8010b9e:	292d      	cmp	r1, #45	@ 0x2d
 8010ba0:	d1ca      	bne.n	8010b38 <_strtod_l+0x30>
 8010ba2:	2101      	movs	r1, #1
 8010ba4:	910e      	str	r1, [sp, #56]	@ 0x38
 8010ba6:	1c51      	adds	r1, r2, #1
 8010ba8:	9119      	str	r1, [sp, #100]	@ 0x64
 8010baa:	7852      	ldrb	r2, [r2, #1]
 8010bac:	2a00      	cmp	r2, #0
 8010bae:	d1c5      	bne.n	8010b3c <_strtod_l+0x34>
 8010bb0:	9b17      	ldr	r3, [sp, #92]	@ 0x5c
 8010bb2:	9419      	str	r4, [sp, #100]	@ 0x64
 8010bb4:	2b00      	cmp	r3, #0
 8010bb6:	f040 8570 	bne.w	801169a <_strtod_l+0xb92>
 8010bba:	4652      	mov	r2, sl
 8010bbc:	465b      	mov	r3, fp
 8010bbe:	e7e5      	b.n	8010b8c <_strtod_l+0x84>
 8010bc0:	2100      	movs	r1, #0
 8010bc2:	e7ef      	b.n	8010ba4 <_strtod_l+0x9c>
 8010bc4:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8010bc6:	b13a      	cbz	r2, 8010bd8 <_strtod_l+0xd0>
 8010bc8:	2135      	movs	r1, #53	@ 0x35
 8010bca:	a81c      	add	r0, sp, #112	@ 0x70
 8010bcc:	f003 fb3a 	bl	8014244 <__copybits>
 8010bd0:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010bd2:	9805      	ldr	r0, [sp, #20]
 8010bd4:	f002 ff10 	bl	80139f8 <_Bfree>
 8010bd8:	3e01      	subs	r6, #1
 8010bda:	9a1b      	ldr	r2, [sp, #108]	@ 0x6c
 8010bdc:	2e04      	cmp	r6, #4
 8010bde:	d806      	bhi.n	8010bee <_strtod_l+0xe6>
 8010be0:	e8df f006 	tbb	[pc, r6]
 8010be4:	201d0314 	.word	0x201d0314
 8010be8:	14          	.byte	0x14
 8010be9:	00          	.byte	0x00
 8010bea:	e9dd ab1c 	ldrd	sl, fp, [sp, #112]	@ 0x70
 8010bee:	05e1      	lsls	r1, r4, #23
 8010bf0:	bf48      	it	mi
 8010bf2:	f04b 4b00 	orrmi.w	fp, fp, #2147483648	@ 0x80000000
 8010bf6:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8010bfa:	0d1b      	lsrs	r3, r3, #20
 8010bfc:	051b      	lsls	r3, r3, #20
 8010bfe:	2b00      	cmp	r3, #0
 8010c00:	d1bb      	bne.n	8010b7a <_strtod_l+0x72>
 8010c02:	f001 fbaf 	bl	8012364 <__errno>
 8010c06:	2322      	movs	r3, #34	@ 0x22
 8010c08:	6003      	str	r3, [r0, #0]
 8010c0a:	e7b6      	b.n	8010b7a <_strtod_l+0x72>
 8010c0c:	e9dd a31c 	ldrd	sl, r3, [sp, #112]	@ 0x70
 8010c10:	f202 4233 	addw	r2, r2, #1075	@ 0x433
 8010c14:	f423 1380 	bic.w	r3, r3, #1048576	@ 0x100000
 8010c18:	ea43 5b02 	orr.w	fp, r3, r2, lsl #20
 8010c1c:	e7e7      	b.n	8010bee <_strtod_l+0xe6>
 8010c1e:	f8df b180 	ldr.w	fp, [pc, #384]	@ 8010da0 <_strtod_l+0x298>
 8010c22:	e7e4      	b.n	8010bee <_strtod_l+0xe6>
 8010c24:	f06f 4b00 	mvn.w	fp, #2147483648	@ 0x80000000
 8010c28:	f04f 3aff 	mov.w	sl, #4294967295
 8010c2c:	e7df      	b.n	8010bee <_strtod_l+0xe6>
 8010c2e:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c30:	1c5a      	adds	r2, r3, #1
 8010c32:	9219      	str	r2, [sp, #100]	@ 0x64
 8010c34:	785b      	ldrb	r3, [r3, #1]
 8010c36:	2b30      	cmp	r3, #48	@ 0x30
 8010c38:	d0f9      	beq.n	8010c2e <_strtod_l+0x126>
 8010c3a:	2b00      	cmp	r3, #0
 8010c3c:	d09d      	beq.n	8010b7a <_strtod_l+0x72>
 8010c3e:	2301      	movs	r3, #1
 8010c40:	2700      	movs	r7, #0
 8010c42:	9308      	str	r3, [sp, #32]
 8010c44:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010c46:	930c      	str	r3, [sp, #48]	@ 0x30
 8010c48:	970b      	str	r7, [sp, #44]	@ 0x2c
 8010c4a:	46b9      	mov	r9, r7
 8010c4c:	220a      	movs	r2, #10
 8010c4e:	9819      	ldr	r0, [sp, #100]	@ 0x64
 8010c50:	7805      	ldrb	r5, [r0, #0]
 8010c52:	f1a5 0330 	sub.w	r3, r5, #48	@ 0x30
 8010c56:	b2d9      	uxtb	r1, r3
 8010c58:	2909      	cmp	r1, #9
 8010c5a:	d928      	bls.n	8010cae <_strtod_l+0x1a6>
 8010c5c:	494f      	ldr	r1, [pc, #316]	@ (8010d9c <_strtod_l+0x294>)
 8010c5e:	2201      	movs	r2, #1
 8010c60:	f001 fac7 	bl	80121f2 <strncmp>
 8010c64:	2800      	cmp	r0, #0
 8010c66:	d032      	beq.n	8010cce <_strtod_l+0x1c6>
 8010c68:	2000      	movs	r0, #0
 8010c6a:	462a      	mov	r2, r5
 8010c6c:	900a      	str	r0, [sp, #40]	@ 0x28
 8010c6e:	464d      	mov	r5, r9
 8010c70:	4603      	mov	r3, r0
 8010c72:	2a65      	cmp	r2, #101	@ 0x65
 8010c74:	d001      	beq.n	8010c7a <_strtod_l+0x172>
 8010c76:	2a45      	cmp	r2, #69	@ 0x45
 8010c78:	d114      	bne.n	8010ca4 <_strtod_l+0x19c>
 8010c7a:	b91d      	cbnz	r5, 8010c84 <_strtod_l+0x17c>
 8010c7c:	9a08      	ldr	r2, [sp, #32]
 8010c7e:	4302      	orrs	r2, r0
 8010c80:	d096      	beq.n	8010bb0 <_strtod_l+0xa8>
 8010c82:	2500      	movs	r5, #0
 8010c84:	9c19      	ldr	r4, [sp, #100]	@ 0x64
 8010c86:	1c62      	adds	r2, r4, #1
 8010c88:	9219      	str	r2, [sp, #100]	@ 0x64
 8010c8a:	7862      	ldrb	r2, [r4, #1]
 8010c8c:	2a2b      	cmp	r2, #43	@ 0x2b
 8010c8e:	d07a      	beq.n	8010d86 <_strtod_l+0x27e>
 8010c90:	2a2d      	cmp	r2, #45	@ 0x2d
 8010c92:	d07e      	beq.n	8010d92 <_strtod_l+0x28a>
 8010c94:	f04f 0c00 	mov.w	ip, #0
 8010c98:	f1a2 0130 	sub.w	r1, r2, #48	@ 0x30
 8010c9c:	2909      	cmp	r1, #9
 8010c9e:	f240 8085 	bls.w	8010dac <_strtod_l+0x2a4>
 8010ca2:	9419      	str	r4, [sp, #100]	@ 0x64
 8010ca4:	f04f 0800 	mov.w	r8, #0
 8010ca8:	e0a5      	b.n	8010df6 <_strtod_l+0x2ee>
 8010caa:	2300      	movs	r3, #0
 8010cac:	e7c8      	b.n	8010c40 <_strtod_l+0x138>
 8010cae:	f1b9 0f08 	cmp.w	r9, #8
 8010cb2:	bfd8      	it	le
 8010cb4:	990b      	ldrle	r1, [sp, #44]	@ 0x2c
 8010cb6:	f100 0001 	add.w	r0, r0, #1
 8010cba:	bfda      	itte	le
 8010cbc:	fb02 3301 	mlale	r3, r2, r1, r3
 8010cc0:	930b      	strle	r3, [sp, #44]	@ 0x2c
 8010cc2:	fb02 3707 	mlagt	r7, r2, r7, r3
 8010cc6:	f109 0901 	add.w	r9, r9, #1
 8010cca:	9019      	str	r0, [sp, #100]	@ 0x64
 8010ccc:	e7bf      	b.n	8010c4e <_strtod_l+0x146>
 8010cce:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010cd0:	1c5a      	adds	r2, r3, #1
 8010cd2:	9219      	str	r2, [sp, #100]	@ 0x64
 8010cd4:	785a      	ldrb	r2, [r3, #1]
 8010cd6:	f1b9 0f00 	cmp.w	r9, #0
 8010cda:	d03b      	beq.n	8010d54 <_strtod_l+0x24c>
 8010cdc:	900a      	str	r0, [sp, #40]	@ 0x28
 8010cde:	464d      	mov	r5, r9
 8010ce0:	f1a2 0330 	sub.w	r3, r2, #48	@ 0x30
 8010ce4:	2b09      	cmp	r3, #9
 8010ce6:	d912      	bls.n	8010d0e <_strtod_l+0x206>
 8010ce8:	2301      	movs	r3, #1
 8010cea:	e7c2      	b.n	8010c72 <_strtod_l+0x16a>
 8010cec:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010cee:	1c5a      	adds	r2, r3, #1
 8010cf0:	9219      	str	r2, [sp, #100]	@ 0x64
 8010cf2:	785a      	ldrb	r2, [r3, #1]
 8010cf4:	3001      	adds	r0, #1
 8010cf6:	2a30      	cmp	r2, #48	@ 0x30
 8010cf8:	d0f8      	beq.n	8010cec <_strtod_l+0x1e4>
 8010cfa:	f1a2 0331 	sub.w	r3, r2, #49	@ 0x31
 8010cfe:	2b08      	cmp	r3, #8
 8010d00:	f200 84d2 	bhi.w	80116a8 <_strtod_l+0xba0>
 8010d04:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010d06:	900a      	str	r0, [sp, #40]	@ 0x28
 8010d08:	2000      	movs	r0, #0
 8010d0a:	930c      	str	r3, [sp, #48]	@ 0x30
 8010d0c:	4605      	mov	r5, r0
 8010d0e:	3a30      	subs	r2, #48	@ 0x30
 8010d10:	f100 0301 	add.w	r3, r0, #1
 8010d14:	d018      	beq.n	8010d48 <_strtod_l+0x240>
 8010d16:	990a      	ldr	r1, [sp, #40]	@ 0x28
 8010d18:	4419      	add	r1, r3
 8010d1a:	910a      	str	r1, [sp, #40]	@ 0x28
 8010d1c:	462e      	mov	r6, r5
 8010d1e:	f04f 0e0a 	mov.w	lr, #10
 8010d22:	1c71      	adds	r1, r6, #1
 8010d24:	eba1 0c05 	sub.w	ip, r1, r5
 8010d28:	4563      	cmp	r3, ip
 8010d2a:	dc15      	bgt.n	8010d58 <_strtod_l+0x250>
 8010d2c:	ea20 70e0 	bic.w	r0, r0, r0, asr #31
 8010d30:	182b      	adds	r3, r5, r0
 8010d32:	2b08      	cmp	r3, #8
 8010d34:	f105 0501 	add.w	r5, r5, #1
 8010d38:	4405      	add	r5, r0
 8010d3a:	dc1a      	bgt.n	8010d72 <_strtod_l+0x26a>
 8010d3c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010d3e:	230a      	movs	r3, #10
 8010d40:	fb03 2301 	mla	r3, r3, r1, r2
 8010d44:	930b      	str	r3, [sp, #44]	@ 0x2c
 8010d46:	2300      	movs	r3, #0
 8010d48:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010d4a:	1c51      	adds	r1, r2, #1
 8010d4c:	9119      	str	r1, [sp, #100]	@ 0x64
 8010d4e:	7852      	ldrb	r2, [r2, #1]
 8010d50:	4618      	mov	r0, r3
 8010d52:	e7c5      	b.n	8010ce0 <_strtod_l+0x1d8>
 8010d54:	4648      	mov	r0, r9
 8010d56:	e7ce      	b.n	8010cf6 <_strtod_l+0x1ee>
 8010d58:	2e08      	cmp	r6, #8
 8010d5a:	dc05      	bgt.n	8010d68 <_strtod_l+0x260>
 8010d5c:	9e0b      	ldr	r6, [sp, #44]	@ 0x2c
 8010d5e:	fb0e f606 	mul.w	r6, lr, r6
 8010d62:	960b      	str	r6, [sp, #44]	@ 0x2c
 8010d64:	460e      	mov	r6, r1
 8010d66:	e7dc      	b.n	8010d22 <_strtod_l+0x21a>
 8010d68:	2910      	cmp	r1, #16
 8010d6a:	bfd8      	it	le
 8010d6c:	fb0e f707 	mulle.w	r7, lr, r7
 8010d70:	e7f8      	b.n	8010d64 <_strtod_l+0x25c>
 8010d72:	2b0f      	cmp	r3, #15
 8010d74:	bfdc      	itt	le
 8010d76:	230a      	movle	r3, #10
 8010d78:	fb03 2707 	mlale	r7, r3, r7, r2
 8010d7c:	e7e3      	b.n	8010d46 <_strtod_l+0x23e>
 8010d7e:	2300      	movs	r3, #0
 8010d80:	930a      	str	r3, [sp, #40]	@ 0x28
 8010d82:	2301      	movs	r3, #1
 8010d84:	e77a      	b.n	8010c7c <_strtod_l+0x174>
 8010d86:	f04f 0c00 	mov.w	ip, #0
 8010d8a:	1ca2      	adds	r2, r4, #2
 8010d8c:	9219      	str	r2, [sp, #100]	@ 0x64
 8010d8e:	78a2      	ldrb	r2, [r4, #2]
 8010d90:	e782      	b.n	8010c98 <_strtod_l+0x190>
 8010d92:	f04f 0c01 	mov.w	ip, #1
 8010d96:	e7f8      	b.n	8010d8a <_strtod_l+0x282>
 8010d98:	0801603c 	.word	0x0801603c
 8010d9c:	08015dfc 	.word	0x08015dfc
 8010da0:	7ff00000 	.word	0x7ff00000
 8010da4:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010da6:	1c51      	adds	r1, r2, #1
 8010da8:	9119      	str	r1, [sp, #100]	@ 0x64
 8010daa:	7852      	ldrb	r2, [r2, #1]
 8010dac:	2a30      	cmp	r2, #48	@ 0x30
 8010dae:	d0f9      	beq.n	8010da4 <_strtod_l+0x29c>
 8010db0:	f1a2 0131 	sub.w	r1, r2, #49	@ 0x31
 8010db4:	2908      	cmp	r1, #8
 8010db6:	f63f af75 	bhi.w	8010ca4 <_strtod_l+0x19c>
 8010dba:	3a30      	subs	r2, #48	@ 0x30
 8010dbc:	9209      	str	r2, [sp, #36]	@ 0x24
 8010dbe:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010dc0:	920f      	str	r2, [sp, #60]	@ 0x3c
 8010dc2:	f04f 080a 	mov.w	r8, #10
 8010dc6:	9a19      	ldr	r2, [sp, #100]	@ 0x64
 8010dc8:	1c56      	adds	r6, r2, #1
 8010dca:	9619      	str	r6, [sp, #100]	@ 0x64
 8010dcc:	7852      	ldrb	r2, [r2, #1]
 8010dce:	f1a2 0e30 	sub.w	lr, r2, #48	@ 0x30
 8010dd2:	f1be 0f09 	cmp.w	lr, #9
 8010dd6:	d939      	bls.n	8010e4c <_strtod_l+0x344>
 8010dd8:	990f      	ldr	r1, [sp, #60]	@ 0x3c
 8010dda:	1a76      	subs	r6, r6, r1
 8010ddc:	2e08      	cmp	r6, #8
 8010dde:	f644 681f 	movw	r8, #19999	@ 0x4e1f
 8010de2:	dc03      	bgt.n	8010dec <_strtod_l+0x2e4>
 8010de4:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010de6:	4588      	cmp	r8, r1
 8010de8:	bfa8      	it	ge
 8010dea:	4688      	movge	r8, r1
 8010dec:	f1bc 0f00 	cmp.w	ip, #0
 8010df0:	d001      	beq.n	8010df6 <_strtod_l+0x2ee>
 8010df2:	f1c8 0800 	rsb	r8, r8, #0
 8010df6:	2d00      	cmp	r5, #0
 8010df8:	d14e      	bne.n	8010e98 <_strtod_l+0x390>
 8010dfa:	9908      	ldr	r1, [sp, #32]
 8010dfc:	4308      	orrs	r0, r1
 8010dfe:	f47f aebc 	bne.w	8010b7a <_strtod_l+0x72>
 8010e02:	2b00      	cmp	r3, #0
 8010e04:	f47f aed4 	bne.w	8010bb0 <_strtod_l+0xa8>
 8010e08:	2a69      	cmp	r2, #105	@ 0x69
 8010e0a:	d028      	beq.n	8010e5e <_strtod_l+0x356>
 8010e0c:	dc25      	bgt.n	8010e5a <_strtod_l+0x352>
 8010e0e:	2a49      	cmp	r2, #73	@ 0x49
 8010e10:	d025      	beq.n	8010e5e <_strtod_l+0x356>
 8010e12:	2a4e      	cmp	r2, #78	@ 0x4e
 8010e14:	f47f aecc 	bne.w	8010bb0 <_strtod_l+0xa8>
 8010e18:	499a      	ldr	r1, [pc, #616]	@ (8011084 <_strtod_l+0x57c>)
 8010e1a:	a819      	add	r0, sp, #100	@ 0x64
 8010e1c:	f002 fc34 	bl	8013688 <__match>
 8010e20:	2800      	cmp	r0, #0
 8010e22:	f43f aec5 	beq.w	8010bb0 <_strtod_l+0xa8>
 8010e26:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010e28:	781b      	ldrb	r3, [r3, #0]
 8010e2a:	2b28      	cmp	r3, #40	@ 0x28
 8010e2c:	d12e      	bne.n	8010e8c <_strtod_l+0x384>
 8010e2e:	4996      	ldr	r1, [pc, #600]	@ (8011088 <_strtod_l+0x580>)
 8010e30:	aa1c      	add	r2, sp, #112	@ 0x70
 8010e32:	a819      	add	r0, sp, #100	@ 0x64
 8010e34:	f002 fc3c 	bl	80136b0 <__hexnan>
 8010e38:	2805      	cmp	r0, #5
 8010e3a:	d127      	bne.n	8010e8c <_strtod_l+0x384>
 8010e3c:	9b1d      	ldr	r3, [sp, #116]	@ 0x74
 8010e3e:	f8dd a070 	ldr.w	sl, [sp, #112]	@ 0x70
 8010e42:	f043 4bff 	orr.w	fp, r3, #2139095040	@ 0x7f800000
 8010e46:	f44b 0be0 	orr.w	fp, fp, #7340032	@ 0x700000
 8010e4a:	e696      	b.n	8010b7a <_strtod_l+0x72>
 8010e4c:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8010e4e:	fb08 2101 	mla	r1, r8, r1, r2
 8010e52:	f1a1 0230 	sub.w	r2, r1, #48	@ 0x30
 8010e56:	9209      	str	r2, [sp, #36]	@ 0x24
 8010e58:	e7b5      	b.n	8010dc6 <_strtod_l+0x2be>
 8010e5a:	2a6e      	cmp	r2, #110	@ 0x6e
 8010e5c:	e7da      	b.n	8010e14 <_strtod_l+0x30c>
 8010e5e:	498b      	ldr	r1, [pc, #556]	@ (801108c <_strtod_l+0x584>)
 8010e60:	a819      	add	r0, sp, #100	@ 0x64
 8010e62:	f002 fc11 	bl	8013688 <__match>
 8010e66:	2800      	cmp	r0, #0
 8010e68:	f43f aea2 	beq.w	8010bb0 <_strtod_l+0xa8>
 8010e6c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010e6e:	4988      	ldr	r1, [pc, #544]	@ (8011090 <_strtod_l+0x588>)
 8010e70:	3b01      	subs	r3, #1
 8010e72:	a819      	add	r0, sp, #100	@ 0x64
 8010e74:	9319      	str	r3, [sp, #100]	@ 0x64
 8010e76:	f002 fc07 	bl	8013688 <__match>
 8010e7a:	b910      	cbnz	r0, 8010e82 <_strtod_l+0x37a>
 8010e7c:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 8010e7e:	3301      	adds	r3, #1
 8010e80:	9319      	str	r3, [sp, #100]	@ 0x64
 8010e82:	f8df b21c 	ldr.w	fp, [pc, #540]	@ 80110a0 <_strtod_l+0x598>
 8010e86:	f04f 0a00 	mov.w	sl, #0
 8010e8a:	e676      	b.n	8010b7a <_strtod_l+0x72>
 8010e8c:	4881      	ldr	r0, [pc, #516]	@ (8011094 <_strtod_l+0x58c>)
 8010e8e:	f001 faa7 	bl	80123e0 <nan>
 8010e92:	ec5b ab10 	vmov	sl, fp, d0
 8010e96:	e670      	b.n	8010b7a <_strtod_l+0x72>
 8010e98:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010e9a:	980b      	ldr	r0, [sp, #44]	@ 0x2c
 8010e9c:	eba8 0303 	sub.w	r3, r8, r3
 8010ea0:	f1b9 0f00 	cmp.w	r9, #0
 8010ea4:	bf08      	it	eq
 8010ea6:	46a9      	moveq	r9, r5
 8010ea8:	2d10      	cmp	r5, #16
 8010eaa:	9309      	str	r3, [sp, #36]	@ 0x24
 8010eac:	462c      	mov	r4, r5
 8010eae:	bfa8      	it	ge
 8010eb0:	2410      	movge	r4, #16
 8010eb2:	f7ef fb5f 	bl	8000574 <__aeabi_ui2d>
 8010eb6:	2d09      	cmp	r5, #9
 8010eb8:	4682      	mov	sl, r0
 8010eba:	468b      	mov	fp, r1
 8010ebc:	dc13      	bgt.n	8010ee6 <_strtod_l+0x3de>
 8010ebe:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ec0:	2b00      	cmp	r3, #0
 8010ec2:	f43f ae5a 	beq.w	8010b7a <_strtod_l+0x72>
 8010ec6:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010ec8:	dd78      	ble.n	8010fbc <_strtod_l+0x4b4>
 8010eca:	2b16      	cmp	r3, #22
 8010ecc:	dc5f      	bgt.n	8010f8e <_strtod_l+0x486>
 8010ece:	4972      	ldr	r1, [pc, #456]	@ (8011098 <_strtod_l+0x590>)
 8010ed0:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010ed4:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010ed8:	4652      	mov	r2, sl
 8010eda:	465b      	mov	r3, fp
 8010edc:	f7ef fbc4 	bl	8000668 <__aeabi_dmul>
 8010ee0:	4682      	mov	sl, r0
 8010ee2:	468b      	mov	fp, r1
 8010ee4:	e649      	b.n	8010b7a <_strtod_l+0x72>
 8010ee6:	4b6c      	ldr	r3, [pc, #432]	@ (8011098 <_strtod_l+0x590>)
 8010ee8:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8010eec:	e953 2312 	ldrd	r2, r3, [r3, #-72]	@ 0x48
 8010ef0:	f7ef fbba 	bl	8000668 <__aeabi_dmul>
 8010ef4:	4682      	mov	sl, r0
 8010ef6:	4638      	mov	r0, r7
 8010ef8:	468b      	mov	fp, r1
 8010efa:	f7ef fb3b 	bl	8000574 <__aeabi_ui2d>
 8010efe:	4602      	mov	r2, r0
 8010f00:	460b      	mov	r3, r1
 8010f02:	4650      	mov	r0, sl
 8010f04:	4659      	mov	r1, fp
 8010f06:	f7ef f9f9 	bl	80002fc <__adddf3>
 8010f0a:	2d0f      	cmp	r5, #15
 8010f0c:	4682      	mov	sl, r0
 8010f0e:	468b      	mov	fp, r1
 8010f10:	ddd5      	ble.n	8010ebe <_strtod_l+0x3b6>
 8010f12:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010f14:	1b2c      	subs	r4, r5, r4
 8010f16:	441c      	add	r4, r3
 8010f18:	2c00      	cmp	r4, #0
 8010f1a:	f340 8093 	ble.w	8011044 <_strtod_l+0x53c>
 8010f1e:	f014 030f 	ands.w	r3, r4, #15
 8010f22:	d00a      	beq.n	8010f3a <_strtod_l+0x432>
 8010f24:	495c      	ldr	r1, [pc, #368]	@ (8011098 <_strtod_l+0x590>)
 8010f26:	eb01 01c3 	add.w	r1, r1, r3, lsl #3
 8010f2a:	4652      	mov	r2, sl
 8010f2c:	465b      	mov	r3, fp
 8010f2e:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010f32:	f7ef fb99 	bl	8000668 <__aeabi_dmul>
 8010f36:	4682      	mov	sl, r0
 8010f38:	468b      	mov	fp, r1
 8010f3a:	f034 040f 	bics.w	r4, r4, #15
 8010f3e:	d073      	beq.n	8011028 <_strtod_l+0x520>
 8010f40:	f5b4 7f9a 	cmp.w	r4, #308	@ 0x134
 8010f44:	dd49      	ble.n	8010fda <_strtod_l+0x4d2>
 8010f46:	2400      	movs	r4, #0
 8010f48:	46a0      	mov	r8, r4
 8010f4a:	940b      	str	r4, [sp, #44]	@ 0x2c
 8010f4c:	46a1      	mov	r9, r4
 8010f4e:	9a05      	ldr	r2, [sp, #20]
 8010f50:	f8df b14c 	ldr.w	fp, [pc, #332]	@ 80110a0 <_strtod_l+0x598>
 8010f54:	2322      	movs	r3, #34	@ 0x22
 8010f56:	6013      	str	r3, [r2, #0]
 8010f58:	f04f 0a00 	mov.w	sl, #0
 8010f5c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8010f5e:	2b00      	cmp	r3, #0
 8010f60:	f43f ae0b 	beq.w	8010b7a <_strtod_l+0x72>
 8010f64:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8010f66:	9805      	ldr	r0, [sp, #20]
 8010f68:	f002 fd46 	bl	80139f8 <_Bfree>
 8010f6c:	9805      	ldr	r0, [sp, #20]
 8010f6e:	4649      	mov	r1, r9
 8010f70:	f002 fd42 	bl	80139f8 <_Bfree>
 8010f74:	9805      	ldr	r0, [sp, #20]
 8010f76:	4641      	mov	r1, r8
 8010f78:	f002 fd3e 	bl	80139f8 <_Bfree>
 8010f7c:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8010f7e:	9805      	ldr	r0, [sp, #20]
 8010f80:	f002 fd3a 	bl	80139f8 <_Bfree>
 8010f84:	9805      	ldr	r0, [sp, #20]
 8010f86:	4621      	mov	r1, r4
 8010f88:	f002 fd36 	bl	80139f8 <_Bfree>
 8010f8c:	e5f5      	b.n	8010b7a <_strtod_l+0x72>
 8010f8e:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8010f90:	f1c5 0325 	rsb	r3, r5, #37	@ 0x25
 8010f94:	4293      	cmp	r3, r2
 8010f96:	dbbc      	blt.n	8010f12 <_strtod_l+0x40a>
 8010f98:	4c3f      	ldr	r4, [pc, #252]	@ (8011098 <_strtod_l+0x590>)
 8010f9a:	f1c5 050f 	rsb	r5, r5, #15
 8010f9e:	eb04 01c5 	add.w	r1, r4, r5, lsl #3
 8010fa2:	4652      	mov	r2, sl
 8010fa4:	465b      	mov	r3, fp
 8010fa6:	e9d1 0100 	ldrd	r0, r1, [r1]
 8010faa:	f7ef fb5d 	bl	8000668 <__aeabi_dmul>
 8010fae:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8010fb0:	1b5d      	subs	r5, r3, r5
 8010fb2:	eb04 04c5 	add.w	r4, r4, r5, lsl #3
 8010fb6:	e9d4 2300 	ldrd	r2, r3, [r4]
 8010fba:	e78f      	b.n	8010edc <_strtod_l+0x3d4>
 8010fbc:	3316      	adds	r3, #22
 8010fbe:	dba8      	blt.n	8010f12 <_strtod_l+0x40a>
 8010fc0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8010fc2:	eba3 0808 	sub.w	r8, r3, r8
 8010fc6:	4b34      	ldr	r3, [pc, #208]	@ (8011098 <_strtod_l+0x590>)
 8010fc8:	eb03 08c8 	add.w	r8, r3, r8, lsl #3
 8010fcc:	e9d8 2300 	ldrd	r2, r3, [r8]
 8010fd0:	4650      	mov	r0, sl
 8010fd2:	4659      	mov	r1, fp
 8010fd4:	f7ef fc72 	bl	80008bc <__aeabi_ddiv>
 8010fd8:	e782      	b.n	8010ee0 <_strtod_l+0x3d8>
 8010fda:	2300      	movs	r3, #0
 8010fdc:	4f2f      	ldr	r7, [pc, #188]	@ (801109c <_strtod_l+0x594>)
 8010fde:	1124      	asrs	r4, r4, #4
 8010fe0:	4650      	mov	r0, sl
 8010fe2:	4659      	mov	r1, fp
 8010fe4:	461e      	mov	r6, r3
 8010fe6:	2c01      	cmp	r4, #1
 8010fe8:	dc21      	bgt.n	801102e <_strtod_l+0x526>
 8010fea:	b10b      	cbz	r3, 8010ff0 <_strtod_l+0x4e8>
 8010fec:	4682      	mov	sl, r0
 8010fee:	468b      	mov	fp, r1
 8010ff0:	492a      	ldr	r1, [pc, #168]	@ (801109c <_strtod_l+0x594>)
 8010ff2:	f1ab 7b54 	sub.w	fp, fp, #55574528	@ 0x3500000
 8010ff6:	eb01 01c6 	add.w	r1, r1, r6, lsl #3
 8010ffa:	4652      	mov	r2, sl
 8010ffc:	465b      	mov	r3, fp
 8010ffe:	e9d1 0100 	ldrd	r0, r1, [r1]
 8011002:	f7ef fb31 	bl	8000668 <__aeabi_dmul>
 8011006:	4b26      	ldr	r3, [pc, #152]	@ (80110a0 <_strtod_l+0x598>)
 8011008:	460a      	mov	r2, r1
 801100a:	400b      	ands	r3, r1
 801100c:	4925      	ldr	r1, [pc, #148]	@ (80110a4 <_strtod_l+0x59c>)
 801100e:	428b      	cmp	r3, r1
 8011010:	4682      	mov	sl, r0
 8011012:	d898      	bhi.n	8010f46 <_strtod_l+0x43e>
 8011014:	f5a1 1180 	sub.w	r1, r1, #1048576	@ 0x100000
 8011018:	428b      	cmp	r3, r1
 801101a:	bf86      	itte	hi
 801101c:	f8df b088 	ldrhi.w	fp, [pc, #136]	@ 80110a8 <_strtod_l+0x5a0>
 8011020:	f04f 3aff 	movhi.w	sl, #4294967295
 8011024:	f102 7b54 	addls.w	fp, r2, #55574528	@ 0x3500000
 8011028:	2300      	movs	r3, #0
 801102a:	9308      	str	r3, [sp, #32]
 801102c:	e076      	b.n	801111c <_strtod_l+0x614>
 801102e:	07e2      	lsls	r2, r4, #31
 8011030:	d504      	bpl.n	801103c <_strtod_l+0x534>
 8011032:	e9d7 2300 	ldrd	r2, r3, [r7]
 8011036:	f7ef fb17 	bl	8000668 <__aeabi_dmul>
 801103a:	2301      	movs	r3, #1
 801103c:	3601      	adds	r6, #1
 801103e:	1064      	asrs	r4, r4, #1
 8011040:	3708      	adds	r7, #8
 8011042:	e7d0      	b.n	8010fe6 <_strtod_l+0x4de>
 8011044:	d0f0      	beq.n	8011028 <_strtod_l+0x520>
 8011046:	4264      	negs	r4, r4
 8011048:	f014 020f 	ands.w	r2, r4, #15
 801104c:	d00a      	beq.n	8011064 <_strtod_l+0x55c>
 801104e:	4b12      	ldr	r3, [pc, #72]	@ (8011098 <_strtod_l+0x590>)
 8011050:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8011054:	4650      	mov	r0, sl
 8011056:	4659      	mov	r1, fp
 8011058:	e9d3 2300 	ldrd	r2, r3, [r3]
 801105c:	f7ef fc2e 	bl	80008bc <__aeabi_ddiv>
 8011060:	4682      	mov	sl, r0
 8011062:	468b      	mov	fp, r1
 8011064:	1124      	asrs	r4, r4, #4
 8011066:	d0df      	beq.n	8011028 <_strtod_l+0x520>
 8011068:	2c1f      	cmp	r4, #31
 801106a:	dd1f      	ble.n	80110ac <_strtod_l+0x5a4>
 801106c:	2400      	movs	r4, #0
 801106e:	46a0      	mov	r8, r4
 8011070:	940b      	str	r4, [sp, #44]	@ 0x2c
 8011072:	46a1      	mov	r9, r4
 8011074:	9a05      	ldr	r2, [sp, #20]
 8011076:	2322      	movs	r3, #34	@ 0x22
 8011078:	f04f 0a00 	mov.w	sl, #0
 801107c:	f04f 0b00 	mov.w	fp, #0
 8011080:	6013      	str	r3, [r2, #0]
 8011082:	e76b      	b.n	8010f5c <_strtod_l+0x454>
 8011084:	08015e0b 	.word	0x08015e0b
 8011088:	08016028 	.word	0x08016028
 801108c:	08015e03 	.word	0x08015e03
 8011090:	08015eea 	.word	0x08015eea
 8011094:	08015ee6 	.word	0x08015ee6
 8011098:	080160b0 	.word	0x080160b0
 801109c:	08016088 	.word	0x08016088
 80110a0:	7ff00000 	.word	0x7ff00000
 80110a4:	7ca00000 	.word	0x7ca00000
 80110a8:	7fefffff 	.word	0x7fefffff
 80110ac:	f014 0310 	ands.w	r3, r4, #16
 80110b0:	bf18      	it	ne
 80110b2:	236a      	movne	r3, #106	@ 0x6a
 80110b4:	4ea9      	ldr	r6, [pc, #676]	@ (801135c <_strtod_l+0x854>)
 80110b6:	9308      	str	r3, [sp, #32]
 80110b8:	4650      	mov	r0, sl
 80110ba:	4659      	mov	r1, fp
 80110bc:	2300      	movs	r3, #0
 80110be:	07e7      	lsls	r7, r4, #31
 80110c0:	d504      	bpl.n	80110cc <_strtod_l+0x5c4>
 80110c2:	e9d6 2300 	ldrd	r2, r3, [r6]
 80110c6:	f7ef facf 	bl	8000668 <__aeabi_dmul>
 80110ca:	2301      	movs	r3, #1
 80110cc:	1064      	asrs	r4, r4, #1
 80110ce:	f106 0608 	add.w	r6, r6, #8
 80110d2:	d1f4      	bne.n	80110be <_strtod_l+0x5b6>
 80110d4:	b10b      	cbz	r3, 80110da <_strtod_l+0x5d2>
 80110d6:	4682      	mov	sl, r0
 80110d8:	468b      	mov	fp, r1
 80110da:	9b08      	ldr	r3, [sp, #32]
 80110dc:	b1b3      	cbz	r3, 801110c <_strtod_l+0x604>
 80110de:	f3cb 520a 	ubfx	r2, fp, #20, #11
 80110e2:	f1c2 036b 	rsb	r3, r2, #107	@ 0x6b
 80110e6:	2b00      	cmp	r3, #0
 80110e8:	4659      	mov	r1, fp
 80110ea:	dd0f      	ble.n	801110c <_strtod_l+0x604>
 80110ec:	2b1f      	cmp	r3, #31
 80110ee:	dd56      	ble.n	801119e <_strtod_l+0x696>
 80110f0:	2b34      	cmp	r3, #52	@ 0x34
 80110f2:	bfde      	ittt	le
 80110f4:	f04f 33ff 	movle.w	r3, #4294967295
 80110f8:	f1c2 024b 	rsble	r2, r2, #75	@ 0x4b
 80110fc:	4093      	lslle	r3, r2
 80110fe:	f04f 0a00 	mov.w	sl, #0
 8011102:	bfcc      	ite	gt
 8011104:	f04f 7b5c 	movgt.w	fp, #57671680	@ 0x3700000
 8011108:	ea03 0b01 	andle.w	fp, r3, r1
 801110c:	2200      	movs	r2, #0
 801110e:	2300      	movs	r3, #0
 8011110:	4650      	mov	r0, sl
 8011112:	4659      	mov	r1, fp
 8011114:	f7ef fd10 	bl	8000b38 <__aeabi_dcmpeq>
 8011118:	2800      	cmp	r0, #0
 801111a:	d1a7      	bne.n	801106c <_strtod_l+0x564>
 801111c:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 801111e:	9300      	str	r3, [sp, #0]
 8011120:	990c      	ldr	r1, [sp, #48]	@ 0x30
 8011122:	9805      	ldr	r0, [sp, #20]
 8011124:	462b      	mov	r3, r5
 8011126:	464a      	mov	r2, r9
 8011128:	f002 fcce 	bl	8013ac8 <__s2b>
 801112c:	900b      	str	r0, [sp, #44]	@ 0x2c
 801112e:	2800      	cmp	r0, #0
 8011130:	f43f af09 	beq.w	8010f46 <_strtod_l+0x43e>
 8011134:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8011136:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011138:	2a00      	cmp	r2, #0
 801113a:	eba3 0308 	sub.w	r3, r3, r8
 801113e:	bfa8      	it	ge
 8011140:	2300      	movge	r3, #0
 8011142:	9312      	str	r3, [sp, #72]	@ 0x48
 8011144:	2400      	movs	r4, #0
 8011146:	ea22 73e2 	bic.w	r3, r2, r2, asr #31
 801114a:	9316      	str	r3, [sp, #88]	@ 0x58
 801114c:	46a0      	mov	r8, r4
 801114e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011150:	9805      	ldr	r0, [sp, #20]
 8011152:	6859      	ldr	r1, [r3, #4]
 8011154:	f002 fc10 	bl	8013978 <_Balloc>
 8011158:	4681      	mov	r9, r0
 801115a:	2800      	cmp	r0, #0
 801115c:	f43f aef7 	beq.w	8010f4e <_strtod_l+0x446>
 8011160:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011162:	691a      	ldr	r2, [r3, #16]
 8011164:	3202      	adds	r2, #2
 8011166:	f103 010c 	add.w	r1, r3, #12
 801116a:	0092      	lsls	r2, r2, #2
 801116c:	300c      	adds	r0, #12
 801116e:	f001 f926 	bl	80123be <memcpy>
 8011172:	ec4b ab10 	vmov	d0, sl, fp
 8011176:	9805      	ldr	r0, [sp, #20]
 8011178:	aa1c      	add	r2, sp, #112	@ 0x70
 801117a:	a91b      	add	r1, sp, #108	@ 0x6c
 801117c:	e9cd ab0c 	strd	sl, fp, [sp, #48]	@ 0x30
 8011180:	f002 ffd6 	bl	8014130 <__d2b>
 8011184:	901a      	str	r0, [sp, #104]	@ 0x68
 8011186:	2800      	cmp	r0, #0
 8011188:	f43f aee1 	beq.w	8010f4e <_strtod_l+0x446>
 801118c:	9805      	ldr	r0, [sp, #20]
 801118e:	2101      	movs	r1, #1
 8011190:	f002 fd30 	bl	8013bf4 <__i2b>
 8011194:	4680      	mov	r8, r0
 8011196:	b948      	cbnz	r0, 80111ac <_strtod_l+0x6a4>
 8011198:	f04f 0800 	mov.w	r8, #0
 801119c:	e6d7      	b.n	8010f4e <_strtod_l+0x446>
 801119e:	f04f 32ff 	mov.w	r2, #4294967295
 80111a2:	fa02 f303 	lsl.w	r3, r2, r3
 80111a6:	ea03 0a0a 	and.w	sl, r3, sl
 80111aa:	e7af      	b.n	801110c <_strtod_l+0x604>
 80111ac:	9d1b      	ldr	r5, [sp, #108]	@ 0x6c
 80111ae:	9a1c      	ldr	r2, [sp, #112]	@ 0x70
 80111b0:	2d00      	cmp	r5, #0
 80111b2:	bfab      	itete	ge
 80111b4:	9b12      	ldrge	r3, [sp, #72]	@ 0x48
 80111b6:	9b16      	ldrlt	r3, [sp, #88]	@ 0x58
 80111b8:	9e16      	ldrge	r6, [sp, #88]	@ 0x58
 80111ba:	9f12      	ldrlt	r7, [sp, #72]	@ 0x48
 80111bc:	bfac      	ite	ge
 80111be:	18ef      	addge	r7, r5, r3
 80111c0:	1b5e      	sublt	r6, r3, r5
 80111c2:	9b08      	ldr	r3, [sp, #32]
 80111c4:	1aed      	subs	r5, r5, r3
 80111c6:	4415      	add	r5, r2
 80111c8:	4b65      	ldr	r3, [pc, #404]	@ (8011360 <_strtod_l+0x858>)
 80111ca:	3d01      	subs	r5, #1
 80111cc:	429d      	cmp	r5, r3
 80111ce:	f1c2 0236 	rsb	r2, r2, #54	@ 0x36
 80111d2:	da50      	bge.n	8011276 <_strtod_l+0x76e>
 80111d4:	1b5b      	subs	r3, r3, r5
 80111d6:	2b1f      	cmp	r3, #31
 80111d8:	eba2 0203 	sub.w	r2, r2, r3
 80111dc:	f04f 0101 	mov.w	r1, #1
 80111e0:	dc3d      	bgt.n	801125e <_strtod_l+0x756>
 80111e2:	fa01 f303 	lsl.w	r3, r1, r3
 80111e6:	9313      	str	r3, [sp, #76]	@ 0x4c
 80111e8:	2300      	movs	r3, #0
 80111ea:	9310      	str	r3, [sp, #64]	@ 0x40
 80111ec:	18bd      	adds	r5, r7, r2
 80111ee:	9b08      	ldr	r3, [sp, #32]
 80111f0:	42af      	cmp	r7, r5
 80111f2:	4416      	add	r6, r2
 80111f4:	441e      	add	r6, r3
 80111f6:	463b      	mov	r3, r7
 80111f8:	bfa8      	it	ge
 80111fa:	462b      	movge	r3, r5
 80111fc:	42b3      	cmp	r3, r6
 80111fe:	bfa8      	it	ge
 8011200:	4633      	movge	r3, r6
 8011202:	2b00      	cmp	r3, #0
 8011204:	bfc2      	ittt	gt
 8011206:	1aed      	subgt	r5, r5, r3
 8011208:	1af6      	subgt	r6, r6, r3
 801120a:	1aff      	subgt	r7, r7, r3
 801120c:	9b12      	ldr	r3, [sp, #72]	@ 0x48
 801120e:	2b00      	cmp	r3, #0
 8011210:	dd16      	ble.n	8011240 <_strtod_l+0x738>
 8011212:	4641      	mov	r1, r8
 8011214:	9805      	ldr	r0, [sp, #20]
 8011216:	461a      	mov	r2, r3
 8011218:	f002 fda4 	bl	8013d64 <__pow5mult>
 801121c:	4680      	mov	r8, r0
 801121e:	2800      	cmp	r0, #0
 8011220:	d0ba      	beq.n	8011198 <_strtod_l+0x690>
 8011222:	4601      	mov	r1, r0
 8011224:	9a1a      	ldr	r2, [sp, #104]	@ 0x68
 8011226:	9805      	ldr	r0, [sp, #20]
 8011228:	f002 fcfa 	bl	8013c20 <__multiply>
 801122c:	900a      	str	r0, [sp, #40]	@ 0x28
 801122e:	2800      	cmp	r0, #0
 8011230:	f43f ae8d 	beq.w	8010f4e <_strtod_l+0x446>
 8011234:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011236:	9805      	ldr	r0, [sp, #20]
 8011238:	f002 fbde 	bl	80139f8 <_Bfree>
 801123c:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801123e:	931a      	str	r3, [sp, #104]	@ 0x68
 8011240:	2d00      	cmp	r5, #0
 8011242:	dc1d      	bgt.n	8011280 <_strtod_l+0x778>
 8011244:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011246:	2b00      	cmp	r3, #0
 8011248:	dd23      	ble.n	8011292 <_strtod_l+0x78a>
 801124a:	4649      	mov	r1, r9
 801124c:	9a16      	ldr	r2, [sp, #88]	@ 0x58
 801124e:	9805      	ldr	r0, [sp, #20]
 8011250:	f002 fd88 	bl	8013d64 <__pow5mult>
 8011254:	4681      	mov	r9, r0
 8011256:	b9e0      	cbnz	r0, 8011292 <_strtod_l+0x78a>
 8011258:	f04f 0900 	mov.w	r9, #0
 801125c:	e677      	b.n	8010f4e <_strtod_l+0x446>
 801125e:	f1c5 457f 	rsb	r5, r5, #4278190080	@ 0xff000000
 8011262:	f505 057f 	add.w	r5, r5, #16711680	@ 0xff0000
 8011266:	f505 457b 	add.w	r5, r5, #64256	@ 0xfb00
 801126a:	35e2      	adds	r5, #226	@ 0xe2
 801126c:	fa01 f305 	lsl.w	r3, r1, r5
 8011270:	9310      	str	r3, [sp, #64]	@ 0x40
 8011272:	9113      	str	r1, [sp, #76]	@ 0x4c
 8011274:	e7ba      	b.n	80111ec <_strtod_l+0x6e4>
 8011276:	2300      	movs	r3, #0
 8011278:	9310      	str	r3, [sp, #64]	@ 0x40
 801127a:	2301      	movs	r3, #1
 801127c:	9313      	str	r3, [sp, #76]	@ 0x4c
 801127e:	e7b5      	b.n	80111ec <_strtod_l+0x6e4>
 8011280:	991a      	ldr	r1, [sp, #104]	@ 0x68
 8011282:	9805      	ldr	r0, [sp, #20]
 8011284:	462a      	mov	r2, r5
 8011286:	f002 fdc7 	bl	8013e18 <__lshift>
 801128a:	901a      	str	r0, [sp, #104]	@ 0x68
 801128c:	2800      	cmp	r0, #0
 801128e:	d1d9      	bne.n	8011244 <_strtod_l+0x73c>
 8011290:	e65d      	b.n	8010f4e <_strtod_l+0x446>
 8011292:	2e00      	cmp	r6, #0
 8011294:	dd07      	ble.n	80112a6 <_strtod_l+0x79e>
 8011296:	4649      	mov	r1, r9
 8011298:	9805      	ldr	r0, [sp, #20]
 801129a:	4632      	mov	r2, r6
 801129c:	f002 fdbc 	bl	8013e18 <__lshift>
 80112a0:	4681      	mov	r9, r0
 80112a2:	2800      	cmp	r0, #0
 80112a4:	d0d8      	beq.n	8011258 <_strtod_l+0x750>
 80112a6:	2f00      	cmp	r7, #0
 80112a8:	dd08      	ble.n	80112bc <_strtod_l+0x7b4>
 80112aa:	4641      	mov	r1, r8
 80112ac:	9805      	ldr	r0, [sp, #20]
 80112ae:	463a      	mov	r2, r7
 80112b0:	f002 fdb2 	bl	8013e18 <__lshift>
 80112b4:	4680      	mov	r8, r0
 80112b6:	2800      	cmp	r0, #0
 80112b8:	f43f ae49 	beq.w	8010f4e <_strtod_l+0x446>
 80112bc:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80112be:	9805      	ldr	r0, [sp, #20]
 80112c0:	464a      	mov	r2, r9
 80112c2:	f002 fe31 	bl	8013f28 <__mdiff>
 80112c6:	4604      	mov	r4, r0
 80112c8:	2800      	cmp	r0, #0
 80112ca:	f43f ae40 	beq.w	8010f4e <_strtod_l+0x446>
 80112ce:	68c3      	ldr	r3, [r0, #12]
 80112d0:	930f      	str	r3, [sp, #60]	@ 0x3c
 80112d2:	2300      	movs	r3, #0
 80112d4:	60c3      	str	r3, [r0, #12]
 80112d6:	4641      	mov	r1, r8
 80112d8:	f002 fe0a 	bl	8013ef0 <__mcmp>
 80112dc:	2800      	cmp	r0, #0
 80112de:	da45      	bge.n	801136c <_strtod_l+0x864>
 80112e0:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80112e2:	ea53 030a 	orrs.w	r3, r3, sl
 80112e6:	d16b      	bne.n	80113c0 <_strtod_l+0x8b8>
 80112e8:	f3cb 0313 	ubfx	r3, fp, #0, #20
 80112ec:	2b00      	cmp	r3, #0
 80112ee:	d167      	bne.n	80113c0 <_strtod_l+0x8b8>
 80112f0:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 80112f4:	0d1b      	lsrs	r3, r3, #20
 80112f6:	051b      	lsls	r3, r3, #20
 80112f8:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 80112fc:	d960      	bls.n	80113c0 <_strtod_l+0x8b8>
 80112fe:	6963      	ldr	r3, [r4, #20]
 8011300:	b913      	cbnz	r3, 8011308 <_strtod_l+0x800>
 8011302:	6923      	ldr	r3, [r4, #16]
 8011304:	2b01      	cmp	r3, #1
 8011306:	dd5b      	ble.n	80113c0 <_strtod_l+0x8b8>
 8011308:	4621      	mov	r1, r4
 801130a:	2201      	movs	r2, #1
 801130c:	9805      	ldr	r0, [sp, #20]
 801130e:	f002 fd83 	bl	8013e18 <__lshift>
 8011312:	4641      	mov	r1, r8
 8011314:	4604      	mov	r4, r0
 8011316:	f002 fdeb 	bl	8013ef0 <__mcmp>
 801131a:	2800      	cmp	r0, #0
 801131c:	dd50      	ble.n	80113c0 <_strtod_l+0x8b8>
 801131e:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011322:	9a08      	ldr	r2, [sp, #32]
 8011324:	0d1b      	lsrs	r3, r3, #20
 8011326:	051b      	lsls	r3, r3, #20
 8011328:	2a00      	cmp	r2, #0
 801132a:	d06a      	beq.n	8011402 <_strtod_l+0x8fa>
 801132c:	f1b3 6fd6 	cmp.w	r3, #112197632	@ 0x6b00000
 8011330:	d867      	bhi.n	8011402 <_strtod_l+0x8fa>
 8011332:	f1b3 7f5c 	cmp.w	r3, #57671680	@ 0x3700000
 8011336:	f67f ae9d 	bls.w	8011074 <_strtod_l+0x56c>
 801133a:	4b0a      	ldr	r3, [pc, #40]	@ (8011364 <_strtod_l+0x85c>)
 801133c:	4650      	mov	r0, sl
 801133e:	4659      	mov	r1, fp
 8011340:	2200      	movs	r2, #0
 8011342:	f7ef f991 	bl	8000668 <__aeabi_dmul>
 8011346:	4b08      	ldr	r3, [pc, #32]	@ (8011368 <_strtod_l+0x860>)
 8011348:	400b      	ands	r3, r1
 801134a:	4682      	mov	sl, r0
 801134c:	468b      	mov	fp, r1
 801134e:	2b00      	cmp	r3, #0
 8011350:	f47f ae08 	bne.w	8010f64 <_strtod_l+0x45c>
 8011354:	9a05      	ldr	r2, [sp, #20]
 8011356:	2322      	movs	r3, #34	@ 0x22
 8011358:	6013      	str	r3, [r2, #0]
 801135a:	e603      	b.n	8010f64 <_strtod_l+0x45c>
 801135c:	08016050 	.word	0x08016050
 8011360:	fffffc02 	.word	0xfffffc02
 8011364:	39500000 	.word	0x39500000
 8011368:	7ff00000 	.word	0x7ff00000
 801136c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011370:	d165      	bne.n	801143e <_strtod_l+0x936>
 8011372:	9a0f      	ldr	r2, [sp, #60]	@ 0x3c
 8011374:	f3cb 0313 	ubfx	r3, fp, #0, #20
 8011378:	b35a      	cbz	r2, 80113d2 <_strtod_l+0x8ca>
 801137a:	4a9f      	ldr	r2, [pc, #636]	@ (80115f8 <_strtod_l+0xaf0>)
 801137c:	4293      	cmp	r3, r2
 801137e:	d12b      	bne.n	80113d8 <_strtod_l+0x8d0>
 8011380:	9b08      	ldr	r3, [sp, #32]
 8011382:	4651      	mov	r1, sl
 8011384:	b303      	cbz	r3, 80113c8 <_strtod_l+0x8c0>
 8011386:	4b9d      	ldr	r3, [pc, #628]	@ (80115fc <_strtod_l+0xaf4>)
 8011388:	465a      	mov	r2, fp
 801138a:	4013      	ands	r3, r2
 801138c:	f1b3 6fd4 	cmp.w	r3, #111149056	@ 0x6a00000
 8011390:	f04f 32ff 	mov.w	r2, #4294967295
 8011394:	d81b      	bhi.n	80113ce <_strtod_l+0x8c6>
 8011396:	0d1b      	lsrs	r3, r3, #20
 8011398:	f1c3 036b 	rsb	r3, r3, #107	@ 0x6b
 801139c:	fa02 f303 	lsl.w	r3, r2, r3
 80113a0:	4299      	cmp	r1, r3
 80113a2:	d119      	bne.n	80113d8 <_strtod_l+0x8d0>
 80113a4:	4b96      	ldr	r3, [pc, #600]	@ (8011600 <_strtod_l+0xaf8>)
 80113a6:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80113a8:	429a      	cmp	r2, r3
 80113aa:	d102      	bne.n	80113b2 <_strtod_l+0x8aa>
 80113ac:	3101      	adds	r1, #1
 80113ae:	f43f adce 	beq.w	8010f4e <_strtod_l+0x446>
 80113b2:	4b92      	ldr	r3, [pc, #584]	@ (80115fc <_strtod_l+0xaf4>)
 80113b4:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80113b6:	401a      	ands	r2, r3
 80113b8:	f502 1b80 	add.w	fp, r2, #1048576	@ 0x100000
 80113bc:	f04f 0a00 	mov.w	sl, #0
 80113c0:	9b08      	ldr	r3, [sp, #32]
 80113c2:	2b00      	cmp	r3, #0
 80113c4:	d1b9      	bne.n	801133a <_strtod_l+0x832>
 80113c6:	e5cd      	b.n	8010f64 <_strtod_l+0x45c>
 80113c8:	f04f 33ff 	mov.w	r3, #4294967295
 80113cc:	e7e8      	b.n	80113a0 <_strtod_l+0x898>
 80113ce:	4613      	mov	r3, r2
 80113d0:	e7e6      	b.n	80113a0 <_strtod_l+0x898>
 80113d2:	ea53 030a 	orrs.w	r3, r3, sl
 80113d6:	d0a2      	beq.n	801131e <_strtod_l+0x816>
 80113d8:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80113da:	b1db      	cbz	r3, 8011414 <_strtod_l+0x90c>
 80113dc:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 80113de:	4213      	tst	r3, r2
 80113e0:	d0ee      	beq.n	80113c0 <_strtod_l+0x8b8>
 80113e2:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80113e4:	9a08      	ldr	r2, [sp, #32]
 80113e6:	4650      	mov	r0, sl
 80113e8:	4659      	mov	r1, fp
 80113ea:	b1bb      	cbz	r3, 801141c <_strtod_l+0x914>
 80113ec:	f7ff fb6e 	bl	8010acc <sulp>
 80113f0:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80113f4:	ec53 2b10 	vmov	r2, r3, d0
 80113f8:	f7ee ff80 	bl	80002fc <__adddf3>
 80113fc:	4682      	mov	sl, r0
 80113fe:	468b      	mov	fp, r1
 8011400:	e7de      	b.n	80113c0 <_strtod_l+0x8b8>
 8011402:	f5a3 1380 	sub.w	r3, r3, #1048576	@ 0x100000
 8011406:	ea6f 5b13 	mvn.w	fp, r3, lsr #20
 801140a:	ea6f 5b0b 	mvn.w	fp, fp, lsl #20
 801140e:	f04f 3aff 	mov.w	sl, #4294967295
 8011412:	e7d5      	b.n	80113c0 <_strtod_l+0x8b8>
 8011414:	9b13      	ldr	r3, [sp, #76]	@ 0x4c
 8011416:	ea13 0f0a 	tst.w	r3, sl
 801141a:	e7e1      	b.n	80113e0 <_strtod_l+0x8d8>
 801141c:	f7ff fb56 	bl	8010acc <sulp>
 8011420:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 8011424:	ec53 2b10 	vmov	r2, r3, d0
 8011428:	f7ee ff66 	bl	80002f8 <__aeabi_dsub>
 801142c:	2200      	movs	r2, #0
 801142e:	2300      	movs	r3, #0
 8011430:	4682      	mov	sl, r0
 8011432:	468b      	mov	fp, r1
 8011434:	f7ef fb80 	bl	8000b38 <__aeabi_dcmpeq>
 8011438:	2800      	cmp	r0, #0
 801143a:	d0c1      	beq.n	80113c0 <_strtod_l+0x8b8>
 801143c:	e61a      	b.n	8011074 <_strtod_l+0x56c>
 801143e:	4641      	mov	r1, r8
 8011440:	4620      	mov	r0, r4
 8011442:	f002 fecd 	bl	80141e0 <__ratio>
 8011446:	ec57 6b10 	vmov	r6, r7, d0
 801144a:	2200      	movs	r2, #0
 801144c:	f04f 4380 	mov.w	r3, #1073741824	@ 0x40000000
 8011450:	4630      	mov	r0, r6
 8011452:	4639      	mov	r1, r7
 8011454:	f7ef fb84 	bl	8000b60 <__aeabi_dcmple>
 8011458:	2800      	cmp	r0, #0
 801145a:	d06f      	beq.n	801153c <_strtod_l+0xa34>
 801145c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801145e:	2b00      	cmp	r3, #0
 8011460:	d17a      	bne.n	8011558 <_strtod_l+0xa50>
 8011462:	f1ba 0f00 	cmp.w	sl, #0
 8011466:	d158      	bne.n	801151a <_strtod_l+0xa12>
 8011468:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 801146a:	f3c3 0313 	ubfx	r3, r3, #0, #20
 801146e:	2b00      	cmp	r3, #0
 8011470:	d15a      	bne.n	8011528 <_strtod_l+0xa20>
 8011472:	4b64      	ldr	r3, [pc, #400]	@ (8011604 <_strtod_l+0xafc>)
 8011474:	2200      	movs	r2, #0
 8011476:	4630      	mov	r0, r6
 8011478:	4639      	mov	r1, r7
 801147a:	f7ef fb67 	bl	8000b4c <__aeabi_dcmplt>
 801147e:	2800      	cmp	r0, #0
 8011480:	d159      	bne.n	8011536 <_strtod_l+0xa2e>
 8011482:	4630      	mov	r0, r6
 8011484:	4639      	mov	r1, r7
 8011486:	4b60      	ldr	r3, [pc, #384]	@ (8011608 <_strtod_l+0xb00>)
 8011488:	2200      	movs	r2, #0
 801148a:	f7ef f8ed 	bl	8000668 <__aeabi_dmul>
 801148e:	4606      	mov	r6, r0
 8011490:	460f      	mov	r7, r1
 8011492:	f107 4300 	add.w	r3, r7, #2147483648	@ 0x80000000
 8011496:	9606      	str	r6, [sp, #24]
 8011498:	9307      	str	r3, [sp, #28]
 801149a:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 801149e:	4d57      	ldr	r5, [pc, #348]	@ (80115fc <_strtod_l+0xaf4>)
 80114a0:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 80114a4:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80114a6:	401d      	ands	r5, r3
 80114a8:	4b58      	ldr	r3, [pc, #352]	@ (801160c <_strtod_l+0xb04>)
 80114aa:	429d      	cmp	r5, r3
 80114ac:	f040 80b2 	bne.w	8011614 <_strtod_l+0xb0c>
 80114b0:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80114b2:	f1a3 7b54 	sub.w	fp, r3, #55574528	@ 0x3500000
 80114b6:	ec4b ab10 	vmov	d0, sl, fp
 80114ba:	f002 fdc9 	bl	8014050 <__ulp>
 80114be:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 80114c2:	ec51 0b10 	vmov	r0, r1, d0
 80114c6:	f7ef f8cf 	bl	8000668 <__aeabi_dmul>
 80114ca:	4652      	mov	r2, sl
 80114cc:	465b      	mov	r3, fp
 80114ce:	f7ee ff15 	bl	80002fc <__adddf3>
 80114d2:	460b      	mov	r3, r1
 80114d4:	4949      	ldr	r1, [pc, #292]	@ (80115fc <_strtod_l+0xaf4>)
 80114d6:	4a4e      	ldr	r2, [pc, #312]	@ (8011610 <_strtod_l+0xb08>)
 80114d8:	4019      	ands	r1, r3
 80114da:	4291      	cmp	r1, r2
 80114dc:	4682      	mov	sl, r0
 80114de:	d942      	bls.n	8011566 <_strtod_l+0xa5e>
 80114e0:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 80114e2:	4b47      	ldr	r3, [pc, #284]	@ (8011600 <_strtod_l+0xaf8>)
 80114e4:	429a      	cmp	r2, r3
 80114e6:	d103      	bne.n	80114f0 <_strtod_l+0x9e8>
 80114e8:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80114ea:	3301      	adds	r3, #1
 80114ec:	f43f ad2f 	beq.w	8010f4e <_strtod_l+0x446>
 80114f0:	f8df b10c 	ldr.w	fp, [pc, #268]	@ 8011600 <_strtod_l+0xaf8>
 80114f4:	f04f 3aff 	mov.w	sl, #4294967295
 80114f8:	991a      	ldr	r1, [sp, #104]	@ 0x68
 80114fa:	9805      	ldr	r0, [sp, #20]
 80114fc:	f002 fa7c 	bl	80139f8 <_Bfree>
 8011500:	9805      	ldr	r0, [sp, #20]
 8011502:	4649      	mov	r1, r9
 8011504:	f002 fa78 	bl	80139f8 <_Bfree>
 8011508:	9805      	ldr	r0, [sp, #20]
 801150a:	4641      	mov	r1, r8
 801150c:	f002 fa74 	bl	80139f8 <_Bfree>
 8011510:	9805      	ldr	r0, [sp, #20]
 8011512:	4621      	mov	r1, r4
 8011514:	f002 fa70 	bl	80139f8 <_Bfree>
 8011518:	e619      	b.n	801114e <_strtod_l+0x646>
 801151a:	f1ba 0f01 	cmp.w	sl, #1
 801151e:	d103      	bne.n	8011528 <_strtod_l+0xa20>
 8011520:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 8011522:	2b00      	cmp	r3, #0
 8011524:	f43f ada6 	beq.w	8011074 <_strtod_l+0x56c>
 8011528:	ed9f 7b2b 	vldr	d7, [pc, #172]	@ 80115d8 <_strtod_l+0xad0>
 801152c:	4f35      	ldr	r7, [pc, #212]	@ (8011604 <_strtod_l+0xafc>)
 801152e:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011532:	2600      	movs	r6, #0
 8011534:	e7b1      	b.n	801149a <_strtod_l+0x992>
 8011536:	4f34      	ldr	r7, [pc, #208]	@ (8011608 <_strtod_l+0xb00>)
 8011538:	2600      	movs	r6, #0
 801153a:	e7aa      	b.n	8011492 <_strtod_l+0x98a>
 801153c:	4b32      	ldr	r3, [pc, #200]	@ (8011608 <_strtod_l+0xb00>)
 801153e:	4630      	mov	r0, r6
 8011540:	4639      	mov	r1, r7
 8011542:	2200      	movs	r2, #0
 8011544:	f7ef f890 	bl	8000668 <__aeabi_dmul>
 8011548:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801154a:	4606      	mov	r6, r0
 801154c:	460f      	mov	r7, r1
 801154e:	2b00      	cmp	r3, #0
 8011550:	d09f      	beq.n	8011492 <_strtod_l+0x98a>
 8011552:	e9cd 6706 	strd	r6, r7, [sp, #24]
 8011556:	e7a0      	b.n	801149a <_strtod_l+0x992>
 8011558:	ed9f 7b21 	vldr	d7, [pc, #132]	@ 80115e0 <_strtod_l+0xad8>
 801155c:	ed8d 7b06 	vstr	d7, [sp, #24]
 8011560:	ec57 6b17 	vmov	r6, r7, d7
 8011564:	e799      	b.n	801149a <_strtod_l+0x992>
 8011566:	f103 7b54 	add.w	fp, r3, #55574528	@ 0x3500000
 801156a:	9b08      	ldr	r3, [sp, #32]
 801156c:	f8cd b028 	str.w	fp, [sp, #40]	@ 0x28
 8011570:	2b00      	cmp	r3, #0
 8011572:	d1c1      	bne.n	80114f8 <_strtod_l+0x9f0>
 8011574:	f02b 4300 	bic.w	r3, fp, #2147483648	@ 0x80000000
 8011578:	0d1b      	lsrs	r3, r3, #20
 801157a:	051b      	lsls	r3, r3, #20
 801157c:	429d      	cmp	r5, r3
 801157e:	d1bb      	bne.n	80114f8 <_strtod_l+0x9f0>
 8011580:	4630      	mov	r0, r6
 8011582:	4639      	mov	r1, r7
 8011584:	f7ef fbd0 	bl	8000d28 <__aeabi_d2lz>
 8011588:	f7ef f840 	bl	800060c <__aeabi_l2d>
 801158c:	4602      	mov	r2, r0
 801158e:	460b      	mov	r3, r1
 8011590:	4630      	mov	r0, r6
 8011592:	4639      	mov	r1, r7
 8011594:	f7ee feb0 	bl	80002f8 <__aeabi_dsub>
 8011598:	460b      	mov	r3, r1
 801159a:	4602      	mov	r2, r0
 801159c:	e9cd 230c 	strd	r2, r3, [sp, #48]	@ 0x30
 80115a0:	f3cb 0613 	ubfx	r6, fp, #0, #20
 80115a4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80115a6:	ea46 060a 	orr.w	r6, r6, sl
 80115aa:	431e      	orrs	r6, r3
 80115ac:	d06f      	beq.n	801168e <_strtod_l+0xb86>
 80115ae:	a30e      	add	r3, pc, #56	@ (adr r3, 80115e8 <_strtod_l+0xae0>)
 80115b0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115b4:	f7ef faca 	bl	8000b4c <__aeabi_dcmplt>
 80115b8:	2800      	cmp	r0, #0
 80115ba:	f47f acd3 	bne.w	8010f64 <_strtod_l+0x45c>
 80115be:	a30c      	add	r3, pc, #48	@ (adr r3, 80115f0 <_strtod_l+0xae8>)
 80115c0:	e9d3 2300 	ldrd	r2, r3, [r3]
 80115c4:	e9dd 010c 	ldrd	r0, r1, [sp, #48]	@ 0x30
 80115c8:	f7ef fade 	bl	8000b88 <__aeabi_dcmpgt>
 80115cc:	2800      	cmp	r0, #0
 80115ce:	d093      	beq.n	80114f8 <_strtod_l+0x9f0>
 80115d0:	e4c8      	b.n	8010f64 <_strtod_l+0x45c>
 80115d2:	bf00      	nop
 80115d4:	f3af 8000 	nop.w
 80115d8:	00000000 	.word	0x00000000
 80115dc:	bff00000 	.word	0xbff00000
 80115e0:	00000000 	.word	0x00000000
 80115e4:	3ff00000 	.word	0x3ff00000
 80115e8:	94a03595 	.word	0x94a03595
 80115ec:	3fdfffff 	.word	0x3fdfffff
 80115f0:	35afe535 	.word	0x35afe535
 80115f4:	3fe00000 	.word	0x3fe00000
 80115f8:	000fffff 	.word	0x000fffff
 80115fc:	7ff00000 	.word	0x7ff00000
 8011600:	7fefffff 	.word	0x7fefffff
 8011604:	3ff00000 	.word	0x3ff00000
 8011608:	3fe00000 	.word	0x3fe00000
 801160c:	7fe00000 	.word	0x7fe00000
 8011610:	7c9fffff 	.word	0x7c9fffff
 8011614:	9b08      	ldr	r3, [sp, #32]
 8011616:	b323      	cbz	r3, 8011662 <_strtod_l+0xb5a>
 8011618:	f1b5 6fd4 	cmp.w	r5, #111149056	@ 0x6a00000
 801161c:	d821      	bhi.n	8011662 <_strtod_l+0xb5a>
 801161e:	a328      	add	r3, pc, #160	@ (adr r3, 80116c0 <_strtod_l+0xbb8>)
 8011620:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011624:	4630      	mov	r0, r6
 8011626:	4639      	mov	r1, r7
 8011628:	f7ef fa9a 	bl	8000b60 <__aeabi_dcmple>
 801162c:	b1a0      	cbz	r0, 8011658 <_strtod_l+0xb50>
 801162e:	4639      	mov	r1, r7
 8011630:	4630      	mov	r0, r6
 8011632:	f7ef faf1 	bl	8000c18 <__aeabi_d2uiz>
 8011636:	2801      	cmp	r0, #1
 8011638:	bf38      	it	cc
 801163a:	2001      	movcc	r0, #1
 801163c:	f7ee ff9a 	bl	8000574 <__aeabi_ui2d>
 8011640:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8011642:	4606      	mov	r6, r0
 8011644:	460f      	mov	r7, r1
 8011646:	b9fb      	cbnz	r3, 8011688 <_strtod_l+0xb80>
 8011648:	f101 4300 	add.w	r3, r1, #2147483648	@ 0x80000000
 801164c:	9014      	str	r0, [sp, #80]	@ 0x50
 801164e:	9315      	str	r3, [sp, #84]	@ 0x54
 8011650:	e9dd 2314 	ldrd	r2, r3, [sp, #80]	@ 0x50
 8011654:	e9cd 2310 	strd	r2, r3, [sp, #64]	@ 0x40
 8011658:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 801165a:	f103 63d6 	add.w	r3, r3, #112197632	@ 0x6b00000
 801165e:	1b5b      	subs	r3, r3, r5
 8011660:	9311      	str	r3, [sp, #68]	@ 0x44
 8011662:	ed9d 0b0c 	vldr	d0, [sp, #48]	@ 0x30
 8011666:	e9dd ab10 	ldrd	sl, fp, [sp, #64]	@ 0x40
 801166a:	f002 fcf1 	bl	8014050 <__ulp>
 801166e:	4650      	mov	r0, sl
 8011670:	ec53 2b10 	vmov	r2, r3, d0
 8011674:	4659      	mov	r1, fp
 8011676:	f7ee fff7 	bl	8000668 <__aeabi_dmul>
 801167a:	e9dd 230c 	ldrd	r2, r3, [sp, #48]	@ 0x30
 801167e:	f7ee fe3d 	bl	80002fc <__adddf3>
 8011682:	4682      	mov	sl, r0
 8011684:	468b      	mov	fp, r1
 8011686:	e770      	b.n	801156a <_strtod_l+0xa62>
 8011688:	e9cd 6714 	strd	r6, r7, [sp, #80]	@ 0x50
 801168c:	e7e0      	b.n	8011650 <_strtod_l+0xb48>
 801168e:	a30e      	add	r3, pc, #56	@ (adr r3, 80116c8 <_strtod_l+0xbc0>)
 8011690:	e9d3 2300 	ldrd	r2, r3, [r3]
 8011694:	f7ef fa5a 	bl	8000b4c <__aeabi_dcmplt>
 8011698:	e798      	b.n	80115cc <_strtod_l+0xac4>
 801169a:	2300      	movs	r3, #0
 801169c:	930e      	str	r3, [sp, #56]	@ 0x38
 801169e:	9a17      	ldr	r2, [sp, #92]	@ 0x5c
 80116a0:	9b19      	ldr	r3, [sp, #100]	@ 0x64
 80116a2:	6013      	str	r3, [r2, #0]
 80116a4:	f7ff ba6d 	b.w	8010b82 <_strtod_l+0x7a>
 80116a8:	2a65      	cmp	r2, #101	@ 0x65
 80116aa:	f43f ab68 	beq.w	8010d7e <_strtod_l+0x276>
 80116ae:	2a45      	cmp	r2, #69	@ 0x45
 80116b0:	f43f ab65 	beq.w	8010d7e <_strtod_l+0x276>
 80116b4:	2301      	movs	r3, #1
 80116b6:	f7ff bba0 	b.w	8010dfa <_strtod_l+0x2f2>
 80116ba:	bf00      	nop
 80116bc:	f3af 8000 	nop.w
 80116c0:	ffc00000 	.word	0xffc00000
 80116c4:	41dfffff 	.word	0x41dfffff
 80116c8:	94a03595 	.word	0x94a03595
 80116cc:	3fcfffff 	.word	0x3fcfffff

080116d0 <strtod>:
 80116d0:	460a      	mov	r2, r1
 80116d2:	4601      	mov	r1, r0
 80116d4:	4802      	ldr	r0, [pc, #8]	@ (80116e0 <strtod+0x10>)
 80116d6:	4b03      	ldr	r3, [pc, #12]	@ (80116e4 <strtod+0x14>)
 80116d8:	6800      	ldr	r0, [r0, #0]
 80116da:	f7ff ba15 	b.w	8010b08 <_strtod_l>
 80116de:	bf00      	nop
 80116e0:	200001a0 	.word	0x200001a0
 80116e4:	20000034 	.word	0x20000034

080116e8 <__cvt>:
 80116e8:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 80116ec:	ec57 6b10 	vmov	r6, r7, d0
 80116f0:	2f00      	cmp	r7, #0
 80116f2:	460c      	mov	r4, r1
 80116f4:	4619      	mov	r1, r3
 80116f6:	463b      	mov	r3, r7
 80116f8:	bfbb      	ittet	lt
 80116fa:	f107 4300 	addlt.w	r3, r7, #2147483648	@ 0x80000000
 80116fe:	461f      	movlt	r7, r3
 8011700:	2300      	movge	r3, #0
 8011702:	232d      	movlt	r3, #45	@ 0x2d
 8011704:	700b      	strb	r3, [r1, #0]
 8011706:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8011708:	f8dd a030 	ldr.w	sl, [sp, #48]	@ 0x30
 801170c:	4691      	mov	r9, r2
 801170e:	f023 0820 	bic.w	r8, r3, #32
 8011712:	bfbc      	itt	lt
 8011714:	4632      	movlt	r2, r6
 8011716:	4616      	movlt	r6, r2
 8011718:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 801171c:	d005      	beq.n	801172a <__cvt+0x42>
 801171e:	f1b8 0f45 	cmp.w	r8, #69	@ 0x45
 8011722:	d100      	bne.n	8011726 <__cvt+0x3e>
 8011724:	3401      	adds	r4, #1
 8011726:	2102      	movs	r1, #2
 8011728:	e000      	b.n	801172c <__cvt+0x44>
 801172a:	2103      	movs	r1, #3
 801172c:	ab03      	add	r3, sp, #12
 801172e:	9301      	str	r3, [sp, #4]
 8011730:	ab02      	add	r3, sp, #8
 8011732:	9300      	str	r3, [sp, #0]
 8011734:	ec47 6b10 	vmov	d0, r6, r7
 8011738:	4653      	mov	r3, sl
 801173a:	4622      	mov	r2, r4
 801173c:	f000 ff00 	bl	8012540 <_dtoa_r>
 8011740:	f1b8 0f47 	cmp.w	r8, #71	@ 0x47
 8011744:	4605      	mov	r5, r0
 8011746:	d119      	bne.n	801177c <__cvt+0x94>
 8011748:	f019 0f01 	tst.w	r9, #1
 801174c:	d00e      	beq.n	801176c <__cvt+0x84>
 801174e:	eb00 0904 	add.w	r9, r0, r4
 8011752:	2200      	movs	r2, #0
 8011754:	2300      	movs	r3, #0
 8011756:	4630      	mov	r0, r6
 8011758:	4639      	mov	r1, r7
 801175a:	f7ef f9ed 	bl	8000b38 <__aeabi_dcmpeq>
 801175e:	b108      	cbz	r0, 8011764 <__cvt+0x7c>
 8011760:	f8cd 900c 	str.w	r9, [sp, #12]
 8011764:	2230      	movs	r2, #48	@ 0x30
 8011766:	9b03      	ldr	r3, [sp, #12]
 8011768:	454b      	cmp	r3, r9
 801176a:	d31e      	bcc.n	80117aa <__cvt+0xc2>
 801176c:	9b03      	ldr	r3, [sp, #12]
 801176e:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 8011770:	1b5b      	subs	r3, r3, r5
 8011772:	4628      	mov	r0, r5
 8011774:	6013      	str	r3, [r2, #0]
 8011776:	b004      	add	sp, #16
 8011778:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 801177c:	f1b8 0f46 	cmp.w	r8, #70	@ 0x46
 8011780:	eb00 0904 	add.w	r9, r0, r4
 8011784:	d1e5      	bne.n	8011752 <__cvt+0x6a>
 8011786:	7803      	ldrb	r3, [r0, #0]
 8011788:	2b30      	cmp	r3, #48	@ 0x30
 801178a:	d10a      	bne.n	80117a2 <__cvt+0xba>
 801178c:	2200      	movs	r2, #0
 801178e:	2300      	movs	r3, #0
 8011790:	4630      	mov	r0, r6
 8011792:	4639      	mov	r1, r7
 8011794:	f7ef f9d0 	bl	8000b38 <__aeabi_dcmpeq>
 8011798:	b918      	cbnz	r0, 80117a2 <__cvt+0xba>
 801179a:	f1c4 0401 	rsb	r4, r4, #1
 801179e:	f8ca 4000 	str.w	r4, [sl]
 80117a2:	f8da 3000 	ldr.w	r3, [sl]
 80117a6:	4499      	add	r9, r3
 80117a8:	e7d3      	b.n	8011752 <__cvt+0x6a>
 80117aa:	1c59      	adds	r1, r3, #1
 80117ac:	9103      	str	r1, [sp, #12]
 80117ae:	701a      	strb	r2, [r3, #0]
 80117b0:	e7d9      	b.n	8011766 <__cvt+0x7e>

080117b2 <__exponent>:
 80117b2:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 80117b4:	2900      	cmp	r1, #0
 80117b6:	bfba      	itte	lt
 80117b8:	4249      	neglt	r1, r1
 80117ba:	232d      	movlt	r3, #45	@ 0x2d
 80117bc:	232b      	movge	r3, #43	@ 0x2b
 80117be:	2909      	cmp	r1, #9
 80117c0:	7002      	strb	r2, [r0, #0]
 80117c2:	7043      	strb	r3, [r0, #1]
 80117c4:	dd29      	ble.n	801181a <__exponent+0x68>
 80117c6:	f10d 0307 	add.w	r3, sp, #7
 80117ca:	461d      	mov	r5, r3
 80117cc:	270a      	movs	r7, #10
 80117ce:	461a      	mov	r2, r3
 80117d0:	fbb1 f6f7 	udiv	r6, r1, r7
 80117d4:	fb07 1416 	mls	r4, r7, r6, r1
 80117d8:	3430      	adds	r4, #48	@ 0x30
 80117da:	f802 4c01 	strb.w	r4, [r2, #-1]
 80117de:	460c      	mov	r4, r1
 80117e0:	2c63      	cmp	r4, #99	@ 0x63
 80117e2:	f103 33ff 	add.w	r3, r3, #4294967295
 80117e6:	4631      	mov	r1, r6
 80117e8:	dcf1      	bgt.n	80117ce <__exponent+0x1c>
 80117ea:	3130      	adds	r1, #48	@ 0x30
 80117ec:	1e94      	subs	r4, r2, #2
 80117ee:	f803 1c01 	strb.w	r1, [r3, #-1]
 80117f2:	1c41      	adds	r1, r0, #1
 80117f4:	4623      	mov	r3, r4
 80117f6:	42ab      	cmp	r3, r5
 80117f8:	d30a      	bcc.n	8011810 <__exponent+0x5e>
 80117fa:	f10d 0309 	add.w	r3, sp, #9
 80117fe:	1a9b      	subs	r3, r3, r2
 8011800:	42ac      	cmp	r4, r5
 8011802:	bf88      	it	hi
 8011804:	2300      	movhi	r3, #0
 8011806:	3302      	adds	r3, #2
 8011808:	4403      	add	r3, r0
 801180a:	1a18      	subs	r0, r3, r0
 801180c:	b003      	add	sp, #12
 801180e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8011810:	f813 6b01 	ldrb.w	r6, [r3], #1
 8011814:	f801 6f01 	strb.w	r6, [r1, #1]!
 8011818:	e7ed      	b.n	80117f6 <__exponent+0x44>
 801181a:	2330      	movs	r3, #48	@ 0x30
 801181c:	3130      	adds	r1, #48	@ 0x30
 801181e:	7083      	strb	r3, [r0, #2]
 8011820:	70c1      	strb	r1, [r0, #3]
 8011822:	1d03      	adds	r3, r0, #4
 8011824:	e7f1      	b.n	801180a <__exponent+0x58>
	...

08011828 <_printf_float>:
 8011828:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801182c:	b08d      	sub	sp, #52	@ 0x34
 801182e:	460c      	mov	r4, r1
 8011830:	f8dd 8058 	ldr.w	r8, [sp, #88]	@ 0x58
 8011834:	4616      	mov	r6, r2
 8011836:	461f      	mov	r7, r3
 8011838:	4605      	mov	r5, r0
 801183a:	f000 fd49 	bl	80122d0 <_localeconv_r>
 801183e:	6803      	ldr	r3, [r0, #0]
 8011840:	9304      	str	r3, [sp, #16]
 8011842:	4618      	mov	r0, r3
 8011844:	f7ee fd4c 	bl	80002e0 <strlen>
 8011848:	2300      	movs	r3, #0
 801184a:	930a      	str	r3, [sp, #40]	@ 0x28
 801184c:	f8d8 3000 	ldr.w	r3, [r8]
 8011850:	9005      	str	r0, [sp, #20]
 8011852:	3307      	adds	r3, #7
 8011854:	f023 0307 	bic.w	r3, r3, #7
 8011858:	f103 0208 	add.w	r2, r3, #8
 801185c:	f894 a018 	ldrb.w	sl, [r4, #24]
 8011860:	f8d4 b000 	ldr.w	fp, [r4]
 8011864:	f8c8 2000 	str.w	r2, [r8]
 8011868:	e9d3 8900 	ldrd	r8, r9, [r3]
 801186c:	f029 4300 	bic.w	r3, r9, #2147483648	@ 0x80000000
 8011870:	9307      	str	r3, [sp, #28]
 8011872:	f8cd 8018 	str.w	r8, [sp, #24]
 8011876:	e9c4 8912 	strd	r8, r9, [r4, #72]	@ 0x48
 801187a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801187e:	4b9c      	ldr	r3, [pc, #624]	@ (8011af0 <_printf_float+0x2c8>)
 8011880:	f04f 32ff 	mov.w	r2, #4294967295
 8011884:	f7ef f98a 	bl	8000b9c <__aeabi_dcmpun>
 8011888:	bb70      	cbnz	r0, 80118e8 <_printf_float+0xc0>
 801188a:	e9dd 0106 	ldrd	r0, r1, [sp, #24]
 801188e:	4b98      	ldr	r3, [pc, #608]	@ (8011af0 <_printf_float+0x2c8>)
 8011890:	f04f 32ff 	mov.w	r2, #4294967295
 8011894:	f7ef f964 	bl	8000b60 <__aeabi_dcmple>
 8011898:	bb30      	cbnz	r0, 80118e8 <_printf_float+0xc0>
 801189a:	2200      	movs	r2, #0
 801189c:	2300      	movs	r3, #0
 801189e:	4640      	mov	r0, r8
 80118a0:	4649      	mov	r1, r9
 80118a2:	f7ef f953 	bl	8000b4c <__aeabi_dcmplt>
 80118a6:	b110      	cbz	r0, 80118ae <_printf_float+0x86>
 80118a8:	232d      	movs	r3, #45	@ 0x2d
 80118aa:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 80118ae:	4a91      	ldr	r2, [pc, #580]	@ (8011af4 <_printf_float+0x2cc>)
 80118b0:	4b91      	ldr	r3, [pc, #580]	@ (8011af8 <_printf_float+0x2d0>)
 80118b2:	f1ba 0f47 	cmp.w	sl, #71	@ 0x47
 80118b6:	bf8c      	ite	hi
 80118b8:	4690      	movhi	r8, r2
 80118ba:	4698      	movls	r8, r3
 80118bc:	2303      	movs	r3, #3
 80118be:	6123      	str	r3, [r4, #16]
 80118c0:	f02b 0304 	bic.w	r3, fp, #4
 80118c4:	6023      	str	r3, [r4, #0]
 80118c6:	f04f 0900 	mov.w	r9, #0
 80118ca:	9700      	str	r7, [sp, #0]
 80118cc:	4633      	mov	r3, r6
 80118ce:	aa0b      	add	r2, sp, #44	@ 0x2c
 80118d0:	4621      	mov	r1, r4
 80118d2:	4628      	mov	r0, r5
 80118d4:	f000 f9d2 	bl	8011c7c <_printf_common>
 80118d8:	3001      	adds	r0, #1
 80118da:	f040 808d 	bne.w	80119f8 <_printf_float+0x1d0>
 80118de:	f04f 30ff 	mov.w	r0, #4294967295
 80118e2:	b00d      	add	sp, #52	@ 0x34
 80118e4:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80118e8:	4642      	mov	r2, r8
 80118ea:	464b      	mov	r3, r9
 80118ec:	4640      	mov	r0, r8
 80118ee:	4649      	mov	r1, r9
 80118f0:	f7ef f954 	bl	8000b9c <__aeabi_dcmpun>
 80118f4:	b140      	cbz	r0, 8011908 <_printf_float+0xe0>
 80118f6:	464b      	mov	r3, r9
 80118f8:	2b00      	cmp	r3, #0
 80118fa:	bfbc      	itt	lt
 80118fc:	232d      	movlt	r3, #45	@ 0x2d
 80118fe:	f884 3043 	strblt.w	r3, [r4, #67]	@ 0x43
 8011902:	4a7e      	ldr	r2, [pc, #504]	@ (8011afc <_printf_float+0x2d4>)
 8011904:	4b7e      	ldr	r3, [pc, #504]	@ (8011b00 <_printf_float+0x2d8>)
 8011906:	e7d4      	b.n	80118b2 <_printf_float+0x8a>
 8011908:	6863      	ldr	r3, [r4, #4]
 801190a:	f00a 02df 	and.w	r2, sl, #223	@ 0xdf
 801190e:	9206      	str	r2, [sp, #24]
 8011910:	1c5a      	adds	r2, r3, #1
 8011912:	d13b      	bne.n	801198c <_printf_float+0x164>
 8011914:	2306      	movs	r3, #6
 8011916:	6063      	str	r3, [r4, #4]
 8011918:	f44b 6280 	orr.w	r2, fp, #1024	@ 0x400
 801191c:	2300      	movs	r3, #0
 801191e:	6022      	str	r2, [r4, #0]
 8011920:	9303      	str	r3, [sp, #12]
 8011922:	ab0a      	add	r3, sp, #40	@ 0x28
 8011924:	e9cd a301 	strd	sl, r3, [sp, #4]
 8011928:	ab09      	add	r3, sp, #36	@ 0x24
 801192a:	9300      	str	r3, [sp, #0]
 801192c:	6861      	ldr	r1, [r4, #4]
 801192e:	ec49 8b10 	vmov	d0, r8, r9
 8011932:	f10d 0323 	add.w	r3, sp, #35	@ 0x23
 8011936:	4628      	mov	r0, r5
 8011938:	f7ff fed6 	bl	80116e8 <__cvt>
 801193c:	9b06      	ldr	r3, [sp, #24]
 801193e:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8011940:	2b47      	cmp	r3, #71	@ 0x47
 8011942:	4680      	mov	r8, r0
 8011944:	d129      	bne.n	801199a <_printf_float+0x172>
 8011946:	1cc8      	adds	r0, r1, #3
 8011948:	db02      	blt.n	8011950 <_printf_float+0x128>
 801194a:	6863      	ldr	r3, [r4, #4]
 801194c:	4299      	cmp	r1, r3
 801194e:	dd41      	ble.n	80119d4 <_printf_float+0x1ac>
 8011950:	f1aa 0a02 	sub.w	sl, sl, #2
 8011954:	fa5f fa8a 	uxtb.w	sl, sl
 8011958:	3901      	subs	r1, #1
 801195a:	4652      	mov	r2, sl
 801195c:	f104 0050 	add.w	r0, r4, #80	@ 0x50
 8011960:	9109      	str	r1, [sp, #36]	@ 0x24
 8011962:	f7ff ff26 	bl	80117b2 <__exponent>
 8011966:	9a0a      	ldr	r2, [sp, #40]	@ 0x28
 8011968:	1813      	adds	r3, r2, r0
 801196a:	2a01      	cmp	r2, #1
 801196c:	4681      	mov	r9, r0
 801196e:	6123      	str	r3, [r4, #16]
 8011970:	dc02      	bgt.n	8011978 <_printf_float+0x150>
 8011972:	6822      	ldr	r2, [r4, #0]
 8011974:	07d2      	lsls	r2, r2, #31
 8011976:	d501      	bpl.n	801197c <_printf_float+0x154>
 8011978:	3301      	adds	r3, #1
 801197a:	6123      	str	r3, [r4, #16]
 801197c:	f89d 3023 	ldrb.w	r3, [sp, #35]	@ 0x23
 8011980:	2b00      	cmp	r3, #0
 8011982:	d0a2      	beq.n	80118ca <_printf_float+0xa2>
 8011984:	232d      	movs	r3, #45	@ 0x2d
 8011986:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 801198a:	e79e      	b.n	80118ca <_printf_float+0xa2>
 801198c:	9a06      	ldr	r2, [sp, #24]
 801198e:	2a47      	cmp	r2, #71	@ 0x47
 8011990:	d1c2      	bne.n	8011918 <_printf_float+0xf0>
 8011992:	2b00      	cmp	r3, #0
 8011994:	d1c0      	bne.n	8011918 <_printf_float+0xf0>
 8011996:	2301      	movs	r3, #1
 8011998:	e7bd      	b.n	8011916 <_printf_float+0xee>
 801199a:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 801199e:	d9db      	bls.n	8011958 <_printf_float+0x130>
 80119a0:	f1ba 0f66 	cmp.w	sl, #102	@ 0x66
 80119a4:	d118      	bne.n	80119d8 <_printf_float+0x1b0>
 80119a6:	2900      	cmp	r1, #0
 80119a8:	6863      	ldr	r3, [r4, #4]
 80119aa:	dd0b      	ble.n	80119c4 <_printf_float+0x19c>
 80119ac:	6121      	str	r1, [r4, #16]
 80119ae:	b913      	cbnz	r3, 80119b6 <_printf_float+0x18e>
 80119b0:	6822      	ldr	r2, [r4, #0]
 80119b2:	07d0      	lsls	r0, r2, #31
 80119b4:	d502      	bpl.n	80119bc <_printf_float+0x194>
 80119b6:	3301      	adds	r3, #1
 80119b8:	440b      	add	r3, r1
 80119ba:	6123      	str	r3, [r4, #16]
 80119bc:	65a1      	str	r1, [r4, #88]	@ 0x58
 80119be:	f04f 0900 	mov.w	r9, #0
 80119c2:	e7db      	b.n	801197c <_printf_float+0x154>
 80119c4:	b913      	cbnz	r3, 80119cc <_printf_float+0x1a4>
 80119c6:	6822      	ldr	r2, [r4, #0]
 80119c8:	07d2      	lsls	r2, r2, #31
 80119ca:	d501      	bpl.n	80119d0 <_printf_float+0x1a8>
 80119cc:	3302      	adds	r3, #2
 80119ce:	e7f4      	b.n	80119ba <_printf_float+0x192>
 80119d0:	2301      	movs	r3, #1
 80119d2:	e7f2      	b.n	80119ba <_printf_float+0x192>
 80119d4:	f04f 0a67 	mov.w	sl, #103	@ 0x67
 80119d8:	9b0a      	ldr	r3, [sp, #40]	@ 0x28
 80119da:	4299      	cmp	r1, r3
 80119dc:	db05      	blt.n	80119ea <_printf_float+0x1c2>
 80119de:	6823      	ldr	r3, [r4, #0]
 80119e0:	6121      	str	r1, [r4, #16]
 80119e2:	07d8      	lsls	r0, r3, #31
 80119e4:	d5ea      	bpl.n	80119bc <_printf_float+0x194>
 80119e6:	1c4b      	adds	r3, r1, #1
 80119e8:	e7e7      	b.n	80119ba <_printf_float+0x192>
 80119ea:	2900      	cmp	r1, #0
 80119ec:	bfd4      	ite	le
 80119ee:	f1c1 0202 	rsble	r2, r1, #2
 80119f2:	2201      	movgt	r2, #1
 80119f4:	4413      	add	r3, r2
 80119f6:	e7e0      	b.n	80119ba <_printf_float+0x192>
 80119f8:	6823      	ldr	r3, [r4, #0]
 80119fa:	055a      	lsls	r2, r3, #21
 80119fc:	d407      	bmi.n	8011a0e <_printf_float+0x1e6>
 80119fe:	6923      	ldr	r3, [r4, #16]
 8011a00:	4642      	mov	r2, r8
 8011a02:	4631      	mov	r1, r6
 8011a04:	4628      	mov	r0, r5
 8011a06:	47b8      	blx	r7
 8011a08:	3001      	adds	r0, #1
 8011a0a:	d12b      	bne.n	8011a64 <_printf_float+0x23c>
 8011a0c:	e767      	b.n	80118de <_printf_float+0xb6>
 8011a0e:	f1ba 0f65 	cmp.w	sl, #101	@ 0x65
 8011a12:	f240 80dd 	bls.w	8011bd0 <_printf_float+0x3a8>
 8011a16:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011a1a:	2200      	movs	r2, #0
 8011a1c:	2300      	movs	r3, #0
 8011a1e:	f7ef f88b 	bl	8000b38 <__aeabi_dcmpeq>
 8011a22:	2800      	cmp	r0, #0
 8011a24:	d033      	beq.n	8011a8e <_printf_float+0x266>
 8011a26:	4a37      	ldr	r2, [pc, #220]	@ (8011b04 <_printf_float+0x2dc>)
 8011a28:	2301      	movs	r3, #1
 8011a2a:	4631      	mov	r1, r6
 8011a2c:	4628      	mov	r0, r5
 8011a2e:	47b8      	blx	r7
 8011a30:	3001      	adds	r0, #1
 8011a32:	f43f af54 	beq.w	80118de <_printf_float+0xb6>
 8011a36:	e9dd 3809 	ldrd	r3, r8, [sp, #36]	@ 0x24
 8011a3a:	4543      	cmp	r3, r8
 8011a3c:	db02      	blt.n	8011a44 <_printf_float+0x21c>
 8011a3e:	6823      	ldr	r3, [r4, #0]
 8011a40:	07d8      	lsls	r0, r3, #31
 8011a42:	d50f      	bpl.n	8011a64 <_printf_float+0x23c>
 8011a44:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011a48:	4631      	mov	r1, r6
 8011a4a:	4628      	mov	r0, r5
 8011a4c:	47b8      	blx	r7
 8011a4e:	3001      	adds	r0, #1
 8011a50:	f43f af45 	beq.w	80118de <_printf_float+0xb6>
 8011a54:	f04f 0900 	mov.w	r9, #0
 8011a58:	f108 38ff 	add.w	r8, r8, #4294967295
 8011a5c:	f104 0a1a 	add.w	sl, r4, #26
 8011a60:	45c8      	cmp	r8, r9
 8011a62:	dc09      	bgt.n	8011a78 <_printf_float+0x250>
 8011a64:	6823      	ldr	r3, [r4, #0]
 8011a66:	079b      	lsls	r3, r3, #30
 8011a68:	f100 8103 	bmi.w	8011c72 <_printf_float+0x44a>
 8011a6c:	68e0      	ldr	r0, [r4, #12]
 8011a6e:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8011a70:	4298      	cmp	r0, r3
 8011a72:	bfb8      	it	lt
 8011a74:	4618      	movlt	r0, r3
 8011a76:	e734      	b.n	80118e2 <_printf_float+0xba>
 8011a78:	2301      	movs	r3, #1
 8011a7a:	4652      	mov	r2, sl
 8011a7c:	4631      	mov	r1, r6
 8011a7e:	4628      	mov	r0, r5
 8011a80:	47b8      	blx	r7
 8011a82:	3001      	adds	r0, #1
 8011a84:	f43f af2b 	beq.w	80118de <_printf_float+0xb6>
 8011a88:	f109 0901 	add.w	r9, r9, #1
 8011a8c:	e7e8      	b.n	8011a60 <_printf_float+0x238>
 8011a8e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011a90:	2b00      	cmp	r3, #0
 8011a92:	dc39      	bgt.n	8011b08 <_printf_float+0x2e0>
 8011a94:	4a1b      	ldr	r2, [pc, #108]	@ (8011b04 <_printf_float+0x2dc>)
 8011a96:	2301      	movs	r3, #1
 8011a98:	4631      	mov	r1, r6
 8011a9a:	4628      	mov	r0, r5
 8011a9c:	47b8      	blx	r7
 8011a9e:	3001      	adds	r0, #1
 8011aa0:	f43f af1d 	beq.w	80118de <_printf_float+0xb6>
 8011aa4:	e9dd 3909 	ldrd	r3, r9, [sp, #36]	@ 0x24
 8011aa8:	ea59 0303 	orrs.w	r3, r9, r3
 8011aac:	d102      	bne.n	8011ab4 <_printf_float+0x28c>
 8011aae:	6823      	ldr	r3, [r4, #0]
 8011ab0:	07d9      	lsls	r1, r3, #31
 8011ab2:	d5d7      	bpl.n	8011a64 <_printf_float+0x23c>
 8011ab4:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011ab8:	4631      	mov	r1, r6
 8011aba:	4628      	mov	r0, r5
 8011abc:	47b8      	blx	r7
 8011abe:	3001      	adds	r0, #1
 8011ac0:	f43f af0d 	beq.w	80118de <_printf_float+0xb6>
 8011ac4:	f04f 0a00 	mov.w	sl, #0
 8011ac8:	f104 0b1a 	add.w	fp, r4, #26
 8011acc:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011ace:	425b      	negs	r3, r3
 8011ad0:	4553      	cmp	r3, sl
 8011ad2:	dc01      	bgt.n	8011ad8 <_printf_float+0x2b0>
 8011ad4:	464b      	mov	r3, r9
 8011ad6:	e793      	b.n	8011a00 <_printf_float+0x1d8>
 8011ad8:	2301      	movs	r3, #1
 8011ada:	465a      	mov	r2, fp
 8011adc:	4631      	mov	r1, r6
 8011ade:	4628      	mov	r0, r5
 8011ae0:	47b8      	blx	r7
 8011ae2:	3001      	adds	r0, #1
 8011ae4:	f43f aefb 	beq.w	80118de <_printf_float+0xb6>
 8011ae8:	f10a 0a01 	add.w	sl, sl, #1
 8011aec:	e7ee      	b.n	8011acc <_printf_float+0x2a4>
 8011aee:	bf00      	nop
 8011af0:	7fefffff 	.word	0x7fefffff
 8011af4:	08015e02 	.word	0x08015e02
 8011af8:	08015dfe 	.word	0x08015dfe
 8011afc:	08015e0a 	.word	0x08015e0a
 8011b00:	08015e06 	.word	0x08015e06
 8011b04:	08015e0e 	.word	0x08015e0e
 8011b08:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011b0a:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011b0e:	4553      	cmp	r3, sl
 8011b10:	bfa8      	it	ge
 8011b12:	4653      	movge	r3, sl
 8011b14:	2b00      	cmp	r3, #0
 8011b16:	4699      	mov	r9, r3
 8011b18:	dc36      	bgt.n	8011b88 <_printf_float+0x360>
 8011b1a:	f04f 0b00 	mov.w	fp, #0
 8011b1e:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b22:	f104 021a 	add.w	r2, r4, #26
 8011b26:	6da3      	ldr	r3, [r4, #88]	@ 0x58
 8011b28:	9306      	str	r3, [sp, #24]
 8011b2a:	eba3 0309 	sub.w	r3, r3, r9
 8011b2e:	455b      	cmp	r3, fp
 8011b30:	dc31      	bgt.n	8011b96 <_printf_float+0x36e>
 8011b32:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b34:	459a      	cmp	sl, r3
 8011b36:	dc3a      	bgt.n	8011bae <_printf_float+0x386>
 8011b38:	6823      	ldr	r3, [r4, #0]
 8011b3a:	07da      	lsls	r2, r3, #31
 8011b3c:	d437      	bmi.n	8011bae <_printf_float+0x386>
 8011b3e:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b40:	ebaa 0903 	sub.w	r9, sl, r3
 8011b44:	9b06      	ldr	r3, [sp, #24]
 8011b46:	ebaa 0303 	sub.w	r3, sl, r3
 8011b4a:	4599      	cmp	r9, r3
 8011b4c:	bfa8      	it	ge
 8011b4e:	4699      	movge	r9, r3
 8011b50:	f1b9 0f00 	cmp.w	r9, #0
 8011b54:	dc33      	bgt.n	8011bbe <_printf_float+0x396>
 8011b56:	f04f 0800 	mov.w	r8, #0
 8011b5a:	ea29 79e9 	bic.w	r9, r9, r9, asr #31
 8011b5e:	f104 0b1a 	add.w	fp, r4, #26
 8011b62:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8011b64:	ebaa 0303 	sub.w	r3, sl, r3
 8011b68:	eba3 0309 	sub.w	r3, r3, r9
 8011b6c:	4543      	cmp	r3, r8
 8011b6e:	f77f af79 	ble.w	8011a64 <_printf_float+0x23c>
 8011b72:	2301      	movs	r3, #1
 8011b74:	465a      	mov	r2, fp
 8011b76:	4631      	mov	r1, r6
 8011b78:	4628      	mov	r0, r5
 8011b7a:	47b8      	blx	r7
 8011b7c:	3001      	adds	r0, #1
 8011b7e:	f43f aeae 	beq.w	80118de <_printf_float+0xb6>
 8011b82:	f108 0801 	add.w	r8, r8, #1
 8011b86:	e7ec      	b.n	8011b62 <_printf_float+0x33a>
 8011b88:	4642      	mov	r2, r8
 8011b8a:	4631      	mov	r1, r6
 8011b8c:	4628      	mov	r0, r5
 8011b8e:	47b8      	blx	r7
 8011b90:	3001      	adds	r0, #1
 8011b92:	d1c2      	bne.n	8011b1a <_printf_float+0x2f2>
 8011b94:	e6a3      	b.n	80118de <_printf_float+0xb6>
 8011b96:	2301      	movs	r3, #1
 8011b98:	4631      	mov	r1, r6
 8011b9a:	4628      	mov	r0, r5
 8011b9c:	9206      	str	r2, [sp, #24]
 8011b9e:	47b8      	blx	r7
 8011ba0:	3001      	adds	r0, #1
 8011ba2:	f43f ae9c 	beq.w	80118de <_printf_float+0xb6>
 8011ba6:	9a06      	ldr	r2, [sp, #24]
 8011ba8:	f10b 0b01 	add.w	fp, fp, #1
 8011bac:	e7bb      	b.n	8011b26 <_printf_float+0x2fe>
 8011bae:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011bb2:	4631      	mov	r1, r6
 8011bb4:	4628      	mov	r0, r5
 8011bb6:	47b8      	blx	r7
 8011bb8:	3001      	adds	r0, #1
 8011bba:	d1c0      	bne.n	8011b3e <_printf_float+0x316>
 8011bbc:	e68f      	b.n	80118de <_printf_float+0xb6>
 8011bbe:	9a06      	ldr	r2, [sp, #24]
 8011bc0:	464b      	mov	r3, r9
 8011bc2:	4442      	add	r2, r8
 8011bc4:	4631      	mov	r1, r6
 8011bc6:	4628      	mov	r0, r5
 8011bc8:	47b8      	blx	r7
 8011bca:	3001      	adds	r0, #1
 8011bcc:	d1c3      	bne.n	8011b56 <_printf_float+0x32e>
 8011bce:	e686      	b.n	80118de <_printf_float+0xb6>
 8011bd0:	f8dd a028 	ldr.w	sl, [sp, #40]	@ 0x28
 8011bd4:	f1ba 0f01 	cmp.w	sl, #1
 8011bd8:	dc01      	bgt.n	8011bde <_printf_float+0x3b6>
 8011bda:	07db      	lsls	r3, r3, #31
 8011bdc:	d536      	bpl.n	8011c4c <_printf_float+0x424>
 8011bde:	2301      	movs	r3, #1
 8011be0:	4642      	mov	r2, r8
 8011be2:	4631      	mov	r1, r6
 8011be4:	4628      	mov	r0, r5
 8011be6:	47b8      	blx	r7
 8011be8:	3001      	adds	r0, #1
 8011bea:	f43f ae78 	beq.w	80118de <_printf_float+0xb6>
 8011bee:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8011bf2:	4631      	mov	r1, r6
 8011bf4:	4628      	mov	r0, r5
 8011bf6:	47b8      	blx	r7
 8011bf8:	3001      	adds	r0, #1
 8011bfa:	f43f ae70 	beq.w	80118de <_printf_float+0xb6>
 8011bfe:	e9d4 0112 	ldrd	r0, r1, [r4, #72]	@ 0x48
 8011c02:	2200      	movs	r2, #0
 8011c04:	2300      	movs	r3, #0
 8011c06:	f10a 3aff 	add.w	sl, sl, #4294967295
 8011c0a:	f7ee ff95 	bl	8000b38 <__aeabi_dcmpeq>
 8011c0e:	b9c0      	cbnz	r0, 8011c42 <_printf_float+0x41a>
 8011c10:	4653      	mov	r3, sl
 8011c12:	f108 0201 	add.w	r2, r8, #1
 8011c16:	4631      	mov	r1, r6
 8011c18:	4628      	mov	r0, r5
 8011c1a:	47b8      	blx	r7
 8011c1c:	3001      	adds	r0, #1
 8011c1e:	d10c      	bne.n	8011c3a <_printf_float+0x412>
 8011c20:	e65d      	b.n	80118de <_printf_float+0xb6>
 8011c22:	2301      	movs	r3, #1
 8011c24:	465a      	mov	r2, fp
 8011c26:	4631      	mov	r1, r6
 8011c28:	4628      	mov	r0, r5
 8011c2a:	47b8      	blx	r7
 8011c2c:	3001      	adds	r0, #1
 8011c2e:	f43f ae56 	beq.w	80118de <_printf_float+0xb6>
 8011c32:	f108 0801 	add.w	r8, r8, #1
 8011c36:	45d0      	cmp	r8, sl
 8011c38:	dbf3      	blt.n	8011c22 <_printf_float+0x3fa>
 8011c3a:	464b      	mov	r3, r9
 8011c3c:	f104 0250 	add.w	r2, r4, #80	@ 0x50
 8011c40:	e6df      	b.n	8011a02 <_printf_float+0x1da>
 8011c42:	f04f 0800 	mov.w	r8, #0
 8011c46:	f104 0b1a 	add.w	fp, r4, #26
 8011c4a:	e7f4      	b.n	8011c36 <_printf_float+0x40e>
 8011c4c:	2301      	movs	r3, #1
 8011c4e:	4642      	mov	r2, r8
 8011c50:	e7e1      	b.n	8011c16 <_printf_float+0x3ee>
 8011c52:	2301      	movs	r3, #1
 8011c54:	464a      	mov	r2, r9
 8011c56:	4631      	mov	r1, r6
 8011c58:	4628      	mov	r0, r5
 8011c5a:	47b8      	blx	r7
 8011c5c:	3001      	adds	r0, #1
 8011c5e:	f43f ae3e 	beq.w	80118de <_printf_float+0xb6>
 8011c62:	f108 0801 	add.w	r8, r8, #1
 8011c66:	68e3      	ldr	r3, [r4, #12]
 8011c68:	990b      	ldr	r1, [sp, #44]	@ 0x2c
 8011c6a:	1a5b      	subs	r3, r3, r1
 8011c6c:	4543      	cmp	r3, r8
 8011c6e:	dcf0      	bgt.n	8011c52 <_printf_float+0x42a>
 8011c70:	e6fc      	b.n	8011a6c <_printf_float+0x244>
 8011c72:	f04f 0800 	mov.w	r8, #0
 8011c76:	f104 0919 	add.w	r9, r4, #25
 8011c7a:	e7f4      	b.n	8011c66 <_printf_float+0x43e>

08011c7c <_printf_common>:
 8011c7c:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8011c80:	4616      	mov	r6, r2
 8011c82:	4698      	mov	r8, r3
 8011c84:	688a      	ldr	r2, [r1, #8]
 8011c86:	690b      	ldr	r3, [r1, #16]
 8011c88:	f8dd 9020 	ldr.w	r9, [sp, #32]
 8011c8c:	4293      	cmp	r3, r2
 8011c8e:	bfb8      	it	lt
 8011c90:	4613      	movlt	r3, r2
 8011c92:	6033      	str	r3, [r6, #0]
 8011c94:	f891 2043 	ldrb.w	r2, [r1, #67]	@ 0x43
 8011c98:	4607      	mov	r7, r0
 8011c9a:	460c      	mov	r4, r1
 8011c9c:	b10a      	cbz	r2, 8011ca2 <_printf_common+0x26>
 8011c9e:	3301      	adds	r3, #1
 8011ca0:	6033      	str	r3, [r6, #0]
 8011ca2:	6823      	ldr	r3, [r4, #0]
 8011ca4:	0699      	lsls	r1, r3, #26
 8011ca6:	bf42      	ittt	mi
 8011ca8:	6833      	ldrmi	r3, [r6, #0]
 8011caa:	3302      	addmi	r3, #2
 8011cac:	6033      	strmi	r3, [r6, #0]
 8011cae:	6825      	ldr	r5, [r4, #0]
 8011cb0:	f015 0506 	ands.w	r5, r5, #6
 8011cb4:	d106      	bne.n	8011cc4 <_printf_common+0x48>
 8011cb6:	f104 0a19 	add.w	sl, r4, #25
 8011cba:	68e3      	ldr	r3, [r4, #12]
 8011cbc:	6832      	ldr	r2, [r6, #0]
 8011cbe:	1a9b      	subs	r3, r3, r2
 8011cc0:	42ab      	cmp	r3, r5
 8011cc2:	dc26      	bgt.n	8011d12 <_printf_common+0x96>
 8011cc4:	f894 3043 	ldrb.w	r3, [r4, #67]	@ 0x43
 8011cc8:	6822      	ldr	r2, [r4, #0]
 8011cca:	3b00      	subs	r3, #0
 8011ccc:	bf18      	it	ne
 8011cce:	2301      	movne	r3, #1
 8011cd0:	0692      	lsls	r2, r2, #26
 8011cd2:	d42b      	bmi.n	8011d2c <_printf_common+0xb0>
 8011cd4:	f104 0243 	add.w	r2, r4, #67	@ 0x43
 8011cd8:	4641      	mov	r1, r8
 8011cda:	4638      	mov	r0, r7
 8011cdc:	47c8      	blx	r9
 8011cde:	3001      	adds	r0, #1
 8011ce0:	d01e      	beq.n	8011d20 <_printf_common+0xa4>
 8011ce2:	6823      	ldr	r3, [r4, #0]
 8011ce4:	6922      	ldr	r2, [r4, #16]
 8011ce6:	f003 0306 	and.w	r3, r3, #6
 8011cea:	2b04      	cmp	r3, #4
 8011cec:	bf02      	ittt	eq
 8011cee:	68e5      	ldreq	r5, [r4, #12]
 8011cf0:	6833      	ldreq	r3, [r6, #0]
 8011cf2:	1aed      	subeq	r5, r5, r3
 8011cf4:	68a3      	ldr	r3, [r4, #8]
 8011cf6:	bf0c      	ite	eq
 8011cf8:	ea25 75e5 	biceq.w	r5, r5, r5, asr #31
 8011cfc:	2500      	movne	r5, #0
 8011cfe:	4293      	cmp	r3, r2
 8011d00:	bfc4      	itt	gt
 8011d02:	1a9b      	subgt	r3, r3, r2
 8011d04:	18ed      	addgt	r5, r5, r3
 8011d06:	2600      	movs	r6, #0
 8011d08:	341a      	adds	r4, #26
 8011d0a:	42b5      	cmp	r5, r6
 8011d0c:	d11a      	bne.n	8011d44 <_printf_common+0xc8>
 8011d0e:	2000      	movs	r0, #0
 8011d10:	e008      	b.n	8011d24 <_printf_common+0xa8>
 8011d12:	2301      	movs	r3, #1
 8011d14:	4652      	mov	r2, sl
 8011d16:	4641      	mov	r1, r8
 8011d18:	4638      	mov	r0, r7
 8011d1a:	47c8      	blx	r9
 8011d1c:	3001      	adds	r0, #1
 8011d1e:	d103      	bne.n	8011d28 <_printf_common+0xac>
 8011d20:	f04f 30ff 	mov.w	r0, #4294967295
 8011d24:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011d28:	3501      	adds	r5, #1
 8011d2a:	e7c6      	b.n	8011cba <_printf_common+0x3e>
 8011d2c:	18e1      	adds	r1, r4, r3
 8011d2e:	1c5a      	adds	r2, r3, #1
 8011d30:	2030      	movs	r0, #48	@ 0x30
 8011d32:	f881 0043 	strb.w	r0, [r1, #67]	@ 0x43
 8011d36:	4422      	add	r2, r4
 8011d38:	f894 1045 	ldrb.w	r1, [r4, #69]	@ 0x45
 8011d3c:	f882 1043 	strb.w	r1, [r2, #67]	@ 0x43
 8011d40:	3302      	adds	r3, #2
 8011d42:	e7c7      	b.n	8011cd4 <_printf_common+0x58>
 8011d44:	2301      	movs	r3, #1
 8011d46:	4622      	mov	r2, r4
 8011d48:	4641      	mov	r1, r8
 8011d4a:	4638      	mov	r0, r7
 8011d4c:	47c8      	blx	r9
 8011d4e:	3001      	adds	r0, #1
 8011d50:	d0e6      	beq.n	8011d20 <_printf_common+0xa4>
 8011d52:	3601      	adds	r6, #1
 8011d54:	e7d9      	b.n	8011d0a <_printf_common+0x8e>
	...

08011d58 <_printf_i>:
 8011d58:	e92d 47ff 	stmdb	sp!, {r0, r1, r2, r3, r4, r5, r6, r7, r8, r9, sl, lr}
 8011d5c:	7e0f      	ldrb	r7, [r1, #24]
 8011d5e:	9e0c      	ldr	r6, [sp, #48]	@ 0x30
 8011d60:	2f78      	cmp	r7, #120	@ 0x78
 8011d62:	4691      	mov	r9, r2
 8011d64:	4680      	mov	r8, r0
 8011d66:	460c      	mov	r4, r1
 8011d68:	469a      	mov	sl, r3
 8011d6a:	f101 0243 	add.w	r2, r1, #67	@ 0x43
 8011d6e:	d807      	bhi.n	8011d80 <_printf_i+0x28>
 8011d70:	2f62      	cmp	r7, #98	@ 0x62
 8011d72:	d80a      	bhi.n	8011d8a <_printf_i+0x32>
 8011d74:	2f00      	cmp	r7, #0
 8011d76:	f000 80d1 	beq.w	8011f1c <_printf_i+0x1c4>
 8011d7a:	2f58      	cmp	r7, #88	@ 0x58
 8011d7c:	f000 80b8 	beq.w	8011ef0 <_printf_i+0x198>
 8011d80:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011d84:	f884 7042 	strb.w	r7, [r4, #66]	@ 0x42
 8011d88:	e03a      	b.n	8011e00 <_printf_i+0xa8>
 8011d8a:	f1a7 0363 	sub.w	r3, r7, #99	@ 0x63
 8011d8e:	2b15      	cmp	r3, #21
 8011d90:	d8f6      	bhi.n	8011d80 <_printf_i+0x28>
 8011d92:	a101      	add	r1, pc, #4	@ (adr r1, 8011d98 <_printf_i+0x40>)
 8011d94:	f851 f023 	ldr.w	pc, [r1, r3, lsl #2]
 8011d98:	08011df1 	.word	0x08011df1
 8011d9c:	08011e05 	.word	0x08011e05
 8011da0:	08011d81 	.word	0x08011d81
 8011da4:	08011d81 	.word	0x08011d81
 8011da8:	08011d81 	.word	0x08011d81
 8011dac:	08011d81 	.word	0x08011d81
 8011db0:	08011e05 	.word	0x08011e05
 8011db4:	08011d81 	.word	0x08011d81
 8011db8:	08011d81 	.word	0x08011d81
 8011dbc:	08011d81 	.word	0x08011d81
 8011dc0:	08011d81 	.word	0x08011d81
 8011dc4:	08011f03 	.word	0x08011f03
 8011dc8:	08011e2f 	.word	0x08011e2f
 8011dcc:	08011ebd 	.word	0x08011ebd
 8011dd0:	08011d81 	.word	0x08011d81
 8011dd4:	08011d81 	.word	0x08011d81
 8011dd8:	08011f25 	.word	0x08011f25
 8011ddc:	08011d81 	.word	0x08011d81
 8011de0:	08011e2f 	.word	0x08011e2f
 8011de4:	08011d81 	.word	0x08011d81
 8011de8:	08011d81 	.word	0x08011d81
 8011dec:	08011ec5 	.word	0x08011ec5
 8011df0:	6833      	ldr	r3, [r6, #0]
 8011df2:	1d1a      	adds	r2, r3, #4
 8011df4:	681b      	ldr	r3, [r3, #0]
 8011df6:	6032      	str	r2, [r6, #0]
 8011df8:	f104 0642 	add.w	r6, r4, #66	@ 0x42
 8011dfc:	f884 3042 	strb.w	r3, [r4, #66]	@ 0x42
 8011e00:	2301      	movs	r3, #1
 8011e02:	e09c      	b.n	8011f3e <_printf_i+0x1e6>
 8011e04:	6833      	ldr	r3, [r6, #0]
 8011e06:	6820      	ldr	r0, [r4, #0]
 8011e08:	1d19      	adds	r1, r3, #4
 8011e0a:	6031      	str	r1, [r6, #0]
 8011e0c:	0606      	lsls	r6, r0, #24
 8011e0e:	d501      	bpl.n	8011e14 <_printf_i+0xbc>
 8011e10:	681d      	ldr	r5, [r3, #0]
 8011e12:	e003      	b.n	8011e1c <_printf_i+0xc4>
 8011e14:	0645      	lsls	r5, r0, #25
 8011e16:	d5fb      	bpl.n	8011e10 <_printf_i+0xb8>
 8011e18:	f9b3 5000 	ldrsh.w	r5, [r3]
 8011e1c:	2d00      	cmp	r5, #0
 8011e1e:	da03      	bge.n	8011e28 <_printf_i+0xd0>
 8011e20:	232d      	movs	r3, #45	@ 0x2d
 8011e22:	426d      	negs	r5, r5
 8011e24:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011e28:	4858      	ldr	r0, [pc, #352]	@ (8011f8c <_printf_i+0x234>)
 8011e2a:	230a      	movs	r3, #10
 8011e2c:	e011      	b.n	8011e52 <_printf_i+0xfa>
 8011e2e:	6821      	ldr	r1, [r4, #0]
 8011e30:	6833      	ldr	r3, [r6, #0]
 8011e32:	0608      	lsls	r0, r1, #24
 8011e34:	f853 5b04 	ldr.w	r5, [r3], #4
 8011e38:	d402      	bmi.n	8011e40 <_printf_i+0xe8>
 8011e3a:	0649      	lsls	r1, r1, #25
 8011e3c:	bf48      	it	mi
 8011e3e:	b2ad      	uxthmi	r5, r5
 8011e40:	2f6f      	cmp	r7, #111	@ 0x6f
 8011e42:	4852      	ldr	r0, [pc, #328]	@ (8011f8c <_printf_i+0x234>)
 8011e44:	6033      	str	r3, [r6, #0]
 8011e46:	bf14      	ite	ne
 8011e48:	230a      	movne	r3, #10
 8011e4a:	2308      	moveq	r3, #8
 8011e4c:	2100      	movs	r1, #0
 8011e4e:	f884 1043 	strb.w	r1, [r4, #67]	@ 0x43
 8011e52:	6866      	ldr	r6, [r4, #4]
 8011e54:	60a6      	str	r6, [r4, #8]
 8011e56:	2e00      	cmp	r6, #0
 8011e58:	db05      	blt.n	8011e66 <_printf_i+0x10e>
 8011e5a:	6821      	ldr	r1, [r4, #0]
 8011e5c:	432e      	orrs	r6, r5
 8011e5e:	f021 0104 	bic.w	r1, r1, #4
 8011e62:	6021      	str	r1, [r4, #0]
 8011e64:	d04b      	beq.n	8011efe <_printf_i+0x1a6>
 8011e66:	4616      	mov	r6, r2
 8011e68:	fbb5 f1f3 	udiv	r1, r5, r3
 8011e6c:	fb03 5711 	mls	r7, r3, r1, r5
 8011e70:	5dc7      	ldrb	r7, [r0, r7]
 8011e72:	f806 7d01 	strb.w	r7, [r6, #-1]!
 8011e76:	462f      	mov	r7, r5
 8011e78:	42bb      	cmp	r3, r7
 8011e7a:	460d      	mov	r5, r1
 8011e7c:	d9f4      	bls.n	8011e68 <_printf_i+0x110>
 8011e7e:	2b08      	cmp	r3, #8
 8011e80:	d10b      	bne.n	8011e9a <_printf_i+0x142>
 8011e82:	6823      	ldr	r3, [r4, #0]
 8011e84:	07df      	lsls	r7, r3, #31
 8011e86:	d508      	bpl.n	8011e9a <_printf_i+0x142>
 8011e88:	6923      	ldr	r3, [r4, #16]
 8011e8a:	6861      	ldr	r1, [r4, #4]
 8011e8c:	4299      	cmp	r1, r3
 8011e8e:	bfde      	ittt	le
 8011e90:	2330      	movle	r3, #48	@ 0x30
 8011e92:	f806 3c01 	strble.w	r3, [r6, #-1]
 8011e96:	f106 36ff 	addle.w	r6, r6, #4294967295
 8011e9a:	1b92      	subs	r2, r2, r6
 8011e9c:	6122      	str	r2, [r4, #16]
 8011e9e:	f8cd a000 	str.w	sl, [sp]
 8011ea2:	464b      	mov	r3, r9
 8011ea4:	aa03      	add	r2, sp, #12
 8011ea6:	4621      	mov	r1, r4
 8011ea8:	4640      	mov	r0, r8
 8011eaa:	f7ff fee7 	bl	8011c7c <_printf_common>
 8011eae:	3001      	adds	r0, #1
 8011eb0:	d14a      	bne.n	8011f48 <_printf_i+0x1f0>
 8011eb2:	f04f 30ff 	mov.w	r0, #4294967295
 8011eb6:	b004      	add	sp, #16
 8011eb8:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8011ebc:	6823      	ldr	r3, [r4, #0]
 8011ebe:	f043 0320 	orr.w	r3, r3, #32
 8011ec2:	6023      	str	r3, [r4, #0]
 8011ec4:	4832      	ldr	r0, [pc, #200]	@ (8011f90 <_printf_i+0x238>)
 8011ec6:	2778      	movs	r7, #120	@ 0x78
 8011ec8:	f884 7045 	strb.w	r7, [r4, #69]	@ 0x45
 8011ecc:	6823      	ldr	r3, [r4, #0]
 8011ece:	6831      	ldr	r1, [r6, #0]
 8011ed0:	061f      	lsls	r7, r3, #24
 8011ed2:	f851 5b04 	ldr.w	r5, [r1], #4
 8011ed6:	d402      	bmi.n	8011ede <_printf_i+0x186>
 8011ed8:	065f      	lsls	r7, r3, #25
 8011eda:	bf48      	it	mi
 8011edc:	b2ad      	uxthmi	r5, r5
 8011ede:	6031      	str	r1, [r6, #0]
 8011ee0:	07d9      	lsls	r1, r3, #31
 8011ee2:	bf44      	itt	mi
 8011ee4:	f043 0320 	orrmi.w	r3, r3, #32
 8011ee8:	6023      	strmi	r3, [r4, #0]
 8011eea:	b11d      	cbz	r5, 8011ef4 <_printf_i+0x19c>
 8011eec:	2310      	movs	r3, #16
 8011eee:	e7ad      	b.n	8011e4c <_printf_i+0xf4>
 8011ef0:	4826      	ldr	r0, [pc, #152]	@ (8011f8c <_printf_i+0x234>)
 8011ef2:	e7e9      	b.n	8011ec8 <_printf_i+0x170>
 8011ef4:	6823      	ldr	r3, [r4, #0]
 8011ef6:	f023 0320 	bic.w	r3, r3, #32
 8011efa:	6023      	str	r3, [r4, #0]
 8011efc:	e7f6      	b.n	8011eec <_printf_i+0x194>
 8011efe:	4616      	mov	r6, r2
 8011f00:	e7bd      	b.n	8011e7e <_printf_i+0x126>
 8011f02:	6833      	ldr	r3, [r6, #0]
 8011f04:	6825      	ldr	r5, [r4, #0]
 8011f06:	6961      	ldr	r1, [r4, #20]
 8011f08:	1d18      	adds	r0, r3, #4
 8011f0a:	6030      	str	r0, [r6, #0]
 8011f0c:	062e      	lsls	r6, r5, #24
 8011f0e:	681b      	ldr	r3, [r3, #0]
 8011f10:	d501      	bpl.n	8011f16 <_printf_i+0x1be>
 8011f12:	6019      	str	r1, [r3, #0]
 8011f14:	e002      	b.n	8011f1c <_printf_i+0x1c4>
 8011f16:	0668      	lsls	r0, r5, #25
 8011f18:	d5fb      	bpl.n	8011f12 <_printf_i+0x1ba>
 8011f1a:	8019      	strh	r1, [r3, #0]
 8011f1c:	2300      	movs	r3, #0
 8011f1e:	6123      	str	r3, [r4, #16]
 8011f20:	4616      	mov	r6, r2
 8011f22:	e7bc      	b.n	8011e9e <_printf_i+0x146>
 8011f24:	6833      	ldr	r3, [r6, #0]
 8011f26:	1d1a      	adds	r2, r3, #4
 8011f28:	6032      	str	r2, [r6, #0]
 8011f2a:	681e      	ldr	r6, [r3, #0]
 8011f2c:	6862      	ldr	r2, [r4, #4]
 8011f2e:	2100      	movs	r1, #0
 8011f30:	4630      	mov	r0, r6
 8011f32:	f7ee f985 	bl	8000240 <memchr>
 8011f36:	b108      	cbz	r0, 8011f3c <_printf_i+0x1e4>
 8011f38:	1b80      	subs	r0, r0, r6
 8011f3a:	6060      	str	r0, [r4, #4]
 8011f3c:	6863      	ldr	r3, [r4, #4]
 8011f3e:	6123      	str	r3, [r4, #16]
 8011f40:	2300      	movs	r3, #0
 8011f42:	f884 3043 	strb.w	r3, [r4, #67]	@ 0x43
 8011f46:	e7aa      	b.n	8011e9e <_printf_i+0x146>
 8011f48:	6923      	ldr	r3, [r4, #16]
 8011f4a:	4632      	mov	r2, r6
 8011f4c:	4649      	mov	r1, r9
 8011f4e:	4640      	mov	r0, r8
 8011f50:	47d0      	blx	sl
 8011f52:	3001      	adds	r0, #1
 8011f54:	d0ad      	beq.n	8011eb2 <_printf_i+0x15a>
 8011f56:	6823      	ldr	r3, [r4, #0]
 8011f58:	079b      	lsls	r3, r3, #30
 8011f5a:	d413      	bmi.n	8011f84 <_printf_i+0x22c>
 8011f5c:	68e0      	ldr	r0, [r4, #12]
 8011f5e:	9b03      	ldr	r3, [sp, #12]
 8011f60:	4298      	cmp	r0, r3
 8011f62:	bfb8      	it	lt
 8011f64:	4618      	movlt	r0, r3
 8011f66:	e7a6      	b.n	8011eb6 <_printf_i+0x15e>
 8011f68:	2301      	movs	r3, #1
 8011f6a:	4632      	mov	r2, r6
 8011f6c:	4649      	mov	r1, r9
 8011f6e:	4640      	mov	r0, r8
 8011f70:	47d0      	blx	sl
 8011f72:	3001      	adds	r0, #1
 8011f74:	d09d      	beq.n	8011eb2 <_printf_i+0x15a>
 8011f76:	3501      	adds	r5, #1
 8011f78:	68e3      	ldr	r3, [r4, #12]
 8011f7a:	9903      	ldr	r1, [sp, #12]
 8011f7c:	1a5b      	subs	r3, r3, r1
 8011f7e:	42ab      	cmp	r3, r5
 8011f80:	dcf2      	bgt.n	8011f68 <_printf_i+0x210>
 8011f82:	e7eb      	b.n	8011f5c <_printf_i+0x204>
 8011f84:	2500      	movs	r5, #0
 8011f86:	f104 0619 	add.w	r6, r4, #25
 8011f8a:	e7f5      	b.n	8011f78 <_printf_i+0x220>
 8011f8c:	08015e10 	.word	0x08015e10
 8011f90:	08015e21 	.word	0x08015e21

08011f94 <std>:
 8011f94:	2300      	movs	r3, #0
 8011f96:	b510      	push	{r4, lr}
 8011f98:	4604      	mov	r4, r0
 8011f9a:	e9c0 3300 	strd	r3, r3, [r0]
 8011f9e:	e9c0 3304 	strd	r3, r3, [r0, #16]
 8011fa2:	6083      	str	r3, [r0, #8]
 8011fa4:	8181      	strh	r1, [r0, #12]
 8011fa6:	6643      	str	r3, [r0, #100]	@ 0x64
 8011fa8:	81c2      	strh	r2, [r0, #14]
 8011faa:	6183      	str	r3, [r0, #24]
 8011fac:	4619      	mov	r1, r3
 8011fae:	2208      	movs	r2, #8
 8011fb0:	305c      	adds	r0, #92	@ 0x5c
 8011fb2:	f000 f916 	bl	80121e2 <memset>
 8011fb6:	4b0d      	ldr	r3, [pc, #52]	@ (8011fec <std+0x58>)
 8011fb8:	6263      	str	r3, [r4, #36]	@ 0x24
 8011fba:	4b0d      	ldr	r3, [pc, #52]	@ (8011ff0 <std+0x5c>)
 8011fbc:	62a3      	str	r3, [r4, #40]	@ 0x28
 8011fbe:	4b0d      	ldr	r3, [pc, #52]	@ (8011ff4 <std+0x60>)
 8011fc0:	62e3      	str	r3, [r4, #44]	@ 0x2c
 8011fc2:	4b0d      	ldr	r3, [pc, #52]	@ (8011ff8 <std+0x64>)
 8011fc4:	6323      	str	r3, [r4, #48]	@ 0x30
 8011fc6:	4b0d      	ldr	r3, [pc, #52]	@ (8011ffc <std+0x68>)
 8011fc8:	6224      	str	r4, [r4, #32]
 8011fca:	429c      	cmp	r4, r3
 8011fcc:	d006      	beq.n	8011fdc <std+0x48>
 8011fce:	f103 0268 	add.w	r2, r3, #104	@ 0x68
 8011fd2:	4294      	cmp	r4, r2
 8011fd4:	d002      	beq.n	8011fdc <std+0x48>
 8011fd6:	33d0      	adds	r3, #208	@ 0xd0
 8011fd8:	429c      	cmp	r4, r3
 8011fda:	d105      	bne.n	8011fe8 <std+0x54>
 8011fdc:	f104 0058 	add.w	r0, r4, #88	@ 0x58
 8011fe0:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8011fe4:	f000 b9e8 	b.w	80123b8 <__retarget_lock_init_recursive>
 8011fe8:	bd10      	pop	{r4, pc}
 8011fea:	bf00      	nop
 8011fec:	0801215d 	.word	0x0801215d
 8011ff0:	0801217f 	.word	0x0801217f
 8011ff4:	080121b7 	.word	0x080121b7
 8011ff8:	080121db 	.word	0x080121db
 8011ffc:	20006bfc 	.word	0x20006bfc

08012000 <stdio_exit_handler>:
 8012000:	4a02      	ldr	r2, [pc, #8]	@ (801200c <stdio_exit_handler+0xc>)
 8012002:	4903      	ldr	r1, [pc, #12]	@ (8012010 <stdio_exit_handler+0x10>)
 8012004:	4803      	ldr	r0, [pc, #12]	@ (8012014 <stdio_exit_handler+0x14>)
 8012006:	f000 b869 	b.w	80120dc <_fwalk_sglue>
 801200a:	bf00      	nop
 801200c:	20000028 	.word	0x20000028
 8012010:	0801469d 	.word	0x0801469d
 8012014:	200001a4 	.word	0x200001a4

08012018 <cleanup_stdio>:
 8012018:	6841      	ldr	r1, [r0, #4]
 801201a:	4b0c      	ldr	r3, [pc, #48]	@ (801204c <cleanup_stdio+0x34>)
 801201c:	4299      	cmp	r1, r3
 801201e:	b510      	push	{r4, lr}
 8012020:	4604      	mov	r4, r0
 8012022:	d001      	beq.n	8012028 <cleanup_stdio+0x10>
 8012024:	f002 fb3a 	bl	801469c <_fflush_r>
 8012028:	68a1      	ldr	r1, [r4, #8]
 801202a:	4b09      	ldr	r3, [pc, #36]	@ (8012050 <cleanup_stdio+0x38>)
 801202c:	4299      	cmp	r1, r3
 801202e:	d002      	beq.n	8012036 <cleanup_stdio+0x1e>
 8012030:	4620      	mov	r0, r4
 8012032:	f002 fb33 	bl	801469c <_fflush_r>
 8012036:	68e1      	ldr	r1, [r4, #12]
 8012038:	4b06      	ldr	r3, [pc, #24]	@ (8012054 <cleanup_stdio+0x3c>)
 801203a:	4299      	cmp	r1, r3
 801203c:	d004      	beq.n	8012048 <cleanup_stdio+0x30>
 801203e:	4620      	mov	r0, r4
 8012040:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012044:	f002 bb2a 	b.w	801469c <_fflush_r>
 8012048:	bd10      	pop	{r4, pc}
 801204a:	bf00      	nop
 801204c:	20006bfc 	.word	0x20006bfc
 8012050:	20006c64 	.word	0x20006c64
 8012054:	20006ccc 	.word	0x20006ccc

08012058 <global_stdio_init.part.0>:
 8012058:	b510      	push	{r4, lr}
 801205a:	4b0b      	ldr	r3, [pc, #44]	@ (8012088 <global_stdio_init.part.0+0x30>)
 801205c:	4c0b      	ldr	r4, [pc, #44]	@ (801208c <global_stdio_init.part.0+0x34>)
 801205e:	4a0c      	ldr	r2, [pc, #48]	@ (8012090 <global_stdio_init.part.0+0x38>)
 8012060:	601a      	str	r2, [r3, #0]
 8012062:	4620      	mov	r0, r4
 8012064:	2200      	movs	r2, #0
 8012066:	2104      	movs	r1, #4
 8012068:	f7ff ff94 	bl	8011f94 <std>
 801206c:	f104 0068 	add.w	r0, r4, #104	@ 0x68
 8012070:	2201      	movs	r2, #1
 8012072:	2109      	movs	r1, #9
 8012074:	f7ff ff8e 	bl	8011f94 <std>
 8012078:	f104 00d0 	add.w	r0, r4, #208	@ 0xd0
 801207c:	2202      	movs	r2, #2
 801207e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8012082:	2112      	movs	r1, #18
 8012084:	f7ff bf86 	b.w	8011f94 <std>
 8012088:	20006d34 	.word	0x20006d34
 801208c:	20006bfc 	.word	0x20006bfc
 8012090:	08012001 	.word	0x08012001

08012094 <__sfp_lock_acquire>:
 8012094:	4801      	ldr	r0, [pc, #4]	@ (801209c <__sfp_lock_acquire+0x8>)
 8012096:	f000 b990 	b.w	80123ba <__retarget_lock_acquire_recursive>
 801209a:	bf00      	nop
 801209c:	20006d3d 	.word	0x20006d3d

080120a0 <__sfp_lock_release>:
 80120a0:	4801      	ldr	r0, [pc, #4]	@ (80120a8 <__sfp_lock_release+0x8>)
 80120a2:	f000 b98b 	b.w	80123bc <__retarget_lock_release_recursive>
 80120a6:	bf00      	nop
 80120a8:	20006d3d 	.word	0x20006d3d

080120ac <__sinit>:
 80120ac:	b510      	push	{r4, lr}
 80120ae:	4604      	mov	r4, r0
 80120b0:	f7ff fff0 	bl	8012094 <__sfp_lock_acquire>
 80120b4:	6a23      	ldr	r3, [r4, #32]
 80120b6:	b11b      	cbz	r3, 80120c0 <__sinit+0x14>
 80120b8:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 80120bc:	f7ff bff0 	b.w	80120a0 <__sfp_lock_release>
 80120c0:	4b04      	ldr	r3, [pc, #16]	@ (80120d4 <__sinit+0x28>)
 80120c2:	6223      	str	r3, [r4, #32]
 80120c4:	4b04      	ldr	r3, [pc, #16]	@ (80120d8 <__sinit+0x2c>)
 80120c6:	681b      	ldr	r3, [r3, #0]
 80120c8:	2b00      	cmp	r3, #0
 80120ca:	d1f5      	bne.n	80120b8 <__sinit+0xc>
 80120cc:	f7ff ffc4 	bl	8012058 <global_stdio_init.part.0>
 80120d0:	e7f2      	b.n	80120b8 <__sinit+0xc>
 80120d2:	bf00      	nop
 80120d4:	08012019 	.word	0x08012019
 80120d8:	20006d34 	.word	0x20006d34

080120dc <_fwalk_sglue>:
 80120dc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 80120e0:	4607      	mov	r7, r0
 80120e2:	4688      	mov	r8, r1
 80120e4:	4614      	mov	r4, r2
 80120e6:	2600      	movs	r6, #0
 80120e8:	e9d4 9501 	ldrd	r9, r5, [r4, #4]
 80120ec:	f1b9 0901 	subs.w	r9, r9, #1
 80120f0:	d505      	bpl.n	80120fe <_fwalk_sglue+0x22>
 80120f2:	6824      	ldr	r4, [r4, #0]
 80120f4:	2c00      	cmp	r4, #0
 80120f6:	d1f7      	bne.n	80120e8 <_fwalk_sglue+0xc>
 80120f8:	4630      	mov	r0, r6
 80120fa:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 80120fe:	89ab      	ldrh	r3, [r5, #12]
 8012100:	2b01      	cmp	r3, #1
 8012102:	d907      	bls.n	8012114 <_fwalk_sglue+0x38>
 8012104:	f9b5 300e 	ldrsh.w	r3, [r5, #14]
 8012108:	3301      	adds	r3, #1
 801210a:	d003      	beq.n	8012114 <_fwalk_sglue+0x38>
 801210c:	4629      	mov	r1, r5
 801210e:	4638      	mov	r0, r7
 8012110:	47c0      	blx	r8
 8012112:	4306      	orrs	r6, r0
 8012114:	3568      	adds	r5, #104	@ 0x68
 8012116:	e7e9      	b.n	80120ec <_fwalk_sglue+0x10>

08012118 <siprintf>:
 8012118:	b40e      	push	{r1, r2, r3}
 801211a:	b510      	push	{r4, lr}
 801211c:	b09d      	sub	sp, #116	@ 0x74
 801211e:	ab1f      	add	r3, sp, #124	@ 0x7c
 8012120:	9002      	str	r0, [sp, #8]
 8012122:	9006      	str	r0, [sp, #24]
 8012124:	f06f 4100 	mvn.w	r1, #2147483648	@ 0x80000000
 8012128:	480a      	ldr	r0, [pc, #40]	@ (8012154 <siprintf+0x3c>)
 801212a:	9107      	str	r1, [sp, #28]
 801212c:	9104      	str	r1, [sp, #16]
 801212e:	490a      	ldr	r1, [pc, #40]	@ (8012158 <siprintf+0x40>)
 8012130:	f853 2b04 	ldr.w	r2, [r3], #4
 8012134:	9105      	str	r1, [sp, #20]
 8012136:	2400      	movs	r4, #0
 8012138:	a902      	add	r1, sp, #8
 801213a:	6800      	ldr	r0, [r0, #0]
 801213c:	9301      	str	r3, [sp, #4]
 801213e:	941b      	str	r4, [sp, #108]	@ 0x6c
 8012140:	f002 f92c 	bl	801439c <_svfiprintf_r>
 8012144:	9b02      	ldr	r3, [sp, #8]
 8012146:	701c      	strb	r4, [r3, #0]
 8012148:	b01d      	add	sp, #116	@ 0x74
 801214a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 801214e:	b003      	add	sp, #12
 8012150:	4770      	bx	lr
 8012152:	bf00      	nop
 8012154:	200001a0 	.word	0x200001a0
 8012158:	ffff0208 	.word	0xffff0208

0801215c <__sread>:
 801215c:	b510      	push	{r4, lr}
 801215e:	460c      	mov	r4, r1
 8012160:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012164:	f000 f8da 	bl	801231c <_read_r>
 8012168:	2800      	cmp	r0, #0
 801216a:	bfab      	itete	ge
 801216c:	6d63      	ldrge	r3, [r4, #84]	@ 0x54
 801216e:	89a3      	ldrhlt	r3, [r4, #12]
 8012170:	181b      	addge	r3, r3, r0
 8012172:	f423 5380 	biclt.w	r3, r3, #4096	@ 0x1000
 8012176:	bfac      	ite	ge
 8012178:	6563      	strge	r3, [r4, #84]	@ 0x54
 801217a:	81a3      	strhlt	r3, [r4, #12]
 801217c:	bd10      	pop	{r4, pc}

0801217e <__swrite>:
 801217e:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8012182:	461f      	mov	r7, r3
 8012184:	898b      	ldrh	r3, [r1, #12]
 8012186:	05db      	lsls	r3, r3, #23
 8012188:	4605      	mov	r5, r0
 801218a:	460c      	mov	r4, r1
 801218c:	4616      	mov	r6, r2
 801218e:	d505      	bpl.n	801219c <__swrite+0x1e>
 8012190:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8012194:	2302      	movs	r3, #2
 8012196:	2200      	movs	r2, #0
 8012198:	f000 f8ae 	bl	80122f8 <_lseek_r>
 801219c:	89a3      	ldrh	r3, [r4, #12]
 801219e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 80121a2:	f423 5380 	bic.w	r3, r3, #4096	@ 0x1000
 80121a6:	81a3      	strh	r3, [r4, #12]
 80121a8:	4632      	mov	r2, r6
 80121aa:	463b      	mov	r3, r7
 80121ac:	4628      	mov	r0, r5
 80121ae:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80121b2:	f000 b8c5 	b.w	8012340 <_write_r>

080121b6 <__sseek>:
 80121b6:	b510      	push	{r4, lr}
 80121b8:	460c      	mov	r4, r1
 80121ba:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121be:	f000 f89b 	bl	80122f8 <_lseek_r>
 80121c2:	1c43      	adds	r3, r0, #1
 80121c4:	89a3      	ldrh	r3, [r4, #12]
 80121c6:	bf15      	itete	ne
 80121c8:	6560      	strne	r0, [r4, #84]	@ 0x54
 80121ca:	f423 5380 	biceq.w	r3, r3, #4096	@ 0x1000
 80121ce:	f443 5380 	orrne.w	r3, r3, #4096	@ 0x1000
 80121d2:	81a3      	strheq	r3, [r4, #12]
 80121d4:	bf18      	it	ne
 80121d6:	81a3      	strhne	r3, [r4, #12]
 80121d8:	bd10      	pop	{r4, pc}

080121da <__sclose>:
 80121da:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 80121de:	f000 b87b 	b.w	80122d8 <_close_r>

080121e2 <memset>:
 80121e2:	4402      	add	r2, r0
 80121e4:	4603      	mov	r3, r0
 80121e6:	4293      	cmp	r3, r2
 80121e8:	d100      	bne.n	80121ec <memset+0xa>
 80121ea:	4770      	bx	lr
 80121ec:	f803 1b01 	strb.w	r1, [r3], #1
 80121f0:	e7f9      	b.n	80121e6 <memset+0x4>

080121f2 <strncmp>:
 80121f2:	b510      	push	{r4, lr}
 80121f4:	b16a      	cbz	r2, 8012212 <strncmp+0x20>
 80121f6:	3901      	subs	r1, #1
 80121f8:	1884      	adds	r4, r0, r2
 80121fa:	f810 2b01 	ldrb.w	r2, [r0], #1
 80121fe:	f811 3f01 	ldrb.w	r3, [r1, #1]!
 8012202:	429a      	cmp	r2, r3
 8012204:	d103      	bne.n	801220e <strncmp+0x1c>
 8012206:	42a0      	cmp	r0, r4
 8012208:	d001      	beq.n	801220e <strncmp+0x1c>
 801220a:	2a00      	cmp	r2, #0
 801220c:	d1f5      	bne.n	80121fa <strncmp+0x8>
 801220e:	1ad0      	subs	r0, r2, r3
 8012210:	bd10      	pop	{r4, pc}
 8012212:	4610      	mov	r0, r2
 8012214:	e7fc      	b.n	8012210 <strncmp+0x1e>
	...

08012218 <strtok>:
 8012218:	4b16      	ldr	r3, [pc, #88]	@ (8012274 <strtok+0x5c>)
 801221a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801221e:	681f      	ldr	r7, [r3, #0]
 8012220:	6c7c      	ldr	r4, [r7, #68]	@ 0x44
 8012222:	4605      	mov	r5, r0
 8012224:	460e      	mov	r6, r1
 8012226:	b9ec      	cbnz	r4, 8012264 <strtok+0x4c>
 8012228:	2050      	movs	r0, #80	@ 0x50
 801222a:	f001 fadd 	bl	80137e8 <malloc>
 801222e:	4602      	mov	r2, r0
 8012230:	6478      	str	r0, [r7, #68]	@ 0x44
 8012232:	b920      	cbnz	r0, 801223e <strtok+0x26>
 8012234:	4b10      	ldr	r3, [pc, #64]	@ (8012278 <strtok+0x60>)
 8012236:	4811      	ldr	r0, [pc, #68]	@ (801227c <strtok+0x64>)
 8012238:	215b      	movs	r1, #91	@ 0x5b
 801223a:	f000 f8d9 	bl	80123f0 <__assert_func>
 801223e:	e9c0 4400 	strd	r4, r4, [r0]
 8012242:	e9c0 4402 	strd	r4, r4, [r0, #8]
 8012246:	e9c0 4404 	strd	r4, r4, [r0, #16]
 801224a:	e9c0 440a 	strd	r4, r4, [r0, #40]	@ 0x28
 801224e:	e9c0 440c 	strd	r4, r4, [r0, #48]	@ 0x30
 8012252:	e9c0 440e 	strd	r4, r4, [r0, #56]	@ 0x38
 8012256:	e9c0 4410 	strd	r4, r4, [r0, #64]	@ 0x40
 801225a:	e9c0 4412 	strd	r4, r4, [r0, #72]	@ 0x48
 801225e:	6184      	str	r4, [r0, #24]
 8012260:	7704      	strb	r4, [r0, #28]
 8012262:	6244      	str	r4, [r0, #36]	@ 0x24
 8012264:	6c7a      	ldr	r2, [r7, #68]	@ 0x44
 8012266:	4631      	mov	r1, r6
 8012268:	4628      	mov	r0, r5
 801226a:	2301      	movs	r3, #1
 801226c:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 8012270:	f000 b806 	b.w	8012280 <__strtok_r>
 8012274:	200001a0 	.word	0x200001a0
 8012278:	08015e32 	.word	0x08015e32
 801227c:	08015e49 	.word	0x08015e49

08012280 <__strtok_r>:
 8012280:	b5f0      	push	{r4, r5, r6, r7, lr}
 8012282:	4604      	mov	r4, r0
 8012284:	b908      	cbnz	r0, 801228a <__strtok_r+0xa>
 8012286:	6814      	ldr	r4, [r2, #0]
 8012288:	b144      	cbz	r4, 801229c <__strtok_r+0x1c>
 801228a:	4620      	mov	r0, r4
 801228c:	f814 5b01 	ldrb.w	r5, [r4], #1
 8012290:	460f      	mov	r7, r1
 8012292:	f817 6b01 	ldrb.w	r6, [r7], #1
 8012296:	b91e      	cbnz	r6, 80122a0 <__strtok_r+0x20>
 8012298:	b965      	cbnz	r5, 80122b4 <__strtok_r+0x34>
 801229a:	6015      	str	r5, [r2, #0]
 801229c:	2000      	movs	r0, #0
 801229e:	e005      	b.n	80122ac <__strtok_r+0x2c>
 80122a0:	42b5      	cmp	r5, r6
 80122a2:	d1f6      	bne.n	8012292 <__strtok_r+0x12>
 80122a4:	2b00      	cmp	r3, #0
 80122a6:	d1f0      	bne.n	801228a <__strtok_r+0xa>
 80122a8:	6014      	str	r4, [r2, #0]
 80122aa:	7003      	strb	r3, [r0, #0]
 80122ac:	bdf0      	pop	{r4, r5, r6, r7, pc}
 80122ae:	461c      	mov	r4, r3
 80122b0:	e00c      	b.n	80122cc <__strtok_r+0x4c>
 80122b2:	b91d      	cbnz	r5, 80122bc <__strtok_r+0x3c>
 80122b4:	4627      	mov	r7, r4
 80122b6:	f814 3b01 	ldrb.w	r3, [r4], #1
 80122ba:	460e      	mov	r6, r1
 80122bc:	f816 5b01 	ldrb.w	r5, [r6], #1
 80122c0:	42ab      	cmp	r3, r5
 80122c2:	d1f6      	bne.n	80122b2 <__strtok_r+0x32>
 80122c4:	2b00      	cmp	r3, #0
 80122c6:	d0f2      	beq.n	80122ae <__strtok_r+0x2e>
 80122c8:	2300      	movs	r3, #0
 80122ca:	703b      	strb	r3, [r7, #0]
 80122cc:	6014      	str	r4, [r2, #0]
 80122ce:	e7ed      	b.n	80122ac <__strtok_r+0x2c>

080122d0 <_localeconv_r>:
 80122d0:	4800      	ldr	r0, [pc, #0]	@ (80122d4 <_localeconv_r+0x4>)
 80122d2:	4770      	bx	lr
 80122d4:	20000124 	.word	0x20000124

080122d8 <_close_r>:
 80122d8:	b538      	push	{r3, r4, r5, lr}
 80122da:	4d06      	ldr	r5, [pc, #24]	@ (80122f4 <_close_r+0x1c>)
 80122dc:	2300      	movs	r3, #0
 80122de:	4604      	mov	r4, r0
 80122e0:	4608      	mov	r0, r1
 80122e2:	602b      	str	r3, [r5, #0]
 80122e4:	f7f2 fa9a 	bl	800481c <_close>
 80122e8:	1c43      	adds	r3, r0, #1
 80122ea:	d102      	bne.n	80122f2 <_close_r+0x1a>
 80122ec:	682b      	ldr	r3, [r5, #0]
 80122ee:	b103      	cbz	r3, 80122f2 <_close_r+0x1a>
 80122f0:	6023      	str	r3, [r4, #0]
 80122f2:	bd38      	pop	{r3, r4, r5, pc}
 80122f4:	20006d38 	.word	0x20006d38

080122f8 <_lseek_r>:
 80122f8:	b538      	push	{r3, r4, r5, lr}
 80122fa:	4d07      	ldr	r5, [pc, #28]	@ (8012318 <_lseek_r+0x20>)
 80122fc:	4604      	mov	r4, r0
 80122fe:	4608      	mov	r0, r1
 8012300:	4611      	mov	r1, r2
 8012302:	2200      	movs	r2, #0
 8012304:	602a      	str	r2, [r5, #0]
 8012306:	461a      	mov	r2, r3
 8012308:	f7f2 faaf 	bl	800486a <_lseek>
 801230c:	1c43      	adds	r3, r0, #1
 801230e:	d102      	bne.n	8012316 <_lseek_r+0x1e>
 8012310:	682b      	ldr	r3, [r5, #0]
 8012312:	b103      	cbz	r3, 8012316 <_lseek_r+0x1e>
 8012314:	6023      	str	r3, [r4, #0]
 8012316:	bd38      	pop	{r3, r4, r5, pc}
 8012318:	20006d38 	.word	0x20006d38

0801231c <_read_r>:
 801231c:	b538      	push	{r3, r4, r5, lr}
 801231e:	4d07      	ldr	r5, [pc, #28]	@ (801233c <_read_r+0x20>)
 8012320:	4604      	mov	r4, r0
 8012322:	4608      	mov	r0, r1
 8012324:	4611      	mov	r1, r2
 8012326:	2200      	movs	r2, #0
 8012328:	602a      	str	r2, [r5, #0]
 801232a:	461a      	mov	r2, r3
 801232c:	f7f2 fa3d 	bl	80047aa <_read>
 8012330:	1c43      	adds	r3, r0, #1
 8012332:	d102      	bne.n	801233a <_read_r+0x1e>
 8012334:	682b      	ldr	r3, [r5, #0]
 8012336:	b103      	cbz	r3, 801233a <_read_r+0x1e>
 8012338:	6023      	str	r3, [r4, #0]
 801233a:	bd38      	pop	{r3, r4, r5, pc}
 801233c:	20006d38 	.word	0x20006d38

08012340 <_write_r>:
 8012340:	b538      	push	{r3, r4, r5, lr}
 8012342:	4d07      	ldr	r5, [pc, #28]	@ (8012360 <_write_r+0x20>)
 8012344:	4604      	mov	r4, r0
 8012346:	4608      	mov	r0, r1
 8012348:	4611      	mov	r1, r2
 801234a:	2200      	movs	r2, #0
 801234c:	602a      	str	r2, [r5, #0]
 801234e:	461a      	mov	r2, r3
 8012350:	f7f2 fa48 	bl	80047e4 <_write>
 8012354:	1c43      	adds	r3, r0, #1
 8012356:	d102      	bne.n	801235e <_write_r+0x1e>
 8012358:	682b      	ldr	r3, [r5, #0]
 801235a:	b103      	cbz	r3, 801235e <_write_r+0x1e>
 801235c:	6023      	str	r3, [r4, #0]
 801235e:	bd38      	pop	{r3, r4, r5, pc}
 8012360:	20006d38 	.word	0x20006d38

08012364 <__errno>:
 8012364:	4b01      	ldr	r3, [pc, #4]	@ (801236c <__errno+0x8>)
 8012366:	6818      	ldr	r0, [r3, #0]
 8012368:	4770      	bx	lr
 801236a:	bf00      	nop
 801236c:	200001a0 	.word	0x200001a0

08012370 <__libc_init_array>:
 8012370:	b570      	push	{r4, r5, r6, lr}
 8012372:	4d0d      	ldr	r5, [pc, #52]	@ (80123a8 <__libc_init_array+0x38>)
 8012374:	4c0d      	ldr	r4, [pc, #52]	@ (80123ac <__libc_init_array+0x3c>)
 8012376:	1b64      	subs	r4, r4, r5
 8012378:	10a4      	asrs	r4, r4, #2
 801237a:	2600      	movs	r6, #0
 801237c:	42a6      	cmp	r6, r4
 801237e:	d109      	bne.n	8012394 <__libc_init_array+0x24>
 8012380:	4d0b      	ldr	r5, [pc, #44]	@ (80123b0 <__libc_init_array+0x40>)
 8012382:	4c0c      	ldr	r4, [pc, #48]	@ (80123b4 <__libc_init_array+0x44>)
 8012384:	f003 fbe8 	bl	8015b58 <_init>
 8012388:	1b64      	subs	r4, r4, r5
 801238a:	10a4      	asrs	r4, r4, #2
 801238c:	2600      	movs	r6, #0
 801238e:	42a6      	cmp	r6, r4
 8012390:	d105      	bne.n	801239e <__libc_init_array+0x2e>
 8012392:	bd70      	pop	{r4, r5, r6, pc}
 8012394:	f855 3b04 	ldr.w	r3, [r5], #4
 8012398:	4798      	blx	r3
 801239a:	3601      	adds	r6, #1
 801239c:	e7ee      	b.n	801237c <__libc_init_array+0xc>
 801239e:	f855 3b04 	ldr.w	r3, [r5], #4
 80123a2:	4798      	blx	r3
 80123a4:	3601      	adds	r6, #1
 80123a6:	e7f2      	b.n	801238e <__libc_init_array+0x1e>
 80123a8:	0801668c 	.word	0x0801668c
 80123ac:	0801668c 	.word	0x0801668c
 80123b0:	0801668c 	.word	0x0801668c
 80123b4:	08016690 	.word	0x08016690

080123b8 <__retarget_lock_init_recursive>:
 80123b8:	4770      	bx	lr

080123ba <__retarget_lock_acquire_recursive>:
 80123ba:	4770      	bx	lr

080123bc <__retarget_lock_release_recursive>:
 80123bc:	4770      	bx	lr

080123be <memcpy>:
 80123be:	440a      	add	r2, r1
 80123c0:	4291      	cmp	r1, r2
 80123c2:	f100 33ff 	add.w	r3, r0, #4294967295
 80123c6:	d100      	bne.n	80123ca <memcpy+0xc>
 80123c8:	4770      	bx	lr
 80123ca:	b510      	push	{r4, lr}
 80123cc:	f811 4b01 	ldrb.w	r4, [r1], #1
 80123d0:	f803 4f01 	strb.w	r4, [r3, #1]!
 80123d4:	4291      	cmp	r1, r2
 80123d6:	d1f9      	bne.n	80123cc <memcpy+0xe>
 80123d8:	bd10      	pop	{r4, pc}
 80123da:	0000      	movs	r0, r0
 80123dc:	0000      	movs	r0, r0
	...

080123e0 <nan>:
 80123e0:	ed9f 0b01 	vldr	d0, [pc, #4]	@ 80123e8 <nan+0x8>
 80123e4:	4770      	bx	lr
 80123e6:	bf00      	nop
 80123e8:	00000000 	.word	0x00000000
 80123ec:	7ff80000 	.word	0x7ff80000

080123f0 <__assert_func>:
 80123f0:	b51f      	push	{r0, r1, r2, r3, r4, lr}
 80123f2:	4614      	mov	r4, r2
 80123f4:	461a      	mov	r2, r3
 80123f6:	4b09      	ldr	r3, [pc, #36]	@ (801241c <__assert_func+0x2c>)
 80123f8:	681b      	ldr	r3, [r3, #0]
 80123fa:	4605      	mov	r5, r0
 80123fc:	68d8      	ldr	r0, [r3, #12]
 80123fe:	b14c      	cbz	r4, 8012414 <__assert_func+0x24>
 8012400:	4b07      	ldr	r3, [pc, #28]	@ (8012420 <__assert_func+0x30>)
 8012402:	9100      	str	r1, [sp, #0]
 8012404:	e9cd 3401 	strd	r3, r4, [sp, #4]
 8012408:	4906      	ldr	r1, [pc, #24]	@ (8012424 <__assert_func+0x34>)
 801240a:	462b      	mov	r3, r5
 801240c:	f002 f96e 	bl	80146ec <fiprintf>
 8012410:	f002 f9a8 	bl	8014764 <abort>
 8012414:	4b04      	ldr	r3, [pc, #16]	@ (8012428 <__assert_func+0x38>)
 8012416:	461c      	mov	r4, r3
 8012418:	e7f3      	b.n	8012402 <__assert_func+0x12>
 801241a:	bf00      	nop
 801241c:	200001a0 	.word	0x200001a0
 8012420:	08015eab 	.word	0x08015eab
 8012424:	08015eb8 	.word	0x08015eb8
 8012428:	08015ee6 	.word	0x08015ee6

0801242c <quorem>:
 801242c:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012430:	6903      	ldr	r3, [r0, #16]
 8012432:	690c      	ldr	r4, [r1, #16]
 8012434:	42a3      	cmp	r3, r4
 8012436:	4607      	mov	r7, r0
 8012438:	db7e      	blt.n	8012538 <quorem+0x10c>
 801243a:	3c01      	subs	r4, #1
 801243c:	f101 0814 	add.w	r8, r1, #20
 8012440:	00a3      	lsls	r3, r4, #2
 8012442:	f100 0514 	add.w	r5, r0, #20
 8012446:	9300      	str	r3, [sp, #0]
 8012448:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801244c:	9301      	str	r3, [sp, #4]
 801244e:	f858 3024 	ldr.w	r3, [r8, r4, lsl #2]
 8012452:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012456:	3301      	adds	r3, #1
 8012458:	429a      	cmp	r2, r3
 801245a:	eb08 0984 	add.w	r9, r8, r4, lsl #2
 801245e:	fbb2 f6f3 	udiv	r6, r2, r3
 8012462:	d32e      	bcc.n	80124c2 <quorem+0x96>
 8012464:	f04f 0a00 	mov.w	sl, #0
 8012468:	46c4      	mov	ip, r8
 801246a:	46ae      	mov	lr, r5
 801246c:	46d3      	mov	fp, sl
 801246e:	f85c 3b04 	ldr.w	r3, [ip], #4
 8012472:	b298      	uxth	r0, r3
 8012474:	fb06 a000 	mla	r0, r6, r0, sl
 8012478:	0c02      	lsrs	r2, r0, #16
 801247a:	0c1b      	lsrs	r3, r3, #16
 801247c:	fb06 2303 	mla	r3, r6, r3, r2
 8012480:	f8de 2000 	ldr.w	r2, [lr]
 8012484:	b280      	uxth	r0, r0
 8012486:	b292      	uxth	r2, r2
 8012488:	1a12      	subs	r2, r2, r0
 801248a:	445a      	add	r2, fp
 801248c:	f8de 0000 	ldr.w	r0, [lr]
 8012490:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8012494:	b29b      	uxth	r3, r3
 8012496:	ebc3 4322 	rsb	r3, r3, r2, asr #16
 801249a:	eb03 4310 	add.w	r3, r3, r0, lsr #16
 801249e:	b292      	uxth	r2, r2
 80124a0:	ea42 4203 	orr.w	r2, r2, r3, lsl #16
 80124a4:	45e1      	cmp	r9, ip
 80124a6:	f84e 2b04 	str.w	r2, [lr], #4
 80124aa:	ea4f 4b23 	mov.w	fp, r3, asr #16
 80124ae:	d2de      	bcs.n	801246e <quorem+0x42>
 80124b0:	9b00      	ldr	r3, [sp, #0]
 80124b2:	58eb      	ldr	r3, [r5, r3]
 80124b4:	b92b      	cbnz	r3, 80124c2 <quorem+0x96>
 80124b6:	9b01      	ldr	r3, [sp, #4]
 80124b8:	3b04      	subs	r3, #4
 80124ba:	429d      	cmp	r5, r3
 80124bc:	461a      	mov	r2, r3
 80124be:	d32f      	bcc.n	8012520 <quorem+0xf4>
 80124c0:	613c      	str	r4, [r7, #16]
 80124c2:	4638      	mov	r0, r7
 80124c4:	f001 fd14 	bl	8013ef0 <__mcmp>
 80124c8:	2800      	cmp	r0, #0
 80124ca:	db25      	blt.n	8012518 <quorem+0xec>
 80124cc:	4629      	mov	r1, r5
 80124ce:	2000      	movs	r0, #0
 80124d0:	f858 2b04 	ldr.w	r2, [r8], #4
 80124d4:	f8d1 c000 	ldr.w	ip, [r1]
 80124d8:	fa1f fe82 	uxth.w	lr, r2
 80124dc:	fa1f f38c 	uxth.w	r3, ip
 80124e0:	eba3 030e 	sub.w	r3, r3, lr
 80124e4:	4403      	add	r3, r0
 80124e6:	0c12      	lsrs	r2, r2, #16
 80124e8:	ebc2 4223 	rsb	r2, r2, r3, asr #16
 80124ec:	eb02 421c 	add.w	r2, r2, ip, lsr #16
 80124f0:	b29b      	uxth	r3, r3
 80124f2:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 80124f6:	45c1      	cmp	r9, r8
 80124f8:	f841 3b04 	str.w	r3, [r1], #4
 80124fc:	ea4f 4022 	mov.w	r0, r2, asr #16
 8012500:	d2e6      	bcs.n	80124d0 <quorem+0xa4>
 8012502:	f855 2024 	ldr.w	r2, [r5, r4, lsl #2]
 8012506:	eb05 0384 	add.w	r3, r5, r4, lsl #2
 801250a:	b922      	cbnz	r2, 8012516 <quorem+0xea>
 801250c:	3b04      	subs	r3, #4
 801250e:	429d      	cmp	r5, r3
 8012510:	461a      	mov	r2, r3
 8012512:	d30b      	bcc.n	801252c <quorem+0x100>
 8012514:	613c      	str	r4, [r7, #16]
 8012516:	3601      	adds	r6, #1
 8012518:	4630      	mov	r0, r6
 801251a:	b003      	add	sp, #12
 801251c:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8012520:	6812      	ldr	r2, [r2, #0]
 8012522:	3b04      	subs	r3, #4
 8012524:	2a00      	cmp	r2, #0
 8012526:	d1cb      	bne.n	80124c0 <quorem+0x94>
 8012528:	3c01      	subs	r4, #1
 801252a:	e7c6      	b.n	80124ba <quorem+0x8e>
 801252c:	6812      	ldr	r2, [r2, #0]
 801252e:	3b04      	subs	r3, #4
 8012530:	2a00      	cmp	r2, #0
 8012532:	d1ef      	bne.n	8012514 <quorem+0xe8>
 8012534:	3c01      	subs	r4, #1
 8012536:	e7ea      	b.n	801250e <quorem+0xe2>
 8012538:	2000      	movs	r0, #0
 801253a:	e7ee      	b.n	801251a <quorem+0xee>
 801253c:	0000      	movs	r0, r0
	...

08012540 <_dtoa_r>:
 8012540:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8012544:	69c7      	ldr	r7, [r0, #28]
 8012546:	b097      	sub	sp, #92	@ 0x5c
 8012548:	ed8d 0b04 	vstr	d0, [sp, #16]
 801254c:	ec55 4b10 	vmov	r4, r5, d0
 8012550:	9e20      	ldr	r6, [sp, #128]	@ 0x80
 8012552:	9107      	str	r1, [sp, #28]
 8012554:	4681      	mov	r9, r0
 8012556:	920c      	str	r2, [sp, #48]	@ 0x30
 8012558:	9311      	str	r3, [sp, #68]	@ 0x44
 801255a:	b97f      	cbnz	r7, 801257c <_dtoa_r+0x3c>
 801255c:	2010      	movs	r0, #16
 801255e:	f001 f943 	bl	80137e8 <malloc>
 8012562:	4602      	mov	r2, r0
 8012564:	f8c9 001c 	str.w	r0, [r9, #28]
 8012568:	b920      	cbnz	r0, 8012574 <_dtoa_r+0x34>
 801256a:	4ba9      	ldr	r3, [pc, #676]	@ (8012810 <_dtoa_r+0x2d0>)
 801256c:	21ef      	movs	r1, #239	@ 0xef
 801256e:	48a9      	ldr	r0, [pc, #676]	@ (8012814 <_dtoa_r+0x2d4>)
 8012570:	f7ff ff3e 	bl	80123f0 <__assert_func>
 8012574:	e9c0 7701 	strd	r7, r7, [r0, #4]
 8012578:	6007      	str	r7, [r0, #0]
 801257a:	60c7      	str	r7, [r0, #12]
 801257c:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012580:	6819      	ldr	r1, [r3, #0]
 8012582:	b159      	cbz	r1, 801259c <_dtoa_r+0x5c>
 8012584:	685a      	ldr	r2, [r3, #4]
 8012586:	604a      	str	r2, [r1, #4]
 8012588:	2301      	movs	r3, #1
 801258a:	4093      	lsls	r3, r2
 801258c:	608b      	str	r3, [r1, #8]
 801258e:	4648      	mov	r0, r9
 8012590:	f001 fa32 	bl	80139f8 <_Bfree>
 8012594:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012598:	2200      	movs	r2, #0
 801259a:	601a      	str	r2, [r3, #0]
 801259c:	1e2b      	subs	r3, r5, #0
 801259e:	bfb9      	ittee	lt
 80125a0:	f023 4300 	biclt.w	r3, r3, #2147483648	@ 0x80000000
 80125a4:	9305      	strlt	r3, [sp, #20]
 80125a6:	2300      	movge	r3, #0
 80125a8:	6033      	strge	r3, [r6, #0]
 80125aa:	9f05      	ldr	r7, [sp, #20]
 80125ac:	4b9a      	ldr	r3, [pc, #616]	@ (8012818 <_dtoa_r+0x2d8>)
 80125ae:	bfbc      	itt	lt
 80125b0:	2201      	movlt	r2, #1
 80125b2:	6032      	strlt	r2, [r6, #0]
 80125b4:	43bb      	bics	r3, r7
 80125b6:	d112      	bne.n	80125de <_dtoa_r+0x9e>
 80125b8:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80125ba:	f242 730f 	movw	r3, #9999	@ 0x270f
 80125be:	6013      	str	r3, [r2, #0]
 80125c0:	f3c7 0313 	ubfx	r3, r7, #0, #20
 80125c4:	4323      	orrs	r3, r4
 80125c6:	f000 855a 	beq.w	801307e <_dtoa_r+0xb3e>
 80125ca:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80125cc:	f8df a25c 	ldr.w	sl, [pc, #604]	@ 801282c <_dtoa_r+0x2ec>
 80125d0:	2b00      	cmp	r3, #0
 80125d2:	f000 855c 	beq.w	801308e <_dtoa_r+0xb4e>
 80125d6:	f10a 0303 	add.w	r3, sl, #3
 80125da:	f000 bd56 	b.w	801308a <_dtoa_r+0xb4a>
 80125de:	ed9d 7b04 	vldr	d7, [sp, #16]
 80125e2:	2200      	movs	r2, #0
 80125e4:	ec51 0b17 	vmov	r0, r1, d7
 80125e8:	2300      	movs	r3, #0
 80125ea:	ed8d 7b0a 	vstr	d7, [sp, #40]	@ 0x28
 80125ee:	f7ee faa3 	bl	8000b38 <__aeabi_dcmpeq>
 80125f2:	4680      	mov	r8, r0
 80125f4:	b158      	cbz	r0, 801260e <_dtoa_r+0xce>
 80125f6:	9a11      	ldr	r2, [sp, #68]	@ 0x44
 80125f8:	2301      	movs	r3, #1
 80125fa:	6013      	str	r3, [r2, #0]
 80125fc:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 80125fe:	b113      	cbz	r3, 8012606 <_dtoa_r+0xc6>
 8012600:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 8012602:	4b86      	ldr	r3, [pc, #536]	@ (801281c <_dtoa_r+0x2dc>)
 8012604:	6013      	str	r3, [r2, #0]
 8012606:	f8df a228 	ldr.w	sl, [pc, #552]	@ 8012830 <_dtoa_r+0x2f0>
 801260a:	f000 bd40 	b.w	801308e <_dtoa_r+0xb4e>
 801260e:	ed9d 0b0a 	vldr	d0, [sp, #40]	@ 0x28
 8012612:	aa14      	add	r2, sp, #80	@ 0x50
 8012614:	a915      	add	r1, sp, #84	@ 0x54
 8012616:	4648      	mov	r0, r9
 8012618:	f001 fd8a 	bl	8014130 <__d2b>
 801261c:	f3c7 560a 	ubfx	r6, r7, #20, #11
 8012620:	9002      	str	r0, [sp, #8]
 8012622:	2e00      	cmp	r6, #0
 8012624:	d078      	beq.n	8012718 <_dtoa_r+0x1d8>
 8012626:	9b0b      	ldr	r3, [sp, #44]	@ 0x2c
 8012628:	f8cd 8048 	str.w	r8, [sp, #72]	@ 0x48
 801262c:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012630:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 8012634:	f043 537f 	orr.w	r3, r3, #1069547520	@ 0x3fc00000
 8012638:	f443 1340 	orr.w	r3, r3, #3145728	@ 0x300000
 801263c:	f2a6 36ff 	subw	r6, r6, #1023	@ 0x3ff
 8012640:	4619      	mov	r1, r3
 8012642:	2200      	movs	r2, #0
 8012644:	4b76      	ldr	r3, [pc, #472]	@ (8012820 <_dtoa_r+0x2e0>)
 8012646:	f7ed fe57 	bl	80002f8 <__aeabi_dsub>
 801264a:	a36b      	add	r3, pc, #428	@ (adr r3, 80127f8 <_dtoa_r+0x2b8>)
 801264c:	e9d3 2300 	ldrd	r2, r3, [r3]
 8012650:	f7ee f80a 	bl	8000668 <__aeabi_dmul>
 8012654:	a36a      	add	r3, pc, #424	@ (adr r3, 8012800 <_dtoa_r+0x2c0>)
 8012656:	e9d3 2300 	ldrd	r2, r3, [r3]
 801265a:	f7ed fe4f 	bl	80002fc <__adddf3>
 801265e:	4604      	mov	r4, r0
 8012660:	4630      	mov	r0, r6
 8012662:	460d      	mov	r5, r1
 8012664:	f7ed ff96 	bl	8000594 <__aeabi_i2d>
 8012668:	a367      	add	r3, pc, #412	@ (adr r3, 8012808 <_dtoa_r+0x2c8>)
 801266a:	e9d3 2300 	ldrd	r2, r3, [r3]
 801266e:	f7ed fffb 	bl	8000668 <__aeabi_dmul>
 8012672:	4602      	mov	r2, r0
 8012674:	460b      	mov	r3, r1
 8012676:	4620      	mov	r0, r4
 8012678:	4629      	mov	r1, r5
 801267a:	f7ed fe3f 	bl	80002fc <__adddf3>
 801267e:	4604      	mov	r4, r0
 8012680:	460d      	mov	r5, r1
 8012682:	f7ee faa1 	bl	8000bc8 <__aeabi_d2iz>
 8012686:	2200      	movs	r2, #0
 8012688:	4607      	mov	r7, r0
 801268a:	2300      	movs	r3, #0
 801268c:	4620      	mov	r0, r4
 801268e:	4629      	mov	r1, r5
 8012690:	f7ee fa5c 	bl	8000b4c <__aeabi_dcmplt>
 8012694:	b140      	cbz	r0, 80126a8 <_dtoa_r+0x168>
 8012696:	4638      	mov	r0, r7
 8012698:	f7ed ff7c 	bl	8000594 <__aeabi_i2d>
 801269c:	4622      	mov	r2, r4
 801269e:	462b      	mov	r3, r5
 80126a0:	f7ee fa4a 	bl	8000b38 <__aeabi_dcmpeq>
 80126a4:	b900      	cbnz	r0, 80126a8 <_dtoa_r+0x168>
 80126a6:	3f01      	subs	r7, #1
 80126a8:	2f16      	cmp	r7, #22
 80126aa:	d852      	bhi.n	8012752 <_dtoa_r+0x212>
 80126ac:	4b5d      	ldr	r3, [pc, #372]	@ (8012824 <_dtoa_r+0x2e4>)
 80126ae:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 80126b2:	e9d3 2300 	ldrd	r2, r3, [r3]
 80126b6:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80126ba:	f7ee fa47 	bl	8000b4c <__aeabi_dcmplt>
 80126be:	2800      	cmp	r0, #0
 80126c0:	d049      	beq.n	8012756 <_dtoa_r+0x216>
 80126c2:	3f01      	subs	r7, #1
 80126c4:	2300      	movs	r3, #0
 80126c6:	9310      	str	r3, [sp, #64]	@ 0x40
 80126c8:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 80126ca:	1b9b      	subs	r3, r3, r6
 80126cc:	1e5a      	subs	r2, r3, #1
 80126ce:	bf45      	ittet	mi
 80126d0:	f1c3 0301 	rsbmi	r3, r3, #1
 80126d4:	9300      	strmi	r3, [sp, #0]
 80126d6:	2300      	movpl	r3, #0
 80126d8:	2300      	movmi	r3, #0
 80126da:	9206      	str	r2, [sp, #24]
 80126dc:	bf54      	ite	pl
 80126de:	9300      	strpl	r3, [sp, #0]
 80126e0:	9306      	strmi	r3, [sp, #24]
 80126e2:	2f00      	cmp	r7, #0
 80126e4:	db39      	blt.n	801275a <_dtoa_r+0x21a>
 80126e6:	9b06      	ldr	r3, [sp, #24]
 80126e8:	970d      	str	r7, [sp, #52]	@ 0x34
 80126ea:	443b      	add	r3, r7
 80126ec:	9306      	str	r3, [sp, #24]
 80126ee:	2300      	movs	r3, #0
 80126f0:	9308      	str	r3, [sp, #32]
 80126f2:	9b07      	ldr	r3, [sp, #28]
 80126f4:	2b09      	cmp	r3, #9
 80126f6:	d863      	bhi.n	80127c0 <_dtoa_r+0x280>
 80126f8:	2b05      	cmp	r3, #5
 80126fa:	bfc4      	itt	gt
 80126fc:	3b04      	subgt	r3, #4
 80126fe:	9307      	strgt	r3, [sp, #28]
 8012700:	9b07      	ldr	r3, [sp, #28]
 8012702:	f1a3 0302 	sub.w	r3, r3, #2
 8012706:	bfcc      	ite	gt
 8012708:	2400      	movgt	r4, #0
 801270a:	2401      	movle	r4, #1
 801270c:	2b03      	cmp	r3, #3
 801270e:	d863      	bhi.n	80127d8 <_dtoa_r+0x298>
 8012710:	e8df f003 	tbb	[pc, r3]
 8012714:	2b375452 	.word	0x2b375452
 8012718:	e9dd 6314 	ldrd	r6, r3, [sp, #80]	@ 0x50
 801271c:	441e      	add	r6, r3
 801271e:	f206 4332 	addw	r3, r6, #1074	@ 0x432
 8012722:	2b20      	cmp	r3, #32
 8012724:	bfc1      	itttt	gt
 8012726:	f1c3 0340 	rsbgt	r3, r3, #64	@ 0x40
 801272a:	409f      	lslgt	r7, r3
 801272c:	f206 4312 	addwgt	r3, r6, #1042	@ 0x412
 8012730:	fa24 f303 	lsrgt.w	r3, r4, r3
 8012734:	bfd6      	itet	le
 8012736:	f1c3 0320 	rsble	r3, r3, #32
 801273a:	ea47 0003 	orrgt.w	r0, r7, r3
 801273e:	fa04 f003 	lslle.w	r0, r4, r3
 8012742:	f7ed ff17 	bl	8000574 <__aeabi_ui2d>
 8012746:	2201      	movs	r2, #1
 8012748:	f1a1 73f8 	sub.w	r3, r1, #32505856	@ 0x1f00000
 801274c:	3e01      	subs	r6, #1
 801274e:	9212      	str	r2, [sp, #72]	@ 0x48
 8012750:	e776      	b.n	8012640 <_dtoa_r+0x100>
 8012752:	2301      	movs	r3, #1
 8012754:	e7b7      	b.n	80126c6 <_dtoa_r+0x186>
 8012756:	9010      	str	r0, [sp, #64]	@ 0x40
 8012758:	e7b6      	b.n	80126c8 <_dtoa_r+0x188>
 801275a:	9b00      	ldr	r3, [sp, #0]
 801275c:	1bdb      	subs	r3, r3, r7
 801275e:	9300      	str	r3, [sp, #0]
 8012760:	427b      	negs	r3, r7
 8012762:	9308      	str	r3, [sp, #32]
 8012764:	2300      	movs	r3, #0
 8012766:	930d      	str	r3, [sp, #52]	@ 0x34
 8012768:	e7c3      	b.n	80126f2 <_dtoa_r+0x1b2>
 801276a:	2301      	movs	r3, #1
 801276c:	9309      	str	r3, [sp, #36]	@ 0x24
 801276e:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012770:	eb07 0b03 	add.w	fp, r7, r3
 8012774:	f10b 0301 	add.w	r3, fp, #1
 8012778:	2b01      	cmp	r3, #1
 801277a:	9303      	str	r3, [sp, #12]
 801277c:	bfb8      	it	lt
 801277e:	2301      	movlt	r3, #1
 8012780:	e006      	b.n	8012790 <_dtoa_r+0x250>
 8012782:	2301      	movs	r3, #1
 8012784:	9309      	str	r3, [sp, #36]	@ 0x24
 8012786:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 8012788:	2b00      	cmp	r3, #0
 801278a:	dd28      	ble.n	80127de <_dtoa_r+0x29e>
 801278c:	469b      	mov	fp, r3
 801278e:	9303      	str	r3, [sp, #12]
 8012790:	f8d9 001c 	ldr.w	r0, [r9, #28]
 8012794:	2100      	movs	r1, #0
 8012796:	2204      	movs	r2, #4
 8012798:	f102 0514 	add.w	r5, r2, #20
 801279c:	429d      	cmp	r5, r3
 801279e:	d926      	bls.n	80127ee <_dtoa_r+0x2ae>
 80127a0:	6041      	str	r1, [r0, #4]
 80127a2:	4648      	mov	r0, r9
 80127a4:	f001 f8e8 	bl	8013978 <_Balloc>
 80127a8:	4682      	mov	sl, r0
 80127aa:	2800      	cmp	r0, #0
 80127ac:	d142      	bne.n	8012834 <_dtoa_r+0x2f4>
 80127ae:	4b1e      	ldr	r3, [pc, #120]	@ (8012828 <_dtoa_r+0x2e8>)
 80127b0:	4602      	mov	r2, r0
 80127b2:	f240 11af 	movw	r1, #431	@ 0x1af
 80127b6:	e6da      	b.n	801256e <_dtoa_r+0x2e>
 80127b8:	2300      	movs	r3, #0
 80127ba:	e7e3      	b.n	8012784 <_dtoa_r+0x244>
 80127bc:	2300      	movs	r3, #0
 80127be:	e7d5      	b.n	801276c <_dtoa_r+0x22c>
 80127c0:	2401      	movs	r4, #1
 80127c2:	2300      	movs	r3, #0
 80127c4:	9307      	str	r3, [sp, #28]
 80127c6:	9409      	str	r4, [sp, #36]	@ 0x24
 80127c8:	f04f 3bff 	mov.w	fp, #4294967295
 80127cc:	2200      	movs	r2, #0
 80127ce:	f8cd b00c 	str.w	fp, [sp, #12]
 80127d2:	2312      	movs	r3, #18
 80127d4:	920c      	str	r2, [sp, #48]	@ 0x30
 80127d6:	e7db      	b.n	8012790 <_dtoa_r+0x250>
 80127d8:	2301      	movs	r3, #1
 80127da:	9309      	str	r3, [sp, #36]	@ 0x24
 80127dc:	e7f4      	b.n	80127c8 <_dtoa_r+0x288>
 80127de:	f04f 0b01 	mov.w	fp, #1
 80127e2:	f8cd b00c 	str.w	fp, [sp, #12]
 80127e6:	465b      	mov	r3, fp
 80127e8:	f8cd b030 	str.w	fp, [sp, #48]	@ 0x30
 80127ec:	e7d0      	b.n	8012790 <_dtoa_r+0x250>
 80127ee:	3101      	adds	r1, #1
 80127f0:	0052      	lsls	r2, r2, #1
 80127f2:	e7d1      	b.n	8012798 <_dtoa_r+0x258>
 80127f4:	f3af 8000 	nop.w
 80127f8:	636f4361 	.word	0x636f4361
 80127fc:	3fd287a7 	.word	0x3fd287a7
 8012800:	8b60c8b3 	.word	0x8b60c8b3
 8012804:	3fc68a28 	.word	0x3fc68a28
 8012808:	509f79fb 	.word	0x509f79fb
 801280c:	3fd34413 	.word	0x3fd34413
 8012810:	08015e32 	.word	0x08015e32
 8012814:	08015ef4 	.word	0x08015ef4
 8012818:	7ff00000 	.word	0x7ff00000
 801281c:	08015e0f 	.word	0x08015e0f
 8012820:	3ff80000 	.word	0x3ff80000
 8012824:	080160b0 	.word	0x080160b0
 8012828:	08015f4c 	.word	0x08015f4c
 801282c:	08015ef0 	.word	0x08015ef0
 8012830:	08015e0e 	.word	0x08015e0e
 8012834:	f8d9 301c 	ldr.w	r3, [r9, #28]
 8012838:	6018      	str	r0, [r3, #0]
 801283a:	9b03      	ldr	r3, [sp, #12]
 801283c:	2b0e      	cmp	r3, #14
 801283e:	f200 80a1 	bhi.w	8012984 <_dtoa_r+0x444>
 8012842:	2c00      	cmp	r4, #0
 8012844:	f000 809e 	beq.w	8012984 <_dtoa_r+0x444>
 8012848:	2f00      	cmp	r7, #0
 801284a:	dd33      	ble.n	80128b4 <_dtoa_r+0x374>
 801284c:	4b9c      	ldr	r3, [pc, #624]	@ (8012ac0 <_dtoa_r+0x580>)
 801284e:	f007 020f 	and.w	r2, r7, #15
 8012852:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 8012856:	ed93 7b00 	vldr	d7, [r3]
 801285a:	05f8      	lsls	r0, r7, #23
 801285c:	ed8d 7b0e 	vstr	d7, [sp, #56]	@ 0x38
 8012860:	ea4f 1427 	mov.w	r4, r7, asr #4
 8012864:	d516      	bpl.n	8012894 <_dtoa_r+0x354>
 8012866:	4b97      	ldr	r3, [pc, #604]	@ (8012ac4 <_dtoa_r+0x584>)
 8012868:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 801286c:	e9d3 2308 	ldrd	r2, r3, [r3, #32]
 8012870:	f7ee f824 	bl	80008bc <__aeabi_ddiv>
 8012874:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012878:	f004 040f 	and.w	r4, r4, #15
 801287c:	2603      	movs	r6, #3
 801287e:	4d91      	ldr	r5, [pc, #580]	@ (8012ac4 <_dtoa_r+0x584>)
 8012880:	b954      	cbnz	r4, 8012898 <_dtoa_r+0x358>
 8012882:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012886:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801288a:	f7ee f817 	bl	80008bc <__aeabi_ddiv>
 801288e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012892:	e028      	b.n	80128e6 <_dtoa_r+0x3a6>
 8012894:	2602      	movs	r6, #2
 8012896:	e7f2      	b.n	801287e <_dtoa_r+0x33e>
 8012898:	07e1      	lsls	r1, r4, #31
 801289a:	d508      	bpl.n	80128ae <_dtoa_r+0x36e>
 801289c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 80128a0:	e9d5 2300 	ldrd	r2, r3, [r5]
 80128a4:	f7ed fee0 	bl	8000668 <__aeabi_dmul>
 80128a8:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 80128ac:	3601      	adds	r6, #1
 80128ae:	1064      	asrs	r4, r4, #1
 80128b0:	3508      	adds	r5, #8
 80128b2:	e7e5      	b.n	8012880 <_dtoa_r+0x340>
 80128b4:	f000 80af 	beq.w	8012a16 <_dtoa_r+0x4d6>
 80128b8:	427c      	negs	r4, r7
 80128ba:	4b81      	ldr	r3, [pc, #516]	@ (8012ac0 <_dtoa_r+0x580>)
 80128bc:	4d81      	ldr	r5, [pc, #516]	@ (8012ac4 <_dtoa_r+0x584>)
 80128be:	f004 020f 	and.w	r2, r4, #15
 80128c2:	eb03 03c2 	add.w	r3, r3, r2, lsl #3
 80128c6:	e9d3 2300 	ldrd	r2, r3, [r3]
 80128ca:	e9dd 010a 	ldrd	r0, r1, [sp, #40]	@ 0x28
 80128ce:	f7ed fecb 	bl	8000668 <__aeabi_dmul>
 80128d2:	e9cd 0104 	strd	r0, r1, [sp, #16]
 80128d6:	1124      	asrs	r4, r4, #4
 80128d8:	2300      	movs	r3, #0
 80128da:	2602      	movs	r6, #2
 80128dc:	2c00      	cmp	r4, #0
 80128de:	f040 808f 	bne.w	8012a00 <_dtoa_r+0x4c0>
 80128e2:	2b00      	cmp	r3, #0
 80128e4:	d1d3      	bne.n	801288e <_dtoa_r+0x34e>
 80128e6:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 80128e8:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 80128ec:	2b00      	cmp	r3, #0
 80128ee:	f000 8094 	beq.w	8012a1a <_dtoa_r+0x4da>
 80128f2:	4b75      	ldr	r3, [pc, #468]	@ (8012ac8 <_dtoa_r+0x588>)
 80128f4:	2200      	movs	r2, #0
 80128f6:	4620      	mov	r0, r4
 80128f8:	4629      	mov	r1, r5
 80128fa:	f7ee f927 	bl	8000b4c <__aeabi_dcmplt>
 80128fe:	2800      	cmp	r0, #0
 8012900:	f000 808b 	beq.w	8012a1a <_dtoa_r+0x4da>
 8012904:	9b03      	ldr	r3, [sp, #12]
 8012906:	2b00      	cmp	r3, #0
 8012908:	f000 8087 	beq.w	8012a1a <_dtoa_r+0x4da>
 801290c:	f1bb 0f00 	cmp.w	fp, #0
 8012910:	dd34      	ble.n	801297c <_dtoa_r+0x43c>
 8012912:	4620      	mov	r0, r4
 8012914:	4b6d      	ldr	r3, [pc, #436]	@ (8012acc <_dtoa_r+0x58c>)
 8012916:	2200      	movs	r2, #0
 8012918:	4629      	mov	r1, r5
 801291a:	f7ed fea5 	bl	8000668 <__aeabi_dmul>
 801291e:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012922:	f107 38ff 	add.w	r8, r7, #4294967295
 8012926:	3601      	adds	r6, #1
 8012928:	465c      	mov	r4, fp
 801292a:	4630      	mov	r0, r6
 801292c:	f7ed fe32 	bl	8000594 <__aeabi_i2d>
 8012930:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012934:	f7ed fe98 	bl	8000668 <__aeabi_dmul>
 8012938:	4b65      	ldr	r3, [pc, #404]	@ (8012ad0 <_dtoa_r+0x590>)
 801293a:	2200      	movs	r2, #0
 801293c:	f7ed fcde 	bl	80002fc <__adddf3>
 8012940:	4605      	mov	r5, r0
 8012942:	f1a1 7650 	sub.w	r6, r1, #54525952	@ 0x3400000
 8012946:	2c00      	cmp	r4, #0
 8012948:	d16a      	bne.n	8012a20 <_dtoa_r+0x4e0>
 801294a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 801294e:	4b61      	ldr	r3, [pc, #388]	@ (8012ad4 <_dtoa_r+0x594>)
 8012950:	2200      	movs	r2, #0
 8012952:	f7ed fcd1 	bl	80002f8 <__aeabi_dsub>
 8012956:	4602      	mov	r2, r0
 8012958:	460b      	mov	r3, r1
 801295a:	e9cd 2304 	strd	r2, r3, [sp, #16]
 801295e:	462a      	mov	r2, r5
 8012960:	4633      	mov	r3, r6
 8012962:	f7ee f911 	bl	8000b88 <__aeabi_dcmpgt>
 8012966:	2800      	cmp	r0, #0
 8012968:	f040 8298 	bne.w	8012e9c <_dtoa_r+0x95c>
 801296c:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012970:	462a      	mov	r2, r5
 8012972:	f106 4300 	add.w	r3, r6, #2147483648	@ 0x80000000
 8012976:	f7ee f8e9 	bl	8000b4c <__aeabi_dcmplt>
 801297a:	bb38      	cbnz	r0, 80129cc <_dtoa_r+0x48c>
 801297c:	e9dd 340a 	ldrd	r3, r4, [sp, #40]	@ 0x28
 8012980:	e9cd 3404 	strd	r3, r4, [sp, #16]
 8012984:	9b15      	ldr	r3, [sp, #84]	@ 0x54
 8012986:	2b00      	cmp	r3, #0
 8012988:	f2c0 8157 	blt.w	8012c3a <_dtoa_r+0x6fa>
 801298c:	2f0e      	cmp	r7, #14
 801298e:	f300 8154 	bgt.w	8012c3a <_dtoa_r+0x6fa>
 8012992:	4b4b      	ldr	r3, [pc, #300]	@ (8012ac0 <_dtoa_r+0x580>)
 8012994:	eb03 03c7 	add.w	r3, r3, r7, lsl #3
 8012998:	ed93 7b00 	vldr	d7, [r3]
 801299c:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 801299e:	2b00      	cmp	r3, #0
 80129a0:	ed8d 7b00 	vstr	d7, [sp]
 80129a4:	f280 80e5 	bge.w	8012b72 <_dtoa_r+0x632>
 80129a8:	9b03      	ldr	r3, [sp, #12]
 80129aa:	2b00      	cmp	r3, #0
 80129ac:	f300 80e1 	bgt.w	8012b72 <_dtoa_r+0x632>
 80129b0:	d10c      	bne.n	80129cc <_dtoa_r+0x48c>
 80129b2:	4b48      	ldr	r3, [pc, #288]	@ (8012ad4 <_dtoa_r+0x594>)
 80129b4:	2200      	movs	r2, #0
 80129b6:	ec51 0b17 	vmov	r0, r1, d7
 80129ba:	f7ed fe55 	bl	8000668 <__aeabi_dmul>
 80129be:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 80129c2:	f7ee f8d7 	bl	8000b74 <__aeabi_dcmpge>
 80129c6:	2800      	cmp	r0, #0
 80129c8:	f000 8266 	beq.w	8012e98 <_dtoa_r+0x958>
 80129cc:	2400      	movs	r4, #0
 80129ce:	4625      	mov	r5, r4
 80129d0:	9b0c      	ldr	r3, [sp, #48]	@ 0x30
 80129d2:	4656      	mov	r6, sl
 80129d4:	ea6f 0803 	mvn.w	r8, r3
 80129d8:	2700      	movs	r7, #0
 80129da:	4621      	mov	r1, r4
 80129dc:	4648      	mov	r0, r9
 80129de:	f001 f80b 	bl	80139f8 <_Bfree>
 80129e2:	2d00      	cmp	r5, #0
 80129e4:	f000 80bd 	beq.w	8012b62 <_dtoa_r+0x622>
 80129e8:	b12f      	cbz	r7, 80129f6 <_dtoa_r+0x4b6>
 80129ea:	42af      	cmp	r7, r5
 80129ec:	d003      	beq.n	80129f6 <_dtoa_r+0x4b6>
 80129ee:	4639      	mov	r1, r7
 80129f0:	4648      	mov	r0, r9
 80129f2:	f001 f801 	bl	80139f8 <_Bfree>
 80129f6:	4629      	mov	r1, r5
 80129f8:	4648      	mov	r0, r9
 80129fa:	f000 fffd 	bl	80139f8 <_Bfree>
 80129fe:	e0b0      	b.n	8012b62 <_dtoa_r+0x622>
 8012a00:	07e2      	lsls	r2, r4, #31
 8012a02:	d505      	bpl.n	8012a10 <_dtoa_r+0x4d0>
 8012a04:	e9d5 2300 	ldrd	r2, r3, [r5]
 8012a08:	f7ed fe2e 	bl	8000668 <__aeabi_dmul>
 8012a0c:	3601      	adds	r6, #1
 8012a0e:	2301      	movs	r3, #1
 8012a10:	1064      	asrs	r4, r4, #1
 8012a12:	3508      	adds	r5, #8
 8012a14:	e762      	b.n	80128dc <_dtoa_r+0x39c>
 8012a16:	2602      	movs	r6, #2
 8012a18:	e765      	b.n	80128e6 <_dtoa_r+0x3a6>
 8012a1a:	9c03      	ldr	r4, [sp, #12]
 8012a1c:	46b8      	mov	r8, r7
 8012a1e:	e784      	b.n	801292a <_dtoa_r+0x3ea>
 8012a20:	4b27      	ldr	r3, [pc, #156]	@ (8012ac0 <_dtoa_r+0x580>)
 8012a22:	9909      	ldr	r1, [sp, #36]	@ 0x24
 8012a24:	eb03 03c4 	add.w	r3, r3, r4, lsl #3
 8012a28:	e953 2302 	ldrd	r2, r3, [r3, #-8]
 8012a2c:	4454      	add	r4, sl
 8012a2e:	2900      	cmp	r1, #0
 8012a30:	d054      	beq.n	8012adc <_dtoa_r+0x59c>
 8012a32:	4929      	ldr	r1, [pc, #164]	@ (8012ad8 <_dtoa_r+0x598>)
 8012a34:	2000      	movs	r0, #0
 8012a36:	f7ed ff41 	bl	80008bc <__aeabi_ddiv>
 8012a3a:	4633      	mov	r3, r6
 8012a3c:	462a      	mov	r2, r5
 8012a3e:	f7ed fc5b 	bl	80002f8 <__aeabi_dsub>
 8012a42:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012a46:	4656      	mov	r6, sl
 8012a48:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a4c:	f7ee f8bc 	bl	8000bc8 <__aeabi_d2iz>
 8012a50:	4605      	mov	r5, r0
 8012a52:	f7ed fd9f 	bl	8000594 <__aeabi_i2d>
 8012a56:	4602      	mov	r2, r0
 8012a58:	460b      	mov	r3, r1
 8012a5a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012a5e:	f7ed fc4b 	bl	80002f8 <__aeabi_dsub>
 8012a62:	3530      	adds	r5, #48	@ 0x30
 8012a64:	4602      	mov	r2, r0
 8012a66:	460b      	mov	r3, r1
 8012a68:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012a6c:	f806 5b01 	strb.w	r5, [r6], #1
 8012a70:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012a74:	f7ee f86a 	bl	8000b4c <__aeabi_dcmplt>
 8012a78:	2800      	cmp	r0, #0
 8012a7a:	d172      	bne.n	8012b62 <_dtoa_r+0x622>
 8012a7c:	e9dd 2304 	ldrd	r2, r3, [sp, #16]
 8012a80:	4911      	ldr	r1, [pc, #68]	@ (8012ac8 <_dtoa_r+0x588>)
 8012a82:	2000      	movs	r0, #0
 8012a84:	f7ed fc38 	bl	80002f8 <__aeabi_dsub>
 8012a88:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012a8c:	f7ee f85e 	bl	8000b4c <__aeabi_dcmplt>
 8012a90:	2800      	cmp	r0, #0
 8012a92:	f040 80b4 	bne.w	8012bfe <_dtoa_r+0x6be>
 8012a96:	42a6      	cmp	r6, r4
 8012a98:	f43f af70 	beq.w	801297c <_dtoa_r+0x43c>
 8012a9c:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012aa0:	4b0a      	ldr	r3, [pc, #40]	@ (8012acc <_dtoa_r+0x58c>)
 8012aa2:	2200      	movs	r2, #0
 8012aa4:	f7ed fde0 	bl	8000668 <__aeabi_dmul>
 8012aa8:	4b08      	ldr	r3, [pc, #32]	@ (8012acc <_dtoa_r+0x58c>)
 8012aaa:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012aae:	2200      	movs	r2, #0
 8012ab0:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012ab4:	f7ed fdd8 	bl	8000668 <__aeabi_dmul>
 8012ab8:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012abc:	e7c4      	b.n	8012a48 <_dtoa_r+0x508>
 8012abe:	bf00      	nop
 8012ac0:	080160b0 	.word	0x080160b0
 8012ac4:	08016088 	.word	0x08016088
 8012ac8:	3ff00000 	.word	0x3ff00000
 8012acc:	40240000 	.word	0x40240000
 8012ad0:	401c0000 	.word	0x401c0000
 8012ad4:	40140000 	.word	0x40140000
 8012ad8:	3fe00000 	.word	0x3fe00000
 8012adc:	4631      	mov	r1, r6
 8012ade:	4628      	mov	r0, r5
 8012ae0:	f7ed fdc2 	bl	8000668 <__aeabi_dmul>
 8012ae4:	e9cd 010e 	strd	r0, r1, [sp, #56]	@ 0x38
 8012ae8:	9413      	str	r4, [sp, #76]	@ 0x4c
 8012aea:	4656      	mov	r6, sl
 8012aec:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012af0:	f7ee f86a 	bl	8000bc8 <__aeabi_d2iz>
 8012af4:	4605      	mov	r5, r0
 8012af6:	f7ed fd4d 	bl	8000594 <__aeabi_i2d>
 8012afa:	4602      	mov	r2, r0
 8012afc:	460b      	mov	r3, r1
 8012afe:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b02:	f7ed fbf9 	bl	80002f8 <__aeabi_dsub>
 8012b06:	3530      	adds	r5, #48	@ 0x30
 8012b08:	f806 5b01 	strb.w	r5, [r6], #1
 8012b0c:	4602      	mov	r2, r0
 8012b0e:	460b      	mov	r3, r1
 8012b10:	42a6      	cmp	r6, r4
 8012b12:	e9cd 2304 	strd	r2, r3, [sp, #16]
 8012b16:	f04f 0200 	mov.w	r2, #0
 8012b1a:	d124      	bne.n	8012b66 <_dtoa_r+0x626>
 8012b1c:	4baf      	ldr	r3, [pc, #700]	@ (8012ddc <_dtoa_r+0x89c>)
 8012b1e:	e9dd 010e 	ldrd	r0, r1, [sp, #56]	@ 0x38
 8012b22:	f7ed fbeb 	bl	80002fc <__adddf3>
 8012b26:	4602      	mov	r2, r0
 8012b28:	460b      	mov	r3, r1
 8012b2a:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b2e:	f7ee f82b 	bl	8000b88 <__aeabi_dcmpgt>
 8012b32:	2800      	cmp	r0, #0
 8012b34:	d163      	bne.n	8012bfe <_dtoa_r+0x6be>
 8012b36:	e9dd 230e 	ldrd	r2, r3, [sp, #56]	@ 0x38
 8012b3a:	49a8      	ldr	r1, [pc, #672]	@ (8012ddc <_dtoa_r+0x89c>)
 8012b3c:	2000      	movs	r0, #0
 8012b3e:	f7ed fbdb 	bl	80002f8 <__aeabi_dsub>
 8012b42:	4602      	mov	r2, r0
 8012b44:	460b      	mov	r3, r1
 8012b46:	e9dd 0104 	ldrd	r0, r1, [sp, #16]
 8012b4a:	f7ed ffff 	bl	8000b4c <__aeabi_dcmplt>
 8012b4e:	2800      	cmp	r0, #0
 8012b50:	f43f af14 	beq.w	801297c <_dtoa_r+0x43c>
 8012b54:	9e13      	ldr	r6, [sp, #76]	@ 0x4c
 8012b56:	1e73      	subs	r3, r6, #1
 8012b58:	9313      	str	r3, [sp, #76]	@ 0x4c
 8012b5a:	f816 3c01 	ldrb.w	r3, [r6, #-1]
 8012b5e:	2b30      	cmp	r3, #48	@ 0x30
 8012b60:	d0f8      	beq.n	8012b54 <_dtoa_r+0x614>
 8012b62:	4647      	mov	r7, r8
 8012b64:	e03b      	b.n	8012bde <_dtoa_r+0x69e>
 8012b66:	4b9e      	ldr	r3, [pc, #632]	@ (8012de0 <_dtoa_r+0x8a0>)
 8012b68:	f7ed fd7e 	bl	8000668 <__aeabi_dmul>
 8012b6c:	e9cd 0104 	strd	r0, r1, [sp, #16]
 8012b70:	e7bc      	b.n	8012aec <_dtoa_r+0x5ac>
 8012b72:	e9dd 4504 	ldrd	r4, r5, [sp, #16]
 8012b76:	4656      	mov	r6, sl
 8012b78:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b7c:	4620      	mov	r0, r4
 8012b7e:	4629      	mov	r1, r5
 8012b80:	f7ed fe9c 	bl	80008bc <__aeabi_ddiv>
 8012b84:	f7ee f820 	bl	8000bc8 <__aeabi_d2iz>
 8012b88:	4680      	mov	r8, r0
 8012b8a:	f7ed fd03 	bl	8000594 <__aeabi_i2d>
 8012b8e:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012b92:	f7ed fd69 	bl	8000668 <__aeabi_dmul>
 8012b96:	4602      	mov	r2, r0
 8012b98:	460b      	mov	r3, r1
 8012b9a:	4620      	mov	r0, r4
 8012b9c:	4629      	mov	r1, r5
 8012b9e:	f108 0430 	add.w	r4, r8, #48	@ 0x30
 8012ba2:	f7ed fba9 	bl	80002f8 <__aeabi_dsub>
 8012ba6:	f806 4b01 	strb.w	r4, [r6], #1
 8012baa:	9d03      	ldr	r5, [sp, #12]
 8012bac:	eba6 040a 	sub.w	r4, r6, sl
 8012bb0:	42a5      	cmp	r5, r4
 8012bb2:	4602      	mov	r2, r0
 8012bb4:	460b      	mov	r3, r1
 8012bb6:	d133      	bne.n	8012c20 <_dtoa_r+0x6e0>
 8012bb8:	f7ed fba0 	bl	80002fc <__adddf3>
 8012bbc:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bc0:	4604      	mov	r4, r0
 8012bc2:	460d      	mov	r5, r1
 8012bc4:	f7ed ffe0 	bl	8000b88 <__aeabi_dcmpgt>
 8012bc8:	b9c0      	cbnz	r0, 8012bfc <_dtoa_r+0x6bc>
 8012bca:	e9dd 2300 	ldrd	r2, r3, [sp]
 8012bce:	4620      	mov	r0, r4
 8012bd0:	4629      	mov	r1, r5
 8012bd2:	f7ed ffb1 	bl	8000b38 <__aeabi_dcmpeq>
 8012bd6:	b110      	cbz	r0, 8012bde <_dtoa_r+0x69e>
 8012bd8:	f018 0f01 	tst.w	r8, #1
 8012bdc:	d10e      	bne.n	8012bfc <_dtoa_r+0x6bc>
 8012bde:	9902      	ldr	r1, [sp, #8]
 8012be0:	4648      	mov	r0, r9
 8012be2:	f000 ff09 	bl	80139f8 <_Bfree>
 8012be6:	2300      	movs	r3, #0
 8012be8:	7033      	strb	r3, [r6, #0]
 8012bea:	9b11      	ldr	r3, [sp, #68]	@ 0x44
 8012bec:	3701      	adds	r7, #1
 8012bee:	601f      	str	r7, [r3, #0]
 8012bf0:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8012bf2:	2b00      	cmp	r3, #0
 8012bf4:	f000 824b 	beq.w	801308e <_dtoa_r+0xb4e>
 8012bf8:	601e      	str	r6, [r3, #0]
 8012bfa:	e248      	b.n	801308e <_dtoa_r+0xb4e>
 8012bfc:	46b8      	mov	r8, r7
 8012bfe:	4633      	mov	r3, r6
 8012c00:	461e      	mov	r6, r3
 8012c02:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8012c06:	2a39      	cmp	r2, #57	@ 0x39
 8012c08:	d106      	bne.n	8012c18 <_dtoa_r+0x6d8>
 8012c0a:	459a      	cmp	sl, r3
 8012c0c:	d1f8      	bne.n	8012c00 <_dtoa_r+0x6c0>
 8012c0e:	2230      	movs	r2, #48	@ 0x30
 8012c10:	f108 0801 	add.w	r8, r8, #1
 8012c14:	f88a 2000 	strb.w	r2, [sl]
 8012c18:	781a      	ldrb	r2, [r3, #0]
 8012c1a:	3201      	adds	r2, #1
 8012c1c:	701a      	strb	r2, [r3, #0]
 8012c1e:	e7a0      	b.n	8012b62 <_dtoa_r+0x622>
 8012c20:	4b6f      	ldr	r3, [pc, #444]	@ (8012de0 <_dtoa_r+0x8a0>)
 8012c22:	2200      	movs	r2, #0
 8012c24:	f7ed fd20 	bl	8000668 <__aeabi_dmul>
 8012c28:	2200      	movs	r2, #0
 8012c2a:	2300      	movs	r3, #0
 8012c2c:	4604      	mov	r4, r0
 8012c2e:	460d      	mov	r5, r1
 8012c30:	f7ed ff82 	bl	8000b38 <__aeabi_dcmpeq>
 8012c34:	2800      	cmp	r0, #0
 8012c36:	d09f      	beq.n	8012b78 <_dtoa_r+0x638>
 8012c38:	e7d1      	b.n	8012bde <_dtoa_r+0x69e>
 8012c3a:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8012c3c:	2a00      	cmp	r2, #0
 8012c3e:	f000 80ea 	beq.w	8012e16 <_dtoa_r+0x8d6>
 8012c42:	9a07      	ldr	r2, [sp, #28]
 8012c44:	2a01      	cmp	r2, #1
 8012c46:	f300 80cd 	bgt.w	8012de4 <_dtoa_r+0x8a4>
 8012c4a:	9a12      	ldr	r2, [sp, #72]	@ 0x48
 8012c4c:	2a00      	cmp	r2, #0
 8012c4e:	f000 80c1 	beq.w	8012dd4 <_dtoa_r+0x894>
 8012c52:	f203 4333 	addw	r3, r3, #1075	@ 0x433
 8012c56:	9c08      	ldr	r4, [sp, #32]
 8012c58:	9e00      	ldr	r6, [sp, #0]
 8012c5a:	9a00      	ldr	r2, [sp, #0]
 8012c5c:	441a      	add	r2, r3
 8012c5e:	9200      	str	r2, [sp, #0]
 8012c60:	9a06      	ldr	r2, [sp, #24]
 8012c62:	2101      	movs	r1, #1
 8012c64:	441a      	add	r2, r3
 8012c66:	4648      	mov	r0, r9
 8012c68:	9206      	str	r2, [sp, #24]
 8012c6a:	f000 ffc3 	bl	8013bf4 <__i2b>
 8012c6e:	4605      	mov	r5, r0
 8012c70:	b166      	cbz	r6, 8012c8c <_dtoa_r+0x74c>
 8012c72:	9b06      	ldr	r3, [sp, #24]
 8012c74:	2b00      	cmp	r3, #0
 8012c76:	dd09      	ble.n	8012c8c <_dtoa_r+0x74c>
 8012c78:	42b3      	cmp	r3, r6
 8012c7a:	9a00      	ldr	r2, [sp, #0]
 8012c7c:	bfa8      	it	ge
 8012c7e:	4633      	movge	r3, r6
 8012c80:	1ad2      	subs	r2, r2, r3
 8012c82:	9200      	str	r2, [sp, #0]
 8012c84:	9a06      	ldr	r2, [sp, #24]
 8012c86:	1af6      	subs	r6, r6, r3
 8012c88:	1ad3      	subs	r3, r2, r3
 8012c8a:	9306      	str	r3, [sp, #24]
 8012c8c:	9b08      	ldr	r3, [sp, #32]
 8012c8e:	b30b      	cbz	r3, 8012cd4 <_dtoa_r+0x794>
 8012c90:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012c92:	2b00      	cmp	r3, #0
 8012c94:	f000 80c6 	beq.w	8012e24 <_dtoa_r+0x8e4>
 8012c98:	2c00      	cmp	r4, #0
 8012c9a:	f000 80c0 	beq.w	8012e1e <_dtoa_r+0x8de>
 8012c9e:	4629      	mov	r1, r5
 8012ca0:	4622      	mov	r2, r4
 8012ca2:	4648      	mov	r0, r9
 8012ca4:	f001 f85e 	bl	8013d64 <__pow5mult>
 8012ca8:	9a02      	ldr	r2, [sp, #8]
 8012caa:	4601      	mov	r1, r0
 8012cac:	4605      	mov	r5, r0
 8012cae:	4648      	mov	r0, r9
 8012cb0:	f000 ffb6 	bl	8013c20 <__multiply>
 8012cb4:	9902      	ldr	r1, [sp, #8]
 8012cb6:	4680      	mov	r8, r0
 8012cb8:	4648      	mov	r0, r9
 8012cba:	f000 fe9d 	bl	80139f8 <_Bfree>
 8012cbe:	9b08      	ldr	r3, [sp, #32]
 8012cc0:	1b1b      	subs	r3, r3, r4
 8012cc2:	9308      	str	r3, [sp, #32]
 8012cc4:	f000 80b1 	beq.w	8012e2a <_dtoa_r+0x8ea>
 8012cc8:	9a08      	ldr	r2, [sp, #32]
 8012cca:	4641      	mov	r1, r8
 8012ccc:	4648      	mov	r0, r9
 8012cce:	f001 f849 	bl	8013d64 <__pow5mult>
 8012cd2:	9002      	str	r0, [sp, #8]
 8012cd4:	2101      	movs	r1, #1
 8012cd6:	4648      	mov	r0, r9
 8012cd8:	f000 ff8c 	bl	8013bf4 <__i2b>
 8012cdc:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012cde:	4604      	mov	r4, r0
 8012ce0:	2b00      	cmp	r3, #0
 8012ce2:	f000 81d8 	beq.w	8013096 <_dtoa_r+0xb56>
 8012ce6:	461a      	mov	r2, r3
 8012ce8:	4601      	mov	r1, r0
 8012cea:	4648      	mov	r0, r9
 8012cec:	f001 f83a 	bl	8013d64 <__pow5mult>
 8012cf0:	9b07      	ldr	r3, [sp, #28]
 8012cf2:	2b01      	cmp	r3, #1
 8012cf4:	4604      	mov	r4, r0
 8012cf6:	f300 809f 	bgt.w	8012e38 <_dtoa_r+0x8f8>
 8012cfa:	9b04      	ldr	r3, [sp, #16]
 8012cfc:	2b00      	cmp	r3, #0
 8012cfe:	f040 8097 	bne.w	8012e30 <_dtoa_r+0x8f0>
 8012d02:	9b05      	ldr	r3, [sp, #20]
 8012d04:	f3c3 0313 	ubfx	r3, r3, #0, #20
 8012d08:	2b00      	cmp	r3, #0
 8012d0a:	f040 8093 	bne.w	8012e34 <_dtoa_r+0x8f4>
 8012d0e:	9b05      	ldr	r3, [sp, #20]
 8012d10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8012d14:	0d1b      	lsrs	r3, r3, #20
 8012d16:	051b      	lsls	r3, r3, #20
 8012d18:	b133      	cbz	r3, 8012d28 <_dtoa_r+0x7e8>
 8012d1a:	9b00      	ldr	r3, [sp, #0]
 8012d1c:	3301      	adds	r3, #1
 8012d1e:	9300      	str	r3, [sp, #0]
 8012d20:	9b06      	ldr	r3, [sp, #24]
 8012d22:	3301      	adds	r3, #1
 8012d24:	9306      	str	r3, [sp, #24]
 8012d26:	2301      	movs	r3, #1
 8012d28:	9308      	str	r3, [sp, #32]
 8012d2a:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 8012d2c:	2b00      	cmp	r3, #0
 8012d2e:	f000 81b8 	beq.w	80130a2 <_dtoa_r+0xb62>
 8012d32:	6923      	ldr	r3, [r4, #16]
 8012d34:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8012d38:	6918      	ldr	r0, [r3, #16]
 8012d3a:	f000 ff0f 	bl	8013b5c <__hi0bits>
 8012d3e:	f1c0 0020 	rsb	r0, r0, #32
 8012d42:	9b06      	ldr	r3, [sp, #24]
 8012d44:	4418      	add	r0, r3
 8012d46:	f010 001f 	ands.w	r0, r0, #31
 8012d4a:	f000 8082 	beq.w	8012e52 <_dtoa_r+0x912>
 8012d4e:	f1c0 0320 	rsb	r3, r0, #32
 8012d52:	2b04      	cmp	r3, #4
 8012d54:	dd73      	ble.n	8012e3e <_dtoa_r+0x8fe>
 8012d56:	9b00      	ldr	r3, [sp, #0]
 8012d58:	f1c0 001c 	rsb	r0, r0, #28
 8012d5c:	4403      	add	r3, r0
 8012d5e:	9300      	str	r3, [sp, #0]
 8012d60:	9b06      	ldr	r3, [sp, #24]
 8012d62:	4403      	add	r3, r0
 8012d64:	4406      	add	r6, r0
 8012d66:	9306      	str	r3, [sp, #24]
 8012d68:	9b00      	ldr	r3, [sp, #0]
 8012d6a:	2b00      	cmp	r3, #0
 8012d6c:	dd05      	ble.n	8012d7a <_dtoa_r+0x83a>
 8012d6e:	9902      	ldr	r1, [sp, #8]
 8012d70:	461a      	mov	r2, r3
 8012d72:	4648      	mov	r0, r9
 8012d74:	f001 f850 	bl	8013e18 <__lshift>
 8012d78:	9002      	str	r0, [sp, #8]
 8012d7a:	9b06      	ldr	r3, [sp, #24]
 8012d7c:	2b00      	cmp	r3, #0
 8012d7e:	dd05      	ble.n	8012d8c <_dtoa_r+0x84c>
 8012d80:	4621      	mov	r1, r4
 8012d82:	461a      	mov	r2, r3
 8012d84:	4648      	mov	r0, r9
 8012d86:	f001 f847 	bl	8013e18 <__lshift>
 8012d8a:	4604      	mov	r4, r0
 8012d8c:	9b10      	ldr	r3, [sp, #64]	@ 0x40
 8012d8e:	2b00      	cmp	r3, #0
 8012d90:	d061      	beq.n	8012e56 <_dtoa_r+0x916>
 8012d92:	9802      	ldr	r0, [sp, #8]
 8012d94:	4621      	mov	r1, r4
 8012d96:	f001 f8ab 	bl	8013ef0 <__mcmp>
 8012d9a:	2800      	cmp	r0, #0
 8012d9c:	da5b      	bge.n	8012e56 <_dtoa_r+0x916>
 8012d9e:	2300      	movs	r3, #0
 8012da0:	9902      	ldr	r1, [sp, #8]
 8012da2:	220a      	movs	r2, #10
 8012da4:	4648      	mov	r0, r9
 8012da6:	f000 fe49 	bl	8013a3c <__multadd>
 8012daa:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012dac:	9002      	str	r0, [sp, #8]
 8012dae:	f107 38ff 	add.w	r8, r7, #4294967295
 8012db2:	2b00      	cmp	r3, #0
 8012db4:	f000 8177 	beq.w	80130a6 <_dtoa_r+0xb66>
 8012db8:	4629      	mov	r1, r5
 8012dba:	2300      	movs	r3, #0
 8012dbc:	220a      	movs	r2, #10
 8012dbe:	4648      	mov	r0, r9
 8012dc0:	f000 fe3c 	bl	8013a3c <__multadd>
 8012dc4:	f1bb 0f00 	cmp.w	fp, #0
 8012dc8:	4605      	mov	r5, r0
 8012dca:	dc6f      	bgt.n	8012eac <_dtoa_r+0x96c>
 8012dcc:	9b07      	ldr	r3, [sp, #28]
 8012dce:	2b02      	cmp	r3, #2
 8012dd0:	dc49      	bgt.n	8012e66 <_dtoa_r+0x926>
 8012dd2:	e06b      	b.n	8012eac <_dtoa_r+0x96c>
 8012dd4:	9b14      	ldr	r3, [sp, #80]	@ 0x50
 8012dd6:	f1c3 0336 	rsb	r3, r3, #54	@ 0x36
 8012dda:	e73c      	b.n	8012c56 <_dtoa_r+0x716>
 8012ddc:	3fe00000 	.word	0x3fe00000
 8012de0:	40240000 	.word	0x40240000
 8012de4:	9b03      	ldr	r3, [sp, #12]
 8012de6:	1e5c      	subs	r4, r3, #1
 8012de8:	9b08      	ldr	r3, [sp, #32]
 8012dea:	42a3      	cmp	r3, r4
 8012dec:	db09      	blt.n	8012e02 <_dtoa_r+0x8c2>
 8012dee:	1b1c      	subs	r4, r3, r4
 8012df0:	9b03      	ldr	r3, [sp, #12]
 8012df2:	2b00      	cmp	r3, #0
 8012df4:	f6bf af30 	bge.w	8012c58 <_dtoa_r+0x718>
 8012df8:	9b00      	ldr	r3, [sp, #0]
 8012dfa:	9a03      	ldr	r2, [sp, #12]
 8012dfc:	1a9e      	subs	r6, r3, r2
 8012dfe:	2300      	movs	r3, #0
 8012e00:	e72b      	b.n	8012c5a <_dtoa_r+0x71a>
 8012e02:	9b08      	ldr	r3, [sp, #32]
 8012e04:	9a0d      	ldr	r2, [sp, #52]	@ 0x34
 8012e06:	9408      	str	r4, [sp, #32]
 8012e08:	1ae3      	subs	r3, r4, r3
 8012e0a:	441a      	add	r2, r3
 8012e0c:	9e00      	ldr	r6, [sp, #0]
 8012e0e:	9b03      	ldr	r3, [sp, #12]
 8012e10:	920d      	str	r2, [sp, #52]	@ 0x34
 8012e12:	2400      	movs	r4, #0
 8012e14:	e721      	b.n	8012c5a <_dtoa_r+0x71a>
 8012e16:	9c08      	ldr	r4, [sp, #32]
 8012e18:	9e00      	ldr	r6, [sp, #0]
 8012e1a:	9d09      	ldr	r5, [sp, #36]	@ 0x24
 8012e1c:	e728      	b.n	8012c70 <_dtoa_r+0x730>
 8012e1e:	f8dd 8008 	ldr.w	r8, [sp, #8]
 8012e22:	e751      	b.n	8012cc8 <_dtoa_r+0x788>
 8012e24:	9a08      	ldr	r2, [sp, #32]
 8012e26:	9902      	ldr	r1, [sp, #8]
 8012e28:	e750      	b.n	8012ccc <_dtoa_r+0x78c>
 8012e2a:	f8cd 8008 	str.w	r8, [sp, #8]
 8012e2e:	e751      	b.n	8012cd4 <_dtoa_r+0x794>
 8012e30:	2300      	movs	r3, #0
 8012e32:	e779      	b.n	8012d28 <_dtoa_r+0x7e8>
 8012e34:	9b04      	ldr	r3, [sp, #16]
 8012e36:	e777      	b.n	8012d28 <_dtoa_r+0x7e8>
 8012e38:	2300      	movs	r3, #0
 8012e3a:	9308      	str	r3, [sp, #32]
 8012e3c:	e779      	b.n	8012d32 <_dtoa_r+0x7f2>
 8012e3e:	d093      	beq.n	8012d68 <_dtoa_r+0x828>
 8012e40:	9a00      	ldr	r2, [sp, #0]
 8012e42:	331c      	adds	r3, #28
 8012e44:	441a      	add	r2, r3
 8012e46:	9200      	str	r2, [sp, #0]
 8012e48:	9a06      	ldr	r2, [sp, #24]
 8012e4a:	441a      	add	r2, r3
 8012e4c:	441e      	add	r6, r3
 8012e4e:	9206      	str	r2, [sp, #24]
 8012e50:	e78a      	b.n	8012d68 <_dtoa_r+0x828>
 8012e52:	4603      	mov	r3, r0
 8012e54:	e7f4      	b.n	8012e40 <_dtoa_r+0x900>
 8012e56:	9b03      	ldr	r3, [sp, #12]
 8012e58:	2b00      	cmp	r3, #0
 8012e5a:	46b8      	mov	r8, r7
 8012e5c:	dc20      	bgt.n	8012ea0 <_dtoa_r+0x960>
 8012e5e:	469b      	mov	fp, r3
 8012e60:	9b07      	ldr	r3, [sp, #28]
 8012e62:	2b02      	cmp	r3, #2
 8012e64:	dd1e      	ble.n	8012ea4 <_dtoa_r+0x964>
 8012e66:	f1bb 0f00 	cmp.w	fp, #0
 8012e6a:	f47f adb1 	bne.w	80129d0 <_dtoa_r+0x490>
 8012e6e:	4621      	mov	r1, r4
 8012e70:	465b      	mov	r3, fp
 8012e72:	2205      	movs	r2, #5
 8012e74:	4648      	mov	r0, r9
 8012e76:	f000 fde1 	bl	8013a3c <__multadd>
 8012e7a:	4601      	mov	r1, r0
 8012e7c:	4604      	mov	r4, r0
 8012e7e:	9802      	ldr	r0, [sp, #8]
 8012e80:	f001 f836 	bl	8013ef0 <__mcmp>
 8012e84:	2800      	cmp	r0, #0
 8012e86:	f77f ada3 	ble.w	80129d0 <_dtoa_r+0x490>
 8012e8a:	4656      	mov	r6, sl
 8012e8c:	2331      	movs	r3, #49	@ 0x31
 8012e8e:	f806 3b01 	strb.w	r3, [r6], #1
 8012e92:	f108 0801 	add.w	r8, r8, #1
 8012e96:	e59f      	b.n	80129d8 <_dtoa_r+0x498>
 8012e98:	9c03      	ldr	r4, [sp, #12]
 8012e9a:	46b8      	mov	r8, r7
 8012e9c:	4625      	mov	r5, r4
 8012e9e:	e7f4      	b.n	8012e8a <_dtoa_r+0x94a>
 8012ea0:	f8dd b00c 	ldr.w	fp, [sp, #12]
 8012ea4:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012ea6:	2b00      	cmp	r3, #0
 8012ea8:	f000 8101 	beq.w	80130ae <_dtoa_r+0xb6e>
 8012eac:	2e00      	cmp	r6, #0
 8012eae:	dd05      	ble.n	8012ebc <_dtoa_r+0x97c>
 8012eb0:	4629      	mov	r1, r5
 8012eb2:	4632      	mov	r2, r6
 8012eb4:	4648      	mov	r0, r9
 8012eb6:	f000 ffaf 	bl	8013e18 <__lshift>
 8012eba:	4605      	mov	r5, r0
 8012ebc:	9b08      	ldr	r3, [sp, #32]
 8012ebe:	2b00      	cmp	r3, #0
 8012ec0:	d05c      	beq.n	8012f7c <_dtoa_r+0xa3c>
 8012ec2:	6869      	ldr	r1, [r5, #4]
 8012ec4:	4648      	mov	r0, r9
 8012ec6:	f000 fd57 	bl	8013978 <_Balloc>
 8012eca:	4606      	mov	r6, r0
 8012ecc:	b928      	cbnz	r0, 8012eda <_dtoa_r+0x99a>
 8012ece:	4b82      	ldr	r3, [pc, #520]	@ (80130d8 <_dtoa_r+0xb98>)
 8012ed0:	4602      	mov	r2, r0
 8012ed2:	f240 21ef 	movw	r1, #751	@ 0x2ef
 8012ed6:	f7ff bb4a 	b.w	801256e <_dtoa_r+0x2e>
 8012eda:	692a      	ldr	r2, [r5, #16]
 8012edc:	3202      	adds	r2, #2
 8012ede:	0092      	lsls	r2, r2, #2
 8012ee0:	f105 010c 	add.w	r1, r5, #12
 8012ee4:	300c      	adds	r0, #12
 8012ee6:	f7ff fa6a 	bl	80123be <memcpy>
 8012eea:	2201      	movs	r2, #1
 8012eec:	4631      	mov	r1, r6
 8012eee:	4648      	mov	r0, r9
 8012ef0:	f000 ff92 	bl	8013e18 <__lshift>
 8012ef4:	f10a 0301 	add.w	r3, sl, #1
 8012ef8:	9300      	str	r3, [sp, #0]
 8012efa:	eb0a 030b 	add.w	r3, sl, fp
 8012efe:	9308      	str	r3, [sp, #32]
 8012f00:	9b04      	ldr	r3, [sp, #16]
 8012f02:	f003 0301 	and.w	r3, r3, #1
 8012f06:	462f      	mov	r7, r5
 8012f08:	9306      	str	r3, [sp, #24]
 8012f0a:	4605      	mov	r5, r0
 8012f0c:	9b00      	ldr	r3, [sp, #0]
 8012f0e:	9802      	ldr	r0, [sp, #8]
 8012f10:	4621      	mov	r1, r4
 8012f12:	f103 3bff 	add.w	fp, r3, #4294967295
 8012f16:	f7ff fa89 	bl	801242c <quorem>
 8012f1a:	4603      	mov	r3, r0
 8012f1c:	3330      	adds	r3, #48	@ 0x30
 8012f1e:	9003      	str	r0, [sp, #12]
 8012f20:	4639      	mov	r1, r7
 8012f22:	9802      	ldr	r0, [sp, #8]
 8012f24:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f26:	f000 ffe3 	bl	8013ef0 <__mcmp>
 8012f2a:	462a      	mov	r2, r5
 8012f2c:	9004      	str	r0, [sp, #16]
 8012f2e:	4621      	mov	r1, r4
 8012f30:	4648      	mov	r0, r9
 8012f32:	f000 fff9 	bl	8013f28 <__mdiff>
 8012f36:	68c2      	ldr	r2, [r0, #12]
 8012f38:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f3a:	4606      	mov	r6, r0
 8012f3c:	bb02      	cbnz	r2, 8012f80 <_dtoa_r+0xa40>
 8012f3e:	4601      	mov	r1, r0
 8012f40:	9802      	ldr	r0, [sp, #8]
 8012f42:	f000 ffd5 	bl	8013ef0 <__mcmp>
 8012f46:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f48:	4602      	mov	r2, r0
 8012f4a:	4631      	mov	r1, r6
 8012f4c:	4648      	mov	r0, r9
 8012f4e:	920c      	str	r2, [sp, #48]	@ 0x30
 8012f50:	9309      	str	r3, [sp, #36]	@ 0x24
 8012f52:	f000 fd51 	bl	80139f8 <_Bfree>
 8012f56:	9b07      	ldr	r3, [sp, #28]
 8012f58:	9a0c      	ldr	r2, [sp, #48]	@ 0x30
 8012f5a:	9e00      	ldr	r6, [sp, #0]
 8012f5c:	ea42 0103 	orr.w	r1, r2, r3
 8012f60:	9b06      	ldr	r3, [sp, #24]
 8012f62:	4319      	orrs	r1, r3
 8012f64:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8012f66:	d10d      	bne.n	8012f84 <_dtoa_r+0xa44>
 8012f68:	2b39      	cmp	r3, #57	@ 0x39
 8012f6a:	d027      	beq.n	8012fbc <_dtoa_r+0xa7c>
 8012f6c:	9a04      	ldr	r2, [sp, #16]
 8012f6e:	2a00      	cmp	r2, #0
 8012f70:	dd01      	ble.n	8012f76 <_dtoa_r+0xa36>
 8012f72:	9b03      	ldr	r3, [sp, #12]
 8012f74:	3331      	adds	r3, #49	@ 0x31
 8012f76:	f88b 3000 	strb.w	r3, [fp]
 8012f7a:	e52e      	b.n	80129da <_dtoa_r+0x49a>
 8012f7c:	4628      	mov	r0, r5
 8012f7e:	e7b9      	b.n	8012ef4 <_dtoa_r+0x9b4>
 8012f80:	2201      	movs	r2, #1
 8012f82:	e7e2      	b.n	8012f4a <_dtoa_r+0xa0a>
 8012f84:	9904      	ldr	r1, [sp, #16]
 8012f86:	2900      	cmp	r1, #0
 8012f88:	db04      	blt.n	8012f94 <_dtoa_r+0xa54>
 8012f8a:	9807      	ldr	r0, [sp, #28]
 8012f8c:	4301      	orrs	r1, r0
 8012f8e:	9806      	ldr	r0, [sp, #24]
 8012f90:	4301      	orrs	r1, r0
 8012f92:	d120      	bne.n	8012fd6 <_dtoa_r+0xa96>
 8012f94:	2a00      	cmp	r2, #0
 8012f96:	ddee      	ble.n	8012f76 <_dtoa_r+0xa36>
 8012f98:	9902      	ldr	r1, [sp, #8]
 8012f9a:	9300      	str	r3, [sp, #0]
 8012f9c:	2201      	movs	r2, #1
 8012f9e:	4648      	mov	r0, r9
 8012fa0:	f000 ff3a 	bl	8013e18 <__lshift>
 8012fa4:	4621      	mov	r1, r4
 8012fa6:	9002      	str	r0, [sp, #8]
 8012fa8:	f000 ffa2 	bl	8013ef0 <__mcmp>
 8012fac:	2800      	cmp	r0, #0
 8012fae:	9b00      	ldr	r3, [sp, #0]
 8012fb0:	dc02      	bgt.n	8012fb8 <_dtoa_r+0xa78>
 8012fb2:	d1e0      	bne.n	8012f76 <_dtoa_r+0xa36>
 8012fb4:	07da      	lsls	r2, r3, #31
 8012fb6:	d5de      	bpl.n	8012f76 <_dtoa_r+0xa36>
 8012fb8:	2b39      	cmp	r3, #57	@ 0x39
 8012fba:	d1da      	bne.n	8012f72 <_dtoa_r+0xa32>
 8012fbc:	2339      	movs	r3, #57	@ 0x39
 8012fbe:	f88b 3000 	strb.w	r3, [fp]
 8012fc2:	4633      	mov	r3, r6
 8012fc4:	461e      	mov	r6, r3
 8012fc6:	3b01      	subs	r3, #1
 8012fc8:	f816 2c01 	ldrb.w	r2, [r6, #-1]
 8012fcc:	2a39      	cmp	r2, #57	@ 0x39
 8012fce:	d04e      	beq.n	801306e <_dtoa_r+0xb2e>
 8012fd0:	3201      	adds	r2, #1
 8012fd2:	701a      	strb	r2, [r3, #0]
 8012fd4:	e501      	b.n	80129da <_dtoa_r+0x49a>
 8012fd6:	2a00      	cmp	r2, #0
 8012fd8:	dd03      	ble.n	8012fe2 <_dtoa_r+0xaa2>
 8012fda:	2b39      	cmp	r3, #57	@ 0x39
 8012fdc:	d0ee      	beq.n	8012fbc <_dtoa_r+0xa7c>
 8012fde:	3301      	adds	r3, #1
 8012fe0:	e7c9      	b.n	8012f76 <_dtoa_r+0xa36>
 8012fe2:	9a00      	ldr	r2, [sp, #0]
 8012fe4:	9908      	ldr	r1, [sp, #32]
 8012fe6:	f802 3c01 	strb.w	r3, [r2, #-1]
 8012fea:	428a      	cmp	r2, r1
 8012fec:	d028      	beq.n	8013040 <_dtoa_r+0xb00>
 8012fee:	9902      	ldr	r1, [sp, #8]
 8012ff0:	2300      	movs	r3, #0
 8012ff2:	220a      	movs	r2, #10
 8012ff4:	4648      	mov	r0, r9
 8012ff6:	f000 fd21 	bl	8013a3c <__multadd>
 8012ffa:	42af      	cmp	r7, r5
 8012ffc:	9002      	str	r0, [sp, #8]
 8012ffe:	f04f 0300 	mov.w	r3, #0
 8013002:	f04f 020a 	mov.w	r2, #10
 8013006:	4639      	mov	r1, r7
 8013008:	4648      	mov	r0, r9
 801300a:	d107      	bne.n	801301c <_dtoa_r+0xadc>
 801300c:	f000 fd16 	bl	8013a3c <__multadd>
 8013010:	4607      	mov	r7, r0
 8013012:	4605      	mov	r5, r0
 8013014:	9b00      	ldr	r3, [sp, #0]
 8013016:	3301      	adds	r3, #1
 8013018:	9300      	str	r3, [sp, #0]
 801301a:	e777      	b.n	8012f0c <_dtoa_r+0x9cc>
 801301c:	f000 fd0e 	bl	8013a3c <__multadd>
 8013020:	4629      	mov	r1, r5
 8013022:	4607      	mov	r7, r0
 8013024:	2300      	movs	r3, #0
 8013026:	220a      	movs	r2, #10
 8013028:	4648      	mov	r0, r9
 801302a:	f000 fd07 	bl	8013a3c <__multadd>
 801302e:	4605      	mov	r5, r0
 8013030:	e7f0      	b.n	8013014 <_dtoa_r+0xad4>
 8013032:	f1bb 0f00 	cmp.w	fp, #0
 8013036:	bfcc      	ite	gt
 8013038:	465e      	movgt	r6, fp
 801303a:	2601      	movle	r6, #1
 801303c:	4456      	add	r6, sl
 801303e:	2700      	movs	r7, #0
 8013040:	9902      	ldr	r1, [sp, #8]
 8013042:	9300      	str	r3, [sp, #0]
 8013044:	2201      	movs	r2, #1
 8013046:	4648      	mov	r0, r9
 8013048:	f000 fee6 	bl	8013e18 <__lshift>
 801304c:	4621      	mov	r1, r4
 801304e:	9002      	str	r0, [sp, #8]
 8013050:	f000 ff4e 	bl	8013ef0 <__mcmp>
 8013054:	2800      	cmp	r0, #0
 8013056:	dcb4      	bgt.n	8012fc2 <_dtoa_r+0xa82>
 8013058:	d102      	bne.n	8013060 <_dtoa_r+0xb20>
 801305a:	9b00      	ldr	r3, [sp, #0]
 801305c:	07db      	lsls	r3, r3, #31
 801305e:	d4b0      	bmi.n	8012fc2 <_dtoa_r+0xa82>
 8013060:	4633      	mov	r3, r6
 8013062:	461e      	mov	r6, r3
 8013064:	f813 2d01 	ldrb.w	r2, [r3, #-1]!
 8013068:	2a30      	cmp	r2, #48	@ 0x30
 801306a:	d0fa      	beq.n	8013062 <_dtoa_r+0xb22>
 801306c:	e4b5      	b.n	80129da <_dtoa_r+0x49a>
 801306e:	459a      	cmp	sl, r3
 8013070:	d1a8      	bne.n	8012fc4 <_dtoa_r+0xa84>
 8013072:	2331      	movs	r3, #49	@ 0x31
 8013074:	f108 0801 	add.w	r8, r8, #1
 8013078:	f88a 3000 	strb.w	r3, [sl]
 801307c:	e4ad      	b.n	80129da <_dtoa_r+0x49a>
 801307e:	9b21      	ldr	r3, [sp, #132]	@ 0x84
 8013080:	f8df a058 	ldr.w	sl, [pc, #88]	@ 80130dc <_dtoa_r+0xb9c>
 8013084:	b11b      	cbz	r3, 801308e <_dtoa_r+0xb4e>
 8013086:	f10a 0308 	add.w	r3, sl, #8
 801308a:	9a21      	ldr	r2, [sp, #132]	@ 0x84
 801308c:	6013      	str	r3, [r2, #0]
 801308e:	4650      	mov	r0, sl
 8013090:	b017      	add	sp, #92	@ 0x5c
 8013092:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013096:	9b07      	ldr	r3, [sp, #28]
 8013098:	2b01      	cmp	r3, #1
 801309a:	f77f ae2e 	ble.w	8012cfa <_dtoa_r+0x7ba>
 801309e:	9b0d      	ldr	r3, [sp, #52]	@ 0x34
 80130a0:	9308      	str	r3, [sp, #32]
 80130a2:	2001      	movs	r0, #1
 80130a4:	e64d      	b.n	8012d42 <_dtoa_r+0x802>
 80130a6:	f1bb 0f00 	cmp.w	fp, #0
 80130aa:	f77f aed9 	ble.w	8012e60 <_dtoa_r+0x920>
 80130ae:	4656      	mov	r6, sl
 80130b0:	9802      	ldr	r0, [sp, #8]
 80130b2:	4621      	mov	r1, r4
 80130b4:	f7ff f9ba 	bl	801242c <quorem>
 80130b8:	f100 0330 	add.w	r3, r0, #48	@ 0x30
 80130bc:	f806 3b01 	strb.w	r3, [r6], #1
 80130c0:	eba6 020a 	sub.w	r2, r6, sl
 80130c4:	4593      	cmp	fp, r2
 80130c6:	ddb4      	ble.n	8013032 <_dtoa_r+0xaf2>
 80130c8:	9902      	ldr	r1, [sp, #8]
 80130ca:	2300      	movs	r3, #0
 80130cc:	220a      	movs	r2, #10
 80130ce:	4648      	mov	r0, r9
 80130d0:	f000 fcb4 	bl	8013a3c <__multadd>
 80130d4:	9002      	str	r0, [sp, #8]
 80130d6:	e7eb      	b.n	80130b0 <_dtoa_r+0xb70>
 80130d8:	08015f4c 	.word	0x08015f4c
 80130dc:	08015ee7 	.word	0x08015ee7

080130e0 <_free_r>:
 80130e0:	b538      	push	{r3, r4, r5, lr}
 80130e2:	4605      	mov	r5, r0
 80130e4:	2900      	cmp	r1, #0
 80130e6:	d041      	beq.n	801316c <_free_r+0x8c>
 80130e8:	f851 3c04 	ldr.w	r3, [r1, #-4]
 80130ec:	1f0c      	subs	r4, r1, #4
 80130ee:	2b00      	cmp	r3, #0
 80130f0:	bfb8      	it	lt
 80130f2:	18e4      	addlt	r4, r4, r3
 80130f4:	f000 fc34 	bl	8013960 <__malloc_lock>
 80130f8:	4a1d      	ldr	r2, [pc, #116]	@ (8013170 <_free_r+0x90>)
 80130fa:	6813      	ldr	r3, [r2, #0]
 80130fc:	b933      	cbnz	r3, 801310c <_free_r+0x2c>
 80130fe:	6063      	str	r3, [r4, #4]
 8013100:	6014      	str	r4, [r2, #0]
 8013102:	4628      	mov	r0, r5
 8013104:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8013108:	f000 bc30 	b.w	801396c <__malloc_unlock>
 801310c:	42a3      	cmp	r3, r4
 801310e:	d908      	bls.n	8013122 <_free_r+0x42>
 8013110:	6820      	ldr	r0, [r4, #0]
 8013112:	1821      	adds	r1, r4, r0
 8013114:	428b      	cmp	r3, r1
 8013116:	bf01      	itttt	eq
 8013118:	6819      	ldreq	r1, [r3, #0]
 801311a:	685b      	ldreq	r3, [r3, #4]
 801311c:	1809      	addeq	r1, r1, r0
 801311e:	6021      	streq	r1, [r4, #0]
 8013120:	e7ed      	b.n	80130fe <_free_r+0x1e>
 8013122:	461a      	mov	r2, r3
 8013124:	685b      	ldr	r3, [r3, #4]
 8013126:	b10b      	cbz	r3, 801312c <_free_r+0x4c>
 8013128:	42a3      	cmp	r3, r4
 801312a:	d9fa      	bls.n	8013122 <_free_r+0x42>
 801312c:	6811      	ldr	r1, [r2, #0]
 801312e:	1850      	adds	r0, r2, r1
 8013130:	42a0      	cmp	r0, r4
 8013132:	d10b      	bne.n	801314c <_free_r+0x6c>
 8013134:	6820      	ldr	r0, [r4, #0]
 8013136:	4401      	add	r1, r0
 8013138:	1850      	adds	r0, r2, r1
 801313a:	4283      	cmp	r3, r0
 801313c:	6011      	str	r1, [r2, #0]
 801313e:	d1e0      	bne.n	8013102 <_free_r+0x22>
 8013140:	6818      	ldr	r0, [r3, #0]
 8013142:	685b      	ldr	r3, [r3, #4]
 8013144:	6053      	str	r3, [r2, #4]
 8013146:	4408      	add	r0, r1
 8013148:	6010      	str	r0, [r2, #0]
 801314a:	e7da      	b.n	8013102 <_free_r+0x22>
 801314c:	d902      	bls.n	8013154 <_free_r+0x74>
 801314e:	230c      	movs	r3, #12
 8013150:	602b      	str	r3, [r5, #0]
 8013152:	e7d6      	b.n	8013102 <_free_r+0x22>
 8013154:	6820      	ldr	r0, [r4, #0]
 8013156:	1821      	adds	r1, r4, r0
 8013158:	428b      	cmp	r3, r1
 801315a:	bf04      	itt	eq
 801315c:	6819      	ldreq	r1, [r3, #0]
 801315e:	685b      	ldreq	r3, [r3, #4]
 8013160:	6063      	str	r3, [r4, #4]
 8013162:	bf04      	itt	eq
 8013164:	1809      	addeq	r1, r1, r0
 8013166:	6021      	streq	r1, [r4, #0]
 8013168:	6054      	str	r4, [r2, #4]
 801316a:	e7ca      	b.n	8013102 <_free_r+0x22>
 801316c:	bd38      	pop	{r3, r4, r5, pc}
 801316e:	bf00      	nop
 8013170:	20006d44 	.word	0x20006d44

08013174 <rshift>:
 8013174:	6903      	ldr	r3, [r0, #16]
 8013176:	ebb3 1f61 	cmp.w	r3, r1, asr #5
 801317a:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
 801317e:	ea4f 1261 	mov.w	r2, r1, asr #5
 8013182:	f100 0414 	add.w	r4, r0, #20
 8013186:	dd45      	ble.n	8013214 <rshift+0xa0>
 8013188:	f011 011f 	ands.w	r1, r1, #31
 801318c:	eb04 0683 	add.w	r6, r4, r3, lsl #2
 8013190:	eb04 0582 	add.w	r5, r4, r2, lsl #2
 8013194:	d10c      	bne.n	80131b0 <rshift+0x3c>
 8013196:	f100 0710 	add.w	r7, r0, #16
 801319a:	4629      	mov	r1, r5
 801319c:	42b1      	cmp	r1, r6
 801319e:	d334      	bcc.n	801320a <rshift+0x96>
 80131a0:	1a9b      	subs	r3, r3, r2
 80131a2:	009b      	lsls	r3, r3, #2
 80131a4:	1eea      	subs	r2, r5, #3
 80131a6:	4296      	cmp	r6, r2
 80131a8:	bf38      	it	cc
 80131aa:	2300      	movcc	r3, #0
 80131ac:	4423      	add	r3, r4
 80131ae:	e015      	b.n	80131dc <rshift+0x68>
 80131b0:	f854 7022 	ldr.w	r7, [r4, r2, lsl #2]
 80131b4:	f1c1 0820 	rsb	r8, r1, #32
 80131b8:	40cf      	lsrs	r7, r1
 80131ba:	f105 0e04 	add.w	lr, r5, #4
 80131be:	46a1      	mov	r9, r4
 80131c0:	4576      	cmp	r6, lr
 80131c2:	46f4      	mov	ip, lr
 80131c4:	d815      	bhi.n	80131f2 <rshift+0x7e>
 80131c6:	1a9a      	subs	r2, r3, r2
 80131c8:	0092      	lsls	r2, r2, #2
 80131ca:	3a04      	subs	r2, #4
 80131cc:	3501      	adds	r5, #1
 80131ce:	42ae      	cmp	r6, r5
 80131d0:	bf38      	it	cc
 80131d2:	2200      	movcc	r2, #0
 80131d4:	18a3      	adds	r3, r4, r2
 80131d6:	50a7      	str	r7, [r4, r2]
 80131d8:	b107      	cbz	r7, 80131dc <rshift+0x68>
 80131da:	3304      	adds	r3, #4
 80131dc:	1b1a      	subs	r2, r3, r4
 80131de:	42a3      	cmp	r3, r4
 80131e0:	ea4f 02a2 	mov.w	r2, r2, asr #2
 80131e4:	bf08      	it	eq
 80131e6:	2300      	moveq	r3, #0
 80131e8:	6102      	str	r2, [r0, #16]
 80131ea:	bf08      	it	eq
 80131ec:	6143      	streq	r3, [r0, #20]
 80131ee:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80131f2:	f8dc c000 	ldr.w	ip, [ip]
 80131f6:	fa0c fc08 	lsl.w	ip, ip, r8
 80131fa:	ea4c 0707 	orr.w	r7, ip, r7
 80131fe:	f849 7b04 	str.w	r7, [r9], #4
 8013202:	f85e 7b04 	ldr.w	r7, [lr], #4
 8013206:	40cf      	lsrs	r7, r1
 8013208:	e7da      	b.n	80131c0 <rshift+0x4c>
 801320a:	f851 cb04 	ldr.w	ip, [r1], #4
 801320e:	f847 cf04 	str.w	ip, [r7, #4]!
 8013212:	e7c3      	b.n	801319c <rshift+0x28>
 8013214:	4623      	mov	r3, r4
 8013216:	e7e1      	b.n	80131dc <rshift+0x68>

08013218 <__hexdig_fun>:
 8013218:	f1a0 0330 	sub.w	r3, r0, #48	@ 0x30
 801321c:	2b09      	cmp	r3, #9
 801321e:	d802      	bhi.n	8013226 <__hexdig_fun+0xe>
 8013220:	3820      	subs	r0, #32
 8013222:	b2c0      	uxtb	r0, r0
 8013224:	4770      	bx	lr
 8013226:	f1a0 0361 	sub.w	r3, r0, #97	@ 0x61
 801322a:	2b05      	cmp	r3, #5
 801322c:	d801      	bhi.n	8013232 <__hexdig_fun+0x1a>
 801322e:	3847      	subs	r0, #71	@ 0x47
 8013230:	e7f7      	b.n	8013222 <__hexdig_fun+0xa>
 8013232:	f1a0 0341 	sub.w	r3, r0, #65	@ 0x41
 8013236:	2b05      	cmp	r3, #5
 8013238:	d801      	bhi.n	801323e <__hexdig_fun+0x26>
 801323a:	3827      	subs	r0, #39	@ 0x27
 801323c:	e7f1      	b.n	8013222 <__hexdig_fun+0xa>
 801323e:	2000      	movs	r0, #0
 8013240:	4770      	bx	lr
	...

08013244 <__gethex>:
 8013244:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013248:	b085      	sub	sp, #20
 801324a:	468a      	mov	sl, r1
 801324c:	9302      	str	r3, [sp, #8]
 801324e:	680b      	ldr	r3, [r1, #0]
 8013250:	9001      	str	r0, [sp, #4]
 8013252:	4690      	mov	r8, r2
 8013254:	1c9c      	adds	r4, r3, #2
 8013256:	46a1      	mov	r9, r4
 8013258:	f814 0b01 	ldrb.w	r0, [r4], #1
 801325c:	2830      	cmp	r0, #48	@ 0x30
 801325e:	d0fa      	beq.n	8013256 <__gethex+0x12>
 8013260:	eba9 0303 	sub.w	r3, r9, r3
 8013264:	f1a3 0b02 	sub.w	fp, r3, #2
 8013268:	f7ff ffd6 	bl	8013218 <__hexdig_fun>
 801326c:	4605      	mov	r5, r0
 801326e:	2800      	cmp	r0, #0
 8013270:	d168      	bne.n	8013344 <__gethex+0x100>
 8013272:	49a0      	ldr	r1, [pc, #640]	@ (80134f4 <__gethex+0x2b0>)
 8013274:	2201      	movs	r2, #1
 8013276:	4648      	mov	r0, r9
 8013278:	f7fe ffbb 	bl	80121f2 <strncmp>
 801327c:	4607      	mov	r7, r0
 801327e:	2800      	cmp	r0, #0
 8013280:	d167      	bne.n	8013352 <__gethex+0x10e>
 8013282:	f899 0001 	ldrb.w	r0, [r9, #1]
 8013286:	4626      	mov	r6, r4
 8013288:	f7ff ffc6 	bl	8013218 <__hexdig_fun>
 801328c:	2800      	cmp	r0, #0
 801328e:	d062      	beq.n	8013356 <__gethex+0x112>
 8013290:	4623      	mov	r3, r4
 8013292:	7818      	ldrb	r0, [r3, #0]
 8013294:	2830      	cmp	r0, #48	@ 0x30
 8013296:	4699      	mov	r9, r3
 8013298:	f103 0301 	add.w	r3, r3, #1
 801329c:	d0f9      	beq.n	8013292 <__gethex+0x4e>
 801329e:	f7ff ffbb 	bl	8013218 <__hexdig_fun>
 80132a2:	fab0 f580 	clz	r5, r0
 80132a6:	096d      	lsrs	r5, r5, #5
 80132a8:	f04f 0b01 	mov.w	fp, #1
 80132ac:	464a      	mov	r2, r9
 80132ae:	4616      	mov	r6, r2
 80132b0:	3201      	adds	r2, #1
 80132b2:	7830      	ldrb	r0, [r6, #0]
 80132b4:	f7ff ffb0 	bl	8013218 <__hexdig_fun>
 80132b8:	2800      	cmp	r0, #0
 80132ba:	d1f8      	bne.n	80132ae <__gethex+0x6a>
 80132bc:	498d      	ldr	r1, [pc, #564]	@ (80134f4 <__gethex+0x2b0>)
 80132be:	2201      	movs	r2, #1
 80132c0:	4630      	mov	r0, r6
 80132c2:	f7fe ff96 	bl	80121f2 <strncmp>
 80132c6:	2800      	cmp	r0, #0
 80132c8:	d13f      	bne.n	801334a <__gethex+0x106>
 80132ca:	b944      	cbnz	r4, 80132de <__gethex+0x9a>
 80132cc:	1c74      	adds	r4, r6, #1
 80132ce:	4622      	mov	r2, r4
 80132d0:	4616      	mov	r6, r2
 80132d2:	3201      	adds	r2, #1
 80132d4:	7830      	ldrb	r0, [r6, #0]
 80132d6:	f7ff ff9f 	bl	8013218 <__hexdig_fun>
 80132da:	2800      	cmp	r0, #0
 80132dc:	d1f8      	bne.n	80132d0 <__gethex+0x8c>
 80132de:	1ba4      	subs	r4, r4, r6
 80132e0:	00a7      	lsls	r7, r4, #2
 80132e2:	7833      	ldrb	r3, [r6, #0]
 80132e4:	f003 03df 	and.w	r3, r3, #223	@ 0xdf
 80132e8:	2b50      	cmp	r3, #80	@ 0x50
 80132ea:	d13e      	bne.n	801336a <__gethex+0x126>
 80132ec:	7873      	ldrb	r3, [r6, #1]
 80132ee:	2b2b      	cmp	r3, #43	@ 0x2b
 80132f0:	d033      	beq.n	801335a <__gethex+0x116>
 80132f2:	2b2d      	cmp	r3, #45	@ 0x2d
 80132f4:	d034      	beq.n	8013360 <__gethex+0x11c>
 80132f6:	1c71      	adds	r1, r6, #1
 80132f8:	2400      	movs	r4, #0
 80132fa:	7808      	ldrb	r0, [r1, #0]
 80132fc:	f7ff ff8c 	bl	8013218 <__hexdig_fun>
 8013300:	1e43      	subs	r3, r0, #1
 8013302:	b2db      	uxtb	r3, r3
 8013304:	2b18      	cmp	r3, #24
 8013306:	d830      	bhi.n	801336a <__gethex+0x126>
 8013308:	f1a0 0210 	sub.w	r2, r0, #16
 801330c:	f811 0f01 	ldrb.w	r0, [r1, #1]!
 8013310:	f7ff ff82 	bl	8013218 <__hexdig_fun>
 8013314:	f100 3cff 	add.w	ip, r0, #4294967295
 8013318:	fa5f fc8c 	uxtb.w	ip, ip
 801331c:	f1bc 0f18 	cmp.w	ip, #24
 8013320:	f04f 030a 	mov.w	r3, #10
 8013324:	d91e      	bls.n	8013364 <__gethex+0x120>
 8013326:	b104      	cbz	r4, 801332a <__gethex+0xe6>
 8013328:	4252      	negs	r2, r2
 801332a:	4417      	add	r7, r2
 801332c:	f8ca 1000 	str.w	r1, [sl]
 8013330:	b1ed      	cbz	r5, 801336e <__gethex+0x12a>
 8013332:	f1bb 0f00 	cmp.w	fp, #0
 8013336:	bf0c      	ite	eq
 8013338:	2506      	moveq	r5, #6
 801333a:	2500      	movne	r5, #0
 801333c:	4628      	mov	r0, r5
 801333e:	b005      	add	sp, #20
 8013340:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013344:	2500      	movs	r5, #0
 8013346:	462c      	mov	r4, r5
 8013348:	e7b0      	b.n	80132ac <__gethex+0x68>
 801334a:	2c00      	cmp	r4, #0
 801334c:	d1c7      	bne.n	80132de <__gethex+0x9a>
 801334e:	4627      	mov	r7, r4
 8013350:	e7c7      	b.n	80132e2 <__gethex+0x9e>
 8013352:	464e      	mov	r6, r9
 8013354:	462f      	mov	r7, r5
 8013356:	2501      	movs	r5, #1
 8013358:	e7c3      	b.n	80132e2 <__gethex+0x9e>
 801335a:	2400      	movs	r4, #0
 801335c:	1cb1      	adds	r1, r6, #2
 801335e:	e7cc      	b.n	80132fa <__gethex+0xb6>
 8013360:	2401      	movs	r4, #1
 8013362:	e7fb      	b.n	801335c <__gethex+0x118>
 8013364:	fb03 0002 	mla	r0, r3, r2, r0
 8013368:	e7ce      	b.n	8013308 <__gethex+0xc4>
 801336a:	4631      	mov	r1, r6
 801336c:	e7de      	b.n	801332c <__gethex+0xe8>
 801336e:	eba6 0309 	sub.w	r3, r6, r9
 8013372:	3b01      	subs	r3, #1
 8013374:	4629      	mov	r1, r5
 8013376:	2b07      	cmp	r3, #7
 8013378:	dc0a      	bgt.n	8013390 <__gethex+0x14c>
 801337a:	9801      	ldr	r0, [sp, #4]
 801337c:	f000 fafc 	bl	8013978 <_Balloc>
 8013380:	4604      	mov	r4, r0
 8013382:	b940      	cbnz	r0, 8013396 <__gethex+0x152>
 8013384:	4b5c      	ldr	r3, [pc, #368]	@ (80134f8 <__gethex+0x2b4>)
 8013386:	4602      	mov	r2, r0
 8013388:	21e4      	movs	r1, #228	@ 0xe4
 801338a:	485c      	ldr	r0, [pc, #368]	@ (80134fc <__gethex+0x2b8>)
 801338c:	f7ff f830 	bl	80123f0 <__assert_func>
 8013390:	3101      	adds	r1, #1
 8013392:	105b      	asrs	r3, r3, #1
 8013394:	e7ef      	b.n	8013376 <__gethex+0x132>
 8013396:	f100 0a14 	add.w	sl, r0, #20
 801339a:	2300      	movs	r3, #0
 801339c:	4655      	mov	r5, sl
 801339e:	469b      	mov	fp, r3
 80133a0:	45b1      	cmp	r9, r6
 80133a2:	d337      	bcc.n	8013414 <__gethex+0x1d0>
 80133a4:	f845 bb04 	str.w	fp, [r5], #4
 80133a8:	eba5 050a 	sub.w	r5, r5, sl
 80133ac:	10ad      	asrs	r5, r5, #2
 80133ae:	6125      	str	r5, [r4, #16]
 80133b0:	4658      	mov	r0, fp
 80133b2:	f000 fbd3 	bl	8013b5c <__hi0bits>
 80133b6:	016d      	lsls	r5, r5, #5
 80133b8:	f8d8 6000 	ldr.w	r6, [r8]
 80133bc:	1a2d      	subs	r5, r5, r0
 80133be:	42b5      	cmp	r5, r6
 80133c0:	dd54      	ble.n	801346c <__gethex+0x228>
 80133c2:	1bad      	subs	r5, r5, r6
 80133c4:	4629      	mov	r1, r5
 80133c6:	4620      	mov	r0, r4
 80133c8:	f000 ff5f 	bl	801428a <__any_on>
 80133cc:	4681      	mov	r9, r0
 80133ce:	b178      	cbz	r0, 80133f0 <__gethex+0x1ac>
 80133d0:	1e6b      	subs	r3, r5, #1
 80133d2:	1159      	asrs	r1, r3, #5
 80133d4:	f003 021f 	and.w	r2, r3, #31
 80133d8:	f85a 1021 	ldr.w	r1, [sl, r1, lsl #2]
 80133dc:	f04f 0901 	mov.w	r9, #1
 80133e0:	fa09 f202 	lsl.w	r2, r9, r2
 80133e4:	420a      	tst	r2, r1
 80133e6:	d003      	beq.n	80133f0 <__gethex+0x1ac>
 80133e8:	454b      	cmp	r3, r9
 80133ea:	dc36      	bgt.n	801345a <__gethex+0x216>
 80133ec:	f04f 0902 	mov.w	r9, #2
 80133f0:	4629      	mov	r1, r5
 80133f2:	4620      	mov	r0, r4
 80133f4:	f7ff febe 	bl	8013174 <rshift>
 80133f8:	442f      	add	r7, r5
 80133fa:	f8d8 3008 	ldr.w	r3, [r8, #8]
 80133fe:	42bb      	cmp	r3, r7
 8013400:	da42      	bge.n	8013488 <__gethex+0x244>
 8013402:	9801      	ldr	r0, [sp, #4]
 8013404:	4621      	mov	r1, r4
 8013406:	f000 faf7 	bl	80139f8 <_Bfree>
 801340a:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 801340c:	2300      	movs	r3, #0
 801340e:	6013      	str	r3, [r2, #0]
 8013410:	25a3      	movs	r5, #163	@ 0xa3
 8013412:	e793      	b.n	801333c <__gethex+0xf8>
 8013414:	f816 2d01 	ldrb.w	r2, [r6, #-1]!
 8013418:	2a2e      	cmp	r2, #46	@ 0x2e
 801341a:	d012      	beq.n	8013442 <__gethex+0x1fe>
 801341c:	2b20      	cmp	r3, #32
 801341e:	d104      	bne.n	801342a <__gethex+0x1e6>
 8013420:	f845 bb04 	str.w	fp, [r5], #4
 8013424:	f04f 0b00 	mov.w	fp, #0
 8013428:	465b      	mov	r3, fp
 801342a:	7830      	ldrb	r0, [r6, #0]
 801342c:	9303      	str	r3, [sp, #12]
 801342e:	f7ff fef3 	bl	8013218 <__hexdig_fun>
 8013432:	9b03      	ldr	r3, [sp, #12]
 8013434:	f000 000f 	and.w	r0, r0, #15
 8013438:	4098      	lsls	r0, r3
 801343a:	ea4b 0b00 	orr.w	fp, fp, r0
 801343e:	3304      	adds	r3, #4
 8013440:	e7ae      	b.n	80133a0 <__gethex+0x15c>
 8013442:	45b1      	cmp	r9, r6
 8013444:	d8ea      	bhi.n	801341c <__gethex+0x1d8>
 8013446:	492b      	ldr	r1, [pc, #172]	@ (80134f4 <__gethex+0x2b0>)
 8013448:	9303      	str	r3, [sp, #12]
 801344a:	2201      	movs	r2, #1
 801344c:	4630      	mov	r0, r6
 801344e:	f7fe fed0 	bl	80121f2 <strncmp>
 8013452:	9b03      	ldr	r3, [sp, #12]
 8013454:	2800      	cmp	r0, #0
 8013456:	d1e1      	bne.n	801341c <__gethex+0x1d8>
 8013458:	e7a2      	b.n	80133a0 <__gethex+0x15c>
 801345a:	1ea9      	subs	r1, r5, #2
 801345c:	4620      	mov	r0, r4
 801345e:	f000 ff14 	bl	801428a <__any_on>
 8013462:	2800      	cmp	r0, #0
 8013464:	d0c2      	beq.n	80133ec <__gethex+0x1a8>
 8013466:	f04f 0903 	mov.w	r9, #3
 801346a:	e7c1      	b.n	80133f0 <__gethex+0x1ac>
 801346c:	da09      	bge.n	8013482 <__gethex+0x23e>
 801346e:	1b75      	subs	r5, r6, r5
 8013470:	4621      	mov	r1, r4
 8013472:	9801      	ldr	r0, [sp, #4]
 8013474:	462a      	mov	r2, r5
 8013476:	f000 fccf 	bl	8013e18 <__lshift>
 801347a:	1b7f      	subs	r7, r7, r5
 801347c:	4604      	mov	r4, r0
 801347e:	f100 0a14 	add.w	sl, r0, #20
 8013482:	f04f 0900 	mov.w	r9, #0
 8013486:	e7b8      	b.n	80133fa <__gethex+0x1b6>
 8013488:	f8d8 5004 	ldr.w	r5, [r8, #4]
 801348c:	42bd      	cmp	r5, r7
 801348e:	dd6f      	ble.n	8013570 <__gethex+0x32c>
 8013490:	1bed      	subs	r5, r5, r7
 8013492:	42ae      	cmp	r6, r5
 8013494:	dc34      	bgt.n	8013500 <__gethex+0x2bc>
 8013496:	f8d8 300c 	ldr.w	r3, [r8, #12]
 801349a:	2b02      	cmp	r3, #2
 801349c:	d022      	beq.n	80134e4 <__gethex+0x2a0>
 801349e:	2b03      	cmp	r3, #3
 80134a0:	d024      	beq.n	80134ec <__gethex+0x2a8>
 80134a2:	2b01      	cmp	r3, #1
 80134a4:	d115      	bne.n	80134d2 <__gethex+0x28e>
 80134a6:	42ae      	cmp	r6, r5
 80134a8:	d113      	bne.n	80134d2 <__gethex+0x28e>
 80134aa:	2e01      	cmp	r6, #1
 80134ac:	d10b      	bne.n	80134c6 <__gethex+0x282>
 80134ae:	9a02      	ldr	r2, [sp, #8]
 80134b0:	f8d8 3004 	ldr.w	r3, [r8, #4]
 80134b4:	6013      	str	r3, [r2, #0]
 80134b6:	2301      	movs	r3, #1
 80134b8:	6123      	str	r3, [r4, #16]
 80134ba:	f8ca 3000 	str.w	r3, [sl]
 80134be:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80134c0:	2562      	movs	r5, #98	@ 0x62
 80134c2:	601c      	str	r4, [r3, #0]
 80134c4:	e73a      	b.n	801333c <__gethex+0xf8>
 80134c6:	1e71      	subs	r1, r6, #1
 80134c8:	4620      	mov	r0, r4
 80134ca:	f000 fede 	bl	801428a <__any_on>
 80134ce:	2800      	cmp	r0, #0
 80134d0:	d1ed      	bne.n	80134ae <__gethex+0x26a>
 80134d2:	9801      	ldr	r0, [sp, #4]
 80134d4:	4621      	mov	r1, r4
 80134d6:	f000 fa8f 	bl	80139f8 <_Bfree>
 80134da:	9a0e      	ldr	r2, [sp, #56]	@ 0x38
 80134dc:	2300      	movs	r3, #0
 80134de:	6013      	str	r3, [r2, #0]
 80134e0:	2550      	movs	r5, #80	@ 0x50
 80134e2:	e72b      	b.n	801333c <__gethex+0xf8>
 80134e4:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80134e6:	2b00      	cmp	r3, #0
 80134e8:	d1f3      	bne.n	80134d2 <__gethex+0x28e>
 80134ea:	e7e0      	b.n	80134ae <__gethex+0x26a>
 80134ec:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 80134ee:	2b00      	cmp	r3, #0
 80134f0:	d1dd      	bne.n	80134ae <__gethex+0x26a>
 80134f2:	e7ee      	b.n	80134d2 <__gethex+0x28e>
 80134f4:	08015dfc 	.word	0x08015dfc
 80134f8:	08015f4c 	.word	0x08015f4c
 80134fc:	08015f5d 	.word	0x08015f5d
 8013500:	1e6f      	subs	r7, r5, #1
 8013502:	f1b9 0f00 	cmp.w	r9, #0
 8013506:	d130      	bne.n	801356a <__gethex+0x326>
 8013508:	b127      	cbz	r7, 8013514 <__gethex+0x2d0>
 801350a:	4639      	mov	r1, r7
 801350c:	4620      	mov	r0, r4
 801350e:	f000 febc 	bl	801428a <__any_on>
 8013512:	4681      	mov	r9, r0
 8013514:	117a      	asrs	r2, r7, #5
 8013516:	2301      	movs	r3, #1
 8013518:	f85a 2022 	ldr.w	r2, [sl, r2, lsl #2]
 801351c:	f007 071f 	and.w	r7, r7, #31
 8013520:	40bb      	lsls	r3, r7
 8013522:	4213      	tst	r3, r2
 8013524:	4629      	mov	r1, r5
 8013526:	4620      	mov	r0, r4
 8013528:	bf18      	it	ne
 801352a:	f049 0902 	orrne.w	r9, r9, #2
 801352e:	f7ff fe21 	bl	8013174 <rshift>
 8013532:	f8d8 7004 	ldr.w	r7, [r8, #4]
 8013536:	1b76      	subs	r6, r6, r5
 8013538:	2502      	movs	r5, #2
 801353a:	f1b9 0f00 	cmp.w	r9, #0
 801353e:	d047      	beq.n	80135d0 <__gethex+0x38c>
 8013540:	f8d8 300c 	ldr.w	r3, [r8, #12]
 8013544:	2b02      	cmp	r3, #2
 8013546:	d015      	beq.n	8013574 <__gethex+0x330>
 8013548:	2b03      	cmp	r3, #3
 801354a:	d017      	beq.n	801357c <__gethex+0x338>
 801354c:	2b01      	cmp	r3, #1
 801354e:	d109      	bne.n	8013564 <__gethex+0x320>
 8013550:	f019 0f02 	tst.w	r9, #2
 8013554:	d006      	beq.n	8013564 <__gethex+0x320>
 8013556:	f8da 3000 	ldr.w	r3, [sl]
 801355a:	ea49 0903 	orr.w	r9, r9, r3
 801355e:	f019 0f01 	tst.w	r9, #1
 8013562:	d10e      	bne.n	8013582 <__gethex+0x33e>
 8013564:	f045 0510 	orr.w	r5, r5, #16
 8013568:	e032      	b.n	80135d0 <__gethex+0x38c>
 801356a:	f04f 0901 	mov.w	r9, #1
 801356e:	e7d1      	b.n	8013514 <__gethex+0x2d0>
 8013570:	2501      	movs	r5, #1
 8013572:	e7e2      	b.n	801353a <__gethex+0x2f6>
 8013574:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 8013576:	f1c3 0301 	rsb	r3, r3, #1
 801357a:	930f      	str	r3, [sp, #60]	@ 0x3c
 801357c:	9b0f      	ldr	r3, [sp, #60]	@ 0x3c
 801357e:	2b00      	cmp	r3, #0
 8013580:	d0f0      	beq.n	8013564 <__gethex+0x320>
 8013582:	f8d4 b010 	ldr.w	fp, [r4, #16]
 8013586:	f104 0314 	add.w	r3, r4, #20
 801358a:	ea4f 0a8b 	mov.w	sl, fp, lsl #2
 801358e:	eb03 018b 	add.w	r1, r3, fp, lsl #2
 8013592:	f04f 0c00 	mov.w	ip, #0
 8013596:	4618      	mov	r0, r3
 8013598:	f853 2b04 	ldr.w	r2, [r3], #4
 801359c:	f1b2 3fff 	cmp.w	r2, #4294967295
 80135a0:	d01b      	beq.n	80135da <__gethex+0x396>
 80135a2:	3201      	adds	r2, #1
 80135a4:	6002      	str	r2, [r0, #0]
 80135a6:	2d02      	cmp	r5, #2
 80135a8:	f104 0314 	add.w	r3, r4, #20
 80135ac:	d13c      	bne.n	8013628 <__gethex+0x3e4>
 80135ae:	f8d8 2000 	ldr.w	r2, [r8]
 80135b2:	3a01      	subs	r2, #1
 80135b4:	42b2      	cmp	r2, r6
 80135b6:	d109      	bne.n	80135cc <__gethex+0x388>
 80135b8:	1171      	asrs	r1, r6, #5
 80135ba:	2201      	movs	r2, #1
 80135bc:	f853 3021 	ldr.w	r3, [r3, r1, lsl #2]
 80135c0:	f006 061f 	and.w	r6, r6, #31
 80135c4:	fa02 f606 	lsl.w	r6, r2, r6
 80135c8:	421e      	tst	r6, r3
 80135ca:	d13a      	bne.n	8013642 <__gethex+0x3fe>
 80135cc:	f045 0520 	orr.w	r5, r5, #32
 80135d0:	9b0e      	ldr	r3, [sp, #56]	@ 0x38
 80135d2:	601c      	str	r4, [r3, #0]
 80135d4:	9b02      	ldr	r3, [sp, #8]
 80135d6:	601f      	str	r7, [r3, #0]
 80135d8:	e6b0      	b.n	801333c <__gethex+0xf8>
 80135da:	4299      	cmp	r1, r3
 80135dc:	f843 cc04 	str.w	ip, [r3, #-4]
 80135e0:	d8d9      	bhi.n	8013596 <__gethex+0x352>
 80135e2:	68a3      	ldr	r3, [r4, #8]
 80135e4:	459b      	cmp	fp, r3
 80135e6:	db17      	blt.n	8013618 <__gethex+0x3d4>
 80135e8:	6861      	ldr	r1, [r4, #4]
 80135ea:	9801      	ldr	r0, [sp, #4]
 80135ec:	3101      	adds	r1, #1
 80135ee:	f000 f9c3 	bl	8013978 <_Balloc>
 80135f2:	4681      	mov	r9, r0
 80135f4:	b918      	cbnz	r0, 80135fe <__gethex+0x3ba>
 80135f6:	4b1a      	ldr	r3, [pc, #104]	@ (8013660 <__gethex+0x41c>)
 80135f8:	4602      	mov	r2, r0
 80135fa:	2184      	movs	r1, #132	@ 0x84
 80135fc:	e6c5      	b.n	801338a <__gethex+0x146>
 80135fe:	6922      	ldr	r2, [r4, #16]
 8013600:	3202      	adds	r2, #2
 8013602:	f104 010c 	add.w	r1, r4, #12
 8013606:	0092      	lsls	r2, r2, #2
 8013608:	300c      	adds	r0, #12
 801360a:	f7fe fed8 	bl	80123be <memcpy>
 801360e:	4621      	mov	r1, r4
 8013610:	9801      	ldr	r0, [sp, #4]
 8013612:	f000 f9f1 	bl	80139f8 <_Bfree>
 8013616:	464c      	mov	r4, r9
 8013618:	6923      	ldr	r3, [r4, #16]
 801361a:	1c5a      	adds	r2, r3, #1
 801361c:	eb04 0383 	add.w	r3, r4, r3, lsl #2
 8013620:	6122      	str	r2, [r4, #16]
 8013622:	2201      	movs	r2, #1
 8013624:	615a      	str	r2, [r3, #20]
 8013626:	e7be      	b.n	80135a6 <__gethex+0x362>
 8013628:	6922      	ldr	r2, [r4, #16]
 801362a:	455a      	cmp	r2, fp
 801362c:	dd0b      	ble.n	8013646 <__gethex+0x402>
 801362e:	2101      	movs	r1, #1
 8013630:	4620      	mov	r0, r4
 8013632:	f7ff fd9f 	bl	8013174 <rshift>
 8013636:	f8d8 3008 	ldr.w	r3, [r8, #8]
 801363a:	3701      	adds	r7, #1
 801363c:	42bb      	cmp	r3, r7
 801363e:	f6ff aee0 	blt.w	8013402 <__gethex+0x1be>
 8013642:	2501      	movs	r5, #1
 8013644:	e7c2      	b.n	80135cc <__gethex+0x388>
 8013646:	f016 061f 	ands.w	r6, r6, #31
 801364a:	d0fa      	beq.n	8013642 <__gethex+0x3fe>
 801364c:	4453      	add	r3, sl
 801364e:	f1c6 0620 	rsb	r6, r6, #32
 8013652:	f853 0c04 	ldr.w	r0, [r3, #-4]
 8013656:	f000 fa81 	bl	8013b5c <__hi0bits>
 801365a:	42b0      	cmp	r0, r6
 801365c:	dbe7      	blt.n	801362e <__gethex+0x3ea>
 801365e:	e7f0      	b.n	8013642 <__gethex+0x3fe>
 8013660:	08015f4c 	.word	0x08015f4c

08013664 <L_shift>:
 8013664:	f1c2 0208 	rsb	r2, r2, #8
 8013668:	0092      	lsls	r2, r2, #2
 801366a:	b570      	push	{r4, r5, r6, lr}
 801366c:	f1c2 0620 	rsb	r6, r2, #32
 8013670:	6843      	ldr	r3, [r0, #4]
 8013672:	6804      	ldr	r4, [r0, #0]
 8013674:	fa03 f506 	lsl.w	r5, r3, r6
 8013678:	432c      	orrs	r4, r5
 801367a:	40d3      	lsrs	r3, r2
 801367c:	6004      	str	r4, [r0, #0]
 801367e:	f840 3f04 	str.w	r3, [r0, #4]!
 8013682:	4288      	cmp	r0, r1
 8013684:	d3f4      	bcc.n	8013670 <L_shift+0xc>
 8013686:	bd70      	pop	{r4, r5, r6, pc}

08013688 <__match>:
 8013688:	b530      	push	{r4, r5, lr}
 801368a:	6803      	ldr	r3, [r0, #0]
 801368c:	3301      	adds	r3, #1
 801368e:	f811 4b01 	ldrb.w	r4, [r1], #1
 8013692:	b914      	cbnz	r4, 801369a <__match+0x12>
 8013694:	6003      	str	r3, [r0, #0]
 8013696:	2001      	movs	r0, #1
 8013698:	bd30      	pop	{r4, r5, pc}
 801369a:	f813 2b01 	ldrb.w	r2, [r3], #1
 801369e:	f1a2 0541 	sub.w	r5, r2, #65	@ 0x41
 80136a2:	2d19      	cmp	r5, #25
 80136a4:	bf98      	it	ls
 80136a6:	3220      	addls	r2, #32
 80136a8:	42a2      	cmp	r2, r4
 80136aa:	d0f0      	beq.n	801368e <__match+0x6>
 80136ac:	2000      	movs	r0, #0
 80136ae:	e7f3      	b.n	8013698 <__match+0x10>

080136b0 <__hexnan>:
 80136b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80136b4:	680b      	ldr	r3, [r1, #0]
 80136b6:	6801      	ldr	r1, [r0, #0]
 80136b8:	115e      	asrs	r6, r3, #5
 80136ba:	eb02 0686 	add.w	r6, r2, r6, lsl #2
 80136be:	f013 031f 	ands.w	r3, r3, #31
 80136c2:	b087      	sub	sp, #28
 80136c4:	bf18      	it	ne
 80136c6:	3604      	addne	r6, #4
 80136c8:	2500      	movs	r5, #0
 80136ca:	1f37      	subs	r7, r6, #4
 80136cc:	4682      	mov	sl, r0
 80136ce:	4690      	mov	r8, r2
 80136d0:	9301      	str	r3, [sp, #4]
 80136d2:	f846 5c04 	str.w	r5, [r6, #-4]
 80136d6:	46b9      	mov	r9, r7
 80136d8:	463c      	mov	r4, r7
 80136da:	9502      	str	r5, [sp, #8]
 80136dc:	46ab      	mov	fp, r5
 80136de:	784a      	ldrb	r2, [r1, #1]
 80136e0:	1c4b      	adds	r3, r1, #1
 80136e2:	9303      	str	r3, [sp, #12]
 80136e4:	b342      	cbz	r2, 8013738 <__hexnan+0x88>
 80136e6:	4610      	mov	r0, r2
 80136e8:	9105      	str	r1, [sp, #20]
 80136ea:	9204      	str	r2, [sp, #16]
 80136ec:	f7ff fd94 	bl	8013218 <__hexdig_fun>
 80136f0:	2800      	cmp	r0, #0
 80136f2:	d151      	bne.n	8013798 <__hexnan+0xe8>
 80136f4:	9a04      	ldr	r2, [sp, #16]
 80136f6:	9905      	ldr	r1, [sp, #20]
 80136f8:	2a20      	cmp	r2, #32
 80136fa:	d818      	bhi.n	801372e <__hexnan+0x7e>
 80136fc:	9b02      	ldr	r3, [sp, #8]
 80136fe:	459b      	cmp	fp, r3
 8013700:	dd13      	ble.n	801372a <__hexnan+0x7a>
 8013702:	454c      	cmp	r4, r9
 8013704:	d206      	bcs.n	8013714 <__hexnan+0x64>
 8013706:	2d07      	cmp	r5, #7
 8013708:	dc04      	bgt.n	8013714 <__hexnan+0x64>
 801370a:	462a      	mov	r2, r5
 801370c:	4649      	mov	r1, r9
 801370e:	4620      	mov	r0, r4
 8013710:	f7ff ffa8 	bl	8013664 <L_shift>
 8013714:	4544      	cmp	r4, r8
 8013716:	d952      	bls.n	80137be <__hexnan+0x10e>
 8013718:	2300      	movs	r3, #0
 801371a:	f1a4 0904 	sub.w	r9, r4, #4
 801371e:	f844 3c04 	str.w	r3, [r4, #-4]
 8013722:	f8cd b008 	str.w	fp, [sp, #8]
 8013726:	464c      	mov	r4, r9
 8013728:	461d      	mov	r5, r3
 801372a:	9903      	ldr	r1, [sp, #12]
 801372c:	e7d7      	b.n	80136de <__hexnan+0x2e>
 801372e:	2a29      	cmp	r2, #41	@ 0x29
 8013730:	d157      	bne.n	80137e2 <__hexnan+0x132>
 8013732:	3102      	adds	r1, #2
 8013734:	f8ca 1000 	str.w	r1, [sl]
 8013738:	f1bb 0f00 	cmp.w	fp, #0
 801373c:	d051      	beq.n	80137e2 <__hexnan+0x132>
 801373e:	454c      	cmp	r4, r9
 8013740:	d206      	bcs.n	8013750 <__hexnan+0xa0>
 8013742:	2d07      	cmp	r5, #7
 8013744:	dc04      	bgt.n	8013750 <__hexnan+0xa0>
 8013746:	462a      	mov	r2, r5
 8013748:	4649      	mov	r1, r9
 801374a:	4620      	mov	r0, r4
 801374c:	f7ff ff8a 	bl	8013664 <L_shift>
 8013750:	4544      	cmp	r4, r8
 8013752:	d936      	bls.n	80137c2 <__hexnan+0x112>
 8013754:	f1a8 0204 	sub.w	r2, r8, #4
 8013758:	4623      	mov	r3, r4
 801375a:	f853 1b04 	ldr.w	r1, [r3], #4
 801375e:	f842 1f04 	str.w	r1, [r2, #4]!
 8013762:	429f      	cmp	r7, r3
 8013764:	d2f9      	bcs.n	801375a <__hexnan+0xaa>
 8013766:	1b3b      	subs	r3, r7, r4
 8013768:	f023 0303 	bic.w	r3, r3, #3
 801376c:	3304      	adds	r3, #4
 801376e:	3401      	adds	r4, #1
 8013770:	3e03      	subs	r6, #3
 8013772:	42b4      	cmp	r4, r6
 8013774:	bf88      	it	hi
 8013776:	2304      	movhi	r3, #4
 8013778:	4443      	add	r3, r8
 801377a:	2200      	movs	r2, #0
 801377c:	f843 2b04 	str.w	r2, [r3], #4
 8013780:	429f      	cmp	r7, r3
 8013782:	d2fb      	bcs.n	801377c <__hexnan+0xcc>
 8013784:	683b      	ldr	r3, [r7, #0]
 8013786:	b91b      	cbnz	r3, 8013790 <__hexnan+0xe0>
 8013788:	4547      	cmp	r7, r8
 801378a:	d128      	bne.n	80137de <__hexnan+0x12e>
 801378c:	2301      	movs	r3, #1
 801378e:	603b      	str	r3, [r7, #0]
 8013790:	2005      	movs	r0, #5
 8013792:	b007      	add	sp, #28
 8013794:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013798:	3501      	adds	r5, #1
 801379a:	2d08      	cmp	r5, #8
 801379c:	f10b 0b01 	add.w	fp, fp, #1
 80137a0:	dd06      	ble.n	80137b0 <__hexnan+0x100>
 80137a2:	4544      	cmp	r4, r8
 80137a4:	d9c1      	bls.n	801372a <__hexnan+0x7a>
 80137a6:	2300      	movs	r3, #0
 80137a8:	f844 3c04 	str.w	r3, [r4, #-4]
 80137ac:	2501      	movs	r5, #1
 80137ae:	3c04      	subs	r4, #4
 80137b0:	6822      	ldr	r2, [r4, #0]
 80137b2:	f000 000f 	and.w	r0, r0, #15
 80137b6:	ea40 1002 	orr.w	r0, r0, r2, lsl #4
 80137ba:	6020      	str	r0, [r4, #0]
 80137bc:	e7b5      	b.n	801372a <__hexnan+0x7a>
 80137be:	2508      	movs	r5, #8
 80137c0:	e7b3      	b.n	801372a <__hexnan+0x7a>
 80137c2:	9b01      	ldr	r3, [sp, #4]
 80137c4:	2b00      	cmp	r3, #0
 80137c6:	d0dd      	beq.n	8013784 <__hexnan+0xd4>
 80137c8:	f1c3 0320 	rsb	r3, r3, #32
 80137cc:	f04f 32ff 	mov.w	r2, #4294967295
 80137d0:	40da      	lsrs	r2, r3
 80137d2:	f856 3c04 	ldr.w	r3, [r6, #-4]
 80137d6:	4013      	ands	r3, r2
 80137d8:	f846 3c04 	str.w	r3, [r6, #-4]
 80137dc:	e7d2      	b.n	8013784 <__hexnan+0xd4>
 80137de:	3f04      	subs	r7, #4
 80137e0:	e7d0      	b.n	8013784 <__hexnan+0xd4>
 80137e2:	2004      	movs	r0, #4
 80137e4:	e7d5      	b.n	8013792 <__hexnan+0xe2>
	...

080137e8 <malloc>:
 80137e8:	4b02      	ldr	r3, [pc, #8]	@ (80137f4 <malloc+0xc>)
 80137ea:	4601      	mov	r1, r0
 80137ec:	6818      	ldr	r0, [r3, #0]
 80137ee:	f000 b825 	b.w	801383c <_malloc_r>
 80137f2:	bf00      	nop
 80137f4:	200001a0 	.word	0x200001a0

080137f8 <sbrk_aligned>:
 80137f8:	b570      	push	{r4, r5, r6, lr}
 80137fa:	4e0f      	ldr	r6, [pc, #60]	@ (8013838 <sbrk_aligned+0x40>)
 80137fc:	460c      	mov	r4, r1
 80137fe:	6831      	ldr	r1, [r6, #0]
 8013800:	4605      	mov	r5, r0
 8013802:	b911      	cbnz	r1, 801380a <sbrk_aligned+0x12>
 8013804:	f000 ff9e 	bl	8014744 <_sbrk_r>
 8013808:	6030      	str	r0, [r6, #0]
 801380a:	4621      	mov	r1, r4
 801380c:	4628      	mov	r0, r5
 801380e:	f000 ff99 	bl	8014744 <_sbrk_r>
 8013812:	1c43      	adds	r3, r0, #1
 8013814:	d103      	bne.n	801381e <sbrk_aligned+0x26>
 8013816:	f04f 34ff 	mov.w	r4, #4294967295
 801381a:	4620      	mov	r0, r4
 801381c:	bd70      	pop	{r4, r5, r6, pc}
 801381e:	1cc4      	adds	r4, r0, #3
 8013820:	f024 0403 	bic.w	r4, r4, #3
 8013824:	42a0      	cmp	r0, r4
 8013826:	d0f8      	beq.n	801381a <sbrk_aligned+0x22>
 8013828:	1a21      	subs	r1, r4, r0
 801382a:	4628      	mov	r0, r5
 801382c:	f000 ff8a 	bl	8014744 <_sbrk_r>
 8013830:	3001      	adds	r0, #1
 8013832:	d1f2      	bne.n	801381a <sbrk_aligned+0x22>
 8013834:	e7ef      	b.n	8013816 <sbrk_aligned+0x1e>
 8013836:	bf00      	nop
 8013838:	20006d40 	.word	0x20006d40

0801383c <_malloc_r>:
 801383c:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013840:	1ccd      	adds	r5, r1, #3
 8013842:	f025 0503 	bic.w	r5, r5, #3
 8013846:	3508      	adds	r5, #8
 8013848:	2d0c      	cmp	r5, #12
 801384a:	bf38      	it	cc
 801384c:	250c      	movcc	r5, #12
 801384e:	2d00      	cmp	r5, #0
 8013850:	4606      	mov	r6, r0
 8013852:	db01      	blt.n	8013858 <_malloc_r+0x1c>
 8013854:	42a9      	cmp	r1, r5
 8013856:	d904      	bls.n	8013862 <_malloc_r+0x26>
 8013858:	230c      	movs	r3, #12
 801385a:	6033      	str	r3, [r6, #0]
 801385c:	2000      	movs	r0, #0
 801385e:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013862:	f8df 80d4 	ldr.w	r8, [pc, #212]	@ 8013938 <_malloc_r+0xfc>
 8013866:	f000 f87b 	bl	8013960 <__malloc_lock>
 801386a:	f8d8 3000 	ldr.w	r3, [r8]
 801386e:	461c      	mov	r4, r3
 8013870:	bb44      	cbnz	r4, 80138c4 <_malloc_r+0x88>
 8013872:	4629      	mov	r1, r5
 8013874:	4630      	mov	r0, r6
 8013876:	f7ff ffbf 	bl	80137f8 <sbrk_aligned>
 801387a:	1c43      	adds	r3, r0, #1
 801387c:	4604      	mov	r4, r0
 801387e:	d158      	bne.n	8013932 <_malloc_r+0xf6>
 8013880:	f8d8 4000 	ldr.w	r4, [r8]
 8013884:	4627      	mov	r7, r4
 8013886:	2f00      	cmp	r7, #0
 8013888:	d143      	bne.n	8013912 <_malloc_r+0xd6>
 801388a:	2c00      	cmp	r4, #0
 801388c:	d04b      	beq.n	8013926 <_malloc_r+0xea>
 801388e:	6823      	ldr	r3, [r4, #0]
 8013890:	4639      	mov	r1, r7
 8013892:	4630      	mov	r0, r6
 8013894:	eb04 0903 	add.w	r9, r4, r3
 8013898:	f000 ff54 	bl	8014744 <_sbrk_r>
 801389c:	4581      	cmp	r9, r0
 801389e:	d142      	bne.n	8013926 <_malloc_r+0xea>
 80138a0:	6821      	ldr	r1, [r4, #0]
 80138a2:	1a6d      	subs	r5, r5, r1
 80138a4:	4629      	mov	r1, r5
 80138a6:	4630      	mov	r0, r6
 80138a8:	f7ff ffa6 	bl	80137f8 <sbrk_aligned>
 80138ac:	3001      	adds	r0, #1
 80138ae:	d03a      	beq.n	8013926 <_malloc_r+0xea>
 80138b0:	6823      	ldr	r3, [r4, #0]
 80138b2:	442b      	add	r3, r5
 80138b4:	6023      	str	r3, [r4, #0]
 80138b6:	f8d8 3000 	ldr.w	r3, [r8]
 80138ba:	685a      	ldr	r2, [r3, #4]
 80138bc:	bb62      	cbnz	r2, 8013918 <_malloc_r+0xdc>
 80138be:	f8c8 7000 	str.w	r7, [r8]
 80138c2:	e00f      	b.n	80138e4 <_malloc_r+0xa8>
 80138c4:	6822      	ldr	r2, [r4, #0]
 80138c6:	1b52      	subs	r2, r2, r5
 80138c8:	d420      	bmi.n	801390c <_malloc_r+0xd0>
 80138ca:	2a0b      	cmp	r2, #11
 80138cc:	d917      	bls.n	80138fe <_malloc_r+0xc2>
 80138ce:	1961      	adds	r1, r4, r5
 80138d0:	42a3      	cmp	r3, r4
 80138d2:	6025      	str	r5, [r4, #0]
 80138d4:	bf18      	it	ne
 80138d6:	6059      	strne	r1, [r3, #4]
 80138d8:	6863      	ldr	r3, [r4, #4]
 80138da:	bf08      	it	eq
 80138dc:	f8c8 1000 	streq.w	r1, [r8]
 80138e0:	5162      	str	r2, [r4, r5]
 80138e2:	604b      	str	r3, [r1, #4]
 80138e4:	4630      	mov	r0, r6
 80138e6:	f000 f841 	bl	801396c <__malloc_unlock>
 80138ea:	f104 000b 	add.w	r0, r4, #11
 80138ee:	1d23      	adds	r3, r4, #4
 80138f0:	f020 0007 	bic.w	r0, r0, #7
 80138f4:	1ac2      	subs	r2, r0, r3
 80138f6:	bf1c      	itt	ne
 80138f8:	1a1b      	subne	r3, r3, r0
 80138fa:	50a3      	strne	r3, [r4, r2]
 80138fc:	e7af      	b.n	801385e <_malloc_r+0x22>
 80138fe:	6862      	ldr	r2, [r4, #4]
 8013900:	42a3      	cmp	r3, r4
 8013902:	bf0c      	ite	eq
 8013904:	f8c8 2000 	streq.w	r2, [r8]
 8013908:	605a      	strne	r2, [r3, #4]
 801390a:	e7eb      	b.n	80138e4 <_malloc_r+0xa8>
 801390c:	4623      	mov	r3, r4
 801390e:	6864      	ldr	r4, [r4, #4]
 8013910:	e7ae      	b.n	8013870 <_malloc_r+0x34>
 8013912:	463c      	mov	r4, r7
 8013914:	687f      	ldr	r7, [r7, #4]
 8013916:	e7b6      	b.n	8013886 <_malloc_r+0x4a>
 8013918:	461a      	mov	r2, r3
 801391a:	685b      	ldr	r3, [r3, #4]
 801391c:	42a3      	cmp	r3, r4
 801391e:	d1fb      	bne.n	8013918 <_malloc_r+0xdc>
 8013920:	2300      	movs	r3, #0
 8013922:	6053      	str	r3, [r2, #4]
 8013924:	e7de      	b.n	80138e4 <_malloc_r+0xa8>
 8013926:	230c      	movs	r3, #12
 8013928:	6033      	str	r3, [r6, #0]
 801392a:	4630      	mov	r0, r6
 801392c:	f000 f81e 	bl	801396c <__malloc_unlock>
 8013930:	e794      	b.n	801385c <_malloc_r+0x20>
 8013932:	6005      	str	r5, [r0, #0]
 8013934:	e7d6      	b.n	80138e4 <_malloc_r+0xa8>
 8013936:	bf00      	nop
 8013938:	20006d44 	.word	0x20006d44

0801393c <__ascii_mbtowc>:
 801393c:	b082      	sub	sp, #8
 801393e:	b901      	cbnz	r1, 8013942 <__ascii_mbtowc+0x6>
 8013940:	a901      	add	r1, sp, #4
 8013942:	b142      	cbz	r2, 8013956 <__ascii_mbtowc+0x1a>
 8013944:	b14b      	cbz	r3, 801395a <__ascii_mbtowc+0x1e>
 8013946:	7813      	ldrb	r3, [r2, #0]
 8013948:	600b      	str	r3, [r1, #0]
 801394a:	7812      	ldrb	r2, [r2, #0]
 801394c:	1e10      	subs	r0, r2, #0
 801394e:	bf18      	it	ne
 8013950:	2001      	movne	r0, #1
 8013952:	b002      	add	sp, #8
 8013954:	4770      	bx	lr
 8013956:	4610      	mov	r0, r2
 8013958:	e7fb      	b.n	8013952 <__ascii_mbtowc+0x16>
 801395a:	f06f 0001 	mvn.w	r0, #1
 801395e:	e7f8      	b.n	8013952 <__ascii_mbtowc+0x16>

08013960 <__malloc_lock>:
 8013960:	4801      	ldr	r0, [pc, #4]	@ (8013968 <__malloc_lock+0x8>)
 8013962:	f7fe bd2a 	b.w	80123ba <__retarget_lock_acquire_recursive>
 8013966:	bf00      	nop
 8013968:	20006d3c 	.word	0x20006d3c

0801396c <__malloc_unlock>:
 801396c:	4801      	ldr	r0, [pc, #4]	@ (8013974 <__malloc_unlock+0x8>)
 801396e:	f7fe bd25 	b.w	80123bc <__retarget_lock_release_recursive>
 8013972:	bf00      	nop
 8013974:	20006d3c 	.word	0x20006d3c

08013978 <_Balloc>:
 8013978:	b570      	push	{r4, r5, r6, lr}
 801397a:	69c6      	ldr	r6, [r0, #28]
 801397c:	4604      	mov	r4, r0
 801397e:	460d      	mov	r5, r1
 8013980:	b976      	cbnz	r6, 80139a0 <_Balloc+0x28>
 8013982:	2010      	movs	r0, #16
 8013984:	f7ff ff30 	bl	80137e8 <malloc>
 8013988:	4602      	mov	r2, r0
 801398a:	61e0      	str	r0, [r4, #28]
 801398c:	b920      	cbnz	r0, 8013998 <_Balloc+0x20>
 801398e:	4b18      	ldr	r3, [pc, #96]	@ (80139f0 <_Balloc+0x78>)
 8013990:	4818      	ldr	r0, [pc, #96]	@ (80139f4 <_Balloc+0x7c>)
 8013992:	216b      	movs	r1, #107	@ 0x6b
 8013994:	f7fe fd2c 	bl	80123f0 <__assert_func>
 8013998:	e9c0 6601 	strd	r6, r6, [r0, #4]
 801399c:	6006      	str	r6, [r0, #0]
 801399e:	60c6      	str	r6, [r0, #12]
 80139a0:	69e6      	ldr	r6, [r4, #28]
 80139a2:	68f3      	ldr	r3, [r6, #12]
 80139a4:	b183      	cbz	r3, 80139c8 <_Balloc+0x50>
 80139a6:	69e3      	ldr	r3, [r4, #28]
 80139a8:	68db      	ldr	r3, [r3, #12]
 80139aa:	f853 0025 	ldr.w	r0, [r3, r5, lsl #2]
 80139ae:	b9b8      	cbnz	r0, 80139e0 <_Balloc+0x68>
 80139b0:	2101      	movs	r1, #1
 80139b2:	fa01 f605 	lsl.w	r6, r1, r5
 80139b6:	1d72      	adds	r2, r6, #5
 80139b8:	0092      	lsls	r2, r2, #2
 80139ba:	4620      	mov	r0, r4
 80139bc:	f000 fed9 	bl	8014772 <_calloc_r>
 80139c0:	b160      	cbz	r0, 80139dc <_Balloc+0x64>
 80139c2:	e9c0 5601 	strd	r5, r6, [r0, #4]
 80139c6:	e00e      	b.n	80139e6 <_Balloc+0x6e>
 80139c8:	2221      	movs	r2, #33	@ 0x21
 80139ca:	2104      	movs	r1, #4
 80139cc:	4620      	mov	r0, r4
 80139ce:	f000 fed0 	bl	8014772 <_calloc_r>
 80139d2:	69e3      	ldr	r3, [r4, #28]
 80139d4:	60f0      	str	r0, [r6, #12]
 80139d6:	68db      	ldr	r3, [r3, #12]
 80139d8:	2b00      	cmp	r3, #0
 80139da:	d1e4      	bne.n	80139a6 <_Balloc+0x2e>
 80139dc:	2000      	movs	r0, #0
 80139de:	bd70      	pop	{r4, r5, r6, pc}
 80139e0:	6802      	ldr	r2, [r0, #0]
 80139e2:	f843 2025 	str.w	r2, [r3, r5, lsl #2]
 80139e6:	2300      	movs	r3, #0
 80139e8:	e9c0 3303 	strd	r3, r3, [r0, #12]
 80139ec:	e7f7      	b.n	80139de <_Balloc+0x66>
 80139ee:	bf00      	nop
 80139f0:	08015e32 	.word	0x08015e32
 80139f4:	08015fbd 	.word	0x08015fbd

080139f8 <_Bfree>:
 80139f8:	b570      	push	{r4, r5, r6, lr}
 80139fa:	69c6      	ldr	r6, [r0, #28]
 80139fc:	4605      	mov	r5, r0
 80139fe:	460c      	mov	r4, r1
 8013a00:	b976      	cbnz	r6, 8013a20 <_Bfree+0x28>
 8013a02:	2010      	movs	r0, #16
 8013a04:	f7ff fef0 	bl	80137e8 <malloc>
 8013a08:	4602      	mov	r2, r0
 8013a0a:	61e8      	str	r0, [r5, #28]
 8013a0c:	b920      	cbnz	r0, 8013a18 <_Bfree+0x20>
 8013a0e:	4b09      	ldr	r3, [pc, #36]	@ (8013a34 <_Bfree+0x3c>)
 8013a10:	4809      	ldr	r0, [pc, #36]	@ (8013a38 <_Bfree+0x40>)
 8013a12:	218f      	movs	r1, #143	@ 0x8f
 8013a14:	f7fe fcec 	bl	80123f0 <__assert_func>
 8013a18:	e9c0 6601 	strd	r6, r6, [r0, #4]
 8013a1c:	6006      	str	r6, [r0, #0]
 8013a1e:	60c6      	str	r6, [r0, #12]
 8013a20:	b13c      	cbz	r4, 8013a32 <_Bfree+0x3a>
 8013a22:	69eb      	ldr	r3, [r5, #28]
 8013a24:	6862      	ldr	r2, [r4, #4]
 8013a26:	68db      	ldr	r3, [r3, #12]
 8013a28:	f853 1022 	ldr.w	r1, [r3, r2, lsl #2]
 8013a2c:	6021      	str	r1, [r4, #0]
 8013a2e:	f843 4022 	str.w	r4, [r3, r2, lsl #2]
 8013a32:	bd70      	pop	{r4, r5, r6, pc}
 8013a34:	08015e32 	.word	0x08015e32
 8013a38:	08015fbd 	.word	0x08015fbd

08013a3c <__multadd>:
 8013a3c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 8013a40:	690d      	ldr	r5, [r1, #16]
 8013a42:	4607      	mov	r7, r0
 8013a44:	460c      	mov	r4, r1
 8013a46:	461e      	mov	r6, r3
 8013a48:	f101 0c14 	add.w	ip, r1, #20
 8013a4c:	2000      	movs	r0, #0
 8013a4e:	f8dc 3000 	ldr.w	r3, [ip]
 8013a52:	b299      	uxth	r1, r3
 8013a54:	fb02 6101 	mla	r1, r2, r1, r6
 8013a58:	0c1e      	lsrs	r6, r3, #16
 8013a5a:	0c0b      	lsrs	r3, r1, #16
 8013a5c:	fb02 3306 	mla	r3, r2, r6, r3
 8013a60:	b289      	uxth	r1, r1
 8013a62:	3001      	adds	r0, #1
 8013a64:	eb01 4103 	add.w	r1, r1, r3, lsl #16
 8013a68:	4285      	cmp	r5, r0
 8013a6a:	f84c 1b04 	str.w	r1, [ip], #4
 8013a6e:	ea4f 4613 	mov.w	r6, r3, lsr #16
 8013a72:	dcec      	bgt.n	8013a4e <__multadd+0x12>
 8013a74:	b30e      	cbz	r6, 8013aba <__multadd+0x7e>
 8013a76:	68a3      	ldr	r3, [r4, #8]
 8013a78:	42ab      	cmp	r3, r5
 8013a7a:	dc19      	bgt.n	8013ab0 <__multadd+0x74>
 8013a7c:	6861      	ldr	r1, [r4, #4]
 8013a7e:	4638      	mov	r0, r7
 8013a80:	3101      	adds	r1, #1
 8013a82:	f7ff ff79 	bl	8013978 <_Balloc>
 8013a86:	4680      	mov	r8, r0
 8013a88:	b928      	cbnz	r0, 8013a96 <__multadd+0x5a>
 8013a8a:	4602      	mov	r2, r0
 8013a8c:	4b0c      	ldr	r3, [pc, #48]	@ (8013ac0 <__multadd+0x84>)
 8013a8e:	480d      	ldr	r0, [pc, #52]	@ (8013ac4 <__multadd+0x88>)
 8013a90:	21ba      	movs	r1, #186	@ 0xba
 8013a92:	f7fe fcad 	bl	80123f0 <__assert_func>
 8013a96:	6922      	ldr	r2, [r4, #16]
 8013a98:	3202      	adds	r2, #2
 8013a9a:	f104 010c 	add.w	r1, r4, #12
 8013a9e:	0092      	lsls	r2, r2, #2
 8013aa0:	300c      	adds	r0, #12
 8013aa2:	f7fe fc8c 	bl	80123be <memcpy>
 8013aa6:	4621      	mov	r1, r4
 8013aa8:	4638      	mov	r0, r7
 8013aaa:	f7ff ffa5 	bl	80139f8 <_Bfree>
 8013aae:	4644      	mov	r4, r8
 8013ab0:	eb04 0385 	add.w	r3, r4, r5, lsl #2
 8013ab4:	3501      	adds	r5, #1
 8013ab6:	615e      	str	r6, [r3, #20]
 8013ab8:	6125      	str	r5, [r4, #16]
 8013aba:	4620      	mov	r0, r4
 8013abc:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8013ac0:	08015f4c 	.word	0x08015f4c
 8013ac4:	08015fbd 	.word	0x08015fbd

08013ac8 <__s2b>:
 8013ac8:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013acc:	460c      	mov	r4, r1
 8013ace:	4615      	mov	r5, r2
 8013ad0:	461f      	mov	r7, r3
 8013ad2:	2209      	movs	r2, #9
 8013ad4:	3308      	adds	r3, #8
 8013ad6:	4606      	mov	r6, r0
 8013ad8:	fb93 f3f2 	sdiv	r3, r3, r2
 8013adc:	2100      	movs	r1, #0
 8013ade:	2201      	movs	r2, #1
 8013ae0:	429a      	cmp	r2, r3
 8013ae2:	db09      	blt.n	8013af8 <__s2b+0x30>
 8013ae4:	4630      	mov	r0, r6
 8013ae6:	f7ff ff47 	bl	8013978 <_Balloc>
 8013aea:	b940      	cbnz	r0, 8013afe <__s2b+0x36>
 8013aec:	4602      	mov	r2, r0
 8013aee:	4b19      	ldr	r3, [pc, #100]	@ (8013b54 <__s2b+0x8c>)
 8013af0:	4819      	ldr	r0, [pc, #100]	@ (8013b58 <__s2b+0x90>)
 8013af2:	21d3      	movs	r1, #211	@ 0xd3
 8013af4:	f7fe fc7c 	bl	80123f0 <__assert_func>
 8013af8:	0052      	lsls	r2, r2, #1
 8013afa:	3101      	adds	r1, #1
 8013afc:	e7f0      	b.n	8013ae0 <__s2b+0x18>
 8013afe:	9b08      	ldr	r3, [sp, #32]
 8013b00:	6143      	str	r3, [r0, #20]
 8013b02:	2d09      	cmp	r5, #9
 8013b04:	f04f 0301 	mov.w	r3, #1
 8013b08:	6103      	str	r3, [r0, #16]
 8013b0a:	dd16      	ble.n	8013b3a <__s2b+0x72>
 8013b0c:	f104 0909 	add.w	r9, r4, #9
 8013b10:	46c8      	mov	r8, r9
 8013b12:	442c      	add	r4, r5
 8013b14:	f818 3b01 	ldrb.w	r3, [r8], #1
 8013b18:	4601      	mov	r1, r0
 8013b1a:	3b30      	subs	r3, #48	@ 0x30
 8013b1c:	220a      	movs	r2, #10
 8013b1e:	4630      	mov	r0, r6
 8013b20:	f7ff ff8c 	bl	8013a3c <__multadd>
 8013b24:	45a0      	cmp	r8, r4
 8013b26:	d1f5      	bne.n	8013b14 <__s2b+0x4c>
 8013b28:	f1a5 0408 	sub.w	r4, r5, #8
 8013b2c:	444c      	add	r4, r9
 8013b2e:	1b2d      	subs	r5, r5, r4
 8013b30:	1963      	adds	r3, r4, r5
 8013b32:	42bb      	cmp	r3, r7
 8013b34:	db04      	blt.n	8013b40 <__s2b+0x78>
 8013b36:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013b3a:	340a      	adds	r4, #10
 8013b3c:	2509      	movs	r5, #9
 8013b3e:	e7f6      	b.n	8013b2e <__s2b+0x66>
 8013b40:	f814 3b01 	ldrb.w	r3, [r4], #1
 8013b44:	4601      	mov	r1, r0
 8013b46:	3b30      	subs	r3, #48	@ 0x30
 8013b48:	220a      	movs	r2, #10
 8013b4a:	4630      	mov	r0, r6
 8013b4c:	f7ff ff76 	bl	8013a3c <__multadd>
 8013b50:	e7ee      	b.n	8013b30 <__s2b+0x68>
 8013b52:	bf00      	nop
 8013b54:	08015f4c 	.word	0x08015f4c
 8013b58:	08015fbd 	.word	0x08015fbd

08013b5c <__hi0bits>:
 8013b5c:	f5b0 3f80 	cmp.w	r0, #65536	@ 0x10000
 8013b60:	4603      	mov	r3, r0
 8013b62:	bf36      	itet	cc
 8013b64:	0403      	lslcc	r3, r0, #16
 8013b66:	2000      	movcs	r0, #0
 8013b68:	2010      	movcc	r0, #16
 8013b6a:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8013b6e:	bf3c      	itt	cc
 8013b70:	021b      	lslcc	r3, r3, #8
 8013b72:	3008      	addcc	r0, #8
 8013b74:	f1b3 5f80 	cmp.w	r3, #268435456	@ 0x10000000
 8013b78:	bf3c      	itt	cc
 8013b7a:	011b      	lslcc	r3, r3, #4
 8013b7c:	3004      	addcc	r0, #4
 8013b7e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8013b82:	bf3c      	itt	cc
 8013b84:	009b      	lslcc	r3, r3, #2
 8013b86:	3002      	addcc	r0, #2
 8013b88:	2b00      	cmp	r3, #0
 8013b8a:	db05      	blt.n	8013b98 <__hi0bits+0x3c>
 8013b8c:	f013 4f80 	tst.w	r3, #1073741824	@ 0x40000000
 8013b90:	f100 0001 	add.w	r0, r0, #1
 8013b94:	bf08      	it	eq
 8013b96:	2020      	moveq	r0, #32
 8013b98:	4770      	bx	lr

08013b9a <__lo0bits>:
 8013b9a:	6803      	ldr	r3, [r0, #0]
 8013b9c:	4602      	mov	r2, r0
 8013b9e:	f013 0007 	ands.w	r0, r3, #7
 8013ba2:	d00b      	beq.n	8013bbc <__lo0bits+0x22>
 8013ba4:	07d9      	lsls	r1, r3, #31
 8013ba6:	d421      	bmi.n	8013bec <__lo0bits+0x52>
 8013ba8:	0798      	lsls	r0, r3, #30
 8013baa:	bf49      	itett	mi
 8013bac:	085b      	lsrmi	r3, r3, #1
 8013bae:	089b      	lsrpl	r3, r3, #2
 8013bb0:	2001      	movmi	r0, #1
 8013bb2:	6013      	strmi	r3, [r2, #0]
 8013bb4:	bf5c      	itt	pl
 8013bb6:	6013      	strpl	r3, [r2, #0]
 8013bb8:	2002      	movpl	r0, #2
 8013bba:	4770      	bx	lr
 8013bbc:	b299      	uxth	r1, r3
 8013bbe:	b909      	cbnz	r1, 8013bc4 <__lo0bits+0x2a>
 8013bc0:	0c1b      	lsrs	r3, r3, #16
 8013bc2:	2010      	movs	r0, #16
 8013bc4:	b2d9      	uxtb	r1, r3
 8013bc6:	b909      	cbnz	r1, 8013bcc <__lo0bits+0x32>
 8013bc8:	3008      	adds	r0, #8
 8013bca:	0a1b      	lsrs	r3, r3, #8
 8013bcc:	0719      	lsls	r1, r3, #28
 8013bce:	bf04      	itt	eq
 8013bd0:	091b      	lsreq	r3, r3, #4
 8013bd2:	3004      	addeq	r0, #4
 8013bd4:	0799      	lsls	r1, r3, #30
 8013bd6:	bf04      	itt	eq
 8013bd8:	089b      	lsreq	r3, r3, #2
 8013bda:	3002      	addeq	r0, #2
 8013bdc:	07d9      	lsls	r1, r3, #31
 8013bde:	d403      	bmi.n	8013be8 <__lo0bits+0x4e>
 8013be0:	085b      	lsrs	r3, r3, #1
 8013be2:	f100 0001 	add.w	r0, r0, #1
 8013be6:	d003      	beq.n	8013bf0 <__lo0bits+0x56>
 8013be8:	6013      	str	r3, [r2, #0]
 8013bea:	4770      	bx	lr
 8013bec:	2000      	movs	r0, #0
 8013bee:	4770      	bx	lr
 8013bf0:	2020      	movs	r0, #32
 8013bf2:	4770      	bx	lr

08013bf4 <__i2b>:
 8013bf4:	b510      	push	{r4, lr}
 8013bf6:	460c      	mov	r4, r1
 8013bf8:	2101      	movs	r1, #1
 8013bfa:	f7ff febd 	bl	8013978 <_Balloc>
 8013bfe:	4602      	mov	r2, r0
 8013c00:	b928      	cbnz	r0, 8013c0e <__i2b+0x1a>
 8013c02:	4b05      	ldr	r3, [pc, #20]	@ (8013c18 <__i2b+0x24>)
 8013c04:	4805      	ldr	r0, [pc, #20]	@ (8013c1c <__i2b+0x28>)
 8013c06:	f240 1145 	movw	r1, #325	@ 0x145
 8013c0a:	f7fe fbf1 	bl	80123f0 <__assert_func>
 8013c0e:	2301      	movs	r3, #1
 8013c10:	6144      	str	r4, [r0, #20]
 8013c12:	6103      	str	r3, [r0, #16]
 8013c14:	bd10      	pop	{r4, pc}
 8013c16:	bf00      	nop
 8013c18:	08015f4c 	.word	0x08015f4c
 8013c1c:	08015fbd 	.word	0x08015fbd

08013c20 <__multiply>:
 8013c20:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013c24:	4617      	mov	r7, r2
 8013c26:	690a      	ldr	r2, [r1, #16]
 8013c28:	693b      	ldr	r3, [r7, #16]
 8013c2a:	429a      	cmp	r2, r3
 8013c2c:	bfa8      	it	ge
 8013c2e:	463b      	movge	r3, r7
 8013c30:	4689      	mov	r9, r1
 8013c32:	bfa4      	itt	ge
 8013c34:	460f      	movge	r7, r1
 8013c36:	4699      	movge	r9, r3
 8013c38:	693d      	ldr	r5, [r7, #16]
 8013c3a:	f8d9 a010 	ldr.w	sl, [r9, #16]
 8013c3e:	68bb      	ldr	r3, [r7, #8]
 8013c40:	6879      	ldr	r1, [r7, #4]
 8013c42:	eb05 060a 	add.w	r6, r5, sl
 8013c46:	42b3      	cmp	r3, r6
 8013c48:	b085      	sub	sp, #20
 8013c4a:	bfb8      	it	lt
 8013c4c:	3101      	addlt	r1, #1
 8013c4e:	f7ff fe93 	bl	8013978 <_Balloc>
 8013c52:	b930      	cbnz	r0, 8013c62 <__multiply+0x42>
 8013c54:	4602      	mov	r2, r0
 8013c56:	4b41      	ldr	r3, [pc, #260]	@ (8013d5c <__multiply+0x13c>)
 8013c58:	4841      	ldr	r0, [pc, #260]	@ (8013d60 <__multiply+0x140>)
 8013c5a:	f44f 71b1 	mov.w	r1, #354	@ 0x162
 8013c5e:	f7fe fbc7 	bl	80123f0 <__assert_func>
 8013c62:	f100 0414 	add.w	r4, r0, #20
 8013c66:	eb04 0e86 	add.w	lr, r4, r6, lsl #2
 8013c6a:	4623      	mov	r3, r4
 8013c6c:	2200      	movs	r2, #0
 8013c6e:	4573      	cmp	r3, lr
 8013c70:	d320      	bcc.n	8013cb4 <__multiply+0x94>
 8013c72:	f107 0814 	add.w	r8, r7, #20
 8013c76:	f109 0114 	add.w	r1, r9, #20
 8013c7a:	eb08 0585 	add.w	r5, r8, r5, lsl #2
 8013c7e:	eb01 038a 	add.w	r3, r1, sl, lsl #2
 8013c82:	9302      	str	r3, [sp, #8]
 8013c84:	1beb      	subs	r3, r5, r7
 8013c86:	3b15      	subs	r3, #21
 8013c88:	f023 0303 	bic.w	r3, r3, #3
 8013c8c:	3304      	adds	r3, #4
 8013c8e:	3715      	adds	r7, #21
 8013c90:	42bd      	cmp	r5, r7
 8013c92:	bf38      	it	cc
 8013c94:	2304      	movcc	r3, #4
 8013c96:	9301      	str	r3, [sp, #4]
 8013c98:	9b02      	ldr	r3, [sp, #8]
 8013c9a:	9103      	str	r1, [sp, #12]
 8013c9c:	428b      	cmp	r3, r1
 8013c9e:	d80c      	bhi.n	8013cba <__multiply+0x9a>
 8013ca0:	2e00      	cmp	r6, #0
 8013ca2:	dd03      	ble.n	8013cac <__multiply+0x8c>
 8013ca4:	f85e 3d04 	ldr.w	r3, [lr, #-4]!
 8013ca8:	2b00      	cmp	r3, #0
 8013caa:	d055      	beq.n	8013d58 <__multiply+0x138>
 8013cac:	6106      	str	r6, [r0, #16]
 8013cae:	b005      	add	sp, #20
 8013cb0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013cb4:	f843 2b04 	str.w	r2, [r3], #4
 8013cb8:	e7d9      	b.n	8013c6e <__multiply+0x4e>
 8013cba:	f8b1 a000 	ldrh.w	sl, [r1]
 8013cbe:	f1ba 0f00 	cmp.w	sl, #0
 8013cc2:	d01f      	beq.n	8013d04 <__multiply+0xe4>
 8013cc4:	46c4      	mov	ip, r8
 8013cc6:	46a1      	mov	r9, r4
 8013cc8:	2700      	movs	r7, #0
 8013cca:	f85c 2b04 	ldr.w	r2, [ip], #4
 8013cce:	f8d9 3000 	ldr.w	r3, [r9]
 8013cd2:	fa1f fb82 	uxth.w	fp, r2
 8013cd6:	b29b      	uxth	r3, r3
 8013cd8:	fb0a 330b 	mla	r3, sl, fp, r3
 8013cdc:	443b      	add	r3, r7
 8013cde:	f8d9 7000 	ldr.w	r7, [r9]
 8013ce2:	0c12      	lsrs	r2, r2, #16
 8013ce4:	0c3f      	lsrs	r7, r7, #16
 8013ce6:	fb0a 7202 	mla	r2, sl, r2, r7
 8013cea:	eb02 4213 	add.w	r2, r2, r3, lsr #16
 8013cee:	b29b      	uxth	r3, r3
 8013cf0:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013cf4:	4565      	cmp	r5, ip
 8013cf6:	f849 3b04 	str.w	r3, [r9], #4
 8013cfa:	ea4f 4712 	mov.w	r7, r2, lsr #16
 8013cfe:	d8e4      	bhi.n	8013cca <__multiply+0xaa>
 8013d00:	9b01      	ldr	r3, [sp, #4]
 8013d02:	50e7      	str	r7, [r4, r3]
 8013d04:	9b03      	ldr	r3, [sp, #12]
 8013d06:	f8b3 9002 	ldrh.w	r9, [r3, #2]
 8013d0a:	3104      	adds	r1, #4
 8013d0c:	f1b9 0f00 	cmp.w	r9, #0
 8013d10:	d020      	beq.n	8013d54 <__multiply+0x134>
 8013d12:	6823      	ldr	r3, [r4, #0]
 8013d14:	4647      	mov	r7, r8
 8013d16:	46a4      	mov	ip, r4
 8013d18:	f04f 0a00 	mov.w	sl, #0
 8013d1c:	f8b7 b000 	ldrh.w	fp, [r7]
 8013d20:	f8bc 2002 	ldrh.w	r2, [ip, #2]
 8013d24:	fb09 220b 	mla	r2, r9, fp, r2
 8013d28:	4452      	add	r2, sl
 8013d2a:	b29b      	uxth	r3, r3
 8013d2c:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
 8013d30:	f84c 3b04 	str.w	r3, [ip], #4
 8013d34:	f857 3b04 	ldr.w	r3, [r7], #4
 8013d38:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013d3c:	f8bc 3000 	ldrh.w	r3, [ip]
 8013d40:	fb09 330a 	mla	r3, r9, sl, r3
 8013d44:	eb03 4312 	add.w	r3, r3, r2, lsr #16
 8013d48:	42bd      	cmp	r5, r7
 8013d4a:	ea4f 4a13 	mov.w	sl, r3, lsr #16
 8013d4e:	d8e5      	bhi.n	8013d1c <__multiply+0xfc>
 8013d50:	9a01      	ldr	r2, [sp, #4]
 8013d52:	50a3      	str	r3, [r4, r2]
 8013d54:	3404      	adds	r4, #4
 8013d56:	e79f      	b.n	8013c98 <__multiply+0x78>
 8013d58:	3e01      	subs	r6, #1
 8013d5a:	e7a1      	b.n	8013ca0 <__multiply+0x80>
 8013d5c:	08015f4c 	.word	0x08015f4c
 8013d60:	08015fbd 	.word	0x08015fbd

08013d64 <__pow5mult>:
 8013d64:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
 8013d68:	4615      	mov	r5, r2
 8013d6a:	f012 0203 	ands.w	r2, r2, #3
 8013d6e:	4607      	mov	r7, r0
 8013d70:	460e      	mov	r6, r1
 8013d72:	d007      	beq.n	8013d84 <__pow5mult+0x20>
 8013d74:	4c25      	ldr	r4, [pc, #148]	@ (8013e0c <__pow5mult+0xa8>)
 8013d76:	3a01      	subs	r2, #1
 8013d78:	2300      	movs	r3, #0
 8013d7a:	f854 2022 	ldr.w	r2, [r4, r2, lsl #2]
 8013d7e:	f7ff fe5d 	bl	8013a3c <__multadd>
 8013d82:	4606      	mov	r6, r0
 8013d84:	10ad      	asrs	r5, r5, #2
 8013d86:	d03d      	beq.n	8013e04 <__pow5mult+0xa0>
 8013d88:	69fc      	ldr	r4, [r7, #28]
 8013d8a:	b97c      	cbnz	r4, 8013dac <__pow5mult+0x48>
 8013d8c:	2010      	movs	r0, #16
 8013d8e:	f7ff fd2b 	bl	80137e8 <malloc>
 8013d92:	4602      	mov	r2, r0
 8013d94:	61f8      	str	r0, [r7, #28]
 8013d96:	b928      	cbnz	r0, 8013da4 <__pow5mult+0x40>
 8013d98:	4b1d      	ldr	r3, [pc, #116]	@ (8013e10 <__pow5mult+0xac>)
 8013d9a:	481e      	ldr	r0, [pc, #120]	@ (8013e14 <__pow5mult+0xb0>)
 8013d9c:	f240 11b3 	movw	r1, #435	@ 0x1b3
 8013da0:	f7fe fb26 	bl	80123f0 <__assert_func>
 8013da4:	e9c0 4401 	strd	r4, r4, [r0, #4]
 8013da8:	6004      	str	r4, [r0, #0]
 8013daa:	60c4      	str	r4, [r0, #12]
 8013dac:	f8d7 801c 	ldr.w	r8, [r7, #28]
 8013db0:	f8d8 4008 	ldr.w	r4, [r8, #8]
 8013db4:	b94c      	cbnz	r4, 8013dca <__pow5mult+0x66>
 8013db6:	f240 2171 	movw	r1, #625	@ 0x271
 8013dba:	4638      	mov	r0, r7
 8013dbc:	f7ff ff1a 	bl	8013bf4 <__i2b>
 8013dc0:	2300      	movs	r3, #0
 8013dc2:	f8c8 0008 	str.w	r0, [r8, #8]
 8013dc6:	4604      	mov	r4, r0
 8013dc8:	6003      	str	r3, [r0, #0]
 8013dca:	f04f 0900 	mov.w	r9, #0
 8013dce:	07eb      	lsls	r3, r5, #31
 8013dd0:	d50a      	bpl.n	8013de8 <__pow5mult+0x84>
 8013dd2:	4631      	mov	r1, r6
 8013dd4:	4622      	mov	r2, r4
 8013dd6:	4638      	mov	r0, r7
 8013dd8:	f7ff ff22 	bl	8013c20 <__multiply>
 8013ddc:	4631      	mov	r1, r6
 8013dde:	4680      	mov	r8, r0
 8013de0:	4638      	mov	r0, r7
 8013de2:	f7ff fe09 	bl	80139f8 <_Bfree>
 8013de6:	4646      	mov	r6, r8
 8013de8:	106d      	asrs	r5, r5, #1
 8013dea:	d00b      	beq.n	8013e04 <__pow5mult+0xa0>
 8013dec:	6820      	ldr	r0, [r4, #0]
 8013dee:	b938      	cbnz	r0, 8013e00 <__pow5mult+0x9c>
 8013df0:	4622      	mov	r2, r4
 8013df2:	4621      	mov	r1, r4
 8013df4:	4638      	mov	r0, r7
 8013df6:	f7ff ff13 	bl	8013c20 <__multiply>
 8013dfa:	6020      	str	r0, [r4, #0]
 8013dfc:	f8c0 9000 	str.w	r9, [r0]
 8013e00:	4604      	mov	r4, r0
 8013e02:	e7e4      	b.n	8013dce <__pow5mult+0x6a>
 8013e04:	4630      	mov	r0, r6
 8013e06:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
 8013e0a:	bf00      	nop
 8013e0c:	08016078 	.word	0x08016078
 8013e10:	08015e32 	.word	0x08015e32
 8013e14:	08015fbd 	.word	0x08015fbd

08013e18 <__lshift>:
 8013e18:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8013e1c:	460c      	mov	r4, r1
 8013e1e:	6849      	ldr	r1, [r1, #4]
 8013e20:	6923      	ldr	r3, [r4, #16]
 8013e22:	eb03 1862 	add.w	r8, r3, r2, asr #5
 8013e26:	68a3      	ldr	r3, [r4, #8]
 8013e28:	4607      	mov	r7, r0
 8013e2a:	4691      	mov	r9, r2
 8013e2c:	ea4f 1a62 	mov.w	sl, r2, asr #5
 8013e30:	f108 0601 	add.w	r6, r8, #1
 8013e34:	42b3      	cmp	r3, r6
 8013e36:	db0b      	blt.n	8013e50 <__lshift+0x38>
 8013e38:	4638      	mov	r0, r7
 8013e3a:	f7ff fd9d 	bl	8013978 <_Balloc>
 8013e3e:	4605      	mov	r5, r0
 8013e40:	b948      	cbnz	r0, 8013e56 <__lshift+0x3e>
 8013e42:	4602      	mov	r2, r0
 8013e44:	4b28      	ldr	r3, [pc, #160]	@ (8013ee8 <__lshift+0xd0>)
 8013e46:	4829      	ldr	r0, [pc, #164]	@ (8013eec <__lshift+0xd4>)
 8013e48:	f44f 71ef 	mov.w	r1, #478	@ 0x1de
 8013e4c:	f7fe fad0 	bl	80123f0 <__assert_func>
 8013e50:	3101      	adds	r1, #1
 8013e52:	005b      	lsls	r3, r3, #1
 8013e54:	e7ee      	b.n	8013e34 <__lshift+0x1c>
 8013e56:	2300      	movs	r3, #0
 8013e58:	f100 0114 	add.w	r1, r0, #20
 8013e5c:	f100 0210 	add.w	r2, r0, #16
 8013e60:	4618      	mov	r0, r3
 8013e62:	4553      	cmp	r3, sl
 8013e64:	db33      	blt.n	8013ece <__lshift+0xb6>
 8013e66:	6920      	ldr	r0, [r4, #16]
 8013e68:	ea2a 7aea 	bic.w	sl, sl, sl, asr #31
 8013e6c:	f104 0314 	add.w	r3, r4, #20
 8013e70:	f019 091f 	ands.w	r9, r9, #31
 8013e74:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 8013e78:	eb03 0c80 	add.w	ip, r3, r0, lsl #2
 8013e7c:	d02b      	beq.n	8013ed6 <__lshift+0xbe>
 8013e7e:	f1c9 0e20 	rsb	lr, r9, #32
 8013e82:	468a      	mov	sl, r1
 8013e84:	2200      	movs	r2, #0
 8013e86:	6818      	ldr	r0, [r3, #0]
 8013e88:	fa00 f009 	lsl.w	r0, r0, r9
 8013e8c:	4310      	orrs	r0, r2
 8013e8e:	f84a 0b04 	str.w	r0, [sl], #4
 8013e92:	f853 2b04 	ldr.w	r2, [r3], #4
 8013e96:	459c      	cmp	ip, r3
 8013e98:	fa22 f20e 	lsr.w	r2, r2, lr
 8013e9c:	d8f3      	bhi.n	8013e86 <__lshift+0x6e>
 8013e9e:	ebac 0304 	sub.w	r3, ip, r4
 8013ea2:	3b15      	subs	r3, #21
 8013ea4:	f023 0303 	bic.w	r3, r3, #3
 8013ea8:	3304      	adds	r3, #4
 8013eaa:	f104 0015 	add.w	r0, r4, #21
 8013eae:	4560      	cmp	r0, ip
 8013eb0:	bf88      	it	hi
 8013eb2:	2304      	movhi	r3, #4
 8013eb4:	50ca      	str	r2, [r1, r3]
 8013eb6:	b10a      	cbz	r2, 8013ebc <__lshift+0xa4>
 8013eb8:	f108 0602 	add.w	r6, r8, #2
 8013ebc:	3e01      	subs	r6, #1
 8013ebe:	4638      	mov	r0, r7
 8013ec0:	612e      	str	r6, [r5, #16]
 8013ec2:	4621      	mov	r1, r4
 8013ec4:	f7ff fd98 	bl	80139f8 <_Bfree>
 8013ec8:	4628      	mov	r0, r5
 8013eca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8013ece:	f842 0f04 	str.w	r0, [r2, #4]!
 8013ed2:	3301      	adds	r3, #1
 8013ed4:	e7c5      	b.n	8013e62 <__lshift+0x4a>
 8013ed6:	3904      	subs	r1, #4
 8013ed8:	f853 2b04 	ldr.w	r2, [r3], #4
 8013edc:	f841 2f04 	str.w	r2, [r1, #4]!
 8013ee0:	459c      	cmp	ip, r3
 8013ee2:	d8f9      	bhi.n	8013ed8 <__lshift+0xc0>
 8013ee4:	e7ea      	b.n	8013ebc <__lshift+0xa4>
 8013ee6:	bf00      	nop
 8013ee8:	08015f4c 	.word	0x08015f4c
 8013eec:	08015fbd 	.word	0x08015fbd

08013ef0 <__mcmp>:
 8013ef0:	690a      	ldr	r2, [r1, #16]
 8013ef2:	4603      	mov	r3, r0
 8013ef4:	6900      	ldr	r0, [r0, #16]
 8013ef6:	1a80      	subs	r0, r0, r2
 8013ef8:	b530      	push	{r4, r5, lr}
 8013efa:	d10e      	bne.n	8013f1a <__mcmp+0x2a>
 8013efc:	3314      	adds	r3, #20
 8013efe:	3114      	adds	r1, #20
 8013f00:	eb03 0482 	add.w	r4, r3, r2, lsl #2
 8013f04:	eb01 0182 	add.w	r1, r1, r2, lsl #2
 8013f08:	f854 5d04 	ldr.w	r5, [r4, #-4]!
 8013f0c:	f851 2d04 	ldr.w	r2, [r1, #-4]!
 8013f10:	4295      	cmp	r5, r2
 8013f12:	d003      	beq.n	8013f1c <__mcmp+0x2c>
 8013f14:	d205      	bcs.n	8013f22 <__mcmp+0x32>
 8013f16:	f04f 30ff 	mov.w	r0, #4294967295
 8013f1a:	bd30      	pop	{r4, r5, pc}
 8013f1c:	42a3      	cmp	r3, r4
 8013f1e:	d3f3      	bcc.n	8013f08 <__mcmp+0x18>
 8013f20:	e7fb      	b.n	8013f1a <__mcmp+0x2a>
 8013f22:	2001      	movs	r0, #1
 8013f24:	e7f9      	b.n	8013f1a <__mcmp+0x2a>
	...

08013f28 <__mdiff>:
 8013f28:	e92d 4ff7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8013f2c:	4689      	mov	r9, r1
 8013f2e:	4606      	mov	r6, r0
 8013f30:	4611      	mov	r1, r2
 8013f32:	4648      	mov	r0, r9
 8013f34:	4614      	mov	r4, r2
 8013f36:	f7ff ffdb 	bl	8013ef0 <__mcmp>
 8013f3a:	1e05      	subs	r5, r0, #0
 8013f3c:	d112      	bne.n	8013f64 <__mdiff+0x3c>
 8013f3e:	4629      	mov	r1, r5
 8013f40:	4630      	mov	r0, r6
 8013f42:	f7ff fd19 	bl	8013978 <_Balloc>
 8013f46:	4602      	mov	r2, r0
 8013f48:	b928      	cbnz	r0, 8013f56 <__mdiff+0x2e>
 8013f4a:	4b3f      	ldr	r3, [pc, #252]	@ (8014048 <__mdiff+0x120>)
 8013f4c:	f240 2137 	movw	r1, #567	@ 0x237
 8013f50:	483e      	ldr	r0, [pc, #248]	@ (801404c <__mdiff+0x124>)
 8013f52:	f7fe fa4d 	bl	80123f0 <__assert_func>
 8013f56:	2301      	movs	r3, #1
 8013f58:	e9c0 3504 	strd	r3, r5, [r0, #16]
 8013f5c:	4610      	mov	r0, r2
 8013f5e:	b003      	add	sp, #12
 8013f60:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8013f64:	bfbc      	itt	lt
 8013f66:	464b      	movlt	r3, r9
 8013f68:	46a1      	movlt	r9, r4
 8013f6a:	4630      	mov	r0, r6
 8013f6c:	f8d9 1004 	ldr.w	r1, [r9, #4]
 8013f70:	bfba      	itte	lt
 8013f72:	461c      	movlt	r4, r3
 8013f74:	2501      	movlt	r5, #1
 8013f76:	2500      	movge	r5, #0
 8013f78:	f7ff fcfe 	bl	8013978 <_Balloc>
 8013f7c:	4602      	mov	r2, r0
 8013f7e:	b918      	cbnz	r0, 8013f88 <__mdiff+0x60>
 8013f80:	4b31      	ldr	r3, [pc, #196]	@ (8014048 <__mdiff+0x120>)
 8013f82:	f240 2145 	movw	r1, #581	@ 0x245
 8013f86:	e7e3      	b.n	8013f50 <__mdiff+0x28>
 8013f88:	f8d9 7010 	ldr.w	r7, [r9, #16]
 8013f8c:	6926      	ldr	r6, [r4, #16]
 8013f8e:	60c5      	str	r5, [r0, #12]
 8013f90:	f109 0310 	add.w	r3, r9, #16
 8013f94:	f109 0514 	add.w	r5, r9, #20
 8013f98:	f104 0e14 	add.w	lr, r4, #20
 8013f9c:	f100 0b14 	add.w	fp, r0, #20
 8013fa0:	eb05 0887 	add.w	r8, r5, r7, lsl #2
 8013fa4:	eb0e 0686 	add.w	r6, lr, r6, lsl #2
 8013fa8:	9301      	str	r3, [sp, #4]
 8013faa:	46d9      	mov	r9, fp
 8013fac:	f04f 0c00 	mov.w	ip, #0
 8013fb0:	9b01      	ldr	r3, [sp, #4]
 8013fb2:	f85e 0b04 	ldr.w	r0, [lr], #4
 8013fb6:	f853 af04 	ldr.w	sl, [r3, #4]!
 8013fba:	9301      	str	r3, [sp, #4]
 8013fbc:	fa1f f38a 	uxth.w	r3, sl
 8013fc0:	4619      	mov	r1, r3
 8013fc2:	b283      	uxth	r3, r0
 8013fc4:	1acb      	subs	r3, r1, r3
 8013fc6:	0c00      	lsrs	r0, r0, #16
 8013fc8:	4463      	add	r3, ip
 8013fca:	ebc0 401a 	rsb	r0, r0, sl, lsr #16
 8013fce:	eb00 4023 	add.w	r0, r0, r3, asr #16
 8013fd2:	b29b      	uxth	r3, r3
 8013fd4:	ea43 4300 	orr.w	r3, r3, r0, lsl #16
 8013fd8:	4576      	cmp	r6, lr
 8013fda:	f849 3b04 	str.w	r3, [r9], #4
 8013fde:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8013fe2:	d8e5      	bhi.n	8013fb0 <__mdiff+0x88>
 8013fe4:	1b33      	subs	r3, r6, r4
 8013fe6:	3b15      	subs	r3, #21
 8013fe8:	f023 0303 	bic.w	r3, r3, #3
 8013fec:	3415      	adds	r4, #21
 8013fee:	3304      	adds	r3, #4
 8013ff0:	42a6      	cmp	r6, r4
 8013ff2:	bf38      	it	cc
 8013ff4:	2304      	movcc	r3, #4
 8013ff6:	441d      	add	r5, r3
 8013ff8:	445b      	add	r3, fp
 8013ffa:	461e      	mov	r6, r3
 8013ffc:	462c      	mov	r4, r5
 8013ffe:	4544      	cmp	r4, r8
 8014000:	d30e      	bcc.n	8014020 <__mdiff+0xf8>
 8014002:	f108 0103 	add.w	r1, r8, #3
 8014006:	1b49      	subs	r1, r1, r5
 8014008:	f021 0103 	bic.w	r1, r1, #3
 801400c:	3d03      	subs	r5, #3
 801400e:	45a8      	cmp	r8, r5
 8014010:	bf38      	it	cc
 8014012:	2100      	movcc	r1, #0
 8014014:	440b      	add	r3, r1
 8014016:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 801401a:	b191      	cbz	r1, 8014042 <__mdiff+0x11a>
 801401c:	6117      	str	r7, [r2, #16]
 801401e:	e79d      	b.n	8013f5c <__mdiff+0x34>
 8014020:	f854 1b04 	ldr.w	r1, [r4], #4
 8014024:	46e6      	mov	lr, ip
 8014026:	0c08      	lsrs	r0, r1, #16
 8014028:	fa1c fc81 	uxtah	ip, ip, r1
 801402c:	4471      	add	r1, lr
 801402e:	eb00 402c 	add.w	r0, r0, ip, asr #16
 8014032:	b289      	uxth	r1, r1
 8014034:	ea41 4100 	orr.w	r1, r1, r0, lsl #16
 8014038:	f846 1b04 	str.w	r1, [r6], #4
 801403c:	ea4f 4c20 	mov.w	ip, r0, asr #16
 8014040:	e7dd      	b.n	8013ffe <__mdiff+0xd6>
 8014042:	3f01      	subs	r7, #1
 8014044:	e7e7      	b.n	8014016 <__mdiff+0xee>
 8014046:	bf00      	nop
 8014048:	08015f4c 	.word	0x08015f4c
 801404c:	08015fbd 	.word	0x08015fbd

08014050 <__ulp>:
 8014050:	b082      	sub	sp, #8
 8014052:	ed8d 0b00 	vstr	d0, [sp]
 8014056:	9a01      	ldr	r2, [sp, #4]
 8014058:	4b0f      	ldr	r3, [pc, #60]	@ (8014098 <__ulp+0x48>)
 801405a:	4013      	ands	r3, r2
 801405c:	f1a3 7350 	sub.w	r3, r3, #54525952	@ 0x3400000
 8014060:	2b00      	cmp	r3, #0
 8014062:	dc08      	bgt.n	8014076 <__ulp+0x26>
 8014064:	425b      	negs	r3, r3
 8014066:	f1b3 7fa0 	cmp.w	r3, #20971520	@ 0x1400000
 801406a:	ea4f 5223 	mov.w	r2, r3, asr #20
 801406e:	da04      	bge.n	801407a <__ulp+0x2a>
 8014070:	f44f 2300 	mov.w	r3, #524288	@ 0x80000
 8014074:	4113      	asrs	r3, r2
 8014076:	2200      	movs	r2, #0
 8014078:	e008      	b.n	801408c <__ulp+0x3c>
 801407a:	f1a2 0314 	sub.w	r3, r2, #20
 801407e:	2b1e      	cmp	r3, #30
 8014080:	bfda      	itte	le
 8014082:	f04f 4200 	movle.w	r2, #2147483648	@ 0x80000000
 8014086:	40da      	lsrle	r2, r3
 8014088:	2201      	movgt	r2, #1
 801408a:	2300      	movs	r3, #0
 801408c:	4619      	mov	r1, r3
 801408e:	4610      	mov	r0, r2
 8014090:	ec41 0b10 	vmov	d0, r0, r1
 8014094:	b002      	add	sp, #8
 8014096:	4770      	bx	lr
 8014098:	7ff00000 	.word	0x7ff00000

0801409c <__b2d>:
 801409c:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 80140a0:	6906      	ldr	r6, [r0, #16]
 80140a2:	f100 0814 	add.w	r8, r0, #20
 80140a6:	eb08 0686 	add.w	r6, r8, r6, lsl #2
 80140aa:	1f37      	subs	r7, r6, #4
 80140ac:	f856 2c04 	ldr.w	r2, [r6, #-4]
 80140b0:	4610      	mov	r0, r2
 80140b2:	f7ff fd53 	bl	8013b5c <__hi0bits>
 80140b6:	f1c0 0320 	rsb	r3, r0, #32
 80140ba:	280a      	cmp	r0, #10
 80140bc:	600b      	str	r3, [r1, #0]
 80140be:	491b      	ldr	r1, [pc, #108]	@ (801412c <__b2d+0x90>)
 80140c0:	dc15      	bgt.n	80140ee <__b2d+0x52>
 80140c2:	f1c0 0c0b 	rsb	ip, r0, #11
 80140c6:	fa22 f30c 	lsr.w	r3, r2, ip
 80140ca:	45b8      	cmp	r8, r7
 80140cc:	ea43 0501 	orr.w	r5, r3, r1
 80140d0:	bf34      	ite	cc
 80140d2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80140d6:	2300      	movcs	r3, #0
 80140d8:	3015      	adds	r0, #21
 80140da:	fa02 f000 	lsl.w	r0, r2, r0
 80140de:	fa23 f30c 	lsr.w	r3, r3, ip
 80140e2:	4303      	orrs	r3, r0
 80140e4:	461c      	mov	r4, r3
 80140e6:	ec45 4b10 	vmov	d0, r4, r5
 80140ea:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80140ee:	45b8      	cmp	r8, r7
 80140f0:	bf3a      	itte	cc
 80140f2:	f856 3c08 	ldrcc.w	r3, [r6, #-8]
 80140f6:	f1a6 0708 	subcc.w	r7, r6, #8
 80140fa:	2300      	movcs	r3, #0
 80140fc:	380b      	subs	r0, #11
 80140fe:	d012      	beq.n	8014126 <__b2d+0x8a>
 8014100:	f1c0 0120 	rsb	r1, r0, #32
 8014104:	fa23 f401 	lsr.w	r4, r3, r1
 8014108:	4082      	lsls	r2, r0
 801410a:	4322      	orrs	r2, r4
 801410c:	4547      	cmp	r7, r8
 801410e:	f042 557f 	orr.w	r5, r2, #1069547520	@ 0x3fc00000
 8014112:	bf8c      	ite	hi
 8014114:	f857 2c04 	ldrhi.w	r2, [r7, #-4]
 8014118:	2200      	movls	r2, #0
 801411a:	4083      	lsls	r3, r0
 801411c:	40ca      	lsrs	r2, r1
 801411e:	f445 1540 	orr.w	r5, r5, #3145728	@ 0x300000
 8014122:	4313      	orrs	r3, r2
 8014124:	e7de      	b.n	80140e4 <__b2d+0x48>
 8014126:	ea42 0501 	orr.w	r5, r2, r1
 801412a:	e7db      	b.n	80140e4 <__b2d+0x48>
 801412c:	3ff00000 	.word	0x3ff00000

08014130 <__d2b>:
 8014130:	e92d 43f7 	stmdb	sp!, {r0, r1, r2, r4, r5, r6, r7, r8, r9, lr}
 8014134:	460f      	mov	r7, r1
 8014136:	2101      	movs	r1, #1
 8014138:	ec59 8b10 	vmov	r8, r9, d0
 801413c:	4616      	mov	r6, r2
 801413e:	f7ff fc1b 	bl	8013978 <_Balloc>
 8014142:	4604      	mov	r4, r0
 8014144:	b930      	cbnz	r0, 8014154 <__d2b+0x24>
 8014146:	4602      	mov	r2, r0
 8014148:	4b23      	ldr	r3, [pc, #140]	@ (80141d8 <__d2b+0xa8>)
 801414a:	4824      	ldr	r0, [pc, #144]	@ (80141dc <__d2b+0xac>)
 801414c:	f240 310f 	movw	r1, #783	@ 0x30f
 8014150:	f7fe f94e 	bl	80123f0 <__assert_func>
 8014154:	f3c9 550a 	ubfx	r5, r9, #20, #11
 8014158:	f3c9 0313 	ubfx	r3, r9, #0, #20
 801415c:	b10d      	cbz	r5, 8014162 <__d2b+0x32>
 801415e:	f443 1380 	orr.w	r3, r3, #1048576	@ 0x100000
 8014162:	9301      	str	r3, [sp, #4]
 8014164:	f1b8 0300 	subs.w	r3, r8, #0
 8014168:	d023      	beq.n	80141b2 <__d2b+0x82>
 801416a:	4668      	mov	r0, sp
 801416c:	9300      	str	r3, [sp, #0]
 801416e:	f7ff fd14 	bl	8013b9a <__lo0bits>
 8014172:	e9dd 1200 	ldrd	r1, r2, [sp]
 8014176:	b1d0      	cbz	r0, 80141ae <__d2b+0x7e>
 8014178:	f1c0 0320 	rsb	r3, r0, #32
 801417c:	fa02 f303 	lsl.w	r3, r2, r3
 8014180:	430b      	orrs	r3, r1
 8014182:	40c2      	lsrs	r2, r0
 8014184:	6163      	str	r3, [r4, #20]
 8014186:	9201      	str	r2, [sp, #4]
 8014188:	9b01      	ldr	r3, [sp, #4]
 801418a:	61a3      	str	r3, [r4, #24]
 801418c:	2b00      	cmp	r3, #0
 801418e:	bf0c      	ite	eq
 8014190:	2201      	moveq	r2, #1
 8014192:	2202      	movne	r2, #2
 8014194:	6122      	str	r2, [r4, #16]
 8014196:	b1a5      	cbz	r5, 80141c2 <__d2b+0x92>
 8014198:	f2a5 4533 	subw	r5, r5, #1075	@ 0x433
 801419c:	4405      	add	r5, r0
 801419e:	603d      	str	r5, [r7, #0]
 80141a0:	f1c0 0035 	rsb	r0, r0, #53	@ 0x35
 80141a4:	6030      	str	r0, [r6, #0]
 80141a6:	4620      	mov	r0, r4
 80141a8:	b003      	add	sp, #12
 80141aa:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
 80141ae:	6161      	str	r1, [r4, #20]
 80141b0:	e7ea      	b.n	8014188 <__d2b+0x58>
 80141b2:	a801      	add	r0, sp, #4
 80141b4:	f7ff fcf1 	bl	8013b9a <__lo0bits>
 80141b8:	9b01      	ldr	r3, [sp, #4]
 80141ba:	6163      	str	r3, [r4, #20]
 80141bc:	3020      	adds	r0, #32
 80141be:	2201      	movs	r2, #1
 80141c0:	e7e8      	b.n	8014194 <__d2b+0x64>
 80141c2:	eb04 0382 	add.w	r3, r4, r2, lsl #2
 80141c6:	f2a0 4032 	subw	r0, r0, #1074	@ 0x432
 80141ca:	6038      	str	r0, [r7, #0]
 80141cc:	6918      	ldr	r0, [r3, #16]
 80141ce:	f7ff fcc5 	bl	8013b5c <__hi0bits>
 80141d2:	ebc0 1042 	rsb	r0, r0, r2, lsl #5
 80141d6:	e7e5      	b.n	80141a4 <__d2b+0x74>
 80141d8:	08015f4c 	.word	0x08015f4c
 80141dc:	08015fbd 	.word	0x08015fbd

080141e0 <__ratio>:
 80141e0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80141e4:	b085      	sub	sp, #20
 80141e6:	e9cd 1000 	strd	r1, r0, [sp]
 80141ea:	a902      	add	r1, sp, #8
 80141ec:	f7ff ff56 	bl	801409c <__b2d>
 80141f0:	9800      	ldr	r0, [sp, #0]
 80141f2:	a903      	add	r1, sp, #12
 80141f4:	ec55 4b10 	vmov	r4, r5, d0
 80141f8:	f7ff ff50 	bl	801409c <__b2d>
 80141fc:	9b01      	ldr	r3, [sp, #4]
 80141fe:	6919      	ldr	r1, [r3, #16]
 8014200:	9b00      	ldr	r3, [sp, #0]
 8014202:	691b      	ldr	r3, [r3, #16]
 8014204:	1ac9      	subs	r1, r1, r3
 8014206:	e9dd 3202 	ldrd	r3, r2, [sp, #8]
 801420a:	1a9b      	subs	r3, r3, r2
 801420c:	ec5b ab10 	vmov	sl, fp, d0
 8014210:	eb03 1341 	add.w	r3, r3, r1, lsl #5
 8014214:	2b00      	cmp	r3, #0
 8014216:	bfce      	itee	gt
 8014218:	462a      	movgt	r2, r5
 801421a:	ebc3 3303 	rsble	r3, r3, r3, lsl #12
 801421e:	465a      	movle	r2, fp
 8014220:	462f      	mov	r7, r5
 8014222:	46d9      	mov	r9, fp
 8014224:	bfcc      	ite	gt
 8014226:	eb02 5703 	addgt.w	r7, r2, r3, lsl #20
 801422a:	eb02 5903 	addle.w	r9, r2, r3, lsl #20
 801422e:	464b      	mov	r3, r9
 8014230:	4652      	mov	r2, sl
 8014232:	4620      	mov	r0, r4
 8014234:	4639      	mov	r1, r7
 8014236:	f7ec fb41 	bl	80008bc <__aeabi_ddiv>
 801423a:	ec41 0b10 	vmov	d0, r0, r1
 801423e:	b005      	add	sp, #20
 8014240:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}

08014244 <__copybits>:
 8014244:	3901      	subs	r1, #1
 8014246:	b570      	push	{r4, r5, r6, lr}
 8014248:	1149      	asrs	r1, r1, #5
 801424a:	6914      	ldr	r4, [r2, #16]
 801424c:	3101      	adds	r1, #1
 801424e:	f102 0314 	add.w	r3, r2, #20
 8014252:	eb00 0181 	add.w	r1, r0, r1, lsl #2
 8014256:	eb03 0484 	add.w	r4, r3, r4, lsl #2
 801425a:	1f05      	subs	r5, r0, #4
 801425c:	42a3      	cmp	r3, r4
 801425e:	d30c      	bcc.n	801427a <__copybits+0x36>
 8014260:	1aa3      	subs	r3, r4, r2
 8014262:	3b11      	subs	r3, #17
 8014264:	f023 0303 	bic.w	r3, r3, #3
 8014268:	3211      	adds	r2, #17
 801426a:	42a2      	cmp	r2, r4
 801426c:	bf88      	it	hi
 801426e:	2300      	movhi	r3, #0
 8014270:	4418      	add	r0, r3
 8014272:	2300      	movs	r3, #0
 8014274:	4288      	cmp	r0, r1
 8014276:	d305      	bcc.n	8014284 <__copybits+0x40>
 8014278:	bd70      	pop	{r4, r5, r6, pc}
 801427a:	f853 6b04 	ldr.w	r6, [r3], #4
 801427e:	f845 6f04 	str.w	r6, [r5, #4]!
 8014282:	e7eb      	b.n	801425c <__copybits+0x18>
 8014284:	f840 3b04 	str.w	r3, [r0], #4
 8014288:	e7f4      	b.n	8014274 <__copybits+0x30>

0801428a <__any_on>:
 801428a:	f100 0214 	add.w	r2, r0, #20
 801428e:	6900      	ldr	r0, [r0, #16]
 8014290:	114b      	asrs	r3, r1, #5
 8014292:	4298      	cmp	r0, r3
 8014294:	b510      	push	{r4, lr}
 8014296:	db11      	blt.n	80142bc <__any_on+0x32>
 8014298:	dd0a      	ble.n	80142b0 <__any_on+0x26>
 801429a:	f011 011f 	ands.w	r1, r1, #31
 801429e:	d007      	beq.n	80142b0 <__any_on+0x26>
 80142a0:	f852 4023 	ldr.w	r4, [r2, r3, lsl #2]
 80142a4:	fa24 f001 	lsr.w	r0, r4, r1
 80142a8:	fa00 f101 	lsl.w	r1, r0, r1
 80142ac:	428c      	cmp	r4, r1
 80142ae:	d10b      	bne.n	80142c8 <__any_on+0x3e>
 80142b0:	eb02 0383 	add.w	r3, r2, r3, lsl #2
 80142b4:	4293      	cmp	r3, r2
 80142b6:	d803      	bhi.n	80142c0 <__any_on+0x36>
 80142b8:	2000      	movs	r0, #0
 80142ba:	bd10      	pop	{r4, pc}
 80142bc:	4603      	mov	r3, r0
 80142be:	e7f7      	b.n	80142b0 <__any_on+0x26>
 80142c0:	f853 1d04 	ldr.w	r1, [r3, #-4]!
 80142c4:	2900      	cmp	r1, #0
 80142c6:	d0f5      	beq.n	80142b4 <__any_on+0x2a>
 80142c8:	2001      	movs	r0, #1
 80142ca:	e7f6      	b.n	80142ba <__any_on+0x30>

080142cc <__ascii_wctomb>:
 80142cc:	4603      	mov	r3, r0
 80142ce:	4608      	mov	r0, r1
 80142d0:	b141      	cbz	r1, 80142e4 <__ascii_wctomb+0x18>
 80142d2:	2aff      	cmp	r2, #255	@ 0xff
 80142d4:	d904      	bls.n	80142e0 <__ascii_wctomb+0x14>
 80142d6:	228a      	movs	r2, #138	@ 0x8a
 80142d8:	601a      	str	r2, [r3, #0]
 80142da:	f04f 30ff 	mov.w	r0, #4294967295
 80142de:	4770      	bx	lr
 80142e0:	700a      	strb	r2, [r1, #0]
 80142e2:	2001      	movs	r0, #1
 80142e4:	4770      	bx	lr

080142e6 <__ssputs_r>:
 80142e6:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 80142ea:	688e      	ldr	r6, [r1, #8]
 80142ec:	461f      	mov	r7, r3
 80142ee:	42be      	cmp	r6, r7
 80142f0:	680b      	ldr	r3, [r1, #0]
 80142f2:	4682      	mov	sl, r0
 80142f4:	460c      	mov	r4, r1
 80142f6:	4690      	mov	r8, r2
 80142f8:	d82d      	bhi.n	8014356 <__ssputs_r+0x70>
 80142fa:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 80142fe:	f412 6f90 	tst.w	r2, #1152	@ 0x480
 8014302:	d026      	beq.n	8014352 <__ssputs_r+0x6c>
 8014304:	6965      	ldr	r5, [r4, #20]
 8014306:	6909      	ldr	r1, [r1, #16]
 8014308:	eb05 0545 	add.w	r5, r5, r5, lsl #1
 801430c:	eba3 0901 	sub.w	r9, r3, r1
 8014310:	eb05 75d5 	add.w	r5, r5, r5, lsr #31
 8014314:	1c7b      	adds	r3, r7, #1
 8014316:	444b      	add	r3, r9
 8014318:	106d      	asrs	r5, r5, #1
 801431a:	429d      	cmp	r5, r3
 801431c:	bf38      	it	cc
 801431e:	461d      	movcc	r5, r3
 8014320:	0553      	lsls	r3, r2, #21
 8014322:	d527      	bpl.n	8014374 <__ssputs_r+0x8e>
 8014324:	4629      	mov	r1, r5
 8014326:	f7ff fa89 	bl	801383c <_malloc_r>
 801432a:	4606      	mov	r6, r0
 801432c:	b360      	cbz	r0, 8014388 <__ssputs_r+0xa2>
 801432e:	6921      	ldr	r1, [r4, #16]
 8014330:	464a      	mov	r2, r9
 8014332:	f7fe f844 	bl	80123be <memcpy>
 8014336:	89a3      	ldrh	r3, [r4, #12]
 8014338:	f423 6390 	bic.w	r3, r3, #1152	@ 0x480
 801433c:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014340:	81a3      	strh	r3, [r4, #12]
 8014342:	6126      	str	r6, [r4, #16]
 8014344:	6165      	str	r5, [r4, #20]
 8014346:	444e      	add	r6, r9
 8014348:	eba5 0509 	sub.w	r5, r5, r9
 801434c:	6026      	str	r6, [r4, #0]
 801434e:	60a5      	str	r5, [r4, #8]
 8014350:	463e      	mov	r6, r7
 8014352:	42be      	cmp	r6, r7
 8014354:	d900      	bls.n	8014358 <__ssputs_r+0x72>
 8014356:	463e      	mov	r6, r7
 8014358:	6820      	ldr	r0, [r4, #0]
 801435a:	4632      	mov	r2, r6
 801435c:	4641      	mov	r1, r8
 801435e:	f000 f9d7 	bl	8014710 <memmove>
 8014362:	68a3      	ldr	r3, [r4, #8]
 8014364:	1b9b      	subs	r3, r3, r6
 8014366:	60a3      	str	r3, [r4, #8]
 8014368:	6823      	ldr	r3, [r4, #0]
 801436a:	4433      	add	r3, r6
 801436c:	6023      	str	r3, [r4, #0]
 801436e:	2000      	movs	r0, #0
 8014370:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8014374:	462a      	mov	r2, r5
 8014376:	f000 fa10 	bl	801479a <_realloc_r>
 801437a:	4606      	mov	r6, r0
 801437c:	2800      	cmp	r0, #0
 801437e:	d1e0      	bne.n	8014342 <__ssputs_r+0x5c>
 8014380:	6921      	ldr	r1, [r4, #16]
 8014382:	4650      	mov	r0, sl
 8014384:	f7fe feac 	bl	80130e0 <_free_r>
 8014388:	230c      	movs	r3, #12
 801438a:	f8ca 3000 	str.w	r3, [sl]
 801438e:	89a3      	ldrh	r3, [r4, #12]
 8014390:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014394:	81a3      	strh	r3, [r4, #12]
 8014396:	f04f 30ff 	mov.w	r0, #4294967295
 801439a:	e7e9      	b.n	8014370 <__ssputs_r+0x8a>

0801439c <_svfiprintf_r>:
 801439c:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 80143a0:	4698      	mov	r8, r3
 80143a2:	898b      	ldrh	r3, [r1, #12]
 80143a4:	061b      	lsls	r3, r3, #24
 80143a6:	b09d      	sub	sp, #116	@ 0x74
 80143a8:	4607      	mov	r7, r0
 80143aa:	460d      	mov	r5, r1
 80143ac:	4614      	mov	r4, r2
 80143ae:	d510      	bpl.n	80143d2 <_svfiprintf_r+0x36>
 80143b0:	690b      	ldr	r3, [r1, #16]
 80143b2:	b973      	cbnz	r3, 80143d2 <_svfiprintf_r+0x36>
 80143b4:	2140      	movs	r1, #64	@ 0x40
 80143b6:	f7ff fa41 	bl	801383c <_malloc_r>
 80143ba:	6028      	str	r0, [r5, #0]
 80143bc:	6128      	str	r0, [r5, #16]
 80143be:	b930      	cbnz	r0, 80143ce <_svfiprintf_r+0x32>
 80143c0:	230c      	movs	r3, #12
 80143c2:	603b      	str	r3, [r7, #0]
 80143c4:	f04f 30ff 	mov.w	r0, #4294967295
 80143c8:	b01d      	add	sp, #116	@ 0x74
 80143ca:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80143ce:	2340      	movs	r3, #64	@ 0x40
 80143d0:	616b      	str	r3, [r5, #20]
 80143d2:	2300      	movs	r3, #0
 80143d4:	9309      	str	r3, [sp, #36]	@ 0x24
 80143d6:	2320      	movs	r3, #32
 80143d8:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80143dc:	f8cd 800c 	str.w	r8, [sp, #12]
 80143e0:	2330      	movs	r3, #48	@ 0x30
 80143e2:	f8df 819c 	ldr.w	r8, [pc, #412]	@ 8014580 <_svfiprintf_r+0x1e4>
 80143e6:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80143ea:	f04f 0901 	mov.w	r9, #1
 80143ee:	4623      	mov	r3, r4
 80143f0:	469a      	mov	sl, r3
 80143f2:	f813 2b01 	ldrb.w	r2, [r3], #1
 80143f6:	b10a      	cbz	r2, 80143fc <_svfiprintf_r+0x60>
 80143f8:	2a25      	cmp	r2, #37	@ 0x25
 80143fa:	d1f9      	bne.n	80143f0 <_svfiprintf_r+0x54>
 80143fc:	ebba 0b04 	subs.w	fp, sl, r4
 8014400:	d00b      	beq.n	801441a <_svfiprintf_r+0x7e>
 8014402:	465b      	mov	r3, fp
 8014404:	4622      	mov	r2, r4
 8014406:	4629      	mov	r1, r5
 8014408:	4638      	mov	r0, r7
 801440a:	f7ff ff6c 	bl	80142e6 <__ssputs_r>
 801440e:	3001      	adds	r0, #1
 8014410:	f000 80a7 	beq.w	8014562 <_svfiprintf_r+0x1c6>
 8014414:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 8014416:	445a      	add	r2, fp
 8014418:	9209      	str	r2, [sp, #36]	@ 0x24
 801441a:	f89a 3000 	ldrb.w	r3, [sl]
 801441e:	2b00      	cmp	r3, #0
 8014420:	f000 809f 	beq.w	8014562 <_svfiprintf_r+0x1c6>
 8014424:	2300      	movs	r3, #0
 8014426:	f04f 32ff 	mov.w	r2, #4294967295
 801442a:	e9cd 2305 	strd	r2, r3, [sp, #20]
 801442e:	f10a 0a01 	add.w	sl, sl, #1
 8014432:	9304      	str	r3, [sp, #16]
 8014434:	9307      	str	r3, [sp, #28]
 8014436:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801443a:	931a      	str	r3, [sp, #104]	@ 0x68
 801443c:	4654      	mov	r4, sl
 801443e:	2205      	movs	r2, #5
 8014440:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014444:	484e      	ldr	r0, [pc, #312]	@ (8014580 <_svfiprintf_r+0x1e4>)
 8014446:	f7eb fefb 	bl	8000240 <memchr>
 801444a:	9a04      	ldr	r2, [sp, #16]
 801444c:	b9d8      	cbnz	r0, 8014486 <_svfiprintf_r+0xea>
 801444e:	06d0      	lsls	r0, r2, #27
 8014450:	bf44      	itt	mi
 8014452:	2320      	movmi	r3, #32
 8014454:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014458:	0711      	lsls	r1, r2, #28
 801445a:	bf44      	itt	mi
 801445c:	232b      	movmi	r3, #43	@ 0x2b
 801445e:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014462:	f89a 3000 	ldrb.w	r3, [sl]
 8014466:	2b2a      	cmp	r3, #42	@ 0x2a
 8014468:	d015      	beq.n	8014496 <_svfiprintf_r+0xfa>
 801446a:	9a07      	ldr	r2, [sp, #28]
 801446c:	4654      	mov	r4, sl
 801446e:	2000      	movs	r0, #0
 8014470:	f04f 0c0a 	mov.w	ip, #10
 8014474:	4621      	mov	r1, r4
 8014476:	f811 3b01 	ldrb.w	r3, [r1], #1
 801447a:	3b30      	subs	r3, #48	@ 0x30
 801447c:	2b09      	cmp	r3, #9
 801447e:	d94b      	bls.n	8014518 <_svfiprintf_r+0x17c>
 8014480:	b1b0      	cbz	r0, 80144b0 <_svfiprintf_r+0x114>
 8014482:	9207      	str	r2, [sp, #28]
 8014484:	e014      	b.n	80144b0 <_svfiprintf_r+0x114>
 8014486:	eba0 0308 	sub.w	r3, r0, r8
 801448a:	fa09 f303 	lsl.w	r3, r9, r3
 801448e:	4313      	orrs	r3, r2
 8014490:	9304      	str	r3, [sp, #16]
 8014492:	46a2      	mov	sl, r4
 8014494:	e7d2      	b.n	801443c <_svfiprintf_r+0xa0>
 8014496:	9b03      	ldr	r3, [sp, #12]
 8014498:	1d19      	adds	r1, r3, #4
 801449a:	681b      	ldr	r3, [r3, #0]
 801449c:	9103      	str	r1, [sp, #12]
 801449e:	2b00      	cmp	r3, #0
 80144a0:	bfbb      	ittet	lt
 80144a2:	425b      	neglt	r3, r3
 80144a4:	f042 0202 	orrlt.w	r2, r2, #2
 80144a8:	9307      	strge	r3, [sp, #28]
 80144aa:	9307      	strlt	r3, [sp, #28]
 80144ac:	bfb8      	it	lt
 80144ae:	9204      	strlt	r2, [sp, #16]
 80144b0:	7823      	ldrb	r3, [r4, #0]
 80144b2:	2b2e      	cmp	r3, #46	@ 0x2e
 80144b4:	d10a      	bne.n	80144cc <_svfiprintf_r+0x130>
 80144b6:	7863      	ldrb	r3, [r4, #1]
 80144b8:	2b2a      	cmp	r3, #42	@ 0x2a
 80144ba:	d132      	bne.n	8014522 <_svfiprintf_r+0x186>
 80144bc:	9b03      	ldr	r3, [sp, #12]
 80144be:	1d1a      	adds	r2, r3, #4
 80144c0:	681b      	ldr	r3, [r3, #0]
 80144c2:	9203      	str	r2, [sp, #12]
 80144c4:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 80144c8:	3402      	adds	r4, #2
 80144ca:	9305      	str	r3, [sp, #20]
 80144cc:	f8df a0c0 	ldr.w	sl, [pc, #192]	@ 8014590 <_svfiprintf_r+0x1f4>
 80144d0:	7821      	ldrb	r1, [r4, #0]
 80144d2:	2203      	movs	r2, #3
 80144d4:	4650      	mov	r0, sl
 80144d6:	f7eb feb3 	bl	8000240 <memchr>
 80144da:	b138      	cbz	r0, 80144ec <_svfiprintf_r+0x150>
 80144dc:	9b04      	ldr	r3, [sp, #16]
 80144de:	eba0 000a 	sub.w	r0, r0, sl
 80144e2:	2240      	movs	r2, #64	@ 0x40
 80144e4:	4082      	lsls	r2, r0
 80144e6:	4313      	orrs	r3, r2
 80144e8:	3401      	adds	r4, #1
 80144ea:	9304      	str	r3, [sp, #16]
 80144ec:	f814 1b01 	ldrb.w	r1, [r4], #1
 80144f0:	4824      	ldr	r0, [pc, #144]	@ (8014584 <_svfiprintf_r+0x1e8>)
 80144f2:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80144f6:	2206      	movs	r2, #6
 80144f8:	f7eb fea2 	bl	8000240 <memchr>
 80144fc:	2800      	cmp	r0, #0
 80144fe:	d036      	beq.n	801456e <_svfiprintf_r+0x1d2>
 8014500:	4b21      	ldr	r3, [pc, #132]	@ (8014588 <_svfiprintf_r+0x1ec>)
 8014502:	bb1b      	cbnz	r3, 801454c <_svfiprintf_r+0x1b0>
 8014504:	9b03      	ldr	r3, [sp, #12]
 8014506:	3307      	adds	r3, #7
 8014508:	f023 0307 	bic.w	r3, r3, #7
 801450c:	3308      	adds	r3, #8
 801450e:	9303      	str	r3, [sp, #12]
 8014510:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 8014512:	4433      	add	r3, r6
 8014514:	9309      	str	r3, [sp, #36]	@ 0x24
 8014516:	e76a      	b.n	80143ee <_svfiprintf_r+0x52>
 8014518:	fb0c 3202 	mla	r2, ip, r2, r3
 801451c:	460c      	mov	r4, r1
 801451e:	2001      	movs	r0, #1
 8014520:	e7a8      	b.n	8014474 <_svfiprintf_r+0xd8>
 8014522:	2300      	movs	r3, #0
 8014524:	3401      	adds	r4, #1
 8014526:	9305      	str	r3, [sp, #20]
 8014528:	4619      	mov	r1, r3
 801452a:	f04f 0c0a 	mov.w	ip, #10
 801452e:	4620      	mov	r0, r4
 8014530:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014534:	3a30      	subs	r2, #48	@ 0x30
 8014536:	2a09      	cmp	r2, #9
 8014538:	d903      	bls.n	8014542 <_svfiprintf_r+0x1a6>
 801453a:	2b00      	cmp	r3, #0
 801453c:	d0c6      	beq.n	80144cc <_svfiprintf_r+0x130>
 801453e:	9105      	str	r1, [sp, #20]
 8014540:	e7c4      	b.n	80144cc <_svfiprintf_r+0x130>
 8014542:	fb0c 2101 	mla	r1, ip, r1, r2
 8014546:	4604      	mov	r4, r0
 8014548:	2301      	movs	r3, #1
 801454a:	e7f0      	b.n	801452e <_svfiprintf_r+0x192>
 801454c:	ab03      	add	r3, sp, #12
 801454e:	9300      	str	r3, [sp, #0]
 8014550:	462a      	mov	r2, r5
 8014552:	4b0e      	ldr	r3, [pc, #56]	@ (801458c <_svfiprintf_r+0x1f0>)
 8014554:	a904      	add	r1, sp, #16
 8014556:	4638      	mov	r0, r7
 8014558:	f7fd f966 	bl	8011828 <_printf_float>
 801455c:	1c42      	adds	r2, r0, #1
 801455e:	4606      	mov	r6, r0
 8014560:	d1d6      	bne.n	8014510 <_svfiprintf_r+0x174>
 8014562:	89ab      	ldrh	r3, [r5, #12]
 8014564:	065b      	lsls	r3, r3, #25
 8014566:	f53f af2d 	bmi.w	80143c4 <_svfiprintf_r+0x28>
 801456a:	9809      	ldr	r0, [sp, #36]	@ 0x24
 801456c:	e72c      	b.n	80143c8 <_svfiprintf_r+0x2c>
 801456e:	ab03      	add	r3, sp, #12
 8014570:	9300      	str	r3, [sp, #0]
 8014572:	462a      	mov	r2, r5
 8014574:	4b05      	ldr	r3, [pc, #20]	@ (801458c <_svfiprintf_r+0x1f0>)
 8014576:	a904      	add	r1, sp, #16
 8014578:	4638      	mov	r0, r7
 801457a:	f7fd fbed 	bl	8011d58 <_printf_i>
 801457e:	e7ed      	b.n	801455c <_svfiprintf_r+0x1c0>
 8014580:	08016016 	.word	0x08016016
 8014584:	08016020 	.word	0x08016020
 8014588:	08011829 	.word	0x08011829
 801458c:	080142e7 	.word	0x080142e7
 8014590:	0801601c 	.word	0x0801601c

08014594 <__sflush_r>:
 8014594:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
 8014598:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801459c:	0716      	lsls	r6, r2, #28
 801459e:	4605      	mov	r5, r0
 80145a0:	460c      	mov	r4, r1
 80145a2:	d454      	bmi.n	801464e <__sflush_r+0xba>
 80145a4:	684b      	ldr	r3, [r1, #4]
 80145a6:	2b00      	cmp	r3, #0
 80145a8:	dc02      	bgt.n	80145b0 <__sflush_r+0x1c>
 80145aa:	6c0b      	ldr	r3, [r1, #64]	@ 0x40
 80145ac:	2b00      	cmp	r3, #0
 80145ae:	dd48      	ble.n	8014642 <__sflush_r+0xae>
 80145b0:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80145b2:	2e00      	cmp	r6, #0
 80145b4:	d045      	beq.n	8014642 <__sflush_r+0xae>
 80145b6:	2300      	movs	r3, #0
 80145b8:	f412 5280 	ands.w	r2, r2, #4096	@ 0x1000
 80145bc:	682f      	ldr	r7, [r5, #0]
 80145be:	6a21      	ldr	r1, [r4, #32]
 80145c0:	602b      	str	r3, [r5, #0]
 80145c2:	d030      	beq.n	8014626 <__sflush_r+0x92>
 80145c4:	6d62      	ldr	r2, [r4, #84]	@ 0x54
 80145c6:	89a3      	ldrh	r3, [r4, #12]
 80145c8:	0759      	lsls	r1, r3, #29
 80145ca:	d505      	bpl.n	80145d8 <__sflush_r+0x44>
 80145cc:	6863      	ldr	r3, [r4, #4]
 80145ce:	1ad2      	subs	r2, r2, r3
 80145d0:	6b63      	ldr	r3, [r4, #52]	@ 0x34
 80145d2:	b10b      	cbz	r3, 80145d8 <__sflush_r+0x44>
 80145d4:	6c23      	ldr	r3, [r4, #64]	@ 0x40
 80145d6:	1ad2      	subs	r2, r2, r3
 80145d8:	2300      	movs	r3, #0
 80145da:	6ae6      	ldr	r6, [r4, #44]	@ 0x2c
 80145dc:	6a21      	ldr	r1, [r4, #32]
 80145de:	4628      	mov	r0, r5
 80145e0:	47b0      	blx	r6
 80145e2:	1c43      	adds	r3, r0, #1
 80145e4:	89a3      	ldrh	r3, [r4, #12]
 80145e6:	d106      	bne.n	80145f6 <__sflush_r+0x62>
 80145e8:	6829      	ldr	r1, [r5, #0]
 80145ea:	291d      	cmp	r1, #29
 80145ec:	d82b      	bhi.n	8014646 <__sflush_r+0xb2>
 80145ee:	4a2a      	ldr	r2, [pc, #168]	@ (8014698 <__sflush_r+0x104>)
 80145f0:	40ca      	lsrs	r2, r1
 80145f2:	07d6      	lsls	r6, r2, #31
 80145f4:	d527      	bpl.n	8014646 <__sflush_r+0xb2>
 80145f6:	2200      	movs	r2, #0
 80145f8:	6062      	str	r2, [r4, #4]
 80145fa:	04d9      	lsls	r1, r3, #19
 80145fc:	6922      	ldr	r2, [r4, #16]
 80145fe:	6022      	str	r2, [r4, #0]
 8014600:	d504      	bpl.n	801460c <__sflush_r+0x78>
 8014602:	1c42      	adds	r2, r0, #1
 8014604:	d101      	bne.n	801460a <__sflush_r+0x76>
 8014606:	682b      	ldr	r3, [r5, #0]
 8014608:	b903      	cbnz	r3, 801460c <__sflush_r+0x78>
 801460a:	6560      	str	r0, [r4, #84]	@ 0x54
 801460c:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 801460e:	602f      	str	r7, [r5, #0]
 8014610:	b1b9      	cbz	r1, 8014642 <__sflush_r+0xae>
 8014612:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014616:	4299      	cmp	r1, r3
 8014618:	d002      	beq.n	8014620 <__sflush_r+0x8c>
 801461a:	4628      	mov	r0, r5
 801461c:	f7fe fd60 	bl	80130e0 <_free_r>
 8014620:	2300      	movs	r3, #0
 8014622:	6363      	str	r3, [r4, #52]	@ 0x34
 8014624:	e00d      	b.n	8014642 <__sflush_r+0xae>
 8014626:	2301      	movs	r3, #1
 8014628:	4628      	mov	r0, r5
 801462a:	47b0      	blx	r6
 801462c:	4602      	mov	r2, r0
 801462e:	1c50      	adds	r0, r2, #1
 8014630:	d1c9      	bne.n	80145c6 <__sflush_r+0x32>
 8014632:	682b      	ldr	r3, [r5, #0]
 8014634:	2b00      	cmp	r3, #0
 8014636:	d0c6      	beq.n	80145c6 <__sflush_r+0x32>
 8014638:	2b1d      	cmp	r3, #29
 801463a:	d001      	beq.n	8014640 <__sflush_r+0xac>
 801463c:	2b16      	cmp	r3, #22
 801463e:	d11e      	bne.n	801467e <__sflush_r+0xea>
 8014640:	602f      	str	r7, [r5, #0]
 8014642:	2000      	movs	r0, #0
 8014644:	e022      	b.n	801468c <__sflush_r+0xf8>
 8014646:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 801464a:	b21b      	sxth	r3, r3
 801464c:	e01b      	b.n	8014686 <__sflush_r+0xf2>
 801464e:	690f      	ldr	r7, [r1, #16]
 8014650:	2f00      	cmp	r7, #0
 8014652:	d0f6      	beq.n	8014642 <__sflush_r+0xae>
 8014654:	0793      	lsls	r3, r2, #30
 8014656:	680e      	ldr	r6, [r1, #0]
 8014658:	bf08      	it	eq
 801465a:	694b      	ldreq	r3, [r1, #20]
 801465c:	600f      	str	r7, [r1, #0]
 801465e:	bf18      	it	ne
 8014660:	2300      	movne	r3, #0
 8014662:	eba6 0807 	sub.w	r8, r6, r7
 8014666:	608b      	str	r3, [r1, #8]
 8014668:	f1b8 0f00 	cmp.w	r8, #0
 801466c:	dde9      	ble.n	8014642 <__sflush_r+0xae>
 801466e:	6a21      	ldr	r1, [r4, #32]
 8014670:	6aa6      	ldr	r6, [r4, #40]	@ 0x28
 8014672:	4643      	mov	r3, r8
 8014674:	463a      	mov	r2, r7
 8014676:	4628      	mov	r0, r5
 8014678:	47b0      	blx	r6
 801467a:	2800      	cmp	r0, #0
 801467c:	dc08      	bgt.n	8014690 <__sflush_r+0xfc>
 801467e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014682:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014686:	81a3      	strh	r3, [r4, #12]
 8014688:	f04f 30ff 	mov.w	r0, #4294967295
 801468c:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 8014690:	4407      	add	r7, r0
 8014692:	eba8 0800 	sub.w	r8, r8, r0
 8014696:	e7e7      	b.n	8014668 <__sflush_r+0xd4>
 8014698:	20400001 	.word	0x20400001

0801469c <_fflush_r>:
 801469c:	b538      	push	{r3, r4, r5, lr}
 801469e:	690b      	ldr	r3, [r1, #16]
 80146a0:	4605      	mov	r5, r0
 80146a2:	460c      	mov	r4, r1
 80146a4:	b913      	cbnz	r3, 80146ac <_fflush_r+0x10>
 80146a6:	2500      	movs	r5, #0
 80146a8:	4628      	mov	r0, r5
 80146aa:	bd38      	pop	{r3, r4, r5, pc}
 80146ac:	b118      	cbz	r0, 80146b6 <_fflush_r+0x1a>
 80146ae:	6a03      	ldr	r3, [r0, #32]
 80146b0:	b90b      	cbnz	r3, 80146b6 <_fflush_r+0x1a>
 80146b2:	f7fd fcfb 	bl	80120ac <__sinit>
 80146b6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 80146ba:	2b00      	cmp	r3, #0
 80146bc:	d0f3      	beq.n	80146a6 <_fflush_r+0xa>
 80146be:	6e62      	ldr	r2, [r4, #100]	@ 0x64
 80146c0:	07d0      	lsls	r0, r2, #31
 80146c2:	d404      	bmi.n	80146ce <_fflush_r+0x32>
 80146c4:	0599      	lsls	r1, r3, #22
 80146c6:	d402      	bmi.n	80146ce <_fflush_r+0x32>
 80146c8:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80146ca:	f7fd fe76 	bl	80123ba <__retarget_lock_acquire_recursive>
 80146ce:	4628      	mov	r0, r5
 80146d0:	4621      	mov	r1, r4
 80146d2:	f7ff ff5f 	bl	8014594 <__sflush_r>
 80146d6:	6e63      	ldr	r3, [r4, #100]	@ 0x64
 80146d8:	07da      	lsls	r2, r3, #31
 80146da:	4605      	mov	r5, r0
 80146dc:	d4e4      	bmi.n	80146a8 <_fflush_r+0xc>
 80146de:	89a3      	ldrh	r3, [r4, #12]
 80146e0:	059b      	lsls	r3, r3, #22
 80146e2:	d4e1      	bmi.n	80146a8 <_fflush_r+0xc>
 80146e4:	6da0      	ldr	r0, [r4, #88]	@ 0x58
 80146e6:	f7fd fe69 	bl	80123bc <__retarget_lock_release_recursive>
 80146ea:	e7dd      	b.n	80146a8 <_fflush_r+0xc>

080146ec <fiprintf>:
 80146ec:	b40e      	push	{r1, r2, r3}
 80146ee:	b503      	push	{r0, r1, lr}
 80146f0:	4601      	mov	r1, r0
 80146f2:	ab03      	add	r3, sp, #12
 80146f4:	4805      	ldr	r0, [pc, #20]	@ (801470c <fiprintf+0x20>)
 80146f6:	f853 2b04 	ldr.w	r2, [r3], #4
 80146fa:	6800      	ldr	r0, [r0, #0]
 80146fc:	9301      	str	r3, [sp, #4]
 80146fe:	f000 f8a3 	bl	8014848 <_vfiprintf_r>
 8014702:	b002      	add	sp, #8
 8014704:	f85d eb04 	ldr.w	lr, [sp], #4
 8014708:	b003      	add	sp, #12
 801470a:	4770      	bx	lr
 801470c:	200001a0 	.word	0x200001a0

08014710 <memmove>:
 8014710:	4288      	cmp	r0, r1
 8014712:	b510      	push	{r4, lr}
 8014714:	eb01 0402 	add.w	r4, r1, r2
 8014718:	d902      	bls.n	8014720 <memmove+0x10>
 801471a:	4284      	cmp	r4, r0
 801471c:	4623      	mov	r3, r4
 801471e:	d807      	bhi.n	8014730 <memmove+0x20>
 8014720:	1e43      	subs	r3, r0, #1
 8014722:	42a1      	cmp	r1, r4
 8014724:	d008      	beq.n	8014738 <memmove+0x28>
 8014726:	f811 2b01 	ldrb.w	r2, [r1], #1
 801472a:	f803 2f01 	strb.w	r2, [r3, #1]!
 801472e:	e7f8      	b.n	8014722 <memmove+0x12>
 8014730:	4402      	add	r2, r0
 8014732:	4601      	mov	r1, r0
 8014734:	428a      	cmp	r2, r1
 8014736:	d100      	bne.n	801473a <memmove+0x2a>
 8014738:	bd10      	pop	{r4, pc}
 801473a:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
 801473e:	f802 4d01 	strb.w	r4, [r2, #-1]!
 8014742:	e7f7      	b.n	8014734 <memmove+0x24>

08014744 <_sbrk_r>:
 8014744:	b538      	push	{r3, r4, r5, lr}
 8014746:	4d06      	ldr	r5, [pc, #24]	@ (8014760 <_sbrk_r+0x1c>)
 8014748:	2300      	movs	r3, #0
 801474a:	4604      	mov	r4, r0
 801474c:	4608      	mov	r0, r1
 801474e:	602b      	str	r3, [r5, #0]
 8014750:	f7f0 f898 	bl	8004884 <_sbrk>
 8014754:	1c43      	adds	r3, r0, #1
 8014756:	d102      	bne.n	801475e <_sbrk_r+0x1a>
 8014758:	682b      	ldr	r3, [r5, #0]
 801475a:	b103      	cbz	r3, 801475e <_sbrk_r+0x1a>
 801475c:	6023      	str	r3, [r4, #0]
 801475e:	bd38      	pop	{r3, r4, r5, pc}
 8014760:	20006d38 	.word	0x20006d38

08014764 <abort>:
 8014764:	b508      	push	{r3, lr}
 8014766:	2006      	movs	r0, #6
 8014768:	f000 fa42 	bl	8014bf0 <raise>
 801476c:	2001      	movs	r0, #1
 801476e:	f7f0 f811 	bl	8004794 <_exit>

08014772 <_calloc_r>:
 8014772:	b570      	push	{r4, r5, r6, lr}
 8014774:	fba1 5402 	umull	r5, r4, r1, r2
 8014778:	b934      	cbnz	r4, 8014788 <_calloc_r+0x16>
 801477a:	4629      	mov	r1, r5
 801477c:	f7ff f85e 	bl	801383c <_malloc_r>
 8014780:	4606      	mov	r6, r0
 8014782:	b928      	cbnz	r0, 8014790 <_calloc_r+0x1e>
 8014784:	4630      	mov	r0, r6
 8014786:	bd70      	pop	{r4, r5, r6, pc}
 8014788:	220c      	movs	r2, #12
 801478a:	6002      	str	r2, [r0, #0]
 801478c:	2600      	movs	r6, #0
 801478e:	e7f9      	b.n	8014784 <_calloc_r+0x12>
 8014790:	462a      	mov	r2, r5
 8014792:	4621      	mov	r1, r4
 8014794:	f7fd fd25 	bl	80121e2 <memset>
 8014798:	e7f4      	b.n	8014784 <_calloc_r+0x12>

0801479a <_realloc_r>:
 801479a:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
 801479e:	4607      	mov	r7, r0
 80147a0:	4614      	mov	r4, r2
 80147a2:	460d      	mov	r5, r1
 80147a4:	b921      	cbnz	r1, 80147b0 <_realloc_r+0x16>
 80147a6:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
 80147aa:	4611      	mov	r1, r2
 80147ac:	f7ff b846 	b.w	801383c <_malloc_r>
 80147b0:	b92a      	cbnz	r2, 80147be <_realloc_r+0x24>
 80147b2:	f7fe fc95 	bl	80130e0 <_free_r>
 80147b6:	4625      	mov	r5, r4
 80147b8:	4628      	mov	r0, r5
 80147ba:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
 80147be:	f000 fa33 	bl	8014c28 <_malloc_usable_size_r>
 80147c2:	4284      	cmp	r4, r0
 80147c4:	4606      	mov	r6, r0
 80147c6:	d802      	bhi.n	80147ce <_realloc_r+0x34>
 80147c8:	ebb4 0f50 	cmp.w	r4, r0, lsr #1
 80147cc:	d8f4      	bhi.n	80147b8 <_realloc_r+0x1e>
 80147ce:	4621      	mov	r1, r4
 80147d0:	4638      	mov	r0, r7
 80147d2:	f7ff f833 	bl	801383c <_malloc_r>
 80147d6:	4680      	mov	r8, r0
 80147d8:	b908      	cbnz	r0, 80147de <_realloc_r+0x44>
 80147da:	4645      	mov	r5, r8
 80147dc:	e7ec      	b.n	80147b8 <_realloc_r+0x1e>
 80147de:	42b4      	cmp	r4, r6
 80147e0:	4622      	mov	r2, r4
 80147e2:	4629      	mov	r1, r5
 80147e4:	bf28      	it	cs
 80147e6:	4632      	movcs	r2, r6
 80147e8:	f7fd fde9 	bl	80123be <memcpy>
 80147ec:	4629      	mov	r1, r5
 80147ee:	4638      	mov	r0, r7
 80147f0:	f7fe fc76 	bl	80130e0 <_free_r>
 80147f4:	e7f1      	b.n	80147da <_realloc_r+0x40>

080147f6 <__sfputc_r>:
 80147f6:	6893      	ldr	r3, [r2, #8]
 80147f8:	3b01      	subs	r3, #1
 80147fa:	2b00      	cmp	r3, #0
 80147fc:	b410      	push	{r4}
 80147fe:	6093      	str	r3, [r2, #8]
 8014800:	da08      	bge.n	8014814 <__sfputc_r+0x1e>
 8014802:	6994      	ldr	r4, [r2, #24]
 8014804:	42a3      	cmp	r3, r4
 8014806:	db01      	blt.n	801480c <__sfputc_r+0x16>
 8014808:	290a      	cmp	r1, #10
 801480a:	d103      	bne.n	8014814 <__sfputc_r+0x1e>
 801480c:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014810:	f000 b932 	b.w	8014a78 <__swbuf_r>
 8014814:	6813      	ldr	r3, [r2, #0]
 8014816:	1c58      	adds	r0, r3, #1
 8014818:	6010      	str	r0, [r2, #0]
 801481a:	7019      	strb	r1, [r3, #0]
 801481c:	4608      	mov	r0, r1
 801481e:	f85d 4b04 	ldr.w	r4, [sp], #4
 8014822:	4770      	bx	lr

08014824 <__sfputs_r>:
 8014824:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014826:	4606      	mov	r6, r0
 8014828:	460f      	mov	r7, r1
 801482a:	4614      	mov	r4, r2
 801482c:	18d5      	adds	r5, r2, r3
 801482e:	42ac      	cmp	r4, r5
 8014830:	d101      	bne.n	8014836 <__sfputs_r+0x12>
 8014832:	2000      	movs	r0, #0
 8014834:	e007      	b.n	8014846 <__sfputs_r+0x22>
 8014836:	f814 1b01 	ldrb.w	r1, [r4], #1
 801483a:	463a      	mov	r2, r7
 801483c:	4630      	mov	r0, r6
 801483e:	f7ff ffda 	bl	80147f6 <__sfputc_r>
 8014842:	1c43      	adds	r3, r0, #1
 8014844:	d1f3      	bne.n	801482e <__sfputs_r+0xa>
 8014846:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}

08014848 <_vfiprintf_r>:
 8014848:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 801484c:	460d      	mov	r5, r1
 801484e:	b09d      	sub	sp, #116	@ 0x74
 8014850:	4614      	mov	r4, r2
 8014852:	4698      	mov	r8, r3
 8014854:	4606      	mov	r6, r0
 8014856:	b118      	cbz	r0, 8014860 <_vfiprintf_r+0x18>
 8014858:	6a03      	ldr	r3, [r0, #32]
 801485a:	b90b      	cbnz	r3, 8014860 <_vfiprintf_r+0x18>
 801485c:	f7fd fc26 	bl	80120ac <__sinit>
 8014860:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014862:	07d9      	lsls	r1, r3, #31
 8014864:	d405      	bmi.n	8014872 <_vfiprintf_r+0x2a>
 8014866:	89ab      	ldrh	r3, [r5, #12]
 8014868:	059a      	lsls	r2, r3, #22
 801486a:	d402      	bmi.n	8014872 <_vfiprintf_r+0x2a>
 801486c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801486e:	f7fd fda4 	bl	80123ba <__retarget_lock_acquire_recursive>
 8014872:	89ab      	ldrh	r3, [r5, #12]
 8014874:	071b      	lsls	r3, r3, #28
 8014876:	d501      	bpl.n	801487c <_vfiprintf_r+0x34>
 8014878:	692b      	ldr	r3, [r5, #16]
 801487a:	b99b      	cbnz	r3, 80148a4 <_vfiprintf_r+0x5c>
 801487c:	4629      	mov	r1, r5
 801487e:	4630      	mov	r0, r6
 8014880:	f000 f938 	bl	8014af4 <__swsetup_r>
 8014884:	b170      	cbz	r0, 80148a4 <_vfiprintf_r+0x5c>
 8014886:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014888:	07dc      	lsls	r4, r3, #31
 801488a:	d504      	bpl.n	8014896 <_vfiprintf_r+0x4e>
 801488c:	f04f 30ff 	mov.w	r0, #4294967295
 8014890:	b01d      	add	sp, #116	@ 0x74
 8014892:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 8014896:	89ab      	ldrh	r3, [r5, #12]
 8014898:	0598      	lsls	r0, r3, #22
 801489a:	d4f7      	bmi.n	801488c <_vfiprintf_r+0x44>
 801489c:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 801489e:	f7fd fd8d 	bl	80123bc <__retarget_lock_release_recursive>
 80148a2:	e7f3      	b.n	801488c <_vfiprintf_r+0x44>
 80148a4:	2300      	movs	r3, #0
 80148a6:	9309      	str	r3, [sp, #36]	@ 0x24
 80148a8:	2320      	movs	r3, #32
 80148aa:	f88d 3029 	strb.w	r3, [sp, #41]	@ 0x29
 80148ae:	f8cd 800c 	str.w	r8, [sp, #12]
 80148b2:	2330      	movs	r3, #48	@ 0x30
 80148b4:	f8df 81ac 	ldr.w	r8, [pc, #428]	@ 8014a64 <_vfiprintf_r+0x21c>
 80148b8:	f88d 302a 	strb.w	r3, [sp, #42]	@ 0x2a
 80148bc:	f04f 0901 	mov.w	r9, #1
 80148c0:	4623      	mov	r3, r4
 80148c2:	469a      	mov	sl, r3
 80148c4:	f813 2b01 	ldrb.w	r2, [r3], #1
 80148c8:	b10a      	cbz	r2, 80148ce <_vfiprintf_r+0x86>
 80148ca:	2a25      	cmp	r2, #37	@ 0x25
 80148cc:	d1f9      	bne.n	80148c2 <_vfiprintf_r+0x7a>
 80148ce:	ebba 0b04 	subs.w	fp, sl, r4
 80148d2:	d00b      	beq.n	80148ec <_vfiprintf_r+0xa4>
 80148d4:	465b      	mov	r3, fp
 80148d6:	4622      	mov	r2, r4
 80148d8:	4629      	mov	r1, r5
 80148da:	4630      	mov	r0, r6
 80148dc:	f7ff ffa2 	bl	8014824 <__sfputs_r>
 80148e0:	3001      	adds	r0, #1
 80148e2:	f000 80a7 	beq.w	8014a34 <_vfiprintf_r+0x1ec>
 80148e6:	9a09      	ldr	r2, [sp, #36]	@ 0x24
 80148e8:	445a      	add	r2, fp
 80148ea:	9209      	str	r2, [sp, #36]	@ 0x24
 80148ec:	f89a 3000 	ldrb.w	r3, [sl]
 80148f0:	2b00      	cmp	r3, #0
 80148f2:	f000 809f 	beq.w	8014a34 <_vfiprintf_r+0x1ec>
 80148f6:	2300      	movs	r3, #0
 80148f8:	f04f 32ff 	mov.w	r2, #4294967295
 80148fc:	e9cd 2305 	strd	r2, r3, [sp, #20]
 8014900:	f10a 0a01 	add.w	sl, sl, #1
 8014904:	9304      	str	r3, [sp, #16]
 8014906:	9307      	str	r3, [sp, #28]
 8014908:	f88d 3053 	strb.w	r3, [sp, #83]	@ 0x53
 801490c:	931a      	str	r3, [sp, #104]	@ 0x68
 801490e:	4654      	mov	r4, sl
 8014910:	2205      	movs	r2, #5
 8014912:	f814 1b01 	ldrb.w	r1, [r4], #1
 8014916:	4853      	ldr	r0, [pc, #332]	@ (8014a64 <_vfiprintf_r+0x21c>)
 8014918:	f7eb fc92 	bl	8000240 <memchr>
 801491c:	9a04      	ldr	r2, [sp, #16]
 801491e:	b9d8      	cbnz	r0, 8014958 <_vfiprintf_r+0x110>
 8014920:	06d1      	lsls	r1, r2, #27
 8014922:	bf44      	itt	mi
 8014924:	2320      	movmi	r3, #32
 8014926:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 801492a:	0713      	lsls	r3, r2, #28
 801492c:	bf44      	itt	mi
 801492e:	232b      	movmi	r3, #43	@ 0x2b
 8014930:	f88d 3053 	strbmi.w	r3, [sp, #83]	@ 0x53
 8014934:	f89a 3000 	ldrb.w	r3, [sl]
 8014938:	2b2a      	cmp	r3, #42	@ 0x2a
 801493a:	d015      	beq.n	8014968 <_vfiprintf_r+0x120>
 801493c:	9a07      	ldr	r2, [sp, #28]
 801493e:	4654      	mov	r4, sl
 8014940:	2000      	movs	r0, #0
 8014942:	f04f 0c0a 	mov.w	ip, #10
 8014946:	4621      	mov	r1, r4
 8014948:	f811 3b01 	ldrb.w	r3, [r1], #1
 801494c:	3b30      	subs	r3, #48	@ 0x30
 801494e:	2b09      	cmp	r3, #9
 8014950:	d94b      	bls.n	80149ea <_vfiprintf_r+0x1a2>
 8014952:	b1b0      	cbz	r0, 8014982 <_vfiprintf_r+0x13a>
 8014954:	9207      	str	r2, [sp, #28]
 8014956:	e014      	b.n	8014982 <_vfiprintf_r+0x13a>
 8014958:	eba0 0308 	sub.w	r3, r0, r8
 801495c:	fa09 f303 	lsl.w	r3, r9, r3
 8014960:	4313      	orrs	r3, r2
 8014962:	9304      	str	r3, [sp, #16]
 8014964:	46a2      	mov	sl, r4
 8014966:	e7d2      	b.n	801490e <_vfiprintf_r+0xc6>
 8014968:	9b03      	ldr	r3, [sp, #12]
 801496a:	1d19      	adds	r1, r3, #4
 801496c:	681b      	ldr	r3, [r3, #0]
 801496e:	9103      	str	r1, [sp, #12]
 8014970:	2b00      	cmp	r3, #0
 8014972:	bfbb      	ittet	lt
 8014974:	425b      	neglt	r3, r3
 8014976:	f042 0202 	orrlt.w	r2, r2, #2
 801497a:	9307      	strge	r3, [sp, #28]
 801497c:	9307      	strlt	r3, [sp, #28]
 801497e:	bfb8      	it	lt
 8014980:	9204      	strlt	r2, [sp, #16]
 8014982:	7823      	ldrb	r3, [r4, #0]
 8014984:	2b2e      	cmp	r3, #46	@ 0x2e
 8014986:	d10a      	bne.n	801499e <_vfiprintf_r+0x156>
 8014988:	7863      	ldrb	r3, [r4, #1]
 801498a:	2b2a      	cmp	r3, #42	@ 0x2a
 801498c:	d132      	bne.n	80149f4 <_vfiprintf_r+0x1ac>
 801498e:	9b03      	ldr	r3, [sp, #12]
 8014990:	1d1a      	adds	r2, r3, #4
 8014992:	681b      	ldr	r3, [r3, #0]
 8014994:	9203      	str	r2, [sp, #12]
 8014996:	ea43 73e3 	orr.w	r3, r3, r3, asr #31
 801499a:	3402      	adds	r4, #2
 801499c:	9305      	str	r3, [sp, #20]
 801499e:	f8df a0d4 	ldr.w	sl, [pc, #212]	@ 8014a74 <_vfiprintf_r+0x22c>
 80149a2:	7821      	ldrb	r1, [r4, #0]
 80149a4:	2203      	movs	r2, #3
 80149a6:	4650      	mov	r0, sl
 80149a8:	f7eb fc4a 	bl	8000240 <memchr>
 80149ac:	b138      	cbz	r0, 80149be <_vfiprintf_r+0x176>
 80149ae:	9b04      	ldr	r3, [sp, #16]
 80149b0:	eba0 000a 	sub.w	r0, r0, sl
 80149b4:	2240      	movs	r2, #64	@ 0x40
 80149b6:	4082      	lsls	r2, r0
 80149b8:	4313      	orrs	r3, r2
 80149ba:	3401      	adds	r4, #1
 80149bc:	9304      	str	r3, [sp, #16]
 80149be:	f814 1b01 	ldrb.w	r1, [r4], #1
 80149c2:	4829      	ldr	r0, [pc, #164]	@ (8014a68 <_vfiprintf_r+0x220>)
 80149c4:	f88d 1028 	strb.w	r1, [sp, #40]	@ 0x28
 80149c8:	2206      	movs	r2, #6
 80149ca:	f7eb fc39 	bl	8000240 <memchr>
 80149ce:	2800      	cmp	r0, #0
 80149d0:	d03f      	beq.n	8014a52 <_vfiprintf_r+0x20a>
 80149d2:	4b26      	ldr	r3, [pc, #152]	@ (8014a6c <_vfiprintf_r+0x224>)
 80149d4:	bb1b      	cbnz	r3, 8014a1e <_vfiprintf_r+0x1d6>
 80149d6:	9b03      	ldr	r3, [sp, #12]
 80149d8:	3307      	adds	r3, #7
 80149da:	f023 0307 	bic.w	r3, r3, #7
 80149de:	3308      	adds	r3, #8
 80149e0:	9303      	str	r3, [sp, #12]
 80149e2:	9b09      	ldr	r3, [sp, #36]	@ 0x24
 80149e4:	443b      	add	r3, r7
 80149e6:	9309      	str	r3, [sp, #36]	@ 0x24
 80149e8:	e76a      	b.n	80148c0 <_vfiprintf_r+0x78>
 80149ea:	fb0c 3202 	mla	r2, ip, r2, r3
 80149ee:	460c      	mov	r4, r1
 80149f0:	2001      	movs	r0, #1
 80149f2:	e7a8      	b.n	8014946 <_vfiprintf_r+0xfe>
 80149f4:	2300      	movs	r3, #0
 80149f6:	3401      	adds	r4, #1
 80149f8:	9305      	str	r3, [sp, #20]
 80149fa:	4619      	mov	r1, r3
 80149fc:	f04f 0c0a 	mov.w	ip, #10
 8014a00:	4620      	mov	r0, r4
 8014a02:	f810 2b01 	ldrb.w	r2, [r0], #1
 8014a06:	3a30      	subs	r2, #48	@ 0x30
 8014a08:	2a09      	cmp	r2, #9
 8014a0a:	d903      	bls.n	8014a14 <_vfiprintf_r+0x1cc>
 8014a0c:	2b00      	cmp	r3, #0
 8014a0e:	d0c6      	beq.n	801499e <_vfiprintf_r+0x156>
 8014a10:	9105      	str	r1, [sp, #20]
 8014a12:	e7c4      	b.n	801499e <_vfiprintf_r+0x156>
 8014a14:	fb0c 2101 	mla	r1, ip, r1, r2
 8014a18:	4604      	mov	r4, r0
 8014a1a:	2301      	movs	r3, #1
 8014a1c:	e7f0      	b.n	8014a00 <_vfiprintf_r+0x1b8>
 8014a1e:	ab03      	add	r3, sp, #12
 8014a20:	9300      	str	r3, [sp, #0]
 8014a22:	462a      	mov	r2, r5
 8014a24:	4b12      	ldr	r3, [pc, #72]	@ (8014a70 <_vfiprintf_r+0x228>)
 8014a26:	a904      	add	r1, sp, #16
 8014a28:	4630      	mov	r0, r6
 8014a2a:	f7fc fefd 	bl	8011828 <_printf_float>
 8014a2e:	4607      	mov	r7, r0
 8014a30:	1c78      	adds	r0, r7, #1
 8014a32:	d1d6      	bne.n	80149e2 <_vfiprintf_r+0x19a>
 8014a34:	6e6b      	ldr	r3, [r5, #100]	@ 0x64
 8014a36:	07d9      	lsls	r1, r3, #31
 8014a38:	d405      	bmi.n	8014a46 <_vfiprintf_r+0x1fe>
 8014a3a:	89ab      	ldrh	r3, [r5, #12]
 8014a3c:	059a      	lsls	r2, r3, #22
 8014a3e:	d402      	bmi.n	8014a46 <_vfiprintf_r+0x1fe>
 8014a40:	6da8      	ldr	r0, [r5, #88]	@ 0x58
 8014a42:	f7fd fcbb 	bl	80123bc <__retarget_lock_release_recursive>
 8014a46:	89ab      	ldrh	r3, [r5, #12]
 8014a48:	065b      	lsls	r3, r3, #25
 8014a4a:	f53f af1f 	bmi.w	801488c <_vfiprintf_r+0x44>
 8014a4e:	9809      	ldr	r0, [sp, #36]	@ 0x24
 8014a50:	e71e      	b.n	8014890 <_vfiprintf_r+0x48>
 8014a52:	ab03      	add	r3, sp, #12
 8014a54:	9300      	str	r3, [sp, #0]
 8014a56:	462a      	mov	r2, r5
 8014a58:	4b05      	ldr	r3, [pc, #20]	@ (8014a70 <_vfiprintf_r+0x228>)
 8014a5a:	a904      	add	r1, sp, #16
 8014a5c:	4630      	mov	r0, r6
 8014a5e:	f7fd f97b 	bl	8011d58 <_printf_i>
 8014a62:	e7e4      	b.n	8014a2e <_vfiprintf_r+0x1e6>
 8014a64:	08016016 	.word	0x08016016
 8014a68:	08016020 	.word	0x08016020
 8014a6c:	08011829 	.word	0x08011829
 8014a70:	08014825 	.word	0x08014825
 8014a74:	0801601c 	.word	0x0801601c

08014a78 <__swbuf_r>:
 8014a78:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8014a7a:	460e      	mov	r6, r1
 8014a7c:	4614      	mov	r4, r2
 8014a7e:	4605      	mov	r5, r0
 8014a80:	b118      	cbz	r0, 8014a8a <__swbuf_r+0x12>
 8014a82:	6a03      	ldr	r3, [r0, #32]
 8014a84:	b90b      	cbnz	r3, 8014a8a <__swbuf_r+0x12>
 8014a86:	f7fd fb11 	bl	80120ac <__sinit>
 8014a8a:	69a3      	ldr	r3, [r4, #24]
 8014a8c:	60a3      	str	r3, [r4, #8]
 8014a8e:	89a3      	ldrh	r3, [r4, #12]
 8014a90:	071a      	lsls	r2, r3, #28
 8014a92:	d501      	bpl.n	8014a98 <__swbuf_r+0x20>
 8014a94:	6923      	ldr	r3, [r4, #16]
 8014a96:	b943      	cbnz	r3, 8014aaa <__swbuf_r+0x32>
 8014a98:	4621      	mov	r1, r4
 8014a9a:	4628      	mov	r0, r5
 8014a9c:	f000 f82a 	bl	8014af4 <__swsetup_r>
 8014aa0:	b118      	cbz	r0, 8014aaa <__swbuf_r+0x32>
 8014aa2:	f04f 37ff 	mov.w	r7, #4294967295
 8014aa6:	4638      	mov	r0, r7
 8014aa8:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
 8014aaa:	6823      	ldr	r3, [r4, #0]
 8014aac:	6922      	ldr	r2, [r4, #16]
 8014aae:	1a98      	subs	r0, r3, r2
 8014ab0:	6963      	ldr	r3, [r4, #20]
 8014ab2:	b2f6      	uxtb	r6, r6
 8014ab4:	4283      	cmp	r3, r0
 8014ab6:	4637      	mov	r7, r6
 8014ab8:	dc05      	bgt.n	8014ac6 <__swbuf_r+0x4e>
 8014aba:	4621      	mov	r1, r4
 8014abc:	4628      	mov	r0, r5
 8014abe:	f7ff fded 	bl	801469c <_fflush_r>
 8014ac2:	2800      	cmp	r0, #0
 8014ac4:	d1ed      	bne.n	8014aa2 <__swbuf_r+0x2a>
 8014ac6:	68a3      	ldr	r3, [r4, #8]
 8014ac8:	3b01      	subs	r3, #1
 8014aca:	60a3      	str	r3, [r4, #8]
 8014acc:	6823      	ldr	r3, [r4, #0]
 8014ace:	1c5a      	adds	r2, r3, #1
 8014ad0:	6022      	str	r2, [r4, #0]
 8014ad2:	701e      	strb	r6, [r3, #0]
 8014ad4:	6962      	ldr	r2, [r4, #20]
 8014ad6:	1c43      	adds	r3, r0, #1
 8014ad8:	429a      	cmp	r2, r3
 8014ada:	d004      	beq.n	8014ae6 <__swbuf_r+0x6e>
 8014adc:	89a3      	ldrh	r3, [r4, #12]
 8014ade:	07db      	lsls	r3, r3, #31
 8014ae0:	d5e1      	bpl.n	8014aa6 <__swbuf_r+0x2e>
 8014ae2:	2e0a      	cmp	r6, #10
 8014ae4:	d1df      	bne.n	8014aa6 <__swbuf_r+0x2e>
 8014ae6:	4621      	mov	r1, r4
 8014ae8:	4628      	mov	r0, r5
 8014aea:	f7ff fdd7 	bl	801469c <_fflush_r>
 8014aee:	2800      	cmp	r0, #0
 8014af0:	d0d9      	beq.n	8014aa6 <__swbuf_r+0x2e>
 8014af2:	e7d6      	b.n	8014aa2 <__swbuf_r+0x2a>

08014af4 <__swsetup_r>:
 8014af4:	b538      	push	{r3, r4, r5, lr}
 8014af6:	4b29      	ldr	r3, [pc, #164]	@ (8014b9c <__swsetup_r+0xa8>)
 8014af8:	4605      	mov	r5, r0
 8014afa:	6818      	ldr	r0, [r3, #0]
 8014afc:	460c      	mov	r4, r1
 8014afe:	b118      	cbz	r0, 8014b08 <__swsetup_r+0x14>
 8014b00:	6a03      	ldr	r3, [r0, #32]
 8014b02:	b90b      	cbnz	r3, 8014b08 <__swsetup_r+0x14>
 8014b04:	f7fd fad2 	bl	80120ac <__sinit>
 8014b08:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b0c:	0719      	lsls	r1, r3, #28
 8014b0e:	d422      	bmi.n	8014b56 <__swsetup_r+0x62>
 8014b10:	06da      	lsls	r2, r3, #27
 8014b12:	d407      	bmi.n	8014b24 <__swsetup_r+0x30>
 8014b14:	2209      	movs	r2, #9
 8014b16:	602a      	str	r2, [r5, #0]
 8014b18:	f043 0340 	orr.w	r3, r3, #64	@ 0x40
 8014b1c:	81a3      	strh	r3, [r4, #12]
 8014b1e:	f04f 30ff 	mov.w	r0, #4294967295
 8014b22:	e033      	b.n	8014b8c <__swsetup_r+0x98>
 8014b24:	0758      	lsls	r0, r3, #29
 8014b26:	d512      	bpl.n	8014b4e <__swsetup_r+0x5a>
 8014b28:	6b61      	ldr	r1, [r4, #52]	@ 0x34
 8014b2a:	b141      	cbz	r1, 8014b3e <__swsetup_r+0x4a>
 8014b2c:	f104 0344 	add.w	r3, r4, #68	@ 0x44
 8014b30:	4299      	cmp	r1, r3
 8014b32:	d002      	beq.n	8014b3a <__swsetup_r+0x46>
 8014b34:	4628      	mov	r0, r5
 8014b36:	f7fe fad3 	bl	80130e0 <_free_r>
 8014b3a:	2300      	movs	r3, #0
 8014b3c:	6363      	str	r3, [r4, #52]	@ 0x34
 8014b3e:	89a3      	ldrh	r3, [r4, #12]
 8014b40:	f023 0324 	bic.w	r3, r3, #36	@ 0x24
 8014b44:	81a3      	strh	r3, [r4, #12]
 8014b46:	2300      	movs	r3, #0
 8014b48:	6063      	str	r3, [r4, #4]
 8014b4a:	6923      	ldr	r3, [r4, #16]
 8014b4c:	6023      	str	r3, [r4, #0]
 8014b4e:	89a3      	ldrh	r3, [r4, #12]
 8014b50:	f043 0308 	orr.w	r3, r3, #8
 8014b54:	81a3      	strh	r3, [r4, #12]
 8014b56:	6923      	ldr	r3, [r4, #16]
 8014b58:	b94b      	cbnz	r3, 8014b6e <__swsetup_r+0x7a>
 8014b5a:	89a3      	ldrh	r3, [r4, #12]
 8014b5c:	f403 7320 	and.w	r3, r3, #640	@ 0x280
 8014b60:	f5b3 7f00 	cmp.w	r3, #512	@ 0x200
 8014b64:	d003      	beq.n	8014b6e <__swsetup_r+0x7a>
 8014b66:	4621      	mov	r1, r4
 8014b68:	4628      	mov	r0, r5
 8014b6a:	f000 f88b 	bl	8014c84 <__smakebuf_r>
 8014b6e:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014b72:	f013 0201 	ands.w	r2, r3, #1
 8014b76:	d00a      	beq.n	8014b8e <__swsetup_r+0x9a>
 8014b78:	2200      	movs	r2, #0
 8014b7a:	60a2      	str	r2, [r4, #8]
 8014b7c:	6962      	ldr	r2, [r4, #20]
 8014b7e:	4252      	negs	r2, r2
 8014b80:	61a2      	str	r2, [r4, #24]
 8014b82:	6922      	ldr	r2, [r4, #16]
 8014b84:	b942      	cbnz	r2, 8014b98 <__swsetup_r+0xa4>
 8014b86:	f013 0080 	ands.w	r0, r3, #128	@ 0x80
 8014b8a:	d1c5      	bne.n	8014b18 <__swsetup_r+0x24>
 8014b8c:	bd38      	pop	{r3, r4, r5, pc}
 8014b8e:	0799      	lsls	r1, r3, #30
 8014b90:	bf58      	it	pl
 8014b92:	6962      	ldrpl	r2, [r4, #20]
 8014b94:	60a2      	str	r2, [r4, #8]
 8014b96:	e7f4      	b.n	8014b82 <__swsetup_r+0x8e>
 8014b98:	2000      	movs	r0, #0
 8014b9a:	e7f7      	b.n	8014b8c <__swsetup_r+0x98>
 8014b9c:	200001a0 	.word	0x200001a0

08014ba0 <_raise_r>:
 8014ba0:	291f      	cmp	r1, #31
 8014ba2:	b538      	push	{r3, r4, r5, lr}
 8014ba4:	4605      	mov	r5, r0
 8014ba6:	460c      	mov	r4, r1
 8014ba8:	d904      	bls.n	8014bb4 <_raise_r+0x14>
 8014baa:	2316      	movs	r3, #22
 8014bac:	6003      	str	r3, [r0, #0]
 8014bae:	f04f 30ff 	mov.w	r0, #4294967295
 8014bb2:	bd38      	pop	{r3, r4, r5, pc}
 8014bb4:	6bc2      	ldr	r2, [r0, #60]	@ 0x3c
 8014bb6:	b112      	cbz	r2, 8014bbe <_raise_r+0x1e>
 8014bb8:	f852 3021 	ldr.w	r3, [r2, r1, lsl #2]
 8014bbc:	b94b      	cbnz	r3, 8014bd2 <_raise_r+0x32>
 8014bbe:	4628      	mov	r0, r5
 8014bc0:	f000 f830 	bl	8014c24 <_getpid_r>
 8014bc4:	4622      	mov	r2, r4
 8014bc6:	4601      	mov	r1, r0
 8014bc8:	4628      	mov	r0, r5
 8014bca:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
 8014bce:	f000 b817 	b.w	8014c00 <_kill_r>
 8014bd2:	2b01      	cmp	r3, #1
 8014bd4:	d00a      	beq.n	8014bec <_raise_r+0x4c>
 8014bd6:	1c59      	adds	r1, r3, #1
 8014bd8:	d103      	bne.n	8014be2 <_raise_r+0x42>
 8014bda:	2316      	movs	r3, #22
 8014bdc:	6003      	str	r3, [r0, #0]
 8014bde:	2001      	movs	r0, #1
 8014be0:	e7e7      	b.n	8014bb2 <_raise_r+0x12>
 8014be2:	2100      	movs	r1, #0
 8014be4:	f842 1024 	str.w	r1, [r2, r4, lsl #2]
 8014be8:	4620      	mov	r0, r4
 8014bea:	4798      	blx	r3
 8014bec:	2000      	movs	r0, #0
 8014bee:	e7e0      	b.n	8014bb2 <_raise_r+0x12>

08014bf0 <raise>:
 8014bf0:	4b02      	ldr	r3, [pc, #8]	@ (8014bfc <raise+0xc>)
 8014bf2:	4601      	mov	r1, r0
 8014bf4:	6818      	ldr	r0, [r3, #0]
 8014bf6:	f7ff bfd3 	b.w	8014ba0 <_raise_r>
 8014bfa:	bf00      	nop
 8014bfc:	200001a0 	.word	0x200001a0

08014c00 <_kill_r>:
 8014c00:	b538      	push	{r3, r4, r5, lr}
 8014c02:	4d07      	ldr	r5, [pc, #28]	@ (8014c20 <_kill_r+0x20>)
 8014c04:	2300      	movs	r3, #0
 8014c06:	4604      	mov	r4, r0
 8014c08:	4608      	mov	r0, r1
 8014c0a:	4611      	mov	r1, r2
 8014c0c:	602b      	str	r3, [r5, #0]
 8014c0e:	f7ef fdb1 	bl	8004774 <_kill>
 8014c12:	1c43      	adds	r3, r0, #1
 8014c14:	d102      	bne.n	8014c1c <_kill_r+0x1c>
 8014c16:	682b      	ldr	r3, [r5, #0]
 8014c18:	b103      	cbz	r3, 8014c1c <_kill_r+0x1c>
 8014c1a:	6023      	str	r3, [r4, #0]
 8014c1c:	bd38      	pop	{r3, r4, r5, pc}
 8014c1e:	bf00      	nop
 8014c20:	20006d38 	.word	0x20006d38

08014c24 <_getpid_r>:
 8014c24:	f7ef bd9e 	b.w	8004764 <_getpid>

08014c28 <_malloc_usable_size_r>:
 8014c28:	f851 3c04 	ldr.w	r3, [r1, #-4]
 8014c2c:	1f18      	subs	r0, r3, #4
 8014c2e:	2b00      	cmp	r3, #0
 8014c30:	bfbc      	itt	lt
 8014c32:	580b      	ldrlt	r3, [r1, r0]
 8014c34:	18c0      	addlt	r0, r0, r3
 8014c36:	4770      	bx	lr

08014c38 <__swhatbuf_r>:
 8014c38:	b570      	push	{r4, r5, r6, lr}
 8014c3a:	460c      	mov	r4, r1
 8014c3c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
 8014c40:	2900      	cmp	r1, #0
 8014c42:	b096      	sub	sp, #88	@ 0x58
 8014c44:	4615      	mov	r5, r2
 8014c46:	461e      	mov	r6, r3
 8014c48:	da0d      	bge.n	8014c66 <__swhatbuf_r+0x2e>
 8014c4a:	89a3      	ldrh	r3, [r4, #12]
 8014c4c:	f013 0f80 	tst.w	r3, #128	@ 0x80
 8014c50:	f04f 0100 	mov.w	r1, #0
 8014c54:	bf14      	ite	ne
 8014c56:	2340      	movne	r3, #64	@ 0x40
 8014c58:	f44f 6380 	moveq.w	r3, #1024	@ 0x400
 8014c5c:	2000      	movs	r0, #0
 8014c5e:	6031      	str	r1, [r6, #0]
 8014c60:	602b      	str	r3, [r5, #0]
 8014c62:	b016      	add	sp, #88	@ 0x58
 8014c64:	bd70      	pop	{r4, r5, r6, pc}
 8014c66:	466a      	mov	r2, sp
 8014c68:	f000 f848 	bl	8014cfc <_fstat_r>
 8014c6c:	2800      	cmp	r0, #0
 8014c6e:	dbec      	blt.n	8014c4a <__swhatbuf_r+0x12>
 8014c70:	9901      	ldr	r1, [sp, #4]
 8014c72:	f401 4170 	and.w	r1, r1, #61440	@ 0xf000
 8014c76:	f5a1 5300 	sub.w	r3, r1, #8192	@ 0x2000
 8014c7a:	4259      	negs	r1, r3
 8014c7c:	4159      	adcs	r1, r3
 8014c7e:	f44f 6380 	mov.w	r3, #1024	@ 0x400
 8014c82:	e7eb      	b.n	8014c5c <__swhatbuf_r+0x24>

08014c84 <__smakebuf_r>:
 8014c84:	898b      	ldrh	r3, [r1, #12]
 8014c86:	b5f7      	push	{r0, r1, r2, r4, r5, r6, r7, lr}
 8014c88:	079d      	lsls	r5, r3, #30
 8014c8a:	4606      	mov	r6, r0
 8014c8c:	460c      	mov	r4, r1
 8014c8e:	d507      	bpl.n	8014ca0 <__smakebuf_r+0x1c>
 8014c90:	f104 0347 	add.w	r3, r4, #71	@ 0x47
 8014c94:	6023      	str	r3, [r4, #0]
 8014c96:	6123      	str	r3, [r4, #16]
 8014c98:	2301      	movs	r3, #1
 8014c9a:	6163      	str	r3, [r4, #20]
 8014c9c:	b003      	add	sp, #12
 8014c9e:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8014ca0:	ab01      	add	r3, sp, #4
 8014ca2:	466a      	mov	r2, sp
 8014ca4:	f7ff ffc8 	bl	8014c38 <__swhatbuf_r>
 8014ca8:	9f00      	ldr	r7, [sp, #0]
 8014caa:	4605      	mov	r5, r0
 8014cac:	4639      	mov	r1, r7
 8014cae:	4630      	mov	r0, r6
 8014cb0:	f7fe fdc4 	bl	801383c <_malloc_r>
 8014cb4:	b948      	cbnz	r0, 8014cca <__smakebuf_r+0x46>
 8014cb6:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
 8014cba:	059a      	lsls	r2, r3, #22
 8014cbc:	d4ee      	bmi.n	8014c9c <__smakebuf_r+0x18>
 8014cbe:	f023 0303 	bic.w	r3, r3, #3
 8014cc2:	f043 0302 	orr.w	r3, r3, #2
 8014cc6:	81a3      	strh	r3, [r4, #12]
 8014cc8:	e7e2      	b.n	8014c90 <__smakebuf_r+0xc>
 8014cca:	89a3      	ldrh	r3, [r4, #12]
 8014ccc:	6020      	str	r0, [r4, #0]
 8014cce:	f043 0380 	orr.w	r3, r3, #128	@ 0x80
 8014cd2:	81a3      	strh	r3, [r4, #12]
 8014cd4:	9b01      	ldr	r3, [sp, #4]
 8014cd6:	e9c4 0704 	strd	r0, r7, [r4, #16]
 8014cda:	b15b      	cbz	r3, 8014cf4 <__smakebuf_r+0x70>
 8014cdc:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
 8014ce0:	4630      	mov	r0, r6
 8014ce2:	f000 f81d 	bl	8014d20 <_isatty_r>
 8014ce6:	b128      	cbz	r0, 8014cf4 <__smakebuf_r+0x70>
 8014ce8:	89a3      	ldrh	r3, [r4, #12]
 8014cea:	f023 0303 	bic.w	r3, r3, #3
 8014cee:	f043 0301 	orr.w	r3, r3, #1
 8014cf2:	81a3      	strh	r3, [r4, #12]
 8014cf4:	89a3      	ldrh	r3, [r4, #12]
 8014cf6:	431d      	orrs	r5, r3
 8014cf8:	81a5      	strh	r5, [r4, #12]
 8014cfa:	e7cf      	b.n	8014c9c <__smakebuf_r+0x18>

08014cfc <_fstat_r>:
 8014cfc:	b538      	push	{r3, r4, r5, lr}
 8014cfe:	4d07      	ldr	r5, [pc, #28]	@ (8014d1c <_fstat_r+0x20>)
 8014d00:	2300      	movs	r3, #0
 8014d02:	4604      	mov	r4, r0
 8014d04:	4608      	mov	r0, r1
 8014d06:	4611      	mov	r1, r2
 8014d08:	602b      	str	r3, [r5, #0]
 8014d0a:	f7ef fd93 	bl	8004834 <_fstat>
 8014d0e:	1c43      	adds	r3, r0, #1
 8014d10:	d102      	bne.n	8014d18 <_fstat_r+0x1c>
 8014d12:	682b      	ldr	r3, [r5, #0]
 8014d14:	b103      	cbz	r3, 8014d18 <_fstat_r+0x1c>
 8014d16:	6023      	str	r3, [r4, #0]
 8014d18:	bd38      	pop	{r3, r4, r5, pc}
 8014d1a:	bf00      	nop
 8014d1c:	20006d38 	.word	0x20006d38

08014d20 <_isatty_r>:
 8014d20:	b538      	push	{r3, r4, r5, lr}
 8014d22:	4d06      	ldr	r5, [pc, #24]	@ (8014d3c <_isatty_r+0x1c>)
 8014d24:	2300      	movs	r3, #0
 8014d26:	4604      	mov	r4, r0
 8014d28:	4608      	mov	r0, r1
 8014d2a:	602b      	str	r3, [r5, #0]
 8014d2c:	f7ef fd92 	bl	8004854 <_isatty>
 8014d30:	1c43      	adds	r3, r0, #1
 8014d32:	d102      	bne.n	8014d3a <_isatty_r+0x1a>
 8014d34:	682b      	ldr	r3, [r5, #0]
 8014d36:	b103      	cbz	r3, 8014d3a <_isatty_r+0x1a>
 8014d38:	6023      	str	r3, [r4, #0]
 8014d3a:	bd38      	pop	{r3, r4, r5, pc}
 8014d3c:	20006d38 	.word	0x20006d38

08014d40 <atan2f>:
 8014d40:	f000 b94c 	b.w	8014fdc <__ieee754_atan2f>

08014d44 <sqrtf>:
 8014d44:	b508      	push	{r3, lr}
 8014d46:	ed2d 8b02 	vpush	{d8}
 8014d4a:	eeb0 8a40 	vmov.f32	s16, s0
 8014d4e:	f000 f8a1 	bl	8014e94 <__ieee754_sqrtf>
 8014d52:	eeb4 8a48 	vcmp.f32	s16, s16
 8014d56:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d5a:	d60c      	bvs.n	8014d76 <sqrtf+0x32>
 8014d5c:	eddf 8a07 	vldr	s17, [pc, #28]	@ 8014d7c <sqrtf+0x38>
 8014d60:	eeb4 8ae8 	vcmpe.f32	s16, s17
 8014d64:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8014d68:	d505      	bpl.n	8014d76 <sqrtf+0x32>
 8014d6a:	f7fd fafb 	bl	8012364 <__errno>
 8014d6e:	ee88 0aa8 	vdiv.f32	s0, s17, s17
 8014d72:	2321      	movs	r3, #33	@ 0x21
 8014d74:	6003      	str	r3, [r0, #0]
 8014d76:	ecbd 8b02 	vpop	{d8}
 8014d7a:	bd08      	pop	{r3, pc}
 8014d7c:	00000000 	.word	0x00000000

08014d80 <cosf>:
 8014d80:	ee10 3a10 	vmov	r3, s0
 8014d84:	b507      	push	{r0, r1, r2, lr}
 8014d86:	4a1e      	ldr	r2, [pc, #120]	@ (8014e00 <cosf+0x80>)
 8014d88:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014d8c:	4293      	cmp	r3, r2
 8014d8e:	d806      	bhi.n	8014d9e <cosf+0x1e>
 8014d90:	eddf 0a1c 	vldr	s1, [pc, #112]	@ 8014e04 <cosf+0x84>
 8014d94:	b003      	add	sp, #12
 8014d96:	f85d eb04 	ldr.w	lr, [sp], #4
 8014d9a:	f000 b87f 	b.w	8014e9c <__kernel_cosf>
 8014d9e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014da2:	d304      	bcc.n	8014dae <cosf+0x2e>
 8014da4:	ee30 0a40 	vsub.f32	s0, s0, s0
 8014da8:	b003      	add	sp, #12
 8014daa:	f85d fb04 	ldr.w	pc, [sp], #4
 8014dae:	4668      	mov	r0, sp
 8014db0:	f000 f9b4 	bl	801511c <__ieee754_rem_pio2f>
 8014db4:	f000 0003 	and.w	r0, r0, #3
 8014db8:	2801      	cmp	r0, #1
 8014dba:	d009      	beq.n	8014dd0 <cosf+0x50>
 8014dbc:	2802      	cmp	r0, #2
 8014dbe:	d010      	beq.n	8014de2 <cosf+0x62>
 8014dc0:	b9b0      	cbnz	r0, 8014df0 <cosf+0x70>
 8014dc2:	eddd 0a01 	vldr	s1, [sp, #4]
 8014dc6:	ed9d 0a00 	vldr	s0, [sp]
 8014dca:	f000 f867 	bl	8014e9c <__kernel_cosf>
 8014dce:	e7eb      	b.n	8014da8 <cosf+0x28>
 8014dd0:	eddd 0a01 	vldr	s1, [sp, #4]
 8014dd4:	ed9d 0a00 	vldr	s0, [sp]
 8014dd8:	f000 f8b8 	bl	8014f4c <__kernel_sinf>
 8014ddc:	eeb1 0a40 	vneg.f32	s0, s0
 8014de0:	e7e2      	b.n	8014da8 <cosf+0x28>
 8014de2:	eddd 0a01 	vldr	s1, [sp, #4]
 8014de6:	ed9d 0a00 	vldr	s0, [sp]
 8014dea:	f000 f857 	bl	8014e9c <__kernel_cosf>
 8014dee:	e7f5      	b.n	8014ddc <cosf+0x5c>
 8014df0:	eddd 0a01 	vldr	s1, [sp, #4]
 8014df4:	ed9d 0a00 	vldr	s0, [sp]
 8014df8:	2001      	movs	r0, #1
 8014dfa:	f000 f8a7 	bl	8014f4c <__kernel_sinf>
 8014dfe:	e7d3      	b.n	8014da8 <cosf+0x28>
 8014e00:	3f490fd8 	.word	0x3f490fd8
 8014e04:	00000000 	.word	0x00000000

08014e08 <sinf>:
 8014e08:	ee10 3a10 	vmov	r3, s0
 8014e0c:	b507      	push	{r0, r1, r2, lr}
 8014e0e:	4a1f      	ldr	r2, [pc, #124]	@ (8014e8c <sinf+0x84>)
 8014e10:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014e14:	4293      	cmp	r3, r2
 8014e16:	d807      	bhi.n	8014e28 <sinf+0x20>
 8014e18:	eddf 0a1d 	vldr	s1, [pc, #116]	@ 8014e90 <sinf+0x88>
 8014e1c:	2000      	movs	r0, #0
 8014e1e:	b003      	add	sp, #12
 8014e20:	f85d eb04 	ldr.w	lr, [sp], #4
 8014e24:	f000 b892 	b.w	8014f4c <__kernel_sinf>
 8014e28:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014e2c:	d304      	bcc.n	8014e38 <sinf+0x30>
 8014e2e:	ee30 0a40 	vsub.f32	s0, s0, s0
 8014e32:	b003      	add	sp, #12
 8014e34:	f85d fb04 	ldr.w	pc, [sp], #4
 8014e38:	4668      	mov	r0, sp
 8014e3a:	f000 f96f 	bl	801511c <__ieee754_rem_pio2f>
 8014e3e:	f000 0003 	and.w	r0, r0, #3
 8014e42:	2801      	cmp	r0, #1
 8014e44:	d00a      	beq.n	8014e5c <sinf+0x54>
 8014e46:	2802      	cmp	r0, #2
 8014e48:	d00f      	beq.n	8014e6a <sinf+0x62>
 8014e4a:	b9c0      	cbnz	r0, 8014e7e <sinf+0x76>
 8014e4c:	eddd 0a01 	vldr	s1, [sp, #4]
 8014e50:	ed9d 0a00 	vldr	s0, [sp]
 8014e54:	2001      	movs	r0, #1
 8014e56:	f000 f879 	bl	8014f4c <__kernel_sinf>
 8014e5a:	e7ea      	b.n	8014e32 <sinf+0x2a>
 8014e5c:	eddd 0a01 	vldr	s1, [sp, #4]
 8014e60:	ed9d 0a00 	vldr	s0, [sp]
 8014e64:	f000 f81a 	bl	8014e9c <__kernel_cosf>
 8014e68:	e7e3      	b.n	8014e32 <sinf+0x2a>
 8014e6a:	eddd 0a01 	vldr	s1, [sp, #4]
 8014e6e:	ed9d 0a00 	vldr	s0, [sp]
 8014e72:	2001      	movs	r0, #1
 8014e74:	f000 f86a 	bl	8014f4c <__kernel_sinf>
 8014e78:	eeb1 0a40 	vneg.f32	s0, s0
 8014e7c:	e7d9      	b.n	8014e32 <sinf+0x2a>
 8014e7e:	eddd 0a01 	vldr	s1, [sp, #4]
 8014e82:	ed9d 0a00 	vldr	s0, [sp]
 8014e86:	f000 f809 	bl	8014e9c <__kernel_cosf>
 8014e8a:	e7f5      	b.n	8014e78 <sinf+0x70>
 8014e8c:	3f490fd8 	.word	0x3f490fd8
 8014e90:	00000000 	.word	0x00000000

08014e94 <__ieee754_sqrtf>:
 8014e94:	eeb1 0ac0 	vsqrt.f32	s0, s0
 8014e98:	4770      	bx	lr
	...

08014e9c <__kernel_cosf>:
 8014e9c:	ee10 3a10 	vmov	r3, s0
 8014ea0:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014ea4:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8014ea8:	eef0 6a40 	vmov.f32	s13, s0
 8014eac:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8014eb0:	d204      	bcs.n	8014ebc <__kernel_cosf+0x20>
 8014eb2:	eefd 7ae6 	vcvt.s32.f32	s15, s13
 8014eb6:	ee17 2a90 	vmov	r2, s15
 8014eba:	b342      	cbz	r2, 8014f0e <__kernel_cosf+0x72>
 8014ebc:	ee26 7aa6 	vmul.f32	s14, s13, s13
 8014ec0:	eddf 7a1a 	vldr	s15, [pc, #104]	@ 8014f2c <__kernel_cosf+0x90>
 8014ec4:	ed9f 6a1a 	vldr	s12, [pc, #104]	@ 8014f30 <__kernel_cosf+0x94>
 8014ec8:	4a1a      	ldr	r2, [pc, #104]	@ (8014f34 <__kernel_cosf+0x98>)
 8014eca:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014ece:	4293      	cmp	r3, r2
 8014ed0:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8014f38 <__kernel_cosf+0x9c>
 8014ed4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014ed8:	ed9f 6a18 	vldr	s12, [pc, #96]	@ 8014f3c <__kernel_cosf+0xa0>
 8014edc:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014ee0:	eddf 7a17 	vldr	s15, [pc, #92]	@ 8014f40 <__kernel_cosf+0xa4>
 8014ee4:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014ee8:	ed9f 6a16 	vldr	s12, [pc, #88]	@ 8014f44 <__kernel_cosf+0xa8>
 8014eec:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014ef0:	ee60 0ae6 	vnmul.f32	s1, s1, s13
 8014ef4:	ee26 6a07 	vmul.f32	s12, s12, s14
 8014ef8:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 8014efc:	eee7 0a06 	vfma.f32	s1, s14, s12
 8014f00:	ee67 7a27 	vmul.f32	s15, s14, s15
 8014f04:	d804      	bhi.n	8014f10 <__kernel_cosf+0x74>
 8014f06:	ee77 7ae0 	vsub.f32	s15, s15, s1
 8014f0a:	ee30 0a67 	vsub.f32	s0, s0, s15
 8014f0e:	4770      	bx	lr
 8014f10:	4a0d      	ldr	r2, [pc, #52]	@ (8014f48 <__kernel_cosf+0xac>)
 8014f12:	4293      	cmp	r3, r2
 8014f14:	bf9a      	itte	ls
 8014f16:	f103 437f 	addls.w	r3, r3, #4278190080	@ 0xff000000
 8014f1a:	ee07 3a10 	vmovls	s14, r3
 8014f1e:	eeb5 7a02 	vmovhi.f32	s14, #82	@ 0x3e900000  0.2812500
 8014f22:	ee30 0a47 	vsub.f32	s0, s0, s14
 8014f26:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8014f2a:	e7ec      	b.n	8014f06 <__kernel_cosf+0x6a>
 8014f2c:	ad47d74e 	.word	0xad47d74e
 8014f30:	310f74f6 	.word	0x310f74f6
 8014f34:	3e999999 	.word	0x3e999999
 8014f38:	b493f27c 	.word	0xb493f27c
 8014f3c:	37d00d01 	.word	0x37d00d01
 8014f40:	bab60b61 	.word	0xbab60b61
 8014f44:	3d2aaaab 	.word	0x3d2aaaab
 8014f48:	3f480000 	.word	0x3f480000

08014f4c <__kernel_sinf>:
 8014f4c:	ee10 3a10 	vmov	r3, s0
 8014f50:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 8014f54:	f1b3 5f48 	cmp.w	r3, #838860800	@ 0x32000000
 8014f58:	d204      	bcs.n	8014f64 <__kernel_sinf+0x18>
 8014f5a:	eefd 7ac0 	vcvt.s32.f32	s15, s0
 8014f5e:	ee17 3a90 	vmov	r3, s15
 8014f62:	b35b      	cbz	r3, 8014fbc <__kernel_sinf+0x70>
 8014f64:	ee20 7a00 	vmul.f32	s14, s0, s0
 8014f68:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8014fc0 <__kernel_sinf+0x74>
 8014f6c:	ed9f 6a15 	vldr	s12, [pc, #84]	@ 8014fc4 <__kernel_sinf+0x78>
 8014f70:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014f74:	eddf 7a14 	vldr	s15, [pc, #80]	@ 8014fc8 <__kernel_sinf+0x7c>
 8014f78:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014f7c:	ed9f 6a13 	vldr	s12, [pc, #76]	@ 8014fcc <__kernel_sinf+0x80>
 8014f80:	eea7 6a87 	vfma.f32	s12, s15, s14
 8014f84:	eddf 7a12 	vldr	s15, [pc, #72]	@ 8014fd0 <__kernel_sinf+0x84>
 8014f88:	ee60 6a07 	vmul.f32	s13, s0, s14
 8014f8c:	eee6 7a07 	vfma.f32	s15, s12, s14
 8014f90:	b930      	cbnz	r0, 8014fa0 <__kernel_sinf+0x54>
 8014f92:	ed9f 6a10 	vldr	s12, [pc, #64]	@ 8014fd4 <__kernel_sinf+0x88>
 8014f96:	eea7 6a27 	vfma.f32	s12, s14, s15
 8014f9a:	eea6 0a26 	vfma.f32	s0, s12, s13
 8014f9e:	4770      	bx	lr
 8014fa0:	ee67 7ae6 	vnmul.f32	s15, s15, s13
 8014fa4:	eeb6 6a00 	vmov.f32	s12, #96	@ 0x3f000000  0.5
 8014fa8:	eee0 7a86 	vfma.f32	s15, s1, s12
 8014fac:	eed7 0a87 	vfnms.f32	s1, s15, s14
 8014fb0:	eddf 7a09 	vldr	s15, [pc, #36]	@ 8014fd8 <__kernel_sinf+0x8c>
 8014fb4:	eee6 0aa7 	vfma.f32	s1, s13, s15
 8014fb8:	ee30 0a60 	vsub.f32	s0, s0, s1
 8014fbc:	4770      	bx	lr
 8014fbe:	bf00      	nop
 8014fc0:	2f2ec9d3 	.word	0x2f2ec9d3
 8014fc4:	b2d72f34 	.word	0xb2d72f34
 8014fc8:	3638ef1b 	.word	0x3638ef1b
 8014fcc:	b9500d01 	.word	0xb9500d01
 8014fd0:	3c088889 	.word	0x3c088889
 8014fd4:	be2aaaab 	.word	0xbe2aaaab
 8014fd8:	3e2aaaab 	.word	0x3e2aaaab

08014fdc <__ieee754_atan2f>:
 8014fdc:	ee10 2a90 	vmov	r2, s1
 8014fe0:	f022 4100 	bic.w	r1, r2, #2147483648	@ 0x80000000
 8014fe4:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8014fe8:	b510      	push	{r4, lr}
 8014fea:	eef0 7a40 	vmov.f32	s15, s0
 8014fee:	d806      	bhi.n	8014ffe <__ieee754_atan2f+0x22>
 8014ff0:	ee10 0a10 	vmov	r0, s0
 8014ff4:	f020 4300 	bic.w	r3, r0, #2147483648	@ 0x80000000
 8014ff8:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8014ffc:	d904      	bls.n	8015008 <__ieee754_atan2f+0x2c>
 8014ffe:	ee77 7aa0 	vadd.f32	s15, s15, s1
 8015002:	eeb0 0a67 	vmov.f32	s0, s15
 8015006:	bd10      	pop	{r4, pc}
 8015008:	f1b2 5f7e 	cmp.w	r2, #1065353216	@ 0x3f800000
 801500c:	d103      	bne.n	8015016 <__ieee754_atan2f+0x3a>
 801500e:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
 8015012:	f000 b9b3 	b.w	801537c <atanf>
 8015016:	1794      	asrs	r4, r2, #30
 8015018:	f004 0402 	and.w	r4, r4, #2
 801501c:	ea44 74d0 	orr.w	r4, r4, r0, lsr #31
 8015020:	b943      	cbnz	r3, 8015034 <__ieee754_atan2f+0x58>
 8015022:	2c02      	cmp	r4, #2
 8015024:	d05e      	beq.n	80150e4 <__ieee754_atan2f+0x108>
 8015026:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 80150f8 <__ieee754_atan2f+0x11c>
 801502a:	2c03      	cmp	r4, #3
 801502c:	bf08      	it	eq
 801502e:	eef0 7a47 	vmoveq.f32	s15, s14
 8015032:	e7e6      	b.n	8015002 <__ieee754_atan2f+0x26>
 8015034:	b941      	cbnz	r1, 8015048 <__ieee754_atan2f+0x6c>
 8015036:	eddf 7a31 	vldr	s15, [pc, #196]	@ 80150fc <__ieee754_atan2f+0x120>
 801503a:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 8015100 <__ieee754_atan2f+0x124>
 801503e:	2800      	cmp	r0, #0
 8015040:	bfa8      	it	ge
 8015042:	eef0 7a47 	vmovge.f32	s15, s14
 8015046:	e7dc      	b.n	8015002 <__ieee754_atan2f+0x26>
 8015048:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 801504c:	d110      	bne.n	8015070 <__ieee754_atan2f+0x94>
 801504e:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015052:	f104 34ff 	add.w	r4, r4, #4294967295
 8015056:	d107      	bne.n	8015068 <__ieee754_atan2f+0x8c>
 8015058:	2c02      	cmp	r4, #2
 801505a:	d846      	bhi.n	80150ea <__ieee754_atan2f+0x10e>
 801505c:	4b29      	ldr	r3, [pc, #164]	@ (8015104 <__ieee754_atan2f+0x128>)
 801505e:	eb03 0384 	add.w	r3, r3, r4, lsl #2
 8015062:	edd3 7a00 	vldr	s15, [r3]
 8015066:	e7cc      	b.n	8015002 <__ieee754_atan2f+0x26>
 8015068:	2c02      	cmp	r4, #2
 801506a:	d841      	bhi.n	80150f0 <__ieee754_atan2f+0x114>
 801506c:	4b26      	ldr	r3, [pc, #152]	@ (8015108 <__ieee754_atan2f+0x12c>)
 801506e:	e7f6      	b.n	801505e <__ieee754_atan2f+0x82>
 8015070:	f1b3 4fff 	cmp.w	r3, #2139095040	@ 0x7f800000
 8015074:	d0df      	beq.n	8015036 <__ieee754_atan2f+0x5a>
 8015076:	1a5b      	subs	r3, r3, r1
 8015078:	f1b3 5ff4 	cmp.w	r3, #511705088	@ 0x1e800000
 801507c:	ea4f 51e3 	mov.w	r1, r3, asr #23
 8015080:	da1a      	bge.n	80150b8 <__ieee754_atan2f+0xdc>
 8015082:	2a00      	cmp	r2, #0
 8015084:	da01      	bge.n	801508a <__ieee754_atan2f+0xae>
 8015086:	313c      	adds	r1, #60	@ 0x3c
 8015088:	db19      	blt.n	80150be <__ieee754_atan2f+0xe2>
 801508a:	ee87 0aa0 	vdiv.f32	s0, s15, s1
 801508e:	f000 fa49 	bl	8015524 <fabsf>
 8015092:	f000 f973 	bl	801537c <atanf>
 8015096:	eef0 7a40 	vmov.f32	s15, s0
 801509a:	2c01      	cmp	r4, #1
 801509c:	d012      	beq.n	80150c4 <__ieee754_atan2f+0xe8>
 801509e:	2c02      	cmp	r4, #2
 80150a0:	d017      	beq.n	80150d2 <__ieee754_atan2f+0xf6>
 80150a2:	2c00      	cmp	r4, #0
 80150a4:	d0ad      	beq.n	8015002 <__ieee754_atan2f+0x26>
 80150a6:	ed9f 7a19 	vldr	s14, [pc, #100]	@ 801510c <__ieee754_atan2f+0x130>
 80150aa:	ee77 7a87 	vadd.f32	s15, s15, s14
 80150ae:	ed9f 7a18 	vldr	s14, [pc, #96]	@ 8015110 <__ieee754_atan2f+0x134>
 80150b2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80150b6:	e7a4      	b.n	8015002 <__ieee754_atan2f+0x26>
 80150b8:	eddf 7a11 	vldr	s15, [pc, #68]	@ 8015100 <__ieee754_atan2f+0x124>
 80150bc:	e7ed      	b.n	801509a <__ieee754_atan2f+0xbe>
 80150be:	eddf 7a15 	vldr	s15, [pc, #84]	@ 8015114 <__ieee754_atan2f+0x138>
 80150c2:	e7ea      	b.n	801509a <__ieee754_atan2f+0xbe>
 80150c4:	ee17 3a90 	vmov	r3, s15
 80150c8:	f103 4300 	add.w	r3, r3, #2147483648	@ 0x80000000
 80150cc:	ee07 3a90 	vmov	s15, r3
 80150d0:	e797      	b.n	8015002 <__ieee754_atan2f+0x26>
 80150d2:	ed9f 7a0e 	vldr	s14, [pc, #56]	@ 801510c <__ieee754_atan2f+0x130>
 80150d6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80150da:	ed9f 7a0d 	vldr	s14, [pc, #52]	@ 8015110 <__ieee754_atan2f+0x134>
 80150de:	ee77 7a67 	vsub.f32	s15, s14, s15
 80150e2:	e78e      	b.n	8015002 <__ieee754_atan2f+0x26>
 80150e4:	eddf 7a0a 	vldr	s15, [pc, #40]	@ 8015110 <__ieee754_atan2f+0x134>
 80150e8:	e78b      	b.n	8015002 <__ieee754_atan2f+0x26>
 80150ea:	eddf 7a0b 	vldr	s15, [pc, #44]	@ 8015118 <__ieee754_atan2f+0x13c>
 80150ee:	e788      	b.n	8015002 <__ieee754_atan2f+0x26>
 80150f0:	eddf 7a08 	vldr	s15, [pc, #32]	@ 8015114 <__ieee754_atan2f+0x138>
 80150f4:	e785      	b.n	8015002 <__ieee754_atan2f+0x26>
 80150f6:	bf00      	nop
 80150f8:	c0490fdb 	.word	0xc0490fdb
 80150fc:	bfc90fdb 	.word	0xbfc90fdb
 8015100:	3fc90fdb 	.word	0x3fc90fdb
 8015104:	08016288 	.word	0x08016288
 8015108:	0801627c 	.word	0x0801627c
 801510c:	33bbbd2e 	.word	0x33bbbd2e
 8015110:	40490fdb 	.word	0x40490fdb
 8015114:	00000000 	.word	0x00000000
 8015118:	3f490fdb 	.word	0x3f490fdb

0801511c <__ieee754_rem_pio2f>:
 801511c:	b5f0      	push	{r4, r5, r6, r7, lr}
 801511e:	ee10 6a10 	vmov	r6, s0
 8015122:	4b88      	ldr	r3, [pc, #544]	@ (8015344 <__ieee754_rem_pio2f+0x228>)
 8015124:	f026 4500 	bic.w	r5, r6, #2147483648	@ 0x80000000
 8015128:	429d      	cmp	r5, r3
 801512a:	b087      	sub	sp, #28
 801512c:	4604      	mov	r4, r0
 801512e:	d805      	bhi.n	801513c <__ieee754_rem_pio2f+0x20>
 8015130:	2300      	movs	r3, #0
 8015132:	ed80 0a00 	vstr	s0, [r0]
 8015136:	6043      	str	r3, [r0, #4]
 8015138:	2000      	movs	r0, #0
 801513a:	e022      	b.n	8015182 <__ieee754_rem_pio2f+0x66>
 801513c:	4b82      	ldr	r3, [pc, #520]	@ (8015348 <__ieee754_rem_pio2f+0x22c>)
 801513e:	429d      	cmp	r5, r3
 8015140:	d83a      	bhi.n	80151b8 <__ieee754_rem_pio2f+0x9c>
 8015142:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8015146:	2e00      	cmp	r6, #0
 8015148:	ed9f 7a80 	vldr	s14, [pc, #512]	@ 801534c <__ieee754_rem_pio2f+0x230>
 801514c:	4a80      	ldr	r2, [pc, #512]	@ (8015350 <__ieee754_rem_pio2f+0x234>)
 801514e:	f023 030f 	bic.w	r3, r3, #15
 8015152:	dd18      	ble.n	8015186 <__ieee754_rem_pio2f+0x6a>
 8015154:	4293      	cmp	r3, r2
 8015156:	ee70 7a47 	vsub.f32	s15, s0, s14
 801515a:	bf09      	itett	eq
 801515c:	ed9f 7a7d 	vldreq	s14, [pc, #500]	@ 8015354 <__ieee754_rem_pio2f+0x238>
 8015160:	eddf 6a7d 	vldrne	s13, [pc, #500]	@ 8015358 <__ieee754_rem_pio2f+0x23c>
 8015164:	eddf 6a7d 	vldreq	s13, [pc, #500]	@ 801535c <__ieee754_rem_pio2f+0x240>
 8015168:	ee77 7ac7 	vsubeq.f32	s15, s15, s14
 801516c:	ee37 7ae6 	vsub.f32	s14, s15, s13
 8015170:	ee77 7ac7 	vsub.f32	s15, s15, s14
 8015174:	ed80 7a00 	vstr	s14, [r0]
 8015178:	ee77 7ae6 	vsub.f32	s15, s15, s13
 801517c:	edc0 7a01 	vstr	s15, [r0, #4]
 8015180:	2001      	movs	r0, #1
 8015182:	b007      	add	sp, #28
 8015184:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8015186:	4293      	cmp	r3, r2
 8015188:	ee70 7a07 	vadd.f32	s15, s0, s14
 801518c:	bf09      	itett	eq
 801518e:	ed9f 7a71 	vldreq	s14, [pc, #452]	@ 8015354 <__ieee754_rem_pio2f+0x238>
 8015192:	eddf 6a71 	vldrne	s13, [pc, #452]	@ 8015358 <__ieee754_rem_pio2f+0x23c>
 8015196:	eddf 6a71 	vldreq	s13, [pc, #452]	@ 801535c <__ieee754_rem_pio2f+0x240>
 801519a:	ee77 7a87 	vaddeq.f32	s15, s15, s14
 801519e:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80151a2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80151a6:	ed80 7a00 	vstr	s14, [r0]
 80151aa:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80151ae:	edc0 7a01 	vstr	s15, [r0, #4]
 80151b2:	f04f 30ff 	mov.w	r0, #4294967295
 80151b6:	e7e4      	b.n	8015182 <__ieee754_rem_pio2f+0x66>
 80151b8:	4b69      	ldr	r3, [pc, #420]	@ (8015360 <__ieee754_rem_pio2f+0x244>)
 80151ba:	429d      	cmp	r5, r3
 80151bc:	d873      	bhi.n	80152a6 <__ieee754_rem_pio2f+0x18a>
 80151be:	f000 f9b1 	bl	8015524 <fabsf>
 80151c2:	ed9f 7a68 	vldr	s14, [pc, #416]	@ 8015364 <__ieee754_rem_pio2f+0x248>
 80151c6:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80151ca:	eee0 7a07 	vfma.f32	s15, s0, s14
 80151ce:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80151d2:	eeb8 7ae7 	vcvt.f32.s32	s14, s15
 80151d6:	ee17 0a90 	vmov	r0, s15
 80151da:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 801534c <__ieee754_rem_pio2f+0x230>
 80151de:	eea7 0a67 	vfms.f32	s0, s14, s15
 80151e2:	281f      	cmp	r0, #31
 80151e4:	eddf 7a5c 	vldr	s15, [pc, #368]	@ 8015358 <__ieee754_rem_pio2f+0x23c>
 80151e8:	ee67 7a27 	vmul.f32	s15, s14, s15
 80151ec:	eeb1 6a47 	vneg.f32	s12, s14
 80151f0:	ee70 6a67 	vsub.f32	s13, s0, s15
 80151f4:	ee16 1a90 	vmov	r1, s13
 80151f8:	dc09      	bgt.n	801520e <__ieee754_rem_pio2f+0xf2>
 80151fa:	4a5b      	ldr	r2, [pc, #364]	@ (8015368 <__ieee754_rem_pio2f+0x24c>)
 80151fc:	1e47      	subs	r7, r0, #1
 80151fe:	f026 4300 	bic.w	r3, r6, #2147483648	@ 0x80000000
 8015202:	f852 2027 	ldr.w	r2, [r2, r7, lsl #2]
 8015206:	f023 03ff 	bic.w	r3, r3, #255	@ 0xff
 801520a:	4293      	cmp	r3, r2
 801520c:	d107      	bne.n	801521e <__ieee754_rem_pio2f+0x102>
 801520e:	f3c1 52c7 	ubfx	r2, r1, #23, #8
 8015212:	ebc2 52d5 	rsb	r2, r2, r5, lsr #23
 8015216:	2a08      	cmp	r2, #8
 8015218:	ea4f 53e5 	mov.w	r3, r5, asr #23
 801521c:	dc14      	bgt.n	8015248 <__ieee754_rem_pio2f+0x12c>
 801521e:	6021      	str	r1, [r4, #0]
 8015220:	ed94 7a00 	vldr	s14, [r4]
 8015224:	ee30 0a47 	vsub.f32	s0, s0, s14
 8015228:	2e00      	cmp	r6, #0
 801522a:	ee30 0a67 	vsub.f32	s0, s0, s15
 801522e:	ed84 0a01 	vstr	s0, [r4, #4]
 8015232:	daa6      	bge.n	8015182 <__ieee754_rem_pio2f+0x66>
 8015234:	eeb1 7a47 	vneg.f32	s14, s14
 8015238:	eeb1 0a40 	vneg.f32	s0, s0
 801523c:	ed84 7a00 	vstr	s14, [r4]
 8015240:	ed84 0a01 	vstr	s0, [r4, #4]
 8015244:	4240      	negs	r0, r0
 8015246:	e79c      	b.n	8015182 <__ieee754_rem_pio2f+0x66>
 8015248:	eddf 5a42 	vldr	s11, [pc, #264]	@ 8015354 <__ieee754_rem_pio2f+0x238>
 801524c:	eef0 6a40 	vmov.f32	s13, s0
 8015250:	eee6 6a25 	vfma.f32	s13, s12, s11
 8015254:	ee70 7a66 	vsub.f32	s15, s0, s13
 8015258:	eee6 7a25 	vfma.f32	s15, s12, s11
 801525c:	eddf 5a3f 	vldr	s11, [pc, #252]	@ 801535c <__ieee754_rem_pio2f+0x240>
 8015260:	eed7 7a25 	vfnms.f32	s15, s14, s11
 8015264:	ee76 5ae7 	vsub.f32	s11, s13, s15
 8015268:	ee15 2a90 	vmov	r2, s11
 801526c:	f3c2 51c7 	ubfx	r1, r2, #23, #8
 8015270:	1a5b      	subs	r3, r3, r1
 8015272:	2b19      	cmp	r3, #25
 8015274:	dc04      	bgt.n	8015280 <__ieee754_rem_pio2f+0x164>
 8015276:	edc4 5a00 	vstr	s11, [r4]
 801527a:	eeb0 0a66 	vmov.f32	s0, s13
 801527e:	e7cf      	b.n	8015220 <__ieee754_rem_pio2f+0x104>
 8015280:	eddf 5a3a 	vldr	s11, [pc, #232]	@ 801536c <__ieee754_rem_pio2f+0x250>
 8015284:	eeb0 0a66 	vmov.f32	s0, s13
 8015288:	eea6 0a25 	vfma.f32	s0, s12, s11
 801528c:	ee76 7ac0 	vsub.f32	s15, s13, s0
 8015290:	eddf 6a37 	vldr	s13, [pc, #220]	@ 8015370 <__ieee754_rem_pio2f+0x254>
 8015294:	eee6 7a25 	vfma.f32	s15, s12, s11
 8015298:	eed7 7a26 	vfnms.f32	s15, s14, s13
 801529c:	ee30 7a67 	vsub.f32	s14, s0, s15
 80152a0:	ed84 7a00 	vstr	s14, [r4]
 80152a4:	e7bc      	b.n	8015220 <__ieee754_rem_pio2f+0x104>
 80152a6:	f1b5 4fff 	cmp.w	r5, #2139095040	@ 0x7f800000
 80152aa:	d306      	bcc.n	80152ba <__ieee754_rem_pio2f+0x19e>
 80152ac:	ee70 7a40 	vsub.f32	s15, s0, s0
 80152b0:	edc0 7a01 	vstr	s15, [r0, #4]
 80152b4:	edc0 7a00 	vstr	s15, [r0]
 80152b8:	e73e      	b.n	8015138 <__ieee754_rem_pio2f+0x1c>
 80152ba:	15ea      	asrs	r2, r5, #23
 80152bc:	3a86      	subs	r2, #134	@ 0x86
 80152be:	eba5 53c2 	sub.w	r3, r5, r2, lsl #23
 80152c2:	ee07 3a90 	vmov	s15, r3
 80152c6:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80152ca:	eddf 6a2a 	vldr	s13, [pc, #168]	@ 8015374 <__ieee754_rem_pio2f+0x258>
 80152ce:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80152d2:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80152d6:	ed8d 7a03 	vstr	s14, [sp, #12]
 80152da:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80152de:	eebd 7ae7 	vcvt.s32.f32	s14, s15
 80152e2:	eeb8 7ac7 	vcvt.f32.s32	s14, s14
 80152e6:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80152ea:	ed8d 7a04 	vstr	s14, [sp, #16]
 80152ee:	ee67 7aa6 	vmul.f32	s15, s15, s13
 80152f2:	eef5 7a40 	vcmp.f32	s15, #0.0
 80152f6:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80152fa:	edcd 7a05 	vstr	s15, [sp, #20]
 80152fe:	d11e      	bne.n	801533e <__ieee754_rem_pio2f+0x222>
 8015300:	eeb5 7a40 	vcmp.f32	s14, #0.0
 8015304:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015308:	bf0c      	ite	eq
 801530a:	2301      	moveq	r3, #1
 801530c:	2302      	movne	r3, #2
 801530e:	491a      	ldr	r1, [pc, #104]	@ (8015378 <__ieee754_rem_pio2f+0x25c>)
 8015310:	9101      	str	r1, [sp, #4]
 8015312:	2102      	movs	r1, #2
 8015314:	9100      	str	r1, [sp, #0]
 8015316:	a803      	add	r0, sp, #12
 8015318:	4621      	mov	r1, r4
 801531a:	f000 f90b 	bl	8015534 <__kernel_rem_pio2f>
 801531e:	2e00      	cmp	r6, #0
 8015320:	f6bf af2f 	bge.w	8015182 <__ieee754_rem_pio2f+0x66>
 8015324:	edd4 7a00 	vldr	s15, [r4]
 8015328:	eef1 7a67 	vneg.f32	s15, s15
 801532c:	edc4 7a00 	vstr	s15, [r4]
 8015330:	edd4 7a01 	vldr	s15, [r4, #4]
 8015334:	eef1 7a67 	vneg.f32	s15, s15
 8015338:	edc4 7a01 	vstr	s15, [r4, #4]
 801533c:	e782      	b.n	8015244 <__ieee754_rem_pio2f+0x128>
 801533e:	2303      	movs	r3, #3
 8015340:	e7e5      	b.n	801530e <__ieee754_rem_pio2f+0x1f2>
 8015342:	bf00      	nop
 8015344:	3f490fd8 	.word	0x3f490fd8
 8015348:	4016cbe3 	.word	0x4016cbe3
 801534c:	3fc90f80 	.word	0x3fc90f80
 8015350:	3fc90fd0 	.word	0x3fc90fd0
 8015354:	37354400 	.word	0x37354400
 8015358:	37354443 	.word	0x37354443
 801535c:	2e85a308 	.word	0x2e85a308
 8015360:	43490f80 	.word	0x43490f80
 8015364:	3f22f984 	.word	0x3f22f984
 8015368:	08016294 	.word	0x08016294
 801536c:	2e85a300 	.word	0x2e85a300
 8015370:	248d3132 	.word	0x248d3132
 8015374:	43800000 	.word	0x43800000
 8015378:	08016314 	.word	0x08016314

0801537c <atanf>:
 801537c:	b538      	push	{r3, r4, r5, lr}
 801537e:	ee10 5a10 	vmov	r5, s0
 8015382:	f025 4400 	bic.w	r4, r5, #2147483648	@ 0x80000000
 8015386:	f1b4 4fa1 	cmp.w	r4, #1350565888	@ 0x50800000
 801538a:	eef0 7a40 	vmov.f32	s15, s0
 801538e:	d310      	bcc.n	80153b2 <atanf+0x36>
 8015390:	f1b4 4fff 	cmp.w	r4, #2139095040	@ 0x7f800000
 8015394:	d904      	bls.n	80153a0 <atanf+0x24>
 8015396:	ee70 7a00 	vadd.f32	s15, s0, s0
 801539a:	eeb0 0a67 	vmov.f32	s0, s15
 801539e:	bd38      	pop	{r3, r4, r5, pc}
 80153a0:	eddf 7a4d 	vldr	s15, [pc, #308]	@ 80154d8 <atanf+0x15c>
 80153a4:	ed9f 7a4d 	vldr	s14, [pc, #308]	@ 80154dc <atanf+0x160>
 80153a8:	2d00      	cmp	r5, #0
 80153aa:	bfc8      	it	gt
 80153ac:	eef0 7a47 	vmovgt.f32	s15, s14
 80153b0:	e7f3      	b.n	801539a <atanf+0x1e>
 80153b2:	4b4b      	ldr	r3, [pc, #300]	@ (80154e0 <atanf+0x164>)
 80153b4:	429c      	cmp	r4, r3
 80153b6:	d810      	bhi.n	80153da <atanf+0x5e>
 80153b8:	f1b4 5f44 	cmp.w	r4, #822083584	@ 0x31000000
 80153bc:	d20a      	bcs.n	80153d4 <atanf+0x58>
 80153be:	ed9f 7a49 	vldr	s14, [pc, #292]	@ 80154e4 <atanf+0x168>
 80153c2:	ee30 7a07 	vadd.f32	s14, s0, s14
 80153c6:	eef7 6a00 	vmov.f32	s13, #112	@ 0x3f800000  1.0
 80153ca:	eeb4 7ae6 	vcmpe.f32	s14, s13
 80153ce:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80153d2:	dce2      	bgt.n	801539a <atanf+0x1e>
 80153d4:	f04f 33ff 	mov.w	r3, #4294967295
 80153d8:	e013      	b.n	8015402 <atanf+0x86>
 80153da:	f000 f8a3 	bl	8015524 <fabsf>
 80153de:	4b42      	ldr	r3, [pc, #264]	@ (80154e8 <atanf+0x16c>)
 80153e0:	429c      	cmp	r4, r3
 80153e2:	d84f      	bhi.n	8015484 <atanf+0x108>
 80153e4:	f5a3 03d0 	sub.w	r3, r3, #6815744	@ 0x680000
 80153e8:	429c      	cmp	r4, r3
 80153ea:	d841      	bhi.n	8015470 <atanf+0xf4>
 80153ec:	eef0 7a00 	vmov.f32	s15, #0	@ 0x40000000  2.0
 80153f0:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80153f4:	eea0 7a27 	vfma.f32	s14, s0, s15
 80153f8:	2300      	movs	r3, #0
 80153fa:	ee30 0a27 	vadd.f32	s0, s0, s15
 80153fe:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015402:	1c5a      	adds	r2, r3, #1
 8015404:	ee27 6aa7 	vmul.f32	s12, s15, s15
 8015408:	ed9f 7a38 	vldr	s14, [pc, #224]	@ 80154ec <atanf+0x170>
 801540c:	eddf 5a38 	vldr	s11, [pc, #224]	@ 80154f0 <atanf+0x174>
 8015410:	ed9f 5a38 	vldr	s10, [pc, #224]	@ 80154f4 <atanf+0x178>
 8015414:	ee66 6a06 	vmul.f32	s13, s12, s12
 8015418:	eee6 5a87 	vfma.f32	s11, s13, s14
 801541c:	ed9f 7a36 	vldr	s14, [pc, #216]	@ 80154f8 <atanf+0x17c>
 8015420:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015424:	eddf 5a35 	vldr	s11, [pc, #212]	@ 80154fc <atanf+0x180>
 8015428:	eee7 5a26 	vfma.f32	s11, s14, s13
 801542c:	ed9f 7a34 	vldr	s14, [pc, #208]	@ 8015500 <atanf+0x184>
 8015430:	eea5 7aa6 	vfma.f32	s14, s11, s13
 8015434:	eddf 5a33 	vldr	s11, [pc, #204]	@ 8015504 <atanf+0x188>
 8015438:	eee7 5a26 	vfma.f32	s11, s14, s13
 801543c:	ed9f 7a32 	vldr	s14, [pc, #200]	@ 8015508 <atanf+0x18c>
 8015440:	eea6 5a87 	vfma.f32	s10, s13, s14
 8015444:	ed9f 7a31 	vldr	s14, [pc, #196]	@ 801550c <atanf+0x190>
 8015448:	eea5 7a26 	vfma.f32	s14, s10, s13
 801544c:	ed9f 5a30 	vldr	s10, [pc, #192]	@ 8015510 <atanf+0x194>
 8015450:	eea7 5a26 	vfma.f32	s10, s14, s13
 8015454:	ed9f 7a2f 	vldr	s14, [pc, #188]	@ 8015514 <atanf+0x198>
 8015458:	eea5 7a26 	vfma.f32	s14, s10, s13
 801545c:	ee27 7a26 	vmul.f32	s14, s14, s13
 8015460:	eea5 7a86 	vfma.f32	s14, s11, s12
 8015464:	ee27 7a87 	vmul.f32	s14, s15, s14
 8015468:	d121      	bne.n	80154ae <atanf+0x132>
 801546a:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801546e:	e794      	b.n	801539a <atanf+0x1e>
 8015470:	eef7 7a00 	vmov.f32	s15, #112	@ 0x3f800000  1.0
 8015474:	ee30 7a67 	vsub.f32	s14, s0, s15
 8015478:	ee30 0a27 	vadd.f32	s0, s0, s15
 801547c:	2301      	movs	r3, #1
 801547e:	eec7 7a00 	vdiv.f32	s15, s14, s0
 8015482:	e7be      	b.n	8015402 <atanf+0x86>
 8015484:	4b24      	ldr	r3, [pc, #144]	@ (8015518 <atanf+0x19c>)
 8015486:	429c      	cmp	r4, r3
 8015488:	d80b      	bhi.n	80154a2 <atanf+0x126>
 801548a:	eef7 7a08 	vmov.f32	s15, #120	@ 0x3fc00000  1.5
 801548e:	eeb7 7a00 	vmov.f32	s14, #112	@ 0x3f800000  1.0
 8015492:	eea0 7a27 	vfma.f32	s14, s0, s15
 8015496:	2302      	movs	r3, #2
 8015498:	ee70 6a67 	vsub.f32	s13, s0, s15
 801549c:	eec6 7a87 	vdiv.f32	s15, s13, s14
 80154a0:	e7af      	b.n	8015402 <atanf+0x86>
 80154a2:	eebf 7a00 	vmov.f32	s14, #240	@ 0xbf800000 -1.0
 80154a6:	eec7 7a00 	vdiv.f32	s15, s14, s0
 80154aa:	2303      	movs	r3, #3
 80154ac:	e7a9      	b.n	8015402 <atanf+0x86>
 80154ae:	4a1b      	ldr	r2, [pc, #108]	@ (801551c <atanf+0x1a0>)
 80154b0:	491b      	ldr	r1, [pc, #108]	@ (8015520 <atanf+0x1a4>)
 80154b2:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 80154b6:	eb01 0383 	add.w	r3, r1, r3, lsl #2
 80154ba:	edd3 6a00 	vldr	s13, [r3]
 80154be:	ee37 7a66 	vsub.f32	s14, s14, s13
 80154c2:	2d00      	cmp	r5, #0
 80154c4:	ee37 7a67 	vsub.f32	s14, s14, s15
 80154c8:	edd2 7a00 	vldr	s15, [r2]
 80154cc:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80154d0:	bfb8      	it	lt
 80154d2:	eef1 7a67 	vneglt.f32	s15, s15
 80154d6:	e760      	b.n	801539a <atanf+0x1e>
 80154d8:	bfc90fdb 	.word	0xbfc90fdb
 80154dc:	3fc90fdb 	.word	0x3fc90fdb
 80154e0:	3edfffff 	.word	0x3edfffff
 80154e4:	7149f2ca 	.word	0x7149f2ca
 80154e8:	3f97ffff 	.word	0x3f97ffff
 80154ec:	3c8569d7 	.word	0x3c8569d7
 80154f0:	3d4bda59 	.word	0x3d4bda59
 80154f4:	bd6ef16b 	.word	0xbd6ef16b
 80154f8:	3d886b35 	.word	0x3d886b35
 80154fc:	3dba2e6e 	.word	0x3dba2e6e
 8015500:	3e124925 	.word	0x3e124925
 8015504:	3eaaaaab 	.word	0x3eaaaaab
 8015508:	bd15a221 	.word	0xbd15a221
 801550c:	bd9d8795 	.word	0xbd9d8795
 8015510:	bde38e38 	.word	0xbde38e38
 8015514:	be4ccccd 	.word	0xbe4ccccd
 8015518:	401bffff 	.word	0x401bffff
 801551c:	0801663c 	.word	0x0801663c
 8015520:	0801662c 	.word	0x0801662c

08015524 <fabsf>:
 8015524:	ee10 3a10 	vmov	r3, s0
 8015528:	f023 4300 	bic.w	r3, r3, #2147483648	@ 0x80000000
 801552c:	ee00 3a10 	vmov	s0, r3
 8015530:	4770      	bx	lr
	...

08015534 <__kernel_rem_pio2f>:
 8015534:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8015538:	ed2d 8b04 	vpush	{d8-d9}
 801553c:	b0d9      	sub	sp, #356	@ 0x164
 801553e:	4690      	mov	r8, r2
 8015540:	9001      	str	r0, [sp, #4]
 8015542:	4ab6      	ldr	r2, [pc, #728]	@ (801581c <__kernel_rem_pio2f+0x2e8>)
 8015544:	9866      	ldr	r0, [sp, #408]	@ 0x198
 8015546:	f118 0f04 	cmn.w	r8, #4
 801554a:	f852 a020 	ldr.w	sl, [r2, r0, lsl #2]
 801554e:	460f      	mov	r7, r1
 8015550:	f103 3bff 	add.w	fp, r3, #4294967295
 8015554:	db26      	blt.n	80155a4 <__kernel_rem_pio2f+0x70>
 8015556:	f1b8 0203 	subs.w	r2, r8, #3
 801555a:	bf48      	it	mi
 801555c:	f108 0204 	addmi.w	r2, r8, #4
 8015560:	10d2      	asrs	r2, r2, #3
 8015562:	1c55      	adds	r5, r2, #1
 8015564:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 8015566:	ed9f 7ab1 	vldr	s14, [pc, #708]	@ 801582c <__kernel_rem_pio2f+0x2f8>
 801556a:	00e8      	lsls	r0, r5, #3
 801556c:	eba2 060b 	sub.w	r6, r2, fp
 8015570:	9002      	str	r0, [sp, #8]
 8015572:	eba8 05c5 	sub.w	r5, r8, r5, lsl #3
 8015576:	eb0a 0c0b 	add.w	ip, sl, fp
 801557a:	ac1c      	add	r4, sp, #112	@ 0x70
 801557c:	eb01 0e86 	add.w	lr, r1, r6, lsl #2
 8015580:	2000      	movs	r0, #0
 8015582:	4560      	cmp	r0, ip
 8015584:	dd10      	ble.n	80155a8 <__kernel_rem_pio2f+0x74>
 8015586:	a91c      	add	r1, sp, #112	@ 0x70
 8015588:	eb01 0083 	add.w	r0, r1, r3, lsl #2
 801558c:	f50d 7988 	add.w	r9, sp, #272	@ 0x110
 8015590:	2600      	movs	r6, #0
 8015592:	4556      	cmp	r6, sl
 8015594:	dc24      	bgt.n	80155e0 <__kernel_rem_pio2f+0xac>
 8015596:	f8dd e004 	ldr.w	lr, [sp, #4]
 801559a:	eddf 7aa4 	vldr	s15, [pc, #656]	@ 801582c <__kernel_rem_pio2f+0x2f8>
 801559e:	4684      	mov	ip, r0
 80155a0:	2400      	movs	r4, #0
 80155a2:	e016      	b.n	80155d2 <__kernel_rem_pio2f+0x9e>
 80155a4:	2200      	movs	r2, #0
 80155a6:	e7dc      	b.n	8015562 <__kernel_rem_pio2f+0x2e>
 80155a8:	42c6      	cmn	r6, r0
 80155aa:	bf5d      	ittte	pl
 80155ac:	f85e 1020 	ldrpl.w	r1, [lr, r0, lsl #2]
 80155b0:	ee07 1a90 	vmovpl	s15, r1
 80155b4:	eef8 7ae7 	vcvtpl.f32.s32	s15, s15
 80155b8:	eef0 7a47 	vmovmi.f32	s15, s14
 80155bc:	ece4 7a01 	vstmia	r4!, {s15}
 80155c0:	3001      	adds	r0, #1
 80155c2:	e7de      	b.n	8015582 <__kernel_rem_pio2f+0x4e>
 80155c4:	ecfe 6a01 	vldmia	lr!, {s13}
 80155c8:	ed3c 7a01 	vldmdb	ip!, {s14}
 80155cc:	eee6 7a87 	vfma.f32	s15, s13, s14
 80155d0:	3401      	adds	r4, #1
 80155d2:	455c      	cmp	r4, fp
 80155d4:	ddf6      	ble.n	80155c4 <__kernel_rem_pio2f+0x90>
 80155d6:	ece9 7a01 	vstmia	r9!, {s15}
 80155da:	3601      	adds	r6, #1
 80155dc:	3004      	adds	r0, #4
 80155de:	e7d8      	b.n	8015592 <__kernel_rem_pio2f+0x5e>
 80155e0:	a908      	add	r1, sp, #32
 80155e2:	eb01 018a 	add.w	r1, r1, sl, lsl #2
 80155e6:	9104      	str	r1, [sp, #16]
 80155e8:	9967      	ldr	r1, [sp, #412]	@ 0x19c
 80155ea:	eddf 8a8f 	vldr	s17, [pc, #572]	@ 8015828 <__kernel_rem_pio2f+0x2f4>
 80155ee:	ed9f 9a8d 	vldr	s18, [pc, #564]	@ 8015824 <__kernel_rem_pio2f+0x2f0>
 80155f2:	eb01 0282 	add.w	r2, r1, r2, lsl #2
 80155f6:	9203      	str	r2, [sp, #12]
 80155f8:	4654      	mov	r4, sl
 80155fa:	00a2      	lsls	r2, r4, #2
 80155fc:	9205      	str	r2, [sp, #20]
 80155fe:	aa58      	add	r2, sp, #352	@ 0x160
 8015600:	eb02 0284 	add.w	r2, r2, r4, lsl #2
 8015604:	ed12 0a14 	vldr	s0, [r2, #-80]	@ 0xffffffb0
 8015608:	a944      	add	r1, sp, #272	@ 0x110
 801560a:	aa08      	add	r2, sp, #32
 801560c:	eb01 0084 	add.w	r0, r1, r4, lsl #2
 8015610:	4694      	mov	ip, r2
 8015612:	4626      	mov	r6, r4
 8015614:	2e00      	cmp	r6, #0
 8015616:	dc4c      	bgt.n	80156b2 <__kernel_rem_pio2f+0x17e>
 8015618:	4628      	mov	r0, r5
 801561a:	e9cd 2306 	strd	r2, r3, [sp, #24]
 801561e:	f000 f9f1 	bl	8015a04 <scalbnf>
 8015622:	eeb0 8a40 	vmov.f32	s16, s0
 8015626:	eeb4 0a00 	vmov.f32	s0, #64	@ 0x3e000000  0.125
 801562a:	ee28 0a00 	vmul.f32	s0, s16, s0
 801562e:	f000 fa4f 	bl	8015ad0 <floorf>
 8015632:	eef2 7a00 	vmov.f32	s15, #32	@ 0x41000000  8.0
 8015636:	eea0 8a67 	vfms.f32	s16, s0, s15
 801563a:	2d00      	cmp	r5, #0
 801563c:	e9dd 2306 	ldrd	r2, r3, [sp, #24]
 8015640:	eefd 7ac8 	vcvt.s32.f32	s15, s16
 8015644:	ee17 9a90 	vmov	r9, s15
 8015648:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801564c:	ee38 8a67 	vsub.f32	s16, s16, s15
 8015650:	dd41      	ble.n	80156d6 <__kernel_rem_pio2f+0x1a2>
 8015652:	f104 3cff 	add.w	ip, r4, #4294967295
 8015656:	a908      	add	r1, sp, #32
 8015658:	f1c5 0e08 	rsb	lr, r5, #8
 801565c:	f851 602c 	ldr.w	r6, [r1, ip, lsl #2]
 8015660:	fa46 f00e 	asr.w	r0, r6, lr
 8015664:	4481      	add	r9, r0
 8015666:	fa00 f00e 	lsl.w	r0, r0, lr
 801566a:	1a36      	subs	r6, r6, r0
 801566c:	f1c5 0007 	rsb	r0, r5, #7
 8015670:	f841 602c 	str.w	r6, [r1, ip, lsl #2]
 8015674:	4106      	asrs	r6, r0
 8015676:	2e00      	cmp	r6, #0
 8015678:	dd3c      	ble.n	80156f4 <__kernel_rem_pio2f+0x1c0>
 801567a:	f04f 0e00 	mov.w	lr, #0
 801567e:	f109 0901 	add.w	r9, r9, #1
 8015682:	4670      	mov	r0, lr
 8015684:	4574      	cmp	r4, lr
 8015686:	dc68      	bgt.n	801575a <__kernel_rem_pio2f+0x226>
 8015688:	2d00      	cmp	r5, #0
 801568a:	dd03      	ble.n	8015694 <__kernel_rem_pio2f+0x160>
 801568c:	2d01      	cmp	r5, #1
 801568e:	d074      	beq.n	801577a <__kernel_rem_pio2f+0x246>
 8015690:	2d02      	cmp	r5, #2
 8015692:	d07d      	beq.n	8015790 <__kernel_rem_pio2f+0x25c>
 8015694:	2e02      	cmp	r6, #2
 8015696:	d12d      	bne.n	80156f4 <__kernel_rem_pio2f+0x1c0>
 8015698:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 801569c:	ee30 8a48 	vsub.f32	s16, s0, s16
 80156a0:	b340      	cbz	r0, 80156f4 <__kernel_rem_pio2f+0x1c0>
 80156a2:	4628      	mov	r0, r5
 80156a4:	9306      	str	r3, [sp, #24]
 80156a6:	f000 f9ad 	bl	8015a04 <scalbnf>
 80156aa:	9b06      	ldr	r3, [sp, #24]
 80156ac:	ee38 8a40 	vsub.f32	s16, s16, s0
 80156b0:	e020      	b.n	80156f4 <__kernel_rem_pio2f+0x1c0>
 80156b2:	ee60 7a28 	vmul.f32	s15, s0, s17
 80156b6:	3e01      	subs	r6, #1
 80156b8:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 80156bc:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80156c0:	eea7 0ac9 	vfms.f32	s0, s15, s18
 80156c4:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 80156c8:	ecac 0a01 	vstmia	ip!, {s0}
 80156cc:	ed30 0a01 	vldmdb	r0!, {s0}
 80156d0:	ee37 0a80 	vadd.f32	s0, s15, s0
 80156d4:	e79e      	b.n	8015614 <__kernel_rem_pio2f+0xe0>
 80156d6:	d105      	bne.n	80156e4 <__kernel_rem_pio2f+0x1b0>
 80156d8:	1e60      	subs	r0, r4, #1
 80156da:	a908      	add	r1, sp, #32
 80156dc:	f851 6020 	ldr.w	r6, [r1, r0, lsl #2]
 80156e0:	11f6      	asrs	r6, r6, #7
 80156e2:	e7c8      	b.n	8015676 <__kernel_rem_pio2f+0x142>
 80156e4:	eef6 7a00 	vmov.f32	s15, #96	@ 0x3f000000  0.5
 80156e8:	eeb4 8ae7 	vcmpe.f32	s16, s15
 80156ec:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156f0:	da31      	bge.n	8015756 <__kernel_rem_pio2f+0x222>
 80156f2:	2600      	movs	r6, #0
 80156f4:	eeb5 8a40 	vcmp.f32	s16, #0.0
 80156f8:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 80156fc:	f040 8098 	bne.w	8015830 <__kernel_rem_pio2f+0x2fc>
 8015700:	1e60      	subs	r0, r4, #1
 8015702:	2200      	movs	r2, #0
 8015704:	4550      	cmp	r0, sl
 8015706:	da4b      	bge.n	80157a0 <__kernel_rem_pio2f+0x26c>
 8015708:	2a00      	cmp	r2, #0
 801570a:	d065      	beq.n	80157d8 <__kernel_rem_pio2f+0x2a4>
 801570c:	3c01      	subs	r4, #1
 801570e:	ab08      	add	r3, sp, #32
 8015710:	3d08      	subs	r5, #8
 8015712:	f853 3024 	ldr.w	r3, [r3, r4, lsl #2]
 8015716:	2b00      	cmp	r3, #0
 8015718:	d0f8      	beq.n	801570c <__kernel_rem_pio2f+0x1d8>
 801571a:	4628      	mov	r0, r5
 801571c:	eeb7 0a00 	vmov.f32	s0, #112	@ 0x3f800000  1.0
 8015720:	f000 f970 	bl	8015a04 <scalbnf>
 8015724:	1c63      	adds	r3, r4, #1
 8015726:	aa44      	add	r2, sp, #272	@ 0x110
 8015728:	ed9f 7a3f 	vldr	s14, [pc, #252]	@ 8015828 <__kernel_rem_pio2f+0x2f4>
 801572c:	0099      	lsls	r1, r3, #2
 801572e:	eb02 0283 	add.w	r2, r2, r3, lsl #2
 8015732:	4623      	mov	r3, r4
 8015734:	2b00      	cmp	r3, #0
 8015736:	f280 80a9 	bge.w	801588c <__kernel_rem_pio2f+0x358>
 801573a:	4623      	mov	r3, r4
 801573c:	2b00      	cmp	r3, #0
 801573e:	f2c0 80c7 	blt.w	80158d0 <__kernel_rem_pio2f+0x39c>
 8015742:	aa44      	add	r2, sp, #272	@ 0x110
 8015744:	eb02 0583 	add.w	r5, r2, r3, lsl #2
 8015748:	f8df c0d4 	ldr.w	ip, [pc, #212]	@ 8015820 <__kernel_rem_pio2f+0x2ec>
 801574c:	eddf 7a37 	vldr	s15, [pc, #220]	@ 801582c <__kernel_rem_pio2f+0x2f8>
 8015750:	2000      	movs	r0, #0
 8015752:	1ae2      	subs	r2, r4, r3
 8015754:	e0b1      	b.n	80158ba <__kernel_rem_pio2f+0x386>
 8015756:	2602      	movs	r6, #2
 8015758:	e78f      	b.n	801567a <__kernel_rem_pio2f+0x146>
 801575a:	f852 1b04 	ldr.w	r1, [r2], #4
 801575e:	b948      	cbnz	r0, 8015774 <__kernel_rem_pio2f+0x240>
 8015760:	b121      	cbz	r1, 801576c <__kernel_rem_pio2f+0x238>
 8015762:	f5c1 7180 	rsb	r1, r1, #256	@ 0x100
 8015766:	f842 1c04 	str.w	r1, [r2, #-4]
 801576a:	2101      	movs	r1, #1
 801576c:	f10e 0e01 	add.w	lr, lr, #1
 8015770:	4608      	mov	r0, r1
 8015772:	e787      	b.n	8015684 <__kernel_rem_pio2f+0x150>
 8015774:	f1c1 01ff 	rsb	r1, r1, #255	@ 0xff
 8015778:	e7f5      	b.n	8015766 <__kernel_rem_pio2f+0x232>
 801577a:	f104 3cff 	add.w	ip, r4, #4294967295
 801577e:	aa08      	add	r2, sp, #32
 8015780:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 8015784:	f002 027f 	and.w	r2, r2, #127	@ 0x7f
 8015788:	a908      	add	r1, sp, #32
 801578a:	f841 202c 	str.w	r2, [r1, ip, lsl #2]
 801578e:	e781      	b.n	8015694 <__kernel_rem_pio2f+0x160>
 8015790:	f104 3cff 	add.w	ip, r4, #4294967295
 8015794:	aa08      	add	r2, sp, #32
 8015796:	f852 202c 	ldr.w	r2, [r2, ip, lsl #2]
 801579a:	f002 023f 	and.w	r2, r2, #63	@ 0x3f
 801579e:	e7f3      	b.n	8015788 <__kernel_rem_pio2f+0x254>
 80157a0:	a908      	add	r1, sp, #32
 80157a2:	f851 1020 	ldr.w	r1, [r1, r0, lsl #2]
 80157a6:	3801      	subs	r0, #1
 80157a8:	430a      	orrs	r2, r1
 80157aa:	e7ab      	b.n	8015704 <__kernel_rem_pio2f+0x1d0>
 80157ac:	3201      	adds	r2, #1
 80157ae:	f850 6d04 	ldr.w	r6, [r0, #-4]!
 80157b2:	2e00      	cmp	r6, #0
 80157b4:	d0fa      	beq.n	80157ac <__kernel_rem_pio2f+0x278>
 80157b6:	9905      	ldr	r1, [sp, #20]
 80157b8:	f501 71b0 	add.w	r1, r1, #352	@ 0x160
 80157bc:	eb0d 0001 	add.w	r0, sp, r1
 80157c0:	18e6      	adds	r6, r4, r3
 80157c2:	a91c      	add	r1, sp, #112	@ 0x70
 80157c4:	f104 0c01 	add.w	ip, r4, #1
 80157c8:	384c      	subs	r0, #76	@ 0x4c
 80157ca:	eb01 0686 	add.w	r6, r1, r6, lsl #2
 80157ce:	4422      	add	r2, r4
 80157d0:	4562      	cmp	r2, ip
 80157d2:	da04      	bge.n	80157de <__kernel_rem_pio2f+0x2aa>
 80157d4:	4614      	mov	r4, r2
 80157d6:	e710      	b.n	80155fa <__kernel_rem_pio2f+0xc6>
 80157d8:	9804      	ldr	r0, [sp, #16]
 80157da:	2201      	movs	r2, #1
 80157dc:	e7e7      	b.n	80157ae <__kernel_rem_pio2f+0x27a>
 80157de:	9903      	ldr	r1, [sp, #12]
 80157e0:	f8dd e004 	ldr.w	lr, [sp, #4]
 80157e4:	f851 102c 	ldr.w	r1, [r1, ip, lsl #2]
 80157e8:	9105      	str	r1, [sp, #20]
 80157ea:	ee07 1a90 	vmov	s15, r1
 80157ee:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 80157f2:	2400      	movs	r4, #0
 80157f4:	ece6 7a01 	vstmia	r6!, {s15}
 80157f8:	eddf 7a0c 	vldr	s15, [pc, #48]	@ 801582c <__kernel_rem_pio2f+0x2f8>
 80157fc:	46b1      	mov	r9, r6
 80157fe:	455c      	cmp	r4, fp
 8015800:	dd04      	ble.n	801580c <__kernel_rem_pio2f+0x2d8>
 8015802:	ece0 7a01 	vstmia	r0!, {s15}
 8015806:	f10c 0c01 	add.w	ip, ip, #1
 801580a:	e7e1      	b.n	80157d0 <__kernel_rem_pio2f+0x29c>
 801580c:	ecfe 6a01 	vldmia	lr!, {s13}
 8015810:	ed39 7a01 	vldmdb	r9!, {s14}
 8015814:	3401      	adds	r4, #1
 8015816:	eee6 7a87 	vfma.f32	s15, s13, s14
 801581a:	e7f0      	b.n	80157fe <__kernel_rem_pio2f+0x2ca>
 801581c:	08016678 	.word	0x08016678
 8015820:	0801664c 	.word	0x0801664c
 8015824:	43800000 	.word	0x43800000
 8015828:	3b800000 	.word	0x3b800000
 801582c:	00000000 	.word	0x00000000
 8015830:	9b02      	ldr	r3, [sp, #8]
 8015832:	eeb0 0a48 	vmov.f32	s0, s16
 8015836:	eba3 0008 	sub.w	r0, r3, r8
 801583a:	f000 f8e3 	bl	8015a04 <scalbnf>
 801583e:	ed1f 7a07 	vldr	s14, [pc, #-28]	@ 8015824 <__kernel_rem_pio2f+0x2f0>
 8015842:	eeb4 0ac7 	vcmpe.f32	s0, s14
 8015846:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 801584a:	db19      	blt.n	8015880 <__kernel_rem_pio2f+0x34c>
 801584c:	ed5f 7a0a 	vldr	s15, [pc, #-40]	@ 8015828 <__kernel_rem_pio2f+0x2f4>
 8015850:	ee60 7a27 	vmul.f32	s15, s0, s15
 8015854:	aa08      	add	r2, sp, #32
 8015856:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 801585a:	3508      	adds	r5, #8
 801585c:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 8015860:	eea7 0ac7 	vfms.f32	s0, s15, s14
 8015864:	eefd 7ae7 	vcvt.s32.f32	s15, s15
 8015868:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 801586c:	ee10 3a10 	vmov	r3, s0
 8015870:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 8015874:	ee17 3a90 	vmov	r3, s15
 8015878:	3401      	adds	r4, #1
 801587a:	f842 3024 	str.w	r3, [r2, r4, lsl #2]
 801587e:	e74c      	b.n	801571a <__kernel_rem_pio2f+0x1e6>
 8015880:	eebd 0ac0 	vcvt.s32.f32	s0, s0
 8015884:	aa08      	add	r2, sp, #32
 8015886:	ee10 3a10 	vmov	r3, s0
 801588a:	e7f6      	b.n	801587a <__kernel_rem_pio2f+0x346>
 801588c:	a808      	add	r0, sp, #32
 801588e:	f850 0023 	ldr.w	r0, [r0, r3, lsl #2]
 8015892:	9001      	str	r0, [sp, #4]
 8015894:	ee07 0a90 	vmov	s15, r0
 8015898:	eef8 7ae7 	vcvt.f32.s32	s15, s15
 801589c:	3b01      	subs	r3, #1
 801589e:	ee67 7a80 	vmul.f32	s15, s15, s0
 80158a2:	ee20 0a07 	vmul.f32	s0, s0, s14
 80158a6:	ed62 7a01 	vstmdb	r2!, {s15}
 80158aa:	e743      	b.n	8015734 <__kernel_rem_pio2f+0x200>
 80158ac:	ecfc 6a01 	vldmia	ip!, {s13}
 80158b0:	ecb5 7a01 	vldmia	r5!, {s14}
 80158b4:	eee6 7a87 	vfma.f32	s15, s13, s14
 80158b8:	3001      	adds	r0, #1
 80158ba:	4550      	cmp	r0, sl
 80158bc:	dc01      	bgt.n	80158c2 <__kernel_rem_pio2f+0x38e>
 80158be:	4290      	cmp	r0, r2
 80158c0:	ddf4      	ble.n	80158ac <__kernel_rem_pio2f+0x378>
 80158c2:	a858      	add	r0, sp, #352	@ 0x160
 80158c4:	eb00 0282 	add.w	r2, r0, r2, lsl #2
 80158c8:	ed42 7a28 	vstr	s15, [r2, #-160]	@ 0xffffff60
 80158cc:	3b01      	subs	r3, #1
 80158ce:	e735      	b.n	801573c <__kernel_rem_pio2f+0x208>
 80158d0:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80158d2:	2b02      	cmp	r3, #2
 80158d4:	dc09      	bgt.n	80158ea <__kernel_rem_pio2f+0x3b6>
 80158d6:	2b00      	cmp	r3, #0
 80158d8:	dc27      	bgt.n	801592a <__kernel_rem_pio2f+0x3f6>
 80158da:	d040      	beq.n	801595e <__kernel_rem_pio2f+0x42a>
 80158dc:	f009 0007 	and.w	r0, r9, #7
 80158e0:	b059      	add	sp, #356	@ 0x164
 80158e2:	ecbd 8b04 	vpop	{d8-d9}
 80158e6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
 80158ea:	9b66      	ldr	r3, [sp, #408]	@ 0x198
 80158ec:	2b03      	cmp	r3, #3
 80158ee:	d1f5      	bne.n	80158dc <__kernel_rem_pio2f+0x3a8>
 80158f0:	aa30      	add	r2, sp, #192	@ 0xc0
 80158f2:	1f0b      	subs	r3, r1, #4
 80158f4:	4413      	add	r3, r2
 80158f6:	461a      	mov	r2, r3
 80158f8:	4620      	mov	r0, r4
 80158fa:	2800      	cmp	r0, #0
 80158fc:	dc50      	bgt.n	80159a0 <__kernel_rem_pio2f+0x46c>
 80158fe:	4622      	mov	r2, r4
 8015900:	2a01      	cmp	r2, #1
 8015902:	dc5d      	bgt.n	80159c0 <__kernel_rem_pio2f+0x48c>
 8015904:	ab30      	add	r3, sp, #192	@ 0xc0
 8015906:	ed5f 7a37 	vldr	s15, [pc, #-220]	@ 801582c <__kernel_rem_pio2f+0x2f8>
 801590a:	440b      	add	r3, r1
 801590c:	2c01      	cmp	r4, #1
 801590e:	dc67      	bgt.n	80159e0 <__kernel_rem_pio2f+0x4ac>
 8015910:	eddd 6a30 	vldr	s13, [sp, #192]	@ 0xc0
 8015914:	ed9d 7a31 	vldr	s14, [sp, #196]	@ 0xc4
 8015918:	2e00      	cmp	r6, #0
 801591a:	d167      	bne.n	80159ec <__kernel_rem_pio2f+0x4b8>
 801591c:	edc7 6a00 	vstr	s13, [r7]
 8015920:	ed87 7a01 	vstr	s14, [r7, #4]
 8015924:	edc7 7a02 	vstr	s15, [r7, #8]
 8015928:	e7d8      	b.n	80158dc <__kernel_rem_pio2f+0x3a8>
 801592a:	ab30      	add	r3, sp, #192	@ 0xc0
 801592c:	ed1f 7a41 	vldr	s14, [pc, #-260]	@ 801582c <__kernel_rem_pio2f+0x2f8>
 8015930:	440b      	add	r3, r1
 8015932:	4622      	mov	r2, r4
 8015934:	2a00      	cmp	r2, #0
 8015936:	da24      	bge.n	8015982 <__kernel_rem_pio2f+0x44e>
 8015938:	b34e      	cbz	r6, 801598e <__kernel_rem_pio2f+0x45a>
 801593a:	eef1 7a47 	vneg.f32	s15, s14
 801593e:	edc7 7a00 	vstr	s15, [r7]
 8015942:	eddd 7a30 	vldr	s15, [sp, #192]	@ 0xc0
 8015946:	ee77 7ac7 	vsub.f32	s15, s15, s14
 801594a:	aa31      	add	r2, sp, #196	@ 0xc4
 801594c:	2301      	movs	r3, #1
 801594e:	429c      	cmp	r4, r3
 8015950:	da20      	bge.n	8015994 <__kernel_rem_pio2f+0x460>
 8015952:	b10e      	cbz	r6, 8015958 <__kernel_rem_pio2f+0x424>
 8015954:	eef1 7a67 	vneg.f32	s15, s15
 8015958:	edc7 7a01 	vstr	s15, [r7, #4]
 801595c:	e7be      	b.n	80158dc <__kernel_rem_pio2f+0x3a8>
 801595e:	ab30      	add	r3, sp, #192	@ 0xc0
 8015960:	ed5f 7a4e 	vldr	s15, [pc, #-312]	@ 801582c <__kernel_rem_pio2f+0x2f8>
 8015964:	440b      	add	r3, r1
 8015966:	2c00      	cmp	r4, #0
 8015968:	da05      	bge.n	8015976 <__kernel_rem_pio2f+0x442>
 801596a:	b10e      	cbz	r6, 8015970 <__kernel_rem_pio2f+0x43c>
 801596c:	eef1 7a67 	vneg.f32	s15, s15
 8015970:	edc7 7a00 	vstr	s15, [r7]
 8015974:	e7b2      	b.n	80158dc <__kernel_rem_pio2f+0x3a8>
 8015976:	ed33 7a01 	vldmdb	r3!, {s14}
 801597a:	3c01      	subs	r4, #1
 801597c:	ee77 7a87 	vadd.f32	s15, s15, s14
 8015980:	e7f1      	b.n	8015966 <__kernel_rem_pio2f+0x432>
 8015982:	ed73 7a01 	vldmdb	r3!, {s15}
 8015986:	3a01      	subs	r2, #1
 8015988:	ee37 7a27 	vadd.f32	s14, s14, s15
 801598c:	e7d2      	b.n	8015934 <__kernel_rem_pio2f+0x400>
 801598e:	eef0 7a47 	vmov.f32	s15, s14
 8015992:	e7d4      	b.n	801593e <__kernel_rem_pio2f+0x40a>
 8015994:	ecb2 7a01 	vldmia	r2!, {s14}
 8015998:	3301      	adds	r3, #1
 801599a:	ee77 7a87 	vadd.f32	s15, s15, s14
 801599e:	e7d6      	b.n	801594e <__kernel_rem_pio2f+0x41a>
 80159a0:	ed72 7a01 	vldmdb	r2!, {s15}
 80159a4:	edd2 6a01 	vldr	s13, [r2, #4]
 80159a8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80159ac:	3801      	subs	r0, #1
 80159ae:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80159b2:	ed82 7a00 	vstr	s14, [r2]
 80159b6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80159ba:	edc2 7a01 	vstr	s15, [r2, #4]
 80159be:	e79c      	b.n	80158fa <__kernel_rem_pio2f+0x3c6>
 80159c0:	ed73 7a01 	vldmdb	r3!, {s15}
 80159c4:	edd3 6a01 	vldr	s13, [r3, #4]
 80159c8:	ee37 7aa6 	vadd.f32	s14, s15, s13
 80159cc:	3a01      	subs	r2, #1
 80159ce:	ee77 7ac7 	vsub.f32	s15, s15, s14
 80159d2:	ed83 7a00 	vstr	s14, [r3]
 80159d6:	ee77 7aa6 	vadd.f32	s15, s15, s13
 80159da:	edc3 7a01 	vstr	s15, [r3, #4]
 80159de:	e78f      	b.n	8015900 <__kernel_rem_pio2f+0x3cc>
 80159e0:	ed33 7a01 	vldmdb	r3!, {s14}
 80159e4:	3c01      	subs	r4, #1
 80159e6:	ee77 7a87 	vadd.f32	s15, s15, s14
 80159ea:	e78f      	b.n	801590c <__kernel_rem_pio2f+0x3d8>
 80159ec:	eef1 6a66 	vneg.f32	s13, s13
 80159f0:	eeb1 7a47 	vneg.f32	s14, s14
 80159f4:	edc7 6a00 	vstr	s13, [r7]
 80159f8:	ed87 7a01 	vstr	s14, [r7, #4]
 80159fc:	eef1 7a67 	vneg.f32	s15, s15
 8015a00:	e790      	b.n	8015924 <__kernel_rem_pio2f+0x3f0>
 8015a02:	bf00      	nop

08015a04 <scalbnf>:
 8015a04:	ee10 3a10 	vmov	r3, s0
 8015a08:	f033 4200 	bics.w	r2, r3, #2147483648	@ 0x80000000
 8015a0c:	d02b      	beq.n	8015a66 <scalbnf+0x62>
 8015a0e:	f1b2 4fff 	cmp.w	r2, #2139095040	@ 0x7f800000
 8015a12:	d302      	bcc.n	8015a1a <scalbnf+0x16>
 8015a14:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015a18:	4770      	bx	lr
 8015a1a:	f013 4fff 	tst.w	r3, #2139095040	@ 0x7f800000
 8015a1e:	d123      	bne.n	8015a68 <scalbnf+0x64>
 8015a20:	4b24      	ldr	r3, [pc, #144]	@ (8015ab4 <scalbnf+0xb0>)
 8015a22:	eddf 7a25 	vldr	s15, [pc, #148]	@ 8015ab8 <scalbnf+0xb4>
 8015a26:	4298      	cmp	r0, r3
 8015a28:	ee20 0a27 	vmul.f32	s0, s0, s15
 8015a2c:	db17      	blt.n	8015a5e <scalbnf+0x5a>
 8015a2e:	ee10 3a10 	vmov	r3, s0
 8015a32:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015a36:	3a19      	subs	r2, #25
 8015a38:	f24c 3150 	movw	r1, #50000	@ 0xc350
 8015a3c:	4288      	cmp	r0, r1
 8015a3e:	dd15      	ble.n	8015a6c <scalbnf+0x68>
 8015a40:	eddf 7a1e 	vldr	s15, [pc, #120]	@ 8015abc <scalbnf+0xb8>
 8015a44:	eddf 6a1e 	vldr	s13, [pc, #120]	@ 8015ac0 <scalbnf+0xbc>
 8015a48:	ee10 3a10 	vmov	r3, s0
 8015a4c:	eeb0 7a67 	vmov.f32	s14, s15
 8015a50:	2b00      	cmp	r3, #0
 8015a52:	bfb8      	it	lt
 8015a54:	eef0 7a66 	vmovlt.f32	s15, s13
 8015a58:	ee27 0a87 	vmul.f32	s0, s15, s14
 8015a5c:	4770      	bx	lr
 8015a5e:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015ac4 <scalbnf+0xc0>
 8015a62:	ee27 0a80 	vmul.f32	s0, s15, s0
 8015a66:	4770      	bx	lr
 8015a68:	0dd2      	lsrs	r2, r2, #23
 8015a6a:	e7e5      	b.n	8015a38 <scalbnf+0x34>
 8015a6c:	4410      	add	r0, r2
 8015a6e:	28fe      	cmp	r0, #254	@ 0xfe
 8015a70:	dce6      	bgt.n	8015a40 <scalbnf+0x3c>
 8015a72:	2800      	cmp	r0, #0
 8015a74:	dd06      	ble.n	8015a84 <scalbnf+0x80>
 8015a76:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015a7a:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8015a7e:	ee00 3a10 	vmov	s0, r3
 8015a82:	4770      	bx	lr
 8015a84:	f110 0f16 	cmn.w	r0, #22
 8015a88:	da09      	bge.n	8015a9e <scalbnf+0x9a>
 8015a8a:	eddf 7a0e 	vldr	s15, [pc, #56]	@ 8015ac4 <scalbnf+0xc0>
 8015a8e:	eddf 6a0e 	vldr	s13, [pc, #56]	@ 8015ac8 <scalbnf+0xc4>
 8015a92:	ee10 3a10 	vmov	r3, s0
 8015a96:	eeb0 7a67 	vmov.f32	s14, s15
 8015a9a:	2b00      	cmp	r3, #0
 8015a9c:	e7d9      	b.n	8015a52 <scalbnf+0x4e>
 8015a9e:	3019      	adds	r0, #25
 8015aa0:	f023 43ff 	bic.w	r3, r3, #2139095040	@ 0x7f800000
 8015aa4:	ea43 53c0 	orr.w	r3, r3, r0, lsl #23
 8015aa8:	ed9f 0a08 	vldr	s0, [pc, #32]	@ 8015acc <scalbnf+0xc8>
 8015aac:	ee07 3a90 	vmov	s15, r3
 8015ab0:	e7d7      	b.n	8015a62 <scalbnf+0x5e>
 8015ab2:	bf00      	nop
 8015ab4:	ffff3cb0 	.word	0xffff3cb0
 8015ab8:	4c000000 	.word	0x4c000000
 8015abc:	7149f2ca 	.word	0x7149f2ca
 8015ac0:	f149f2ca 	.word	0xf149f2ca
 8015ac4:	0da24260 	.word	0x0da24260
 8015ac8:	8da24260 	.word	0x8da24260
 8015acc:	33000000 	.word	0x33000000

08015ad0 <floorf>:
 8015ad0:	ee10 3a10 	vmov	r3, s0
 8015ad4:	f3c3 52c7 	ubfx	r2, r3, #23, #8
 8015ad8:	3a7f      	subs	r2, #127	@ 0x7f
 8015ada:	2a16      	cmp	r2, #22
 8015adc:	f023 4100 	bic.w	r1, r3, #2147483648	@ 0x80000000
 8015ae0:	dc2b      	bgt.n	8015b3a <floorf+0x6a>
 8015ae2:	2a00      	cmp	r2, #0
 8015ae4:	da12      	bge.n	8015b0c <floorf+0x3c>
 8015ae6:	eddf 7a19 	vldr	s15, [pc, #100]	@ 8015b4c <floorf+0x7c>
 8015aea:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015aee:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8015af2:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015af6:	dd06      	ble.n	8015b06 <floorf+0x36>
 8015af8:	2b00      	cmp	r3, #0
 8015afa:	da24      	bge.n	8015b46 <floorf+0x76>
 8015afc:	2900      	cmp	r1, #0
 8015afe:	4b14      	ldr	r3, [pc, #80]	@ (8015b50 <floorf+0x80>)
 8015b00:	bf08      	it	eq
 8015b02:	f04f 4300 	moveq.w	r3, #2147483648	@ 0x80000000
 8015b06:	ee00 3a10 	vmov	s0, r3
 8015b0a:	4770      	bx	lr
 8015b0c:	4911      	ldr	r1, [pc, #68]	@ (8015b54 <floorf+0x84>)
 8015b0e:	4111      	asrs	r1, r2
 8015b10:	420b      	tst	r3, r1
 8015b12:	d0fa      	beq.n	8015b0a <floorf+0x3a>
 8015b14:	eddf 7a0d 	vldr	s15, [pc, #52]	@ 8015b4c <floorf+0x7c>
 8015b18:	ee30 0a27 	vadd.f32	s0, s0, s15
 8015b1c:	eeb5 0ac0 	vcmpe.f32	s0, #0.0
 8015b20:	eef1 fa10 	vmrs	APSR_nzcv, fpscr
 8015b24:	ddef      	ble.n	8015b06 <floorf+0x36>
 8015b26:	2b00      	cmp	r3, #0
 8015b28:	bfbe      	ittt	lt
 8015b2a:	f44f 0000 	movlt.w	r0, #8388608	@ 0x800000
 8015b2e:	fa40 f202 	asrlt.w	r2, r0, r2
 8015b32:	189b      	addlt	r3, r3, r2
 8015b34:	ea23 0301 	bic.w	r3, r3, r1
 8015b38:	e7e5      	b.n	8015b06 <floorf+0x36>
 8015b3a:	f1b1 4fff 	cmp.w	r1, #2139095040	@ 0x7f800000
 8015b3e:	d3e4      	bcc.n	8015b0a <floorf+0x3a>
 8015b40:	ee30 0a00 	vadd.f32	s0, s0, s0
 8015b44:	4770      	bx	lr
 8015b46:	2300      	movs	r3, #0
 8015b48:	e7dd      	b.n	8015b06 <floorf+0x36>
 8015b4a:	bf00      	nop
 8015b4c:	7149f2ca 	.word	0x7149f2ca
 8015b50:	bf800000 	.word	0xbf800000
 8015b54:	007fffff 	.word	0x007fffff

08015b58 <_init>:
 8015b58:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b5a:	bf00      	nop
 8015b5c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015b5e:	bc08      	pop	{r3}
 8015b60:	469e      	mov	lr, r3
 8015b62:	4770      	bx	lr

08015b64 <_fini>:
 8015b64:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8015b66:	bf00      	nop
 8015b68:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8015b6a:	bc08      	pop	{r3}
 8015b6c:	469e      	mov	lr, r3
 8015b6e:	4770      	bx	lr
