// Seed: 2954741234
module module_0 (
    id_1,
    id_2,
    id_3
);
  output wire id_3;
  assign module_1.id_10 = 0;
  input wire id_2;
  output wire id_1;
  parameter id_4 = -1'h0;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8
);
  input wire id_8;
  inout reg id_7;
  input wire id_6;
  output wire id_5;
  input wire id_4;
  input wire id_3;
  inout wire id_2;
  input wire id_1;
  always id_7 = -1;
  logic id_9 = id_1;
  wire  id_10;
  assign id_10 = -1 + ~-1;
  module_0 modCall_1 (
      id_2,
      id_6,
      id_5
  );
  wire id_11, id_12;
endmodule
