Release 14.7 - xst P.20131013 (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> 
WARNING:Xst:1583 - You are using an internal switch '-use_new_parser'.

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "top.prj"
Input Format                       : MIXED
Verilog Include Directory          : /home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog

---- Target Parameters
Output File Name                   : "top.ngc"
Target Device                      : xc6slx45t-fgg484-3

---- Source Options
Top Module Name                    : top
Use New Parser                     : yes
Automatic Register Balancing       : yes

---- General Options
Optimization Goal                  : SPEED

=========================================================================

WARNING:Xst:29 - Optimization Effort not specified
=========================================================================

=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dp_ram.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 31.
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" included at line 61.
WARNING:HDLCompiler:1591 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/lm32_config.v" Line 186: Root scope declaration is not allowed in verilog 95/2K mode
Parsing module <lm32_dp_ram>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 93.
Parsing module <lm32_cpu>.
WARNING:HDLCompiler:924 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 653: Attribute target identifier preserve_driver not found in this scope
WARNING:HDLCompiler:924 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 652: Attribute target identifier preserve_signal not found in this scope
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_multiplier>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 71.
Parsing module <lm32_instruction_unit>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_interrupt>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 49.
Parsing module <lm32_addsub>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 63.
Parsing module <lm32_load_store_unit>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 52.
Parsing module <lm32_dcache>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_mc_arithmetic>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_shifter>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_logic_op>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 56.
Parsing module <lm32_decoder>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" into library work
Parsing module <top>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_debug.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 53.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_itlb.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 57.
Parsing module <lm32_icache>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 50.
Parsing module <lm32_adder>.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dtlb.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 32.
Analyzing Verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v" into library work
Parsing verilog file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_include.v" included at line 55.
Parsing module <lm32_ram>.
Parsing VHDL file "/home/travis/build/stefanor/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd" into library work
Parsing entity <rgmii_if>.
Parsing architecture <PHY_IF> of entity <rgmii_if>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27447: Port I_LOCK_O is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27524: Port IOCLK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27533: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27594: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27635: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27772: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27803: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27831: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27862: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27890: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27921: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27949: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27980: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28008: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28039: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28067: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28098: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28126: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28157: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28185: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28216: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28244: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28275: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28303: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28334: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28362: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28393: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28421: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28452: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28480: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28511: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28539: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28570: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28598: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28629: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28657: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28688: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28716: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28742: Port SHIFTOUT1 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29086: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29138: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29157: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29176: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29200: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29225: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29244: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29263: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29287: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29312: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29331: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29350: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29374: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29494: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29546: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29565: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29584: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29608: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29633: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29652: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29671: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29695: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29720: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29739: Port DATAOUT2 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29758: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29782: Port CFB0 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29952: Port CLKFX180 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29972: Port CLKFBDCM is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30039: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30071: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30108: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30140: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30177: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30209: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30383: Port LOCK is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30414: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30446: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30483: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30515: Port OQ is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30552: Port SHIFTOUT3 is not connected to this instance
WARNING:HDLCompiler:1016 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30584: Port OQ is not connected to this instance

Elaborating module <top>.

Elaborating module <$unit_1>.
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 121: Using initial value of videosoc_rom_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 134: Using initial value of videosoc_sram_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 153: Using initial value of videosoc_bus_wishbone_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 166: Using initial value of videosoc_update_value_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 194: Using initial value of interface0_wb_sdram_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 200: Using initial value of sdram_half_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 302: Using initial value of phy_storage since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 315: Using initial value of phy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 316: Using initial value of phy_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 352: Using initial value of uart_tx_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 353: Using initial value of uart_tx_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 367: Using initial value of uart_tx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 400: Using initial value of uart_rx_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 426: Using initial value of spiflash_bus_err since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 464: Using initial value of half_rate_phy_dfi_p0_wrdata_en since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 797: Using initial value of sdram_phaseinjector0_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 813: Using initial value of sdram_phaseinjector1_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 829: Using initial value of sdram_phaseinjector2_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 845: Using initial value of sdram_phaseinjector3_command_issue_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 983: Using initial value of sdram_cmd_payload_is_read since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 984: Using initial value of sdram_cmd_payload_is_write since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1012: Using initial value of sdram_bankmachine0_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1013: Using initial value of sdram_bankmachine0_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1029: Using initial value of sdram_bankmachine0_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1077: Using initial value of sdram_bankmachine1_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1078: Using initial value of sdram_bankmachine1_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1094: Using initial value of sdram_bankmachine1_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1142: Using initial value of sdram_bankmachine2_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1143: Using initial value of sdram_bankmachine2_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1159: Using initial value of sdram_bankmachine2_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1207: Using initial value of sdram_bankmachine3_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1208: Using initial value of sdram_bankmachine3_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1224: Using initial value of sdram_bankmachine3_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1272: Using initial value of sdram_bankmachine4_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1273: Using initial value of sdram_bankmachine4_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1289: Using initial value of sdram_bankmachine4_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1337: Using initial value of sdram_bankmachine5_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1338: Using initial value of sdram_bankmachine5_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1354: Using initial value of sdram_bankmachine5_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1402: Using initial value of sdram_bankmachine6_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1403: Using initial value of sdram_bankmachine6_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1419: Using initial value of sdram_bankmachine6_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1467: Using initial value of sdram_bankmachine7_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1468: Using initial value of sdram_bankmachine7_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1484: Using initial value of sdram_bankmachine7_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1511: Using initial value of sdram_choose_cmd_want_reads since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1512: Using initial value of sdram_choose_cmd_want_writes since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1513: Using initial value of sdram_choose_cmd_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1530: Using initial value of sdram_choose_req_want_cmds since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1545: Using initial value of sdram_nop_a since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1546: Using initial value of sdram_nop_ba since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1547: Using initial value of sdram_nop_cas since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1548: Using initial value of sdram_nop_ras since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1549: Using initial value of sdram_nop_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1565: Using initial value of sdram_bandwidth_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1568: Using initial value of sdram_bandwidth_data_width_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1641: Using initial value of ethphy_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1644: Using initial value of ethphy_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1645: Using initial value of ethphy_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1675: Using initial value of ethmac_preamble_crc_status since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1692: Using initial value of ethmac_preamble_inserter_preamble since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1747: Using initial value of ethmac_crc32_checker_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1783: Using initial value of ethmac_crc32_checker_syncfifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1858: Using initial value of ethmac_tx_last_be_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1861: Using initial value of ethmac_tx_last_be_source_payload_last_be since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 1862: Using initial value of ethmac_tx_last_be_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2066: Using initial value of ethmac_writer_sink_sink_ready since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2098: Using initial value of ethmac_writer_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2099: Using initial value of ethmac_writer_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2115: Using initial value of ethmac_writer_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2143: Using initial value of ethmac_reader_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2147: Using initial value of ethmac_reader_source_source_payload_error since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2150: Using initial value of ethmac_reader_start_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2175: Using initial value of ethmac_reader_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2176: Using initial value of ethmac_reader_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2192: Using initial value of ethmac_reader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2230: Using initial value of ethmac_sram0_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2243: Using initial value of ethmac_sram1_bus_err0 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2256: Using initial value of ethmac_sram0_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2271: Using initial value of ethmac_sram1_bus_err1 since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2335: Using initial value of hdmi_in0_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2338: Using initial value of hdmi_in0_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2345: Using initial value of hdmi_in0_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2361: Using initial value of hdmi_in0_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2366: Using initial value of hdmi_in0_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2452: Using initial value of hdmi_in0_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2481: Using initial value of hdmi_in0_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2486: Using initial value of hdmi_in0_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2572: Using initial value of hdmi_in0_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2601: Using initial value of hdmi_in0_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2606: Using initial value of hdmi_in0_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2692: Using initial value of hdmi_in0_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2840: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2841: Using initial value of hdmi_in0_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 2999: Using initial value of hdmi_in0_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3000: Using initial value of hdmi_in0_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3128: Using initial value of hdmi_in0_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3129: Using initial value of hdmi_in0_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3143: Using initial value of hdmi_in0_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3234: Using initial value of hdmi_in1_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3237: Using initial value of hdmi_in1_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3244: Using initial value of hdmi_in1_pix_o_rst since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3260: Using initial value of hdmi_in1_s6datacapture0_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3265: Using initial value of hdmi_in1_s6datacapture0_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3351: Using initial value of hdmi_in1_wer0_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3380: Using initial value of hdmi_in1_s6datacapture1_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3385: Using initial value of hdmi_in1_s6datacapture1_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3471: Using initial value of hdmi_in1_wer1_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3500: Using initial value of hdmi_in1_s6datacapture2_dly_ctl_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3505: Using initial value of hdmi_in1_s6datacapture2_phase_reset_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3591: Using initial value of hdmi_in1_wer2_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3739: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3740: Using initial value of hdmi_in1_frame_rgb2ycbcr_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3898: Using initial value of hdmi_in1_frame_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 3899: Using initial value of hdmi_in1_frame_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4027: Using initial value of hdmi_in1_dma_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4028: Using initial value of hdmi_in1_dma_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4042: Using initial value of hdmi_in1_dma_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4083: Using initial value of hdmi_out0_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4084: Using initial value of hdmi_out0_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4087: Using initial value of hdmi_out0_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4088: Using initial value of hdmi_out0_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4092: Using initial value of hdmi_out0_dram_port_litedramport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4093: Using initial value of hdmi_out0_dram_port_litedramport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4094: Using initial value of hdmi_out0_dram_port_litedramport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4191: Using initial value of hdmi_out0_dram_port_litedramport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4192: Using initial value of hdmi_out0_dram_port_litedramport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4197: Using initial value of hdmi_out0_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4198: Using initial value of hdmi_out0_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4212: Using initial value of hdmi_out0_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4287: Using initial value of hdmi_out0_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4305: Using initial value of hdmi_out0_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4306: Using initial value of hdmi_out0_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4473: Using initial value of hdmi_out0_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4517: Using initial value of hdmi_out0_driver_clocking_send_cmd_data_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4520: Using initial value of hdmi_out0_driver_clocking_send_go_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4535: Using initial value of hdmi_out0_driver_clocking_pll_read_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4538: Using initial value of hdmi_out0_driver_clocking_pll_write_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4654: Using initial value of hdmi_out0_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4655: Using initial value of hdmi_out0_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4661: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4662: Using initial value of hdmi_out0_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4676: Using initial value of hdmi_out0_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4694: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4695: Using initial value of hdmi_out0_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4709: Using initial value of hdmi_out0_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4727: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4728: Using initial value of hdmi_out0_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4742: Using initial value of hdmi_out0_resetinserter_cr_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4862: Using initial value of hdmi_out1_dram_port_wdata_payload_data since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4863: Using initial value of hdmi_out1_dram_port_wdata_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4866: Using initial value of hdmi_out1_dram_port_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4867: Using initial value of hdmi_out1_dram_port_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4871: Using initial value of hdmi_out1_dram_port_litedramport0_cmd_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4872: Using initial value of hdmi_out1_dram_port_litedramport0_cmd_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4873: Using initial value of hdmi_out1_dram_port_litedramport0_cmd_payload_we since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4970: Using initial value of hdmi_out1_dram_port_litedramport1_rdata_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4971: Using initial value of hdmi_out1_dram_port_litedramport1_rdata_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4976: Using initial value of hdmi_out1_dram_port_cmd_buffer_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4977: Using initial value of hdmi_out1_dram_port_cmd_buffer_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 4991: Using initial value of hdmi_out1_dram_port_cmd_buffer_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5066: Using initial value of hdmi_out1_core_underflow_update_underflow_update_w since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5084: Using initial value of hdmi_out1_core_initiator_cdc_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5085: Using initial value of hdmi_out1_core_initiator_cdc_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5252: Using initial value of hdmi_out1_core_dmareader_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5388: Using initial value of hdmi_out1_resetinserter_source_source_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5389: Using initial value of hdmi_out1_resetinserter_source_source_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5395: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5396: Using initial value of hdmi_out1_resetinserter_y_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5410: Using initial value of hdmi_out1_resetinserter_y_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5428: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5429: Using initial value of hdmi_out1_resetinserter_cb_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5443: Using initial value of hdmi_out1_resetinserter_cb_fifo_replace since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5461: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_first since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5462: Using initial value of hdmi_out1_resetinserter_cr_fifo_sink_last since it is never assigned
WARNING:HDLCompiler:872 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 5476: Using initial value of hdmi_out1_resetinserter_cr_fifo_replace since it is never assigned
Reading initialization file \"mem.init\".
WARNING:HDLCompiler:1670 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27488: Signal <mem> in initial block is partially initialized.
Reading initialization file \"mem_2.init\".
Reading initialization file \"edid_mem.init\".
Reading initialization file \"edid_mem_1.init\".
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7428: Assignment to opsis_i2c_i2cpads0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7471: Assignment to opsis_i2c_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7476: Assignment to opsis_i2c_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7708: Assignment to phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7709: Assignment to phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7713: Assignment to phy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7816: Assignment to uart_rx_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7817: Assignment to uart_rx_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7970: Assignment to half_rate_phy_record0_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7971: Assignment to half_rate_phy_record0_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7974: Assignment to half_rate_phy_record1_wrdata ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7975: Assignment to half_rate_phy_record1_wrdata_mask ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 7997: Assignment to dfi_dfi_p0_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8027: Assignment to dfi_dfi_p2_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8042: Assignment to dfi_dfi_p3_wrdata_en ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8061: Assignment to sdram_dfi_p0_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8076: Assignment to sdram_dfi_p1_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8091: Assignment to sdram_dfi_p2_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8106: Assignment to sdram_dfi_p3_rddata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8566: Assignment to sdram_bankmachine0_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8567: Assignment to sdram_bankmachine0_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8717: Assignment to sdram_bankmachine1_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8718: Assignment to sdram_bankmachine1_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8868: Assignment to sdram_bankmachine2_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 8869: Assignment to sdram_bankmachine2_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9019: Assignment to sdram_bankmachine3_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9020: Assignment to sdram_bankmachine3_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9170: Assignment to sdram_bankmachine4_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9171: Assignment to sdram_bankmachine4_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9321: Assignment to sdram_bankmachine5_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9322: Assignment to sdram_bankmachine5_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9472: Assignment to sdram_bankmachine6_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9473: Assignment to sdram_bankmachine6_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9623: Assignment to sdram_bankmachine7_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9624: Assignment to sdram_bankmachine7_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9781: Assignment to sdram_choose_cmd_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 9846: Assignment to sdram_choose_req_cmd_payload_is_cmd ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10171: Assignment to hdmi_out0_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10172: Assignment to hdmi_out1_dram_port_wdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10174: Assignment to litedramport0_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10175: Assignment to litedramport1_rdata_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10216: Assignment to litedramport0_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10217: Assignment to litedramport1_rdata_payload_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10283: Assignment to hdmi_out0_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10284: Assignment to hdmi_out0_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10341: Assignment to hdmi_out0_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10428: Assignment to hdmi_out0_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10434: Assignment to hdmi_out0_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10435: Assignment to hdmi_out0_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10463: Assignment to hdmi_out0_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10489: Assignment to hdmi_out0_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10490: Assignment to hdmi_out0_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10540: Assignment to hdmi_out0_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10604: Assignment to hdmi_out1_dram_port_cmd_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10605: Assignment to hdmi_out1_dram_port_cmd_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10662: Assignment to hdmi_out1_dram_port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10749: Assignment to hdmi_out1_dram_port_cmd_buffer_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10755: Assignment to hdmi_out1_dram_port_cmd_buffer_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10756: Assignment to hdmi_out1_dram_port_cmd_buffer_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10784: Assignment to hdmi_out1_dram_port_rdata_buffer_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10810: Assignment to hdmi_out1_dram_port_rdata_converter_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10811: Assignment to hdmi_out1_dram_port_rdata_converter_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10861: Assignment to hdmi_out1_dram_port_rdata_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10913: Result of 32-bit expression is truncated to fit in 30-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10918: Assignment to word_clr ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10988: Result of 30-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 10996: Assignment to port_rdata_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11225: Assignment to ethmac_crc32_inserter_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11394: Assignment to ethmac_crc32_checker_crc_value ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11447: Assignment to ethmac_crc32_checker_syncfifo_source_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11448: Assignment to ethmac_crc32_checker_syncfifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11449: Assignment to ethmac_crc32_checker_syncfifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11663: Assignment to ethmac_tx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11846: Assignment to ethmac_tx_last_be_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11850: Assignment to ethmac_tx_last_be_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11881: Assignment to ethphy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11882: Assignment to ethphy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11884: Assignment to ethphy_sink_payload_last_be ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11885: Assignment to ethphy_sink_payload_error ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11887: Assignment to ethphy_source_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11930: Assignment to ethmac_writer_sink_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11984: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11987: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11991: Result of 30-bit expression is truncated to fit in 9-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 11994: Result of 4-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12029: Assignment to ethmac_writer_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12030: Assignment to ethmac_writer_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12198: Assignment to ethmac_reader_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12199: Assignment to ethmac_reader_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12324: Assignment to ethmac_sram0_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12325: Assignment to ethmac_sram0_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12327: Assignment to ethmac_sram0_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12328: Assignment to ethmac_sram0_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12329: Assignment to ethmac_sram0_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12331: Assignment to ethmac_sram1_bus_dat_w0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12332: Assignment to ethmac_sram1_bus_sel0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12334: Assignment to ethmac_sram1_bus_we0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12335: Assignment to ethmac_sram1_bus_cti0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12336: Assignment to ethmac_sram1_bus_bte0 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12342: Assignment to ethmac_sram0_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12343: Assignment to ethmac_sram0_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12349: Assignment to ethmac_sram1_bus_cti1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12350: Assignment to ethmac_sram1_bus_bte1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12393: Assignment to hdmi_in0_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12394: Assignment to hdmi_in0_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12397: Assignment to hdmi_in0_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12398: Assignment to hdmi_in0_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12410: Assignment to hdmi_in0_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12411: Assignment to hdmi_in0_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12416: Assignment to hdmi_in0_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12418: Assignment to hdmi_in0_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12773: Assignment to hdmi_in0_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12800: Assignment to hdmi_in0_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12806: Assignment to hdmi_in0_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12808: Assignment to hdmi_in0_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12821: Assignment to hdmi_in0_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12822: Assignment to hdmi_in0_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12823: Assignment to hdmi_in0_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12891: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12905: Assignment to hdmi_in0_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12930: Assignment to hdmi_in0_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12988: Assignment to hdmi_in0_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 12989: Assignment to hdmi_in0_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13131: Assignment to hdmi_in1_syncpol_data_in1_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13132: Assignment to hdmi_in1_syncpol_data_in1_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13135: Assignment to hdmi_in1_syncpol_data_in2_c ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13136: Assignment to hdmi_in1_syncpol_data_in2_de ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13148: Assignment to hdmi_in1_dma_frame_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13149: Assignment to hdmi_in1_dma_frame_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13154: Assignment to hdmi_in1_edid_sda_o ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13156: Assignment to hdmi_in1_edid_sda_rising ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13511: Assignment to hdmi_in1_syncpol_hsync ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13538: Assignment to hdmi_in1_frame_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13544: Assignment to hdmi_in1_frame_rgb2ycbcr_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13546: Assignment to hdmi_in1_frame_rgb2ycbcr_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13559: Assignment to hdmi_in1_frame_chroma_downsampler_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13560: Assignment to hdmi_in1_frame_chroma_downsampler_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13561: Assignment to hdmi_in1_frame_chroma_downsampler_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13629: Result of 1024-bit expression is truncated to fit in 128-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13643: Assignment to hdmi_in1_dma_slot_array_slot0_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13668: Assignment to hdmi_in1_dma_slot_array_slot1_clear ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13726: Assignment to hdmi_in1_dma_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13727: Assignment to hdmi_in1_dma_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13912: Assignment to hdmi_out0_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13913: Assignment to hdmi_out0_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 13926: Assignment to hdmi_out0_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14015: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14016: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14020: Assignment to hdmi_out0_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14021: Assignment to hdmi_out0_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14023: Assignment to hdmi_out0_dram_port_litedramport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14053: Assignment to hdmi_out0_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14081: Assignment to hdmi_out0_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14117: Assignment to hdmi_out0_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14119: Assignment to hdmi_out0_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14120: Assignment to hdmi_out0_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14192: Assignment to hdmi_out0_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14193: Assignment to hdmi_out0_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14226: Assignment to hdmi_out0_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14227: Assignment to hdmi_out0_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14260: Assignment to hdmi_out0_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14261: Assignment to hdmi_out0_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14289: Assignment to hdmi_out0_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14385: Assignment to hdmi_out1_core_initiator_source_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14386: Assignment to hdmi_out1_core_initiator_source_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14399: Assignment to hdmi_out1_core_initiator_cdc_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14488: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14489: Result of 31-bit expression is truncated to fit in 27-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14493: Assignment to hdmi_out1_core_dmareader_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14494: Assignment to hdmi_out1_core_dmareader_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14496: Assignment to hdmi_out1_dram_port_litedramport1_cmd_payload_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14526: Assignment to hdmi_out1_core_dmareader_fifo_level1 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14554: Assignment to hdmi_out1_core_dmareader_sink_ready ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14590: Assignment to hdmi_out1_driver_hdmi_phy_sink_valid ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14592: Assignment to hdmi_out1_driver_hdmi_phy_sink_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14593: Assignment to hdmi_out1_driver_hdmi_phy_sink_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14660: Assignment to hdmi_out1_resetinserter_y_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14661: Assignment to hdmi_out1_resetinserter_y_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14694: Assignment to hdmi_out1_resetinserter_cb_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14695: Assignment to hdmi_out1_resetinserter_cb_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14728: Assignment to hdmi_out1_resetinserter_cr_fifo_source_first ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14729: Assignment to hdmi_out1_resetinserter_cr_fifo_source_last ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14757: Assignment to hdmi_out1_busy ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14781: Assignment to interface0_wb_sdram_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14782: Assignment to interface0_wb_sdram_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14786: Assignment to wb_sdram_con_request ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14820: Assignment to videosoc_rom_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14821: Assignment to videosoc_rom_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14823: Assignment to videosoc_rom_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14824: Assignment to videosoc_rom_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14825: Assignment to videosoc_rom_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14831: Assignment to videosoc_sram_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14832: Assignment to videosoc_sram_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14835: Assignment to videosoc_bus_wishbone_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14838: Assignment to videosoc_bus_wishbone_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14839: Assignment to videosoc_bus_wishbone_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14841: Assignment to spiflash_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14842: Assignment to spiflash_bus_sel ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14844: Assignment to spiflash_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14845: Assignment to spiflash_bus_cti ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14846: Assignment to spiflash_bus_bte ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14871: Assignment to videosoc_csrbank0_sram_writer_slot_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14872: Assignment to videosoc_csrbank0_sram_writer_slot_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14873: Assignment to videosoc_csrbank0_sram_writer_length3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14874: Assignment to videosoc_csrbank0_sram_writer_length3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14875: Assignment to videosoc_csrbank0_sram_writer_length2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14876: Assignment to videosoc_csrbank0_sram_writer_length2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14877: Assignment to videosoc_csrbank0_sram_writer_length1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14878: Assignment to videosoc_csrbank0_sram_writer_length1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14879: Assignment to videosoc_csrbank0_sram_writer_length0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14880: Assignment to videosoc_csrbank0_sram_writer_length0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14881: Assignment to videosoc_csrbank0_sram_writer_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14882: Assignment to videosoc_csrbank0_sram_writer_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14883: Assignment to videosoc_csrbank0_sram_writer_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14884: Assignment to videosoc_csrbank0_sram_writer_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14885: Assignment to videosoc_csrbank0_sram_writer_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14886: Assignment to videosoc_csrbank0_sram_writer_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14887: Assignment to videosoc_csrbank0_sram_writer_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14888: Assignment to videosoc_csrbank0_sram_writer_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14889: Assignment to ethmac_writer_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14890: Assignment to ethmac_writer_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14895: Assignment to ethmac_reader_start_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14897: Assignment to videosoc_csrbank0_sram_reader_ready_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14898: Assignment to videosoc_csrbank0_sram_reader_ready_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14899: Assignment to videosoc_csrbank0_sram_reader_level_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14900: Assignment to videosoc_csrbank0_sram_reader_level_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14907: Assignment to ethmac_reader_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14908: Assignment to ethmac_reader_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14913: Assignment to videosoc_csrbank0_preamble_crc_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14914: Assignment to videosoc_csrbank0_preamble_crc_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14915: Assignment to videosoc_csrbank0_preamble_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14916: Assignment to videosoc_csrbank0_preamble_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14917: Assignment to videosoc_csrbank0_preamble_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14918: Assignment to videosoc_csrbank0_preamble_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14919: Assignment to videosoc_csrbank0_preamble_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14920: Assignment to videosoc_csrbank0_preamble_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14921: Assignment to videosoc_csrbank0_preamble_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14922: Assignment to videosoc_csrbank0_preamble_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14923: Assignment to videosoc_csrbank0_crc_errors3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14924: Assignment to videosoc_csrbank0_crc_errors3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14925: Assignment to videosoc_csrbank0_crc_errors2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14926: Assignment to videosoc_csrbank0_crc_errors2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14927: Assignment to videosoc_csrbank0_crc_errors1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14928: Assignment to videosoc_csrbank0_crc_errors1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14929: Assignment to videosoc_csrbank0_crc_errors0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14930: Assignment to videosoc_csrbank0_crc_errors0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14965: Assignment to videosoc_csrbank1_mdio_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14966: Assignment to videosoc_csrbank1_mdio_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14973: Assignment to videosoc_csrbank2_switches_in_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14974: Assignment to videosoc_csrbank2_switches_in_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14998: Assignment to videosoc_csrbank3_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 14999: Assignment to videosoc_csrbank3_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15004: Assignment to videosoc_csrbank3_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15005: Assignment to videosoc_csrbank3_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15008: Assignment to videosoc_csrbank3_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15009: Assignment to videosoc_csrbank3_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15010: Assignment to videosoc_csrbank3_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15011: Assignment to videosoc_csrbank3_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15016: Assignment to hdmi_in0_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15018: Assignment to hdmi_in0_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15020: Assignment to videosoc_csrbank3_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15021: Assignment to videosoc_csrbank3_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15024: Assignment to videosoc_csrbank3_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15025: Assignment to videosoc_csrbank3_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15026: Assignment to videosoc_csrbank3_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15027: Assignment to videosoc_csrbank3_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15028: Assignment to hdmi_in0_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15030: Assignment to videosoc_csrbank3_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15031: Assignment to videosoc_csrbank3_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15032: Assignment to videosoc_csrbank3_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15033: Assignment to videosoc_csrbank3_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15034: Assignment to hdmi_in0_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15036: Assignment to videosoc_csrbank3_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15037: Assignment to videosoc_csrbank3_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15038: Assignment to videosoc_csrbank3_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15039: Assignment to videosoc_csrbank3_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15040: Assignment to videosoc_csrbank3_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15041: Assignment to videosoc_csrbank3_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15044: Assignment to videosoc_csrbank3_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15045: Assignment to videosoc_csrbank3_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15046: Assignment to videosoc_csrbank3_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15047: Assignment to videosoc_csrbank3_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15048: Assignment to hdmi_in0_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15050: Assignment to videosoc_csrbank3_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15051: Assignment to videosoc_csrbank3_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15052: Assignment to videosoc_csrbank3_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15053: Assignment to videosoc_csrbank3_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15054: Assignment to hdmi_in0_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15056: Assignment to videosoc_csrbank3_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15057: Assignment to videosoc_csrbank3_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15058: Assignment to videosoc_csrbank3_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15059: Assignment to videosoc_csrbank3_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15060: Assignment to videosoc_csrbank3_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15061: Assignment to videosoc_csrbank3_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15064: Assignment to videosoc_csrbank3_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15065: Assignment to videosoc_csrbank3_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15066: Assignment to videosoc_csrbank3_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15067: Assignment to videosoc_csrbank3_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15068: Assignment to hdmi_in0_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15070: Assignment to videosoc_csrbank3_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15071: Assignment to videosoc_csrbank3_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15072: Assignment to videosoc_csrbank3_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15073: Assignment to videosoc_csrbank3_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15074: Assignment to hdmi_in0_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15076: Assignment to videosoc_csrbank3_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15077: Assignment to videosoc_csrbank3_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15078: Assignment to videosoc_csrbank3_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15079: Assignment to videosoc_csrbank3_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15080: Assignment to videosoc_csrbank3_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15081: Assignment to videosoc_csrbank3_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15082: Assignment to videosoc_csrbank3_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15083: Assignment to videosoc_csrbank3_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15084: Assignment to videosoc_csrbank3_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15085: Assignment to videosoc_csrbank3_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15086: Assignment to videosoc_csrbank3_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15087: Assignment to videosoc_csrbank3_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15088: Assignment to videosoc_csrbank3_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15089: Assignment to videosoc_csrbank3_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15090: Assignment to videosoc_csrbank3_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15091: Assignment to videosoc_csrbank3_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15092: Assignment to hdmi_in0_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15122: Assignment to hdmi_in0_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15123: Assignment to hdmi_in0_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15190: Assignment to videosoc_csrbank4_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15191: Assignment to videosoc_csrbank4_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15192: Assignment to videosoc_csrbank4_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15193: Assignment to videosoc_csrbank4_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15194: Assignment to videosoc_csrbank4_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15195: Assignment to videosoc_csrbank4_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15196: Assignment to videosoc_csrbank4_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15197: Assignment to videosoc_csrbank4_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15220: Assignment to videosoc_csrbank5_edid_hpd_notif_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15221: Assignment to videosoc_csrbank5_edid_hpd_notif_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15226: Assignment to videosoc_csrbank5_clocking_locked_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15227: Assignment to videosoc_csrbank5_clocking_locked_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15230: Assignment to videosoc_csrbank5_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15231: Assignment to videosoc_csrbank5_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15232: Assignment to videosoc_csrbank5_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15233: Assignment to videosoc_csrbank5_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15238: Assignment to hdmi_in1_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15240: Assignment to hdmi_in1_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15242: Assignment to videosoc_csrbank5_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15243: Assignment to videosoc_csrbank5_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15246: Assignment to videosoc_csrbank5_data0_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15247: Assignment to videosoc_csrbank5_data0_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15248: Assignment to videosoc_csrbank5_data0_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15249: Assignment to videosoc_csrbank5_data0_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15250: Assignment to hdmi_in1_s6datacapture0_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15252: Assignment to videosoc_csrbank5_data0_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15253: Assignment to videosoc_csrbank5_data0_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15254: Assignment to videosoc_csrbank5_data0_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15255: Assignment to videosoc_csrbank5_data0_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15256: Assignment to hdmi_in1_wer0_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15258: Assignment to videosoc_csrbank5_data0_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15259: Assignment to videosoc_csrbank5_data0_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15260: Assignment to videosoc_csrbank5_data0_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15261: Assignment to videosoc_csrbank5_data0_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15262: Assignment to videosoc_csrbank5_data0_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15263: Assignment to videosoc_csrbank5_data0_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15266: Assignment to videosoc_csrbank5_data1_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15267: Assignment to videosoc_csrbank5_data1_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15268: Assignment to videosoc_csrbank5_data1_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15269: Assignment to videosoc_csrbank5_data1_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15270: Assignment to hdmi_in1_s6datacapture1_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15272: Assignment to videosoc_csrbank5_data1_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15273: Assignment to videosoc_csrbank5_data1_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15274: Assignment to videosoc_csrbank5_data1_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15275: Assignment to videosoc_csrbank5_data1_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15276: Assignment to hdmi_in1_wer1_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15278: Assignment to videosoc_csrbank5_data1_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15279: Assignment to videosoc_csrbank5_data1_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15280: Assignment to videosoc_csrbank5_data1_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15281: Assignment to videosoc_csrbank5_data1_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15282: Assignment to videosoc_csrbank5_data1_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15283: Assignment to videosoc_csrbank5_data1_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15286: Assignment to videosoc_csrbank5_data2_cap_dly_busy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15287: Assignment to videosoc_csrbank5_data2_cap_dly_busy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15288: Assignment to videosoc_csrbank5_data2_cap_phase_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15289: Assignment to videosoc_csrbank5_data2_cap_phase_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15290: Assignment to hdmi_in1_s6datacapture2_phase_reset_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15292: Assignment to videosoc_csrbank5_data2_charsync_char_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15293: Assignment to videosoc_csrbank5_data2_charsync_char_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15294: Assignment to videosoc_csrbank5_data2_charsync_ctl_pos_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15295: Assignment to videosoc_csrbank5_data2_charsync_ctl_pos_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15296: Assignment to hdmi_in1_wer2_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15298: Assignment to videosoc_csrbank5_data2_wer_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15299: Assignment to videosoc_csrbank5_data2_wer_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15300: Assignment to videosoc_csrbank5_data2_wer_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15301: Assignment to videosoc_csrbank5_data2_wer_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15302: Assignment to videosoc_csrbank5_data2_wer_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15303: Assignment to videosoc_csrbank5_data2_wer_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15304: Assignment to videosoc_csrbank5_chansync_channels_synced_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15305: Assignment to videosoc_csrbank5_chansync_channels_synced_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15306: Assignment to videosoc_csrbank5_resdetection_hres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15307: Assignment to videosoc_csrbank5_resdetection_hres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15308: Assignment to videosoc_csrbank5_resdetection_hres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15309: Assignment to videosoc_csrbank5_resdetection_hres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15310: Assignment to videosoc_csrbank5_resdetection_vres1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15311: Assignment to videosoc_csrbank5_resdetection_vres1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15312: Assignment to videosoc_csrbank5_resdetection_vres0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15313: Assignment to videosoc_csrbank5_resdetection_vres0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15314: Assignment to hdmi_in1_frame_overflow_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15344: Assignment to hdmi_in1_dma_slot_array_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15345: Assignment to hdmi_in1_dma_slot_array_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15412: Assignment to videosoc_csrbank6_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15413: Assignment to videosoc_csrbank6_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15414: Assignment to videosoc_csrbank6_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15415: Assignment to videosoc_csrbank6_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15416: Assignment to videosoc_csrbank6_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15417: Assignment to videosoc_csrbank6_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15418: Assignment to videosoc_csrbank6_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15419: Assignment to videosoc_csrbank6_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15427: Assignment to hdmi_out0_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15429: Assignment to videosoc_csrbank7_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15430: Assignment to videosoc_csrbank7_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15431: Assignment to videosoc_csrbank7_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15432: Assignment to videosoc_csrbank7_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15433: Assignment to videosoc_csrbank7_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15434: Assignment to videosoc_csrbank7_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15435: Assignment to videosoc_csrbank7_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15436: Assignment to videosoc_csrbank7_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15491: Assignment to hdmi_out0_driver_clocking_send_cmd_data_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15493: Assignment to hdmi_out0_driver_clocking_send_go_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15495: Assignment to videosoc_csrbank7_driver_clocking_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15496: Assignment to videosoc_csrbank7_driver_clocking_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15501: Assignment to videosoc_csrbank7_driver_clocking_pll_dat_r1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15502: Assignment to videosoc_csrbank7_driver_clocking_pll_dat_r1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15503: Assignment to videosoc_csrbank7_driver_clocking_pll_dat_r0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15504: Assignment to videosoc_csrbank7_driver_clocking_pll_dat_r0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15509: Assignment to hdmi_out0_driver_clocking_pll_read_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15511: Assignment to hdmi_out0_driver_clocking_pll_write_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15513: Assignment to videosoc_csrbank7_driver_clocking_pll_drdy_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15514: Assignment to videosoc_csrbank7_driver_clocking_pll_drdy_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15517: Assignment to videosoc_csrbank7_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15518: Assignment to videosoc_csrbank7_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15581: Assignment to hdmi_out1_core_underflow_update_underflow_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15583: Assignment to videosoc_csrbank8_core_underflow_counter3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15584: Assignment to videosoc_csrbank8_core_underflow_counter3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15585: Assignment to videosoc_csrbank8_core_underflow_counter2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15586: Assignment to videosoc_csrbank8_core_underflow_counter2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15587: Assignment to videosoc_csrbank8_core_underflow_counter1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15588: Assignment to videosoc_csrbank8_core_underflow_counter1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15589: Assignment to videosoc_csrbank8_core_underflow_counter0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15590: Assignment to videosoc_csrbank8_core_underflow_counter0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15643: Assignment to videosoc_csrbank8_i2c_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15644: Assignment to videosoc_csrbank8_i2c_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15706: Assignment to videosoc_csrbank9_dna_id7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15707: Assignment to videosoc_csrbank9_dna_id7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15708: Assignment to videosoc_csrbank9_dna_id6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15709: Assignment to videosoc_csrbank9_dna_id6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15710: Assignment to videosoc_csrbank9_dna_id5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15711: Assignment to videosoc_csrbank9_dna_id5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15712: Assignment to videosoc_csrbank9_dna_id4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15713: Assignment to videosoc_csrbank9_dna_id4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15714: Assignment to videosoc_csrbank9_dna_id3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15715: Assignment to videosoc_csrbank9_dna_id3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15716: Assignment to videosoc_csrbank9_dna_id2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15717: Assignment to videosoc_csrbank9_dna_id2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15718: Assignment to videosoc_csrbank9_dna_id1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15719: Assignment to videosoc_csrbank9_dna_id1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15720: Assignment to videosoc_csrbank9_dna_id0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15721: Assignment to videosoc_csrbank9_dna_id0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15722: Assignment to videosoc_csrbank9_git_commit19_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15723: Assignment to videosoc_csrbank9_git_commit19_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15724: Assignment to videosoc_csrbank9_git_commit18_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15725: Assignment to videosoc_csrbank9_git_commit18_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15726: Assignment to videosoc_csrbank9_git_commit17_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15727: Assignment to videosoc_csrbank9_git_commit17_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15728: Assignment to videosoc_csrbank9_git_commit16_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15729: Assignment to videosoc_csrbank9_git_commit16_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15730: Assignment to videosoc_csrbank9_git_commit15_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15731: Assignment to videosoc_csrbank9_git_commit15_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15732: Assignment to videosoc_csrbank9_git_commit14_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15733: Assignment to videosoc_csrbank9_git_commit14_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15734: Assignment to videosoc_csrbank9_git_commit13_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15735: Assignment to videosoc_csrbank9_git_commit13_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15736: Assignment to videosoc_csrbank9_git_commit12_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15737: Assignment to videosoc_csrbank9_git_commit12_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15738: Assignment to videosoc_csrbank9_git_commit11_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15739: Assignment to videosoc_csrbank9_git_commit11_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15740: Assignment to videosoc_csrbank9_git_commit10_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15741: Assignment to videosoc_csrbank9_git_commit10_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15742: Assignment to videosoc_csrbank9_git_commit9_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15743: Assignment to videosoc_csrbank9_git_commit9_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15744: Assignment to videosoc_csrbank9_git_commit8_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15745: Assignment to videosoc_csrbank9_git_commit8_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15746: Assignment to videosoc_csrbank9_git_commit7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15747: Assignment to videosoc_csrbank9_git_commit7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15748: Assignment to videosoc_csrbank9_git_commit6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15749: Assignment to videosoc_csrbank9_git_commit6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15750: Assignment to videosoc_csrbank9_git_commit5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15751: Assignment to videosoc_csrbank9_git_commit5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15752: Assignment to videosoc_csrbank9_git_commit4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15753: Assignment to videosoc_csrbank9_git_commit4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15754: Assignment to videosoc_csrbank9_git_commit3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15755: Assignment to videosoc_csrbank9_git_commit3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15756: Assignment to videosoc_csrbank9_git_commit2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15757: Assignment to videosoc_csrbank9_git_commit2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15758: Assignment to videosoc_csrbank9_git_commit1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15759: Assignment to videosoc_csrbank9_git_commit1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15760: Assignment to videosoc_csrbank9_git_commit0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15761: Assignment to videosoc_csrbank9_git_commit0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15762: Assignment to videosoc_csrbank9_platform_platform7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15763: Assignment to videosoc_csrbank9_platform_platform7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15764: Assignment to videosoc_csrbank9_platform_platform6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15765: Assignment to videosoc_csrbank9_platform_platform6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15766: Assignment to videosoc_csrbank9_platform_platform5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15767: Assignment to videosoc_csrbank9_platform_platform5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15768: Assignment to videosoc_csrbank9_platform_platform4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15769: Assignment to videosoc_csrbank9_platform_platform4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15770: Assignment to videosoc_csrbank9_platform_platform3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15771: Assignment to videosoc_csrbank9_platform_platform3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15772: Assignment to videosoc_csrbank9_platform_platform2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15773: Assignment to videosoc_csrbank9_platform_platform2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15774: Assignment to videosoc_csrbank9_platform_platform1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15775: Assignment to videosoc_csrbank9_platform_platform1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15776: Assignment to videosoc_csrbank9_platform_platform0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15777: Assignment to videosoc_csrbank9_platform_platform0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15778: Assignment to videosoc_csrbank9_platform_target7_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15779: Assignment to videosoc_csrbank9_platform_target7_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15780: Assignment to videosoc_csrbank9_platform_target6_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15781: Assignment to videosoc_csrbank9_platform_target6_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15782: Assignment to videosoc_csrbank9_platform_target5_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15783: Assignment to videosoc_csrbank9_platform_target5_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15784: Assignment to videosoc_csrbank9_platform_target4_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15785: Assignment to videosoc_csrbank9_platform_target4_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15786: Assignment to videosoc_csrbank9_platform_target3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15787: Assignment to videosoc_csrbank9_platform_target3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15788: Assignment to videosoc_csrbank9_platform_target2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15789: Assignment to videosoc_csrbank9_platform_target2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15790: Assignment to videosoc_csrbank9_platform_target1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15791: Assignment to videosoc_csrbank9_platform_target1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15792: Assignment to videosoc_csrbank9_platform_target0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15793: Assignment to videosoc_csrbank9_platform_target0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15841: Assignment to videosoc_csrbank10_master_r_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15842: Assignment to videosoc_csrbank10_master_r_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15871: Assignment to sdram_phaseinjector0_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15887: Assignment to videosoc_csrbank11_dfii_pi0_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15888: Assignment to videosoc_csrbank11_dfii_pi0_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15889: Assignment to videosoc_csrbank11_dfii_pi0_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15890: Assignment to videosoc_csrbank11_dfii_pi0_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15891: Assignment to videosoc_csrbank11_dfii_pi0_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15892: Assignment to videosoc_csrbank11_dfii_pi0_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15893: Assignment to videosoc_csrbank11_dfii_pi0_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15894: Assignment to videosoc_csrbank11_dfii_pi0_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15897: Assignment to sdram_phaseinjector1_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15913: Assignment to videosoc_csrbank11_dfii_pi1_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15914: Assignment to videosoc_csrbank11_dfii_pi1_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15915: Assignment to videosoc_csrbank11_dfii_pi1_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15916: Assignment to videosoc_csrbank11_dfii_pi1_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15917: Assignment to videosoc_csrbank11_dfii_pi1_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15918: Assignment to videosoc_csrbank11_dfii_pi1_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15919: Assignment to videosoc_csrbank11_dfii_pi1_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15920: Assignment to videosoc_csrbank11_dfii_pi1_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15923: Assignment to sdram_phaseinjector2_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15939: Assignment to videosoc_csrbank11_dfii_pi2_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15940: Assignment to videosoc_csrbank11_dfii_pi2_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15941: Assignment to videosoc_csrbank11_dfii_pi2_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15942: Assignment to videosoc_csrbank11_dfii_pi2_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15943: Assignment to videosoc_csrbank11_dfii_pi2_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15944: Assignment to videosoc_csrbank11_dfii_pi2_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15945: Assignment to videosoc_csrbank11_dfii_pi2_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15946: Assignment to videosoc_csrbank11_dfii_pi2_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15949: Assignment to sdram_phaseinjector3_command_issue_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15965: Assignment to videosoc_csrbank11_dfii_pi3_rddata3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15966: Assignment to videosoc_csrbank11_dfii_pi3_rddata3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15967: Assignment to videosoc_csrbank11_dfii_pi3_rddata2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15968: Assignment to videosoc_csrbank11_dfii_pi3_rddata2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15969: Assignment to videosoc_csrbank11_dfii_pi3_rddata1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15970: Assignment to videosoc_csrbank11_dfii_pi3_rddata1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15971: Assignment to videosoc_csrbank11_dfii_pi3_rddata0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15972: Assignment to videosoc_csrbank11_dfii_pi3_rddata0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15973: Assignment to sdram_bandwidth_update_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15975: Assignment to videosoc_csrbank11_controller_bandwidth_nreads2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15976: Assignment to videosoc_csrbank11_controller_bandwidth_nreads2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15977: Assignment to videosoc_csrbank11_controller_bandwidth_nreads1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15978: Assignment to videosoc_csrbank11_controller_bandwidth_nreads1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15979: Assignment to videosoc_csrbank11_controller_bandwidth_nreads0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15980: Assignment to videosoc_csrbank11_controller_bandwidth_nreads0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15981: Assignment to videosoc_csrbank11_controller_bandwidth_nwrites2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15982: Assignment to videosoc_csrbank11_controller_bandwidth_nwrites2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15983: Assignment to videosoc_csrbank11_controller_bandwidth_nwrites1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15984: Assignment to videosoc_csrbank11_controller_bandwidth_nwrites1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15985: Assignment to videosoc_csrbank11_controller_bandwidth_nwrites0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15986: Assignment to videosoc_csrbank11_controller_bandwidth_nwrites0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15987: Assignment to videosoc_csrbank11_controller_bandwidth_data_width_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 15988: Assignment to videosoc_csrbank11_controller_bandwidth_data_width_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16065: Assignment to videosoc_csrbank12_miso_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16066: Assignment to videosoc_csrbank12_miso_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16093: Assignment to videosoc_update_value_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16095: Assignment to videosoc_csrbank13_value3_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16096: Assignment to videosoc_csrbank13_value3_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16097: Assignment to videosoc_csrbank13_value2_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16098: Assignment to videosoc_csrbank13_value2_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16099: Assignment to videosoc_csrbank13_value1_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16100: Assignment to videosoc_csrbank13_value1_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16101: Assignment to videosoc_csrbank13_value0_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16102: Assignment to videosoc_csrbank13_value0_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16103: Assignment to videosoc_eventmanager_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16104: Assignment to videosoc_eventmanager_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16130: Assignment to videosoc_csrbank14_txfull_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16131: Assignment to videosoc_csrbank14_txfull_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16132: Assignment to videosoc_csrbank14_rxempty_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16133: Assignment to videosoc_csrbank14_rxempty_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16134: Assignment to uart_status_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16135: Assignment to uart_status_re ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16179: Assignment to videosoc_interface2_sram_bus_we ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 16197: Assignment to videosoc_interface2_sram_bus_dat_w ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18892: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18892: Assignment to xilinxmultiregimpl22 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18906: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18906: Assignment to xilinxmultiregimpl35 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18920: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18920: Assignment to xilinxmultiregimpl48 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18948: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18948: Assignment to xilinxmultiregimpl73 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18962: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18962: Assignment to xilinxmultiregimpl86 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18976: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 18976: Assignment to xilinxmultiregimpl99 ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19008: Assignment to ethmac_rx_converter_converter_source_payload_valid_token_count ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19262: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19362: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19462: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19727: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19743: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19752: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19761: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 19206: Assignment to hdmi_in0_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20245: Assignment to hdmi_in0_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20317: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20417: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20517: Result of 20-bit expression is truncated to fit in 10-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20782: Result of 17-bit expression is truncated to fit in 11-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20798: Result of 11-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20807: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20816: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 20261: Assignment to hdmi_in1_frame_rgb2ycbcr_record7_rgb_n_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21300: Assignment to hdmi_in1_syncpol_c0 ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21561: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21562: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21563: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21570: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21579: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21588: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21311: Assignment to hdmi_out0_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22020: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22021: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22022: Result of 14-bit expression is truncated to fit in 12-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22029: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22038: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22047: Result of 12-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 21770: Assignment to hdmi_out1_record3_ycbcr_n_y ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22272: Result of 6-bit expression is truncated to fit in 5-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22273: Result of 7-bit expression is truncated to fit in 6-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22238: Assignment to half_rate_phy_record0_cs_n ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22319: Result of 32-bit expression is truncated to fit in 8-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22320: Result of 30-bit expression is truncated to fit in 14-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22360: Result of 58-bit expression is truncated to fit in 57-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22543: Result of 32-bit expression is truncated to fit in 24-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 24288: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 24551: Result of 8-bit expression is truncated to fit in 7-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 22309: Assignment to ethmac_writer_re ignored, since the identifier is never used

Elaborating module <lm32_cpu(eba_reset=32'b0)>.

Elaborating module <lm32_instruction_unit(eba_reset=32'b0,associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_icache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_ram(data_width=32,address_width=32'sb01010)>.

Elaborating module <lm32_ram(data_width=32'sb010101,address_width=32'sb01000)>.
"/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v" Line 802. $display Instruction bus error. Address: 0
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 910: Assignment to pc_x ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 912: Assignment to pc_w ignored, since the identifier is never used

Elaborating module <lm32_decoder>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 392: Assignment to op_user ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 419: Assignment to multiply ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v" Line 597: Result of 32-bit expression is truncated to fit in 30-bit target.

Elaborating module <lm32_load_store_unit(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_dcache(associativity=1,sets=256,bytes_per_line=16,base_address=32'b0,limit=32'b01111111111111111111111111111111)>.

Elaborating module <lm32_adder>.

Elaborating module <lm32_addsub>.

Elaborating module <lm32_logic_op>.

Elaborating module <lm32_shifter>.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v" Line 149: Result of 64-bit expression is truncated to fit in 32-bit target.

Elaborating module <lm32_multiplier>.

Elaborating module <lm32_mc_arithmetic>.

Elaborating module <lm32_interrupt>.
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Result of 2-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 166: Assignment to ie_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 175: Assignment to ip_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:413 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Result of 32-bit expression is truncated to fit in 1-bit target.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v" Line 176: Assignment to im_csr_read_data ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" Line 2678: Assignment to x_result_sel_logic_x ignored, since the identifier is never used

Elaborating module <IBUFG>.

Elaborating module <BUFIO2(DIVIDE=1'b1,DIVIDE_BYPASS="TRUE",I_INVERT="FALSE")>.

Elaborating module <PLL_ADV(BANDWIDTH="OPTIMIZED",CLKFBOUT_MULT=3'b100,CLKFBOUT_PHASE=0.0,CLKIN1_PERIOD=10.0,CLKIN2_PERIOD=0.0,CLKOUT0_DIVIDE=1'b1,CLKOUT0_DUTY_CYCLE=0.5,CLKOUT0_PHASE=0.0,CLKOUT1_DIVIDE=3'b110,CLKOUT1_DUTY_CYCLE=0.5,CLKOUT1_PHASE=0.0,CLKOUT2_DIVIDE=2'b10,CLKOUT2_DUTY_CYCLE=0.5,CLKOUT2_PHASE=230.0,CLKOUT3_DIVIDE=2'b10,CLKOUT3_DUTY_CYCLE=0.5,CLKOUT3_PHASE=210.0,CLKOUT4_DIVIDE=3'b100,CLKOUT4_DUTY_CYCLE=0.5,CLKOUT4_PHASE=0.0,CLKOUT5_DIVIDE=4'b1000,CLKOUT5_DUTY_CYCLE=0.5,CLKOUT5_PHASE=0.0,CLK_FEEDBACK="CLKFBOUT",COMPENSATION="INTERNAL",DIVCLK_DIVIDE=1'b1,REF_JITTER=0.01,SIM_DEVICE="SPARTAN6")>.
WARNING:HDLCompiler:189 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27567: Size mismatch in connection of port <DADDR>. Formal port size is 5-bit while actual signal size is 1-bit.
WARNING:HDLCompiler:189 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27570: Size mismatch in connection of port <DI>. Formal port size is 16-bit while actual signal size is 1-bit.

Elaborating module <BUFG>.

Elaborating module <BUFPLL(DIVIDE=3'b100)>.

Elaborating module <ODDR2(DDR_ALIGNMENT="NONE",INIT=1'b0,SRTYPE="SYNC")>.

Elaborating module <OBUFDS>.

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=0.5,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=10.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <DNA_PORT>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27665: Assignment to opsis_i2c_fx2_reset_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27678: Assignment to uart_tx_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 27692: Assignment to uart_rx_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <ODDR2(DDR_ALIGNMENT="C0",INIT=1'b0,SRTYPE="ASYNC")>.

Elaborating module <OBUFTDS>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b100,OUTPUT_MODE="SINGLE_ENDED",SERDES_MODE="NONE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="TRUE",DATA_RATE="SDR",DATA_WIDTH=3'b100,INTERFACE_TYPE="RETIMED",SERDES_MODE="NONE")>.

Elaborating module <IOBUF>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28779: Assignment to sdram_bankmachine0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28793: Assignment to sdram_bankmachine1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28807: Assignment to sdram_bankmachine2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28821: Assignment to sdram_bankmachine3_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28835: Assignment to sdram_bankmachine4_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28849: Assignment to sdram_bankmachine5_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28863: Assignment to sdram_bankmachine6_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28877: Assignment to sdram_bankmachine7_wrport_dat_r ignored, since the identifier is never used
Going to vhdl side to elaborate module rgmii_if

Elaborating entity <rgmii_if> (architecture <PHY_IF>) from library <work>.
Back to verilog to continue elaboration
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28962: Assignment to ethmac_crc32_checker_syncfifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28978: Assignment to ethmac_tx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 28994: Assignment to ethmac_rx_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29008: Assignment to ethmac_writer_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29024: Assignment to ethmac_writer_memory0_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29040: Assignment to ethmac_writer_memory1_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29054: Assignment to ethmac_reader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <IBUFDS>.

Elaborating module <PLL_ADV(CLKFBOUT_MULT=4'b1010,CLKOUT0_DIVIDE=1'b1,CLKOUT1_DIVIDE=3'b101,CLKOUT2_DIVIDE=4'b1010,COMPENSATION="INTERNAL")>.

Elaborating module <BUFPLL(DIVIDE=3'b101)>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="STAY_AT_LIMIT",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="MASTER")>.

Elaborating module <IODELAY2(COUNTER_WRAPAROUND="WRAPAROUND",DATA_RATE="SDR",DELAY_SRC="IDATAIN",IDELAY_TYPE="DIFF_PHASE_DETECTOR",SERDES_MODE="SLAVE")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="MASTER")>.

Elaborating module <ISERDES2(BITSLIP_ENABLE="FALSE",DATA_RATE="SDR",DATA_WIDTH=3'b101,INTERFACE_TYPE="RETIMED",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29404: Assignment to hdmi_in0_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29418: Assignment to hdmi_in0_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29432: Assignment to hdmi_in0_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29448: Assignment to hdmi_in0_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29462: Assignment to hdmi_in0_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29812: Assignment to hdmi_in1_chansync_syncbuffer0_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29826: Assignment to hdmi_in1_chansync_syncbuffer1_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29840: Assignment to hdmi_in1_chansync_syncbuffer2_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29856: Assignment to hdmi_in1_frame_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29870: Assignment to hdmi_in1_dma_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29886: Assignment to hdmi_out0_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29902: Assignment to hdmi_out0_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29916: Assignment to hdmi_out0_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29932: Assignment to hdmi_out0_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 29949: Assignment to hdmi_out0_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used

Elaborating module <DCM_CLKGEN(CLKFXDV_DIVIDE=2'b10,CLKFX_DIVIDE=3'b100,CLKFX_MD_MAX=2.0,CLKFX_MULTIPLY=2'b10,CLKIN_PERIOD=20.0,SPREAD_SPECTRUM="NONE",STARTUP_WAIT="FALSE")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="MASTER")>.

Elaborating module <OSERDES2(DATA_RATE_OQ="SDR",DATA_RATE_OT="SDR",DATA_WIDTH=3'b101,OUTPUT_MODE="DIFFERENTIAL",SERDES_MODE="SLAVE")>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30257: Assignment to hdmi_out0_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30271: Assignment to hdmi_out0_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30285: Assignment to hdmi_out0_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30289: Assignment to i2c0_scl_i ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30307: Assignment to hdmi_out1_dram_port_cmd_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30323: Assignment to hdmi_out1_dram_port_rdata_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30337: Assignment to hdmi_out1_dram_port_cmd_buffer_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30353: Assignment to hdmi_out1_core_initiator_cdc_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30370: Assignment to hdmi_out1_core_dmareader_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30632: Assignment to hdmi_out1_resetinserter_y_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30646: Assignment to hdmi_out1_resetinserter_cb_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30660: Assignment to hdmi_out1_resetinserter_cr_fifo_wrport_dat_r ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30664: Assignment to i2c1_scl_i ignored, since the identifier is never used

Elaborating module <FDPE(INIT=1'b1)>.
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30880: Assignment to base50_rst ignored, since the identifier is never used
WARNING:HDLCompiler:1127 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" Line 30900: Assignment to encoder_rst ignored, since the identifier is never used

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <top>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v".
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_tx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <ethmac_rx_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Set property "register_balancing = no" for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl7_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl8_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl9_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl10_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl22_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl25_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl35_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl38_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl48_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl51_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl54_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl55_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl56_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl57_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl61_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl73_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl76_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl86_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl89_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl99_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl102_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl105_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl106_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl107_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl108_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl112_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl113_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl114_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl115_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl116_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl117_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl118_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl122_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl122_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl122_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl122_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl123_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl123_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl123_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl123_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl124_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl124_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl124_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl124_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl125_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl125_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl125_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl125_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl126_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl126_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl126_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl126_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl127_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl127_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl127_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl127_regs1>.
    Set property "KEEP = TRUE" for signal <eth_rx_clk>.
    Set property "KEEP = TRUE" for signal <eth_tx_clk>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl0_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl1_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl2_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl3_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl4_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl5_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl6_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl11_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl12_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl13_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl14_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl15_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl16_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl17_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl18_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl19_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl20_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl21_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl23_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl24_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl26_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl27_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl28_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl29_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl30_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl31_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl32_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl33_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl34_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl36_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl37_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl39_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl40_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl41_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl42_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl43_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl44_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl45_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl46_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl47_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl49_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl50_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl52_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl53_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl58_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl59_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl60_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl62_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl63_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl64_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl65_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl66_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl67_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl68_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl69_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl70_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl71_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl72_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl74_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl75_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl77_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl78_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl79_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl80_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl81_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl82_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl83_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl84_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl85_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl87_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl88_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl90_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl91_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl92_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl93_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl94_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl95_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl96_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl97_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl98_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl100_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl101_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl103_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl104_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl109_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl110_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl111_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl119_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl120_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl121_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl128_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl128_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl128_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl128_regs1>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl129_regs0>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl129_regs0>.
    Set property "register_balancing = no" for signal <xilinxmultiregimpl129_regs1>.
    Set property "shreg_extract = no" for signal <xilinxmultiregimpl129_regs1>.
WARNING:Xst:647 - Input <eth_int_n> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out0_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <hdmi_out1_hpd_notif> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 27449: Output port <I_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 27449: Output port <I_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 27449: Output port <D_CTI_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 27449: Output port <D_BTE_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 27449: Output port <I_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 27449: Output port <D_LOCK_O> of the instance <lm32_cpu> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28930: Output port <clock_speed> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28930: Output port <link_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28930: Output port <duplex_status> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28930: Output port <crs_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28930: Output port <col_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/build/opsis_video_lm32/gateware/top.v" line 28930: Output port <rx_er_to_mac> of the instance <rgmii_if> is unconnected or connected to loadless signal.
WARNING:Xst:2999 - Signal 'mem', unconnected in block 'top', is tied to its initial value.
WARNING:Xst:2999 - Signal 'mem_2', unconnected in block 'top', is tied to its initial value.
    Found 8192x32-bit single-port Read Only RAM <Mram_mem> for signal <mem>.
    Found 4096x32-bit dual-port RAM <Mram_mem_1> for signal <mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_2>, simulation mismatch.
    Found 9x8-bit single-port Read Only RAM <Mram_mem_2> for signal <mem_2>.
    Found 16x10-bit dual-port RAM <Mram_storage> for signal <storage>.
    Found 16x10-bit dual-port RAM <Mram_storage_1> for signal <storage_1>.
    Found 8x24-bit dual-port RAM <Mram_storage_2> for signal <storage_2>.
    Found 8x24-bit dual-port RAM <Mram_storage_3> for signal <storage_3>.
    Found 8x24-bit dual-port RAM <Mram_storage_4> for signal <storage_4>.
    Found 8x24-bit dual-port RAM <Mram_storage_5> for signal <storage_5>.
    Found 8x24-bit dual-port RAM <Mram_storage_6> for signal <storage_6>.
    Found 8x24-bit dual-port RAM <Mram_storage_7> for signal <storage_7>.
    Found 8x24-bit dual-port RAM <Mram_storage_8> for signal <storage_8>.
    Found 8x24-bit dual-port RAM <Mram_storage_9> for signal <storage_9>.
    Found 512x128-bit dual-port RAM <Mram_data_mem> for signal <data_mem>.
    Found 512x24-bit dual-port RAM <Mram_tag_mem> for signal <tag_mem>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <storage_10>, simulation mismatch.
    Found 5x12-bit dual-port RAM <Mram_storage_10> for signal <storage_10>.
    Found 64x42-bit dual-port RAM <Mram_storage_11> for signal <storage_11>.
    Found 64x42-bit dual-port RAM <Mram_storage_12> for signal <storage_12>.
    Found 2x35-bit dual-port RAM <Mram_storage_13> for signal <storage_13>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_3>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_3> for signal <mem_3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_4>, simulation mismatch.
    Found 382x32-bit dual-port RAM <Mram_mem_4> for signal <mem_4>.
    Found 2x14-bit dual-port RAM <Mram_storage_14> for signal <storage_14>.
    Found 8x21-bit dual-port RAM <Mram_storage_15> for signal <storage_15>.
    Found 8x21-bit dual-port RAM <Mram_storage_16> for signal <storage_16>.
    Found 8x21-bit dual-port RAM <Mram_storage_17> for signal <storage_17>.
    Found 512x131-bit dual-port RAM <Mram_storage_18> for signal <storage_18>.
    Found 16x130-bit dual-port RAM <Mram_storage_19> for signal <storage_19>.
    Found 8x21-bit dual-port RAM <Mram_storage_20> for signal <storage_20>.
    Found 8x21-bit dual-port RAM <Mram_storage_21> for signal <storage_21>.
    Found 8x21-bit dual-port RAM <Mram_storage_22> for signal <storage_22>.
    Found 512x131-bit dual-port RAM <Mram_storage_23> for signal <storage_23>.
    Found 16x130-bit dual-port RAM <Mram_storage_24> for signal <storage_24>.
    Found 4x27-bit dual-port RAM <Mram_storage_25> for signal <storage_25>.
    Found 16x130-bit dual-port RAM <Mram_storage_26> for signal <storage_26>.
    Found 4x10-bit dual-port RAM <Mram_storage_27> for signal <storage_27>.
    Found 2x162-bit dual-port RAM <Mram_storage_28> for signal <storage_28>.
    Found 4096x18-bit dual-port RAM <Mram_storage_29> for signal <storage_29>.
    Found 4x10-bit dual-port RAM <Mram_storage_30> for signal <storage_30>.
    Found 4x10-bit dual-port RAM <Mram_storage_31> for signal <storage_31>.
    Found 4x10-bit dual-port RAM <Mram_storage_32> for signal <storage_32>.
    Found 4x27-bit dual-port RAM <Mram_storage_33> for signal <storage_33>.
    Found 16x130-bit dual-port RAM <Mram_storage_34> for signal <storage_34>.
    Found 4x10-bit dual-port RAM <Mram_storage_35> for signal <storage_35>.
    Found 2x162-bit dual-port RAM <Mram_storage_36> for signal <storage_36>.
    Found 4096x18-bit dual-port RAM <Mram_storage_37> for signal <storage_37>.
    Found 4x10-bit dual-port RAM <Mram_storage_38> for signal <storage_38>.
    Found 4x10-bit dual-port RAM <Mram_storage_39> for signal <storage_39>.
    Found 4x10-bit dual-port RAM <Mram_storage_40> for signal <storage_40>.
    Register <ethphy_rx_dv_d> equivalent to <ethphy_source_valid> has been removed
    Register <hdmi_in0_frame_next_de0> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <hdmi_in0_frame_de_r> equivalent to <hdmi_in0_resdetection_de_r> has been removed
    Register <dfi_dfi_p3_rddata_valid> equivalent to <dfi_dfi_p2_rddata_valid> has been removed
    Register <hdmi_in0_frame_next_vsync0> equivalent to <hdmi_in0_resdetection_vsync_r> has been removed
    Register <memadr_54> equivalent to <memadr_10> has been removed
    Register <memadr_52> equivalent to <memadr_10> has been removed
    Register <memadr_50> equivalent to <memadr_10> has been removed
    Register <memadr_48> equivalent to <memadr_10> has been removed
    Register <memadr_46> equivalent to <memadr_10> has been removed
    Register <memadr_44> equivalent to <memadr_10> has been removed
    Register <memadr_42> equivalent to <memadr_10> has been removed
    Register <memadr_40> equivalent to <memadr_10> has been removed
    Register <memadr_12> equivalent to <memadr_10> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de0> has been removed
    Register <half_rate_phy_record1_odt> equivalent to <half_rate_phy_record0_odt> has been removed
    Register <hdmi_in1_frame_next_de0> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <hdmi_in1_frame_de_r> equivalent to <hdmi_in1_resdetection_de_r> has been removed
    Register <memadr_53> equivalent to <memadr_39> has been removed
    Register <memadr_51> equivalent to <memadr_39> has been removed
    Register <memadr_49> equivalent to <memadr_39> has been removed
    Register <memadr_47> equivalent to <memadr_39> has been removed
    Register <memadr_45> equivalent to <memadr_39> has been removed
    Register <memadr_43> equivalent to <memadr_39> has been removed
    Register <memadr_41> equivalent to <memadr_39> has been removed
    Register <memadr_21> equivalent to <memadr_14> has been removed
    Register <hdmi_out0_next_s12> equivalent to <hdmi_out0_de_r> has been removed
    Register <memadr_4> equivalent to <memadr_3> has been removed
    Register <hdmi_in1_frame_next_vsync0> equivalent to <hdmi_in1_resdetection_vsync_r> has been removed
    Register <half_rate_phy_record1_cke> equivalent to <half_rate_phy_record0_cke> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de0> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de0> has been removed
    Register <hdmi_out1_next_s12> equivalent to <hdmi_out1_de_r> has been removed
    Register <half_rate_phy_record1_reset_n> equivalent to <half_rate_phy_record0_reset_n> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de1> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de1> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out0_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out0_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es2_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Register <hdmi_out1_driver_hdmi_phy_es1_new_de2> equivalent to <hdmi_out1_driver_hdmi_phy_es0_new_de2> has been removed
    Found 1-bit register for signal <ethphy_source_valid>.
    Found 8-bit register for signal <ethphy_source_payload_data>.
    Found 1-bit register for signal <liteethmacpreamblechecker_state>.
    Found 32-bit register for signal <ethmac_crc32_checker_crc_reg>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_produce>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_consume>.
    Found 3-bit register for signal <ethmac_crc32_checker_syncfifo_level>.
    Found 2-bit register for signal <liteethmaccrc32checker_state>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_i>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_i>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_strobe_all>.
    Found 2-bit register for signal <ethmac_rx_converter_converter_demux>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_first>.
    Found 1-bit register for signal <ethmac_rx_converter_converter_source_last>.
    Found 40-bit register for signal <ethmac_rx_converter_converter_source_payload_data>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter0_q>.
    Found 7-bit register for signal <xilinxmultiregimpl10_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl10_regs1>.
    Found 8-bit register for signal <ethphy_tx_data>.
    Found 1-bit register for signal <ethphy_tx_valid>.
    Found 4-bit register for signal <ethmac_tx_gap_inserter_counter>.
    Found 1-bit register for signal <ethmac_tx_gap_inserter_counter_ce>.
    Found 3-bit register for signal <ethmac_preamble_inserter_cnt>.
    Found 2-bit register for signal <liteethmacpreambleinserter_state>.
    Found 2-bit register for signal <ethmac_crc32_inserter_cnt>.
    Found 32-bit register for signal <ethmac_crc32_inserter_reg>.
    Found 2-bit register for signal <liteethmaccrc32inserter_state>.
    Found 16-bit register for signal <ethmac_padding_inserter_counter>.
    Found 1-bit register for signal <liteethmacpaddinginserter_state>.
    Found 1-bit register for signal <ethmac_tx_last_be_ongoing>.
    Found 2-bit register for signal <ethmac_tx_converter_converter_mux>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter1_q>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl7_regs1>.
    Found 6-bit register for signal <hdmi_in0_freq_q_binary>.
    Found 6-bit register for signal <hdmi_in0_freq_q>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi_in0_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync0_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync0_data>.
    Found 9-bit register for signal <hdmi_in0_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding0_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding0_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding0_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding0_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi_in0_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync1_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync1_data>.
    Found 9-bit register for signal <hdmi_in0_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding1_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding1_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding1_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding1_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi_in0_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in0_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in0_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in0_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi_in0_charsync2_synced>.
    Found 4-bit register for signal <hdmi_in0_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi_in0_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi_in0_charsync2_data>.
    Found 9-bit register for signal <hdmi_in0_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in0_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in0_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in0_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_period_done>.
    Found 1-bit register for signal <hdmi_in0_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_decoding2_output_de>.
    Found 2-bit register for signal <hdmi_in0_decoding2_output_c>.
    Found 10-bit register for signal <hdmi_in0_decoding2_output_raw>.
    Found 8-bit register for signal <hdmi_in0_decoding2_output_d>.
    Found 1-bit register for signal <hdmi_in0_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi_in0_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in0_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in0_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in0_syncpol_r>.
    Found 8-bit register for signal <hdmi_in0_syncpol_g>.
    Found 8-bit register for signal <hdmi_in0_syncpol_b>.
    Found 1-bit register for signal <hdmi_in0_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in0_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in0_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in0_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in0_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in0_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in0_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in0_frame_vsync_r>.
    Found 1-bit register for signal <hdmi_in0_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in0_frame_pack_counter>.
    Found 128-bit register for signal <hdmi_in0_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in0_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi_in0_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in0_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in0_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in0_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in0_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in0_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in0_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl57_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl57_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl59_regs1>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in0_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in0_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl16_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl17_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl18_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl19_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl20_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl21_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl23_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl29_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl30_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl31_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl32_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl33_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl34_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl36_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl42_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl43_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl44_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl45_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl46_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl47_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl49_regs1>.
    Found 6-bit register for signal <hdmi_in1_freq_q_binary>.
    Found 6-bit register for signal <hdmi_in1_freq_q>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture0_d>.
    Found 10-bit register for signal <hdmi_in1_charsync0_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync0_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync0_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync0_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync0_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync0_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync0_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync0_data>.
    Found 9-bit register for signal <hdmi_in1_wer0_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer0_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer0_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer0_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer0_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding0_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding0_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding0_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding0_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding0_valid_o>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture1_d>.
    Found 10-bit register for signal <hdmi_in1_charsync1_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync1_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync1_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync1_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync1_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync1_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync1_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync1_data>.
    Found 9-bit register for signal <hdmi_in1_wer1_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer1_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer1_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer1_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer1_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding1_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding1_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding1_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding1_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding1_valid_o>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture2_d>.
    Found 10-bit register for signal <hdmi_in1_charsync2_raw_data1>.
    Found 1-bit register for signal <hdmi_in1_charsync2_found_control>.
    Found 4-bit register for signal <hdmi_in1_charsync2_control_position>.
    Found 3-bit register for signal <hdmi_in1_charsync2_control_counter>.
    Found 1-bit register for signal <hdmi_in1_charsync2_synced>.
    Found 4-bit register for signal <hdmi_in1_charsync2_word_sel>.
    Found 4-bit register for signal <hdmi_in1_charsync2_previous_control_position>.
    Found 10-bit register for signal <hdmi_in1_charsync2_data>.
    Found 9-bit register for signal <hdmi_in1_wer2_data_r>.
    Found 4-bit register for signal <hdmi_in1_wer2_transition_count>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_control>.
    Found 1-bit register for signal <hdmi_in1_wer2_is_error>.
    Found 24-bit register for signal <hdmi_in1_wer2_period_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_period_done>.
    Found 1-bit register for signal <hdmi_in1_wer2_wer_counter_r_updated>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_r>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_decoding2_output_de>.
    Found 2-bit register for signal <hdmi_in1_decoding2_output_c>.
    Found 10-bit register for signal <hdmi_in1_decoding2_output_raw>.
    Found 8-bit register for signal <hdmi_in1_decoding2_output_d>.
    Found 1-bit register for signal <hdmi_in1_decoding2_valid_o>.
    Found 1-bit register for signal <hdmi_in1_chansync_chan_synced>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer0_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer1_consume>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_produce>.
    Found 3-bit register for signal <hdmi_in1_chansync_syncbuffer2_consume>.
    Found 1-bit register for signal <hdmi_in1_syncpol_valid_o>.
    Found 8-bit register for signal <hdmi_in1_syncpol_r>.
    Found 8-bit register for signal <hdmi_in1_syncpol_g>.
    Found 8-bit register for signal <hdmi_in1_syncpol_b>.
    Found 1-bit register for signal <hdmi_in1_syncpol_de_r>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_polarity>.
    Found 2-bit register for signal <hdmi_in1_syncpol_c_out>.
    Found 1-bit register for signal <hdmi_in1_resdetection_de_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_hcounter_st>.
    Found 1-bit register for signal <hdmi_in1_resdetection_vsync_r>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter>.
    Found 11-bit register for signal <hdmi_in1_resdetection_vcounter_st>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync1>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync2>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync3>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync4>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync5>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync6>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync7>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync8>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync9>.
    Found 1-bit register for signal <hdmi_in1_frame_next_de10>.
    Found 1-bit register for signal <hdmi_in1_frame_next_vsync10>.
    Found 1-bit register for signal <hdmi_in1_frame_vsync_r>.
    Found 1-bit register for signal <hdmi_in1_frame_cur_word_valid>.
    Found 3-bit register for signal <hdmi_in1_frame_pack_counter>.
    Found 128-bit register for signal <hdmi_in1_frame_cur_word>.
    Found 1-bit register for signal <hdmi_in1_frame_fifo_sink_payload_sof>.
    Found 1-bit register for signal <hdmi_in1_frame_pix_overflow>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n2>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n3>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n4>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n5>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n6>.
    Found 1-bit register for signal <hdmi_in1_frame_rgb2ycbcr_valid_n7>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record0_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record1_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_g>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record2_rgb_n_b>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_r>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_record3_rgb_n_b>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g>.
    Found 9-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg>.
    Found 17-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb_mult_bg>.
    Found 25-bit register for signal <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r0>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw>.
    Found 20-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_yraw_r1>.
    Found 11-bit register for signal <hdmi_in1_frame_rgb2ycbcr_y>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cb>.
    Found 12-bit register for signal <hdmi_in1_frame_rgb2ycbcr_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_rgb2ycbcr_source_cr>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n0>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n1>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cb>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_cr>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y>.
    Found 1-bit register for signal <hdmi_in1_frame_chroma_downsampler_parity>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cb_sum>.
    Found 9-bit register for signal <hdmi_in1_frame_chroma_downsampler_cr_sum>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_y>.
    Found 8-bit register for signal <hdmi_in1_frame_chroma_downsampler_source_cb_cr>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter0_q>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_i>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl108_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl110_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl110_regs1>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture0_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture0_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture1_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture1_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_reset_lateness_toggle_o_r>.
    Found 8-bit register for signal <hdmi_in1_s6datacapture2_lateness>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_pending>.
    Found 10-bit register for signal <hdmi_in1_s6datacapture2_dsr>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_inc_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_dec_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_reset_lateness_toggle_o_r>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl67_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl68_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl69_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl70_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl71_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl72_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl74_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl80_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl81_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl82_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl83_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl84_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl85_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl87_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl93_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl94_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl95_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl96_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl97_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl98_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl100_regs1>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <hdmi_out0_dram_port_counter>.
    Found 8-bit register for signal <hdmi_out0_dram_port_rdata_chunk>.
    Found 2-bit register for signal <hdmi_out0_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <hdmi_out0_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <hdmi_out0_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <hdmi_out0_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <hdmi_out0_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out0_de_r>.
    Found 1-bit register for signal <hdmi_out0_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out0_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out0_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out0_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out0_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out0_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out0_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out0_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <hdmi_out0_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out0_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out0_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi_out0_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi_out0_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out0_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out0_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out0_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out0_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out0_r>.
    Found 12-bit register for signal <hdmi_out0_g>.
    Found 12-bit register for signal <hdmi_out0_b>.
    Found 8-bit register for signal <hdmi_out0_source_r>.
    Found 8-bit register for signal <hdmi_out0_source_g>.
    Found 8-bit register for signal <hdmi_out0_source_b>.
    Found 1-bit register for signal <hdmi_out0_next_s0>.
    Found 1-bit register for signal <hdmi_out0_next_s1>.
    Found 1-bit register for signal <hdmi_out0_next_s2>.
    Found 1-bit register for signal <hdmi_out0_next_s3>.
    Found 1-bit register for signal <hdmi_out0_next_s4>.
    Found 1-bit register for signal <hdmi_out0_next_s5>.
    Found 1-bit register for signal <hdmi_out0_next_s6>.
    Found 1-bit register for signal <hdmi_out0_next_s7>.
    Found 1-bit register for signal <hdmi_out0_next_s8>.
    Found 1-bit register for signal <hdmi_out0_next_s9>.
    Found 1-bit register for signal <hdmi_out0_next_s10>.
    Found 1-bit register for signal <hdmi_out0_next_s11>.
    Found 1-bit register for signal <hdmi_out0_next_s13>.
    Found 1-bit register for signal <hdmi_out0_next_s14>.
    Found 1-bit register for signal <hdmi_out0_next_s15>.
    Found 1-bit register for signal <hdmi_out0_next_s16>.
    Found 1-bit register for signal <hdmi_out0_next_s17>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl114_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl114_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl115_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl115_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl117_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl117_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl120_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl120_regs1>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out0_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q>.
    Found 5-bit register for signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
    Found 5-bit register for signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q>.
    Found 3-bit register for signal <hdmi_out1_dram_port_counter>.
    Found 8-bit register for signal <hdmi_out1_dram_port_rdata_chunk>.
    Found 2-bit register for signal <hdmi_out1_dram_port_cmd_buffer_produce>.
    Found 2-bit register for signal <hdmi_out1_dram_port_cmd_buffer_consume>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_buffer_level>.
    Found 1-bit register for signal <hdmi_out1_dram_port_rdata_buffer_valid_n>.
    Found 128-bit register for signal <hdmi_out1_dram_port_rdata_buffer_source_payload_data>.
    Found 3-bit register for signal <hdmi_out1_dram_port_rdata_converter_converter_mux>.
    Found 1-bit register for signal <hdmi_out1_de_r>.
    Found 1-bit register for signal <hdmi_out1_core_source_valid_d>.
    Found 16-bit register for signal <hdmi_out1_core_source_data_d>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter>.
    Found 32-bit register for signal <hdmi_out1_core_underflow_counter_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter1_q>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_hactive>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_vactive>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_hcounter>.
    Found 12-bit register for signal <hdmi_out1_core_timinggenerator_vcounter>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_last>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_hsync>.
    Found 1-bit register for signal <hdmi_out1_core_timinggenerator_source_payload_vsync>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_rsv_level>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_fifo_readable>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_produce>.
    Found 12-bit register for signal <hdmi_out1_core_dmareader_fifo_consume>.
    Found 13-bit register for signal <hdmi_out1_core_dmareader_fifo_level0>.
    Found 1-bit register for signal <hdmi_out1_core_dmareader_sink_sink_valid>.
    Found 27-bit register for signal <hdmi_out1_core_dmareader_offset>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_o_r>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_in>.
    Found 1-bit register for signal <hdmi_out1_resetinserter_parity_out>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_y_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_y_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cb_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cb_fifo_level>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_produce>.
    Found 2-bit register for signal <hdmi_out1_resetinserter_cr_fifo_consume>.
    Found 3-bit register for signal <hdmi_out1_resetinserter_cr_fifo_level>.
    Found 8-bit register for signal <hdmi_out1_record0_ycbcr_n_y>.
    Found 9-bit register for signal <hdmi_out1_cb_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_cr_minus_coffset>.
    Found 9-bit register for signal <hdmi_out1_y_minus_yoffset>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_acoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_bcoef>.
    Found 20-bit register for signal <hdmi_out1_cr_minus_coffset_mult_ccoef>.
    Found 20-bit register for signal <hdmi_out1_cb_minus_coffset_mult_dcoef>.
    Found 12-bit register for signal <hdmi_out1_r>.
    Found 12-bit register for signal <hdmi_out1_g>.
    Found 12-bit register for signal <hdmi_out1_b>.
    Found 8-bit register for signal <hdmi_out1_source_r>.
    Found 8-bit register for signal <hdmi_out1_source_g>.
    Found 8-bit register for signal <hdmi_out1_source_b>.
    Found 1-bit register for signal <hdmi_out1_next_s0>.
    Found 1-bit register for signal <hdmi_out1_next_s1>.
    Found 1-bit register for signal <hdmi_out1_next_s2>.
    Found 1-bit register for signal <hdmi_out1_next_s3>.
    Found 1-bit register for signal <hdmi_out1_next_s4>.
    Found 1-bit register for signal <hdmi_out1_next_s5>.
    Found 1-bit register for signal <hdmi_out1_next_s6>.
    Found 1-bit register for signal <hdmi_out1_next_s7>.
    Found 1-bit register for signal <hdmi_out1_next_s8>.
    Found 1-bit register for signal <hdmi_out1_next_s9>.
    Found 1-bit register for signal <hdmi_out1_next_s10>.
    Found 1-bit register for signal <hdmi_out1_next_s11>.
    Found 1-bit register for signal <hdmi_out1_next_s13>.
    Found 1-bit register for signal <hdmi_out1_next_s14>.
    Found 1-bit register for signal <hdmi_out1_next_s15>.
    Found 1-bit register for signal <hdmi_out1_next_s16>.
    Found 1-bit register for signal <hdmi_out1_next_s17>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_q_m_r>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c0>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de0>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c1>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de1>.
    Found 2-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2>.
    Found 1-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1d>.
    Found 8-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_d1>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m>.
    Found 4-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m>.
    Found 9-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_q_m_r>.
    Found 10-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_out>.
    Found 6-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
    Found 3-bit register for signal <xilinxmultiregimpl123_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl123_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl124_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl124_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl126_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl126_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl129_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl129_regs1>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es0_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es1_ed_2x_pol>.
    Found 5-bit register for signal <hdmi_out1_driver_hdmi_phy_es2_ed_2x_pol>.
    Found 11-bit register for signal <crg_por>.
    Found 1-bit register for signal <half_rate_phy_phase_sel>.
    Found 1-bit register for signal <half_rate_phy_phase_half>.
    Found 1-bit register for signal <half_rate_phy_record0_reset_n>.
    Found 1-bit register for signal <half_rate_phy_record0_odt>.
    Found 15-bit register for signal <half_rate_phy_record0_address>.
    Found 3-bit register for signal <half_rate_phy_record0_bank>.
    Found 1-bit register for signal <half_rate_phy_record0_cke>.
    Found 1-bit register for signal <half_rate_phy_record0_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record0_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record0_we_n>.
    Found 15-bit register for signal <half_rate_phy_record1_address>.
    Found 3-bit register for signal <half_rate_phy_record1_bank>.
    Found 1-bit register for signal <half_rate_phy_record1_cas_n>.
    Found 1-bit register for signal <half_rate_phy_record1_ras_n>.
    Found 1-bit register for signal <half_rate_phy_record1_we_n>.
    Found 15-bit register for signal <ddram_a>.
    Found 3-bit register for signal <ddram_ba>.
    Found 1-bit register for signal <ddram_cke>.
    Found 1-bit register for signal <ddram_ras_n>.
    Found 1-bit register for signal <ddram_cas_n>.
    Found 1-bit register for signal <ddram_we_n>.
    Found 1-bit register for signal <ddram_reset_n>.
    Found 1-bit register for signal <ddram_odt>.
    Found 1-bit register for signal <half_rate_phy_postamble>.
    Found 5-bit register for signal <half_rate_phy_r_drive_dq>.
    Found 6-bit register for signal <half_rate_phy_r_dfi_wrdata_en>.
    Found 1-bit register for signal <videosoc_rom_bus_ack>.
    Found 1-bit register for signal <videosoc_sram_bus_ack>.
    Found 1-bit register for signal <videosoc_interface_we>.
    Found 8-bit register for signal <videosoc_interface_dat_w>.
    Found 14-bit register for signal <videosoc_interface_adr>.
    Found 32-bit register for signal <videosoc_bus_wishbone_dat_r>.
    Found 1-bit register for signal <videosoc_bus_wishbone_ack>.
    Found 2-bit register for signal <videosoc_counter>.
    Found 32-bit register for signal <videosoc_value>.
    Found 32-bit register for signal <videosoc_value_status>.
    Found 1-bit register for signal <videosoc_zero_pending>.
    Found 1-bit register for signal <videosoc_zero_old_trigger>.
    Found 7-bit register for signal <dna_cnt>.
    Found 57-bit register for signal <dna_status>.
    Found 1-bit register for signal <opsis_i2c_sda_drv_reg>.
    Found 1-bit register for signal <opsis_i2c_scl_drv_reg>.
    Found 3-bit register for signal <opsis_i2c_samp_count>.
    Found 1-bit register for signal <opsis_i2c_samp_carry>.
    Found 1-bit register for signal <opsis_i2c_scl_i>.
    Found 1-bit register for signal <opsis_i2c_sda_i>.
    Found 1-bit register for signal <opsis_i2c_scl_r>.
    Found 1-bit register for signal <opsis_i2c_sda_r>.
    Found 4-bit register for signal <opsis_i2c_counter>.
    Found 8-bit register for signal <opsis_i2c_din>.
    Found 1-bit register for signal <opsis_i2c_is_read>.
    Found 1-bit register for signal <opsis_i2c_data_drv>.
    Found 1-bit register for signal <opsis_i2c_data_bit>.
    Found 4-bit register for signal <opsisi2c_state>.
    Found 1-bit register for signal <phy_sink_ready>.
    Found 8-bit register for signal <phy_tx_reg>.
    Found 4-bit register for signal <phy_tx_bitcount>.
    Found 1-bit register for signal <phy_tx_busy>.
    Found 1-bit register for signal <fx2_serial_tx>.
    Found 32-bit register for signal <phy_phase_accumulator_tx>.
    Found 1-bit register for signal <phy_uart_clk_txen>.
    Found 1-bit register for signal <phy_source_valid>.
    Found 1-bit register for signal <phy_rx_r>.
    Found 1-bit register for signal <phy_rx_busy>.
    Found 4-bit register for signal <phy_rx_bitcount>.
    Found 8-bit register for signal <phy_source_payload_data>.
    Found 8-bit register for signal <phy_rx_reg>.
    Found 32-bit register for signal <phy_phase_accumulator_rx>.
    Found 1-bit register for signal <phy_uart_clk_rxen>.
    Found 1-bit register for signal <uart_tx_pending>.
    Found 1-bit register for signal <uart_tx_old_trigger>.
    Found 1-bit register for signal <uart_rx_pending>.
    Found 1-bit register for signal <uart_rx_old_trigger>.
    Found 4-bit register for signal <uart_tx_fifo_produce>.
    Found 4-bit register for signal <uart_tx_fifo_consume>.
    Found 5-bit register for signal <uart_tx_fifo_level>.
    Found 4-bit register for signal <uart_rx_fifo_produce>.
    Found 4-bit register for signal <uart_rx_fifo_consume>.
    Found 5-bit register for signal <uart_rx_fifo_level>.
    Found 1-bit register for signal <spiflash_clk>.
    Found 4-bit register for signal <spiflash_dqi>.
    Found 2-bit register for signal <spiflash_i1>.
    Found 32-bit register for signal <spiflash_sr>.
    Found 1-bit register for signal <spiflash_dq_oe>.
    Found 1-bit register for signal <spiflash_cs_n>.
    Found 1-bit register for signal <spiflash_bus_ack>.
    Found 8-bit register for signal <spiflash_counter>.
    Found 26-bit register for signal <front_panel_count>.
    Found 1-bit register for signal <phase_sys>.
    Found 32-bit register for signal <dfi_dfi_p0_rddata>.
    Found 1-bit register for signal <dfi_dfi_p0_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p1_rddata>.
    Found 1-bit register for signal <dfi_dfi_p1_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p2_rddata>.
    Found 1-bit register for signal <dfi_dfi_p2_rddata_valid>.
    Found 32-bit register for signal <dfi_dfi_p3_rddata>.
    Found 32-bit register for signal <sdram_phaseinjector0_status>.
    Found 32-bit register for signal <sdram_phaseinjector1_status>.
    Found 32-bit register for signal <sdram_phaseinjector2_status>.
    Found 32-bit register for signal <sdram_phaseinjector3_status>.
    Found 14-bit register for signal <sdram_cmd_payload_a>.
    Found 1-bit register for signal <sdram_cmd_payload_cas>.
    Found 1-bit register for signal <sdram_cmd_payload_ras>.
    Found 1-bit register for signal <sdram_cmd_payload_we>.
    Found 1-bit register for signal <sdram_seq_done>.
    Found 5-bit register for signal <sdram_counter>.
    Found 8-bit register for signal <sdram_count>.
    Found 2-bit register for signal <refresher_state>.
    Found 1-bit register for signal <sdram_bankmachine0_has_openrow>.
    Found 14-bit register for signal <sdram_bankmachine0_openrow>.
    Found 3-bit register for signal <sdram_bankmachine0_produce>.
    Found 3-bit register for signal <sdram_bankmachine0_consume>.
    Found 4-bit register for signal <sdram_bankmachine0_level>.
    Found 3-bit register for signal <sdram_bankmachine0_count>.
    Found 3-bit register for signal <bankmachine0_state>.
    Found 1-bit register for signal <sdram_bankmachine1_has_openrow>.
    Found 14-bit register for signal <sdram_bankmachine1_openrow>.
    Found 3-bit register for signal <sdram_bankmachine1_produce>.
    Found 3-bit register for signal <sdram_bankmachine1_consume>.
    Found 4-bit register for signal <sdram_bankmachine1_level>.
    Found 3-bit register for signal <sdram_bankmachine1_count>.
    Found 3-bit register for signal <bankmachine1_state>.
    Found 1-bit register for signal <sdram_bankmachine2_has_openrow>.
    Found 14-bit register for signal <sdram_bankmachine2_openrow>.
    Found 3-bit register for signal <sdram_bankmachine2_produce>.
    Found 3-bit register for signal <sdram_bankmachine2_consume>.
    Found 4-bit register for signal <sdram_bankmachine2_level>.
    Found 3-bit register for signal <sdram_bankmachine2_count>.
    Found 3-bit register for signal <bankmachine2_state>.
    Found 1-bit register for signal <sdram_bankmachine3_has_openrow>.
    Found 14-bit register for signal <sdram_bankmachine3_openrow>.
    Found 3-bit register for signal <sdram_bankmachine3_produce>.
    Found 3-bit register for signal <sdram_bankmachine3_consume>.
    Found 4-bit register for signal <sdram_bankmachine3_level>.
    Found 3-bit register for signal <sdram_bankmachine3_count>.
    Found 3-bit register for signal <bankmachine3_state>.
    Found 1-bit register for signal <sdram_bankmachine4_has_openrow>.
    Found 14-bit register for signal <sdram_bankmachine4_openrow>.
    Found 3-bit register for signal <sdram_bankmachine4_produce>.
    Found 3-bit register for signal <sdram_bankmachine4_consume>.
    Found 4-bit register for signal <sdram_bankmachine4_level>.
    Found 3-bit register for signal <sdram_bankmachine4_count>.
    Found 3-bit register for signal <bankmachine4_state>.
    Found 1-bit register for signal <sdram_bankmachine5_has_openrow>.
    Found 14-bit register for signal <sdram_bankmachine5_openrow>.
    Found 3-bit register for signal <sdram_bankmachine5_produce>.
    Found 3-bit register for signal <sdram_bankmachine5_consume>.
    Found 4-bit register for signal <sdram_bankmachine5_level>.
    Found 3-bit register for signal <sdram_bankmachine5_count>.
    Found 3-bit register for signal <bankmachine5_state>.
    Found 1-bit register for signal <sdram_bankmachine6_has_openrow>.
    Found 14-bit register for signal <sdram_bankmachine6_openrow>.
    Found 3-bit register for signal <sdram_bankmachine6_produce>.
    Found 3-bit register for signal <sdram_bankmachine6_consume>.
    Found 4-bit register for signal <sdram_bankmachine6_level>.
    Found 3-bit register for signal <sdram_bankmachine6_count>.
    Found 3-bit register for signal <bankmachine6_state>.
    Found 1-bit register for signal <sdram_bankmachine7_has_openrow>.
    Found 14-bit register for signal <sdram_bankmachine7_openrow>.
    Found 3-bit register for signal <sdram_bankmachine7_produce>.
    Found 3-bit register for signal <sdram_bankmachine7_consume>.
    Found 4-bit register for signal <sdram_bankmachine7_level>.
    Found 3-bit register for signal <sdram_bankmachine7_count>.
    Found 3-bit register for signal <bankmachine7_state>.
    Found 5-bit register for signal <sdram_time0>.
    Found 4-bit register for signal <sdram_time1>.
    Found 3-bit register for signal <sdram_choose_cmd_grant>.
    Found 3-bit register for signal <sdram_choose_req_grant>.
    Found 14-bit register for signal <sdram_dfi_p0_address>.
    Found 3-bit register for signal <sdram_dfi_p0_bank>.
    Found 1-bit register for signal <sdram_dfi_p0_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p0_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p0_we_n>.
    Found 1-bit register for signal <sdram_dfi_p0_rddata_en>.
    Found 14-bit register for signal <sdram_dfi_p1_address>.
    Found 3-bit register for signal <sdram_dfi_p1_bank>.
    Found 1-bit register for signal <sdram_dfi_p1_cas_n>.
    Found 1-bit register for signal <sdram_dfi_p1_ras_n>.
    Found 1-bit register for signal <sdram_dfi_p1_we_n>.
    Found 1-bit register for signal <sdram_dfi_p1_rddata_en>.
    Found 1-bit register for signal <sdram_dfi_p1_wrdata_en>.
    Found 3-bit register for signal <multiplexer_state>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_valid>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_ready>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_read>.
    Found 1-bit register for signal <sdram_bandwidth_cmd_is_write>.
    Found 24-bit register for signal <sdram_bandwidth_counter>.
    Found 1-bit register for signal <sdram_bandwidth_period>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_r>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_r>.
    Found 24-bit register for signal <sdram_bandwidth_nreads>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites>.
    Found 24-bit register for signal <sdram_bandwidth_nreads_status>.
    Found 24-bit register for signal <sdram_bandwidth_nwrites_status>.
    Found 1-bit register for signal <new_master_wdata_ready0>.
    Found 1-bit register for signal <new_master_wdata_ready1>.
    Found 1-bit register for signal <new_master_wdata_ready2>.
    Found 1-bit register for signal <new_master_wdata_ready3>.
    Found 1-bit register for signal <new_master_wdata_ready4>.
    Found 1-bit register for signal <new_master_wdata_ready5>.
    Found 1-bit register for signal <new_master_wdata_ready6>.
    Found 1-bit register for signal <new_master_wdata_ready7>.
    Found 1-bit register for signal <new_master_wdata_ready8>.
    Found 1-bit register for signal <new_master_wdata_ready9>.
    Found 1-bit register for signal <new_master_rdata_valid0>.
    Found 1-bit register for signal <new_master_rdata_valid1>.
    Found 1-bit register for signal <new_master_rdata_valid2>.
    Found 1-bit register for signal <new_master_rdata_valid3>.
    Found 1-bit register for signal <new_master_rdata_valid4>.
    Found 1-bit register for signal <new_master_rdata_valid15>.
    Found 1-bit register for signal <new_master_rdata_valid16>.
    Found 1-bit register for signal <new_master_rdata_valid17>.
    Found 1-bit register for signal <new_master_rdata_valid18>.
    Found 1-bit register for signal <new_master_rdata_valid19>.
    Found 1-bit register for signal <new_master_rdata_valid20>.
    Found 1-bit register for signal <new_master_rdata_valid21>.
    Found 1-bit register for signal <new_master_rdata_valid22>.
    Found 1-bit register for signal <new_master_rdata_valid23>.
    Found 1-bit register for signal <new_master_rdata_valid24>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
    Found 3-bit register for signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q>.
    Found 5-bit register for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
    Found 5-bit register for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q>.
    Found 3-bit register for signal <roundrobin0_grant>.
    Found 3-bit register for signal <roundrobin1_grant>.
    Found 3-bit register for signal <roundrobin2_grant>.
    Found 3-bit register for signal <roundrobin3_grant>.
    Found 3-bit register for signal <roundrobin4_grant>.
    Found 3-bit register for signal <roundrobin5_grant>.
    Found 3-bit register for signal <roundrobin6_grant>.
    Found 3-bit register for signal <roundrobin7_grant>.
    Found 2-bit register for signal <adr_offset_r>.
    Found 3-bit register for signal <cache_state>.
    Found 2-bit register for signal <litedramwishbonebridge_state>.
    Found 32-bit register for signal <ethmac_preamble_errors_status>.
    Found 32-bit register for signal <ethmac_crc_errors_status>.
    Found 1-bit register for signal <ethmac_ps_preamble_error_toggle_o_r>.
    Found 1-bit register for signal <ethmac_ps_crc_error_toggle_o_r>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q_binary>.
    Found 7-bit register for signal <ethmac_tx_cdc_graycounter0_q>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q_binary>.
    Found 7-bit register for signal <ethmac_rx_cdc_graycounter1_q>.
    Found 32-bit register for signal <ethmac_writer_counter>.
    Found 1-bit register for signal <ethmac_writer_slot>.
    Found 1-bit register for signal <ethmac_writer_fifo_produce>.
    Found 1-bit register for signal <ethmac_writer_fifo_consume>.
    Found 2-bit register for signal <ethmac_writer_fifo_level>.
    Found 3-bit register for signal <liteethmacsramwriter_state>.
    Found 32-bit register for signal <ethmac_writer_errors_status>.
    Found 11-bit register for signal <ethmac_reader_counter>.
    Found 1-bit register for signal <ethmac_reader_last_d>.
    Found 1-bit register for signal <ethmac_reader_done_pending>.
    Found 1-bit register for signal <ethmac_reader_fifo_produce>.
    Found 1-bit register for signal <ethmac_reader_fifo_consume>.
    Found 2-bit register for signal <ethmac_reader_fifo_level>.
    Found 2-bit register for signal <liteethmacsramreader_state>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack0>.
    Found 1-bit register for signal <ethmac_sram0_bus_ack1>.
    Found 1-bit register for signal <ethmac_sram1_bus_ack1>.
    Found 4-bit register for signal <ethmac_slave_sel_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi_in0_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in0_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_i>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in0_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in0_edid_sda_r>.
    Found 4-bit register for signal <hdmi_in0_edid_counter>.
    Found 8-bit register for signal <hdmi_in0_edid_din>.
    Found 1-bit register for signal <hdmi_in0_edid_is_read>.
    Found 7-bit register for signal <hdmi_in0_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in0_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in0_edid_data_bit>.
    Found 4-bit register for signal <edid0_state>.
    Found 1-bit register for signal <hdmi_in0_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer0_status>.
    Found 1-bit register for signal <hdmi_in0_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer1_status>.
    Found 1-bit register for signal <hdmi_in0_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in0_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in0_wer2_status>.
    Found 1-bit register for signal <hdmi_in0_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_in0_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in0_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi_in0_dma_current_address>.
    Found 24-bit register for signal <hdmi_in0_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi_in0_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in0_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi_in0_dma_fifo_level>.
    Found 2-bit register for signal <dma0_state>.
    Found 32-bit register for signal <hdmi_in0_freq_period_counter>.
    Found 6-bit register for signal <hdmi_in0_freq_gray_decoder_o>.
    Found 6-bit register for signal <hdmi_in0_freq_sampler_i_d>.
    Found 32-bit register for signal <hdmi_in0_freq_sampler_counter>.
    Found 32-bit register for signal <hdmi_in0_freq_sampler_value>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_drv_reg>.
    Found 6-bit register for signal <hdmi_in1_edid_samp_count>.
    Found 1-bit register for signal <hdmi_in1_edid_samp_carry>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_i>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_i>.
    Found 1-bit register for signal <hdmi_in1_edid_scl_r>.
    Found 1-bit register for signal <hdmi_in1_edid_sda_r>.
    Found 4-bit register for signal <hdmi_in1_edid_counter>.
    Found 8-bit register for signal <hdmi_in1_edid_din>.
    Found 1-bit register for signal <hdmi_in1_edid_is_read>.
    Found 7-bit register for signal <hdmi_in1_edid_offset_counter>.
    Found 1-bit register for signal <hdmi_in1_edid_data_drv>.
    Found 1-bit register for signal <hdmi_in1_edid_data_bit>.
    Found 4-bit register for signal <edid1_state>.
    Found 1-bit register for signal <hdmi_in1_pll_drdy_status>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture0_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer0_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer0_status>.
    Found 1-bit register for signal <hdmi_in1_wer0_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture1_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer1_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer1_status>.
    Found 1-bit register for signal <hdmi_in1_wer1_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_sys_delay_master_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_sys_delay_slave_pending>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_master_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_delay_slave_done_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_master_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_cal_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_slave_rst_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_inc_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_delay_dec_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_s6datacapture2_do_reset_lateness_toggle_i>.
    Found 24-bit register for signal <hdmi_in1_wer2_wer_counter_sys>.
    Found 24-bit register for signal <hdmi_in1_wer2_status>.
    Found 1-bit register for signal <hdmi_in1_wer2_toggle_o_r>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_mask>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
    Found 10-bit register for signal <hdmi_in1_frame_fifo_graycounter1_q>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_toggle_i>.
    Found 1-bit register for signal <hdmi_in1_frame_overflow_reset_ack_toggle_o_r>.
    Found 24-bit register for signal <hdmi_in1_dma_current_address>.
    Found 24-bit register for signal <hdmi_in1_dma_mwords_remaining>.
    Found 1-bit register for signal <hdmi_in1_dma_slot_array_current_slot>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_produce>.
    Found 4-bit register for signal <hdmi_in1_dma_fifo_consume>.
    Found 5-bit register for signal <hdmi_in1_dma_fifo_level>.
    Found 2-bit register for signal <dma1_state>.
    Found 32-bit register for signal <hdmi_in1_freq_period_counter>.
    Found 6-bit register for signal <hdmi_in1_freq_gray_decoder_o>.
    Found 6-bit register for signal <hdmi_in1_freq_sampler_i_d>.
    Found 32-bit register for signal <hdmi_in1_freq_sampler_counter>.
    Found 32-bit register for signal <hdmi_in1_freq_sampler_value>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out0_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi_out0_core_toggle_i>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_remaining_bits>.
    Found 10-bit register for signal <hdmi_out0_driver_clocking_sr>.
    Found 4-bit register for signal <hdmi_out0_driver_clocking_busy_counter>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_drdy_status>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
    Found 2-bit register for signal <hdmi_out1_core_initiator_cdc_graycounter0_q>.
    Found 1-bit register for signal <hdmi_out1_core_toggle_i>.
    Found 1-bit register for signal <videosoc_grant>.
    Found 6-bit register for signal <videosoc_slave_sel_r>.
    Found 8-bit register for signal <videosoc_interface0_bank_bus_dat_r>.
    Found 1-bit register for signal <ethmac_writer_storage_full>.
    Found 1-bit register for signal <ethmac_reader_slot_storage_full>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<10>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<9>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<8>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<7>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<6>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<5>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<4>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<3>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<2>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<1>>.
    Found 1-bit register for signal <ethmac_reader_length_storage_full<0>>.
    Found 1-bit register for signal <ethmac_reader_eventmanager_storage_full>.
    Found 8-bit register for signal <videosoc_interface1_bank_bus_dat_r>.
    Found 1-bit register for signal <ethphy_crg_storage_full>.
    Found 3-bit register for signal <ethphy_mdio_storage_full>.
    Found 8-bit register for signal <videosoc_interface2_bank_bus_dat_r>.
    Found 2-bit register for signal <front_panel_leds_storage_full>.
    Found 1-bit register for signal <videosoc_sram0_sel_r>.
    Found 8-bit register for signal <videosoc_interface3_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in0_hpd_en>.
    Found 1-bit register for signal <hdmi_in0_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in0_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in0_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in0_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in0_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in0_dma_slot_array_storage_full>.
    Found 8-bit register for signal <videosoc_interface4_bank_bus_dat_r>.
    Found 1-bit register for signal <videosoc_sram1_sel_r>.
    Found 8-bit register for signal <videosoc_interface5_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_in1_hpd_en>.
    Found 1-bit register for signal <hdmi_in1_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_in1_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_in1_pll_dat_w_storage_full<0>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<27>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<26>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<25>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<24>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<23>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<22>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<21>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<20>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<19>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<18>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<17>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<16>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<15>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<14>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<13>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<12>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<11>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<10>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<9>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<8>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<7>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<6>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<5>>.
    Found 1-bit register for signal <hdmi_in1_dma_frame_size_storage_full<4>>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot0_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot0_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_slot1_status_storage_full>.
    Found 28-bit register for signal <hdmi_in1_dma_slot_array_slot1_address_storage_full>.
    Found 2-bit register for signal <hdmi_in1_dma_slot_array_storage_full>.
    Found 8-bit register for signal <videosoc_interface6_bank_bus_dat_r>.
    Found 8-bit register for signal <videosoc_interface7_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_out0_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out0_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank7_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank7_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank7_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank7_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank7_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank7_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank7_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank7_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi_out0_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi_out0_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank7_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi_out0_core_initiator_csrstorage9_storage_full>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_cmd_data_storage_full<0>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_reset_storage_full>.
    Found 5-bit register for signal <hdmi_out0_driver_clocking_pll_adr_storage_full>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<15>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<14>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<13>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<12>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<11>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<10>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<9>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<8>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<7>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<6>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<5>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<4>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<3>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<2>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<1>>.
    Found 1-bit register for signal <hdmi_out0_driver_clocking_pll_dat_w_storage_full<0>>.
    Found 8-bit register for signal <i2c0_storage_full>.
    Found 8-bit register for signal <videosoc_interface8_bank_bus_dat_r>.
    Found 1-bit register for signal <hdmi_out1_core_underflow_enable_storage_full>.
    Found 1-bit register for signal <hdmi_out1_core_initiator_enable_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_hres_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage0_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_hsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage1_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_hsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage2_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_hscan_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage3_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_vres_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage4_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_vsync_start_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage5_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_vsync_end_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage6_storage_full>.
    Found 4-bit register for signal <videosoc_csrbank8_core_initiator_vscan_backstore>.
    Found 12-bit register for signal <hdmi_out1_core_initiator_csrstorage7_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_base_backstore<0>>.
    Found 32-bit register for signal <hdmi_out1_core_initiator_csrstorage8_storage_full>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<23>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<22>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<21>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<20>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<19>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<18>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<17>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<16>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<15>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<14>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<13>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<12>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<11>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<10>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<9>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<8>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<7>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<6>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<5>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<4>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<3>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<2>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<1>>.
    Found 1-bit register for signal <videosoc_csrbank8_core_initiator_length_backstore<0>>.
    Found 32-bit register for signal <hdmi_out1_core_initiator_csrstorage9_storage_full>.
    Found 8-bit register for signal <i2c1_storage_full>.
    Found 1-bit register for signal <videosoc_sram2_sel_r>.
    Found 8-bit register for signal <videosoc_interface9_bank_bus_dat_r>.
    Found 8-bit register for signal <videosoc_interface10_bank_bus_dat_r>.
    Found 8-bit register for signal <opsis_i2c_master_storage_full>.
    Found 1-bit register for signal <opsis_i2c_fx2_reset_storage_full>.
    Found 8-bit register for signal <opsis_i2c_shift_reg_storage_full>.
    Found 2-bit register for signal <opsis_i2c_status_storage_full>.
    Found 7-bit register for signal <opsis_i2c_slave_addr_storage_full>.
    Found 1-bit register for signal <opsis_i2c_slave_addr_re>.
    Found 1-bit register for signal <opsisi2c_storage_full>.
    Found 8-bit register for signal <videosoc_interface11_bank_bus_dat_r>.
    Found 4-bit register for signal <sdram_storage_full>.
    Found 6-bit register for signal <sdram_phaseinjector0_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector0_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector0_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector1_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector1_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector1_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector2_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector2_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector2_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector2_wrdata_storage_full<0>>.
    Found 6-bit register for signal <sdram_phaseinjector3_command_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector3_address_storage_full<0>>.
    Found 3-bit register for signal <sdram_phaseinjector3_baddress_storage_full>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<31>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<30>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<29>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<28>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<27>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<26>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<25>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<24>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<23>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<22>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<21>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<20>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<19>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<18>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<17>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<16>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<15>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<14>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<13>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<12>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<11>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<10>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<9>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<8>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<7>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<6>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<5>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<4>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<3>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<2>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<1>>.
    Found 1-bit register for signal <sdram_phaseinjector3_wrdata_storage_full<0>>.
    Found 8-bit register for signal <videosoc_interface12_bank_bus_dat_r>.
    Found 4-bit register for signal <spiflash_bitbang_storage_full>.
    Found 1-bit register for signal <spiflash_bitbang_en_storage_full>.
    Found 8-bit register for signal <videosoc_interface13_bank_bus_dat_r>.
    Found 1-bit register for signal <videosoc_load_storage_full<31>>.
    Found 1-bit register for signal <videosoc_load_storage_full<30>>.
    Found 1-bit register for signal <videosoc_load_storage_full<29>>.
    Found 1-bit register for signal <videosoc_load_storage_full<28>>.
    Found 1-bit register for signal <videosoc_load_storage_full<27>>.
    Found 1-bit register for signal <videosoc_load_storage_full<26>>.
    Found 1-bit register for signal <videosoc_load_storage_full<25>>.
    Found 1-bit register for signal <videosoc_load_storage_full<24>>.
    Found 1-bit register for signal <videosoc_load_storage_full<23>>.
    Found 1-bit register for signal <videosoc_load_storage_full<22>>.
    Found 1-bit register for signal <videosoc_load_storage_full<21>>.
    Found 1-bit register for signal <videosoc_load_storage_full<20>>.
    Found 1-bit register for signal <videosoc_load_storage_full<19>>.
    Found 1-bit register for signal <videosoc_load_storage_full<18>>.
    Found 1-bit register for signal <videosoc_load_storage_full<17>>.
    Found 1-bit register for signal <videosoc_load_storage_full<16>>.
    Found 1-bit register for signal <videosoc_load_storage_full<15>>.
    Found 1-bit register for signal <videosoc_load_storage_full<14>>.
    Found 1-bit register for signal <videosoc_load_storage_full<13>>.
    Found 1-bit register for signal <videosoc_load_storage_full<12>>.
    Found 1-bit register for signal <videosoc_load_storage_full<11>>.
    Found 1-bit register for signal <videosoc_load_storage_full<10>>.
    Found 1-bit register for signal <videosoc_load_storage_full<9>>.
    Found 1-bit register for signal <videosoc_load_storage_full<8>>.
    Found 1-bit register for signal <videosoc_load_storage_full<7>>.
    Found 1-bit register for signal <videosoc_load_storage_full<6>>.
    Found 1-bit register for signal <videosoc_load_storage_full<5>>.
    Found 1-bit register for signal <videosoc_load_storage_full<4>>.
    Found 1-bit register for signal <videosoc_load_storage_full<3>>.
    Found 1-bit register for signal <videosoc_load_storage_full<2>>.
    Found 1-bit register for signal <videosoc_load_storage_full<1>>.
    Found 1-bit register for signal <videosoc_load_storage_full<0>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<31>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<30>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<29>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<28>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<27>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<26>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<25>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<24>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<23>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<22>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<21>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<20>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<19>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<18>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<17>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<16>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<15>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<14>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<13>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<12>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<11>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<10>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<9>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<8>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<7>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<6>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<5>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<4>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<3>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<2>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<1>>.
    Found 1-bit register for signal <videosoc_reload_storage_full<0>>.
    Found 1-bit register for signal <videosoc_en_storage_full>.
    Found 1-bit register for signal <videosoc_eventmanager_storage_full>.
    Found 8-bit register for signal <videosoc_interface14_bank_bus_dat_r>.
    Found 2-bit register for signal <uart_storage_full>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl0_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl1_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl2_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl3_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl4_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl5_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl6_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl8_regs1>.
    Found 7-bit register for signal <xilinxmultiregimpl9_regs0>.
    Found 7-bit register for signal <xilinxmultiregimpl9_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl11_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl12_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl13_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl14_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl15_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl22_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl22_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl24_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl25_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl25_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl26_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl27_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl28_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl35_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl35_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl37_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl38_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl38_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl39_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl40_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl41_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl48_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl48_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl50_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl51_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl51_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl52_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl53_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl54_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl54_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl55_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl55_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl56_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl56_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl58_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl60_regs1>.
    Found 6-bit register for signal <xilinxmultiregimpl61_regs0>.
    Found 6-bit register for signal <xilinxmultiregimpl61_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl62_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl63_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl64_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl65_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl66_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl73_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl73_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl75_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl76_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl76_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl77_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl78_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl79_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl86_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl86_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl88_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl89_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl89_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl90_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl91_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl92_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl99_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl99_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl101_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl101_regs1>.
    Found 4-bit register for signal <xilinxmultiregimpl102_regs0>.
    Found 4-bit register for signal <xilinxmultiregimpl102_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl103_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl104_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl105_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl105_regs1>.
    Found 11-bit register for signal <xilinxmultiregimpl106_regs0>.
    Found 11-bit register for signal <xilinxmultiregimpl106_regs1>.
    Found 10-bit register for signal <xilinxmultiregimpl107_regs0>.
    Found 10-bit register for signal <xilinxmultiregimpl107_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl109_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl109_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl111_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl111_regs1>.
    Found 6-bit register for signal <xilinxmultiregimpl112_regs0>.
    Found 6-bit register for signal <xilinxmultiregimpl112_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl113_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl113_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl116_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl116_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl118_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl118_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl119_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl119_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl121_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl121_regs1>.
    Found 3-bit register for signal <xilinxmultiregimpl122_regs0>.
    Found 3-bit register for signal <xilinxmultiregimpl122_regs1>.
    Found 5-bit register for signal <xilinxmultiregimpl125_regs0>.
    Found 5-bit register for signal <xilinxmultiregimpl125_regs1>.
    Found 2-bit register for signal <xilinxmultiregimpl127_regs0>.
    Found 2-bit register for signal <xilinxmultiregimpl127_regs1>.
    Found 1-bit register for signal <xilinxmultiregimpl128_regs0>.
    Found 1-bit register for signal <xilinxmultiregimpl128_regs1>.
    Found 1-bit register for signal <phase_sel>.
    Found 1-bit register for signal <phase_sys2x>.
    Found 1-bit register for signal <wr_data_en_d>.
    Found 2-bit register for signal <rddata_valid>.
    Found 32-bit register for signal <rddata0>.
    Found 32-bit register for signal <rddata1>.
    Found 1-bit register for signal <half_rate_phy_phase_sys>.
    Found 1-bit register for signal <half_rate_phy_bitslip_inc>.
    Found 4-bit register for signal <half_rate_phy_bitslip_cnt>.
    Found 32-bit register for signal <half_rate_phy_record2_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record2_wrdata_mask>.
    Found 32-bit register for signal <half_rate_phy_record3_wrdata>.
    Found 4-bit register for signal <half_rate_phy_record3_wrdata_mask>.
    Found 1-bit register for signal <half_rate_phy_drive_dq_n1>.
    Found 1-bit register for signal <half_rate_phy_wrdata_en_d>.
    Found 6-bit register for signal <half_rate_phy_rddata_sr>.
    Found 13-bit register for signal <memadr>.
    Found 12-bit register for signal <memadr_1>.
    Found 4-bit register for signal <memadr_2>.
    Found 9-bit register for signal <memadr_3>.
    Found 6-bit register for signal <memadr_6>.
    Found 6-bit register for signal <memadr_8>.
    Found 9-bit register for signal <memadr_10>.
    Found 7-bit register for signal <memadr_13>.
    Found 7-bit register for signal <memadr_14>.
    Found 9-bit register for signal <memadr_19>.
    Found 7-bit register for signal <memadr_20>.
    Found 9-bit register for signal <memadr_26>.
    Found 2-bit register for signal <memadr_28>.
    Found 4-bit register for signal <memadr_30>.
    Found 1-bit register for signal <memadr_32>.
    Found 18-bit register for signal <memdat_17>.
    Found 2-bit register for signal <memadr_34>.
    Found 4-bit register for signal <memadr_36>.
    Found 1-bit register for signal <memadr_38>.
    Found 18-bit register for signal <memdat_23>.
    Found 9-bit register for signal <memadr_39>.
    Found finite state machine <FSM_0> for signal <liteethmaccrc32checker_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_rx_clk (rising_edge)                       |
    | Reset              | eth_rx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_1> for signal <liteethmacpreambleinserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_2> for signal <liteethmaccrc32inserter_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 2                                              |
    | Clock              | eth_tx_clk (rising_edge)                       |
    | Reset              | eth_tx_rst (positive)                          |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_3> for signal <opsisi2c_state>.
    -----------------------------------------------------------------------
    | States             | 13                                             |
    | Transitions        | 85                                             |
    | Inputs             | 10                                             |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_4> for signal <refresher_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 6                                              |
    | Inputs             | 4                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_5> for signal <bankmachine0_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_6> for signal <bankmachine1_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_7> for signal <bankmachine2_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_8> for signal <bankmachine3_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_9> for signal <bankmachine4_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_10> for signal <bankmachine5_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_11> for signal <bankmachine6_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_12> for signal <bankmachine7_state>.
    -----------------------------------------------------------------------
    | States             | 6                                              |
    | Transitions        | 14                                             |
    | Inputs             | 6                                              |
    | Outputs            | 7                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_13> for signal <sdram_choose_cmd_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_14> for signal <sdram_choose_req_grant>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 26248                                          |
    | Inputs             | 25                                             |
    | Outputs            | 14                                             |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_16> for signal <roundrobin0_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_17> for signal <roundrobin1_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_18> for signal <roundrobin2_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_19> for signal <roundrobin3_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_20> for signal <roundrobin4_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_21> for signal <roundrobin5_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_22> for signal <roundrobin6_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_23> for signal <roundrobin7_grant>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 933                                            |
    | Inputs             | 19                                             |
    | Outputs            | 8                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_24> for signal <cache_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 12                                             |
    | Inputs             | 7                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_25> for signal <litedramwishbonebridge_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 9                                              |
    | Inputs             | 5                                              |
    | Outputs            | 3                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_26> for signal <liteethmacsramwriter_state>.
    -----------------------------------------------------------------------
    | States             | 5                                              |
    | Transitions        | 13                                             |
    | Inputs             | 6                                              |
    | Outputs            | 4                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_27> for signal <liteethmacsramreader_state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 7                                              |
    | Inputs             | 3                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_28> for signal <edid0_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_29> for signal <dma0_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_30> for signal <edid1_state>.
    -----------------------------------------------------------------------
    | States             | 11                                             |
    | Transitions        | 66                                             |
    | Inputs             | 8                                              |
    | Outputs            | 5                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 0000                                           |
    | Power Up State     | 0000                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_31> for signal <dma1_state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 11                                             |
    | Inputs             | 8                                              |
    | Outputs            | 2                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 00                                             |
    | Power Up State     | 00                                             |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found finite state machine <FSM_15> for signal <multiplexer_state>.
    -----------------------------------------------------------------------
    | States             | 8                                              |
    | Transitions        | 57                                             |
    | Inputs             | 13                                             |
    | Outputs            | 6                                              |
    | Clock              | sys_clk (rising_edge)                          |
    | Reset              | sys_rst (positive)                             |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Power Up State     | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 6-bit subtractor for signal <hdmi_in0_freq_sampler_counter_inc> created at line 13095.
    Found 6-bit subtractor for signal <hdmi_in1_freq_sampler_counter_inc> created at line 13833.
    Found 27-bit subtractor for signal <hdmi_out0_core_dmareader_length[26]_GND_1_o_sub_2250_OUT> created at line 14095.
    Found 27-bit subtractor for signal <hdmi_out1_core_dmareader_length[26]_GND_1_o_sub_2410_OUT> created at line 14568.
    Found 3-bit subtractor for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_sub_4361_OUT> created at line 19039.
    Found 2-bit subtractor for signal <ethmac_crc32_inserter_cnt[1]_GND_1_o_sub_4406_OUT> created at line 19146.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_4770_OUT> created at line 19722.
    Found 9-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_4771_OUT> created at line 19723.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4776_OUT> created at line 19728.
    Found 12-bit subtractor for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4777_OUT> created at line 19729.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_sub_5048_OUT> created at line 20042.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_sub_5054_OUT> created at line 20090.
    Found 8-bit subtractor for signal <hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_sub_5060_OUT> created at line 20138.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_mux_5413_OUT> created at line 20777.
    Found 9-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_mux_5414_OUT> created at line 20778.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5419_OUT> created at line 20783.
    Found 12-bit subtractor for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5420_OUT> created at line 20784.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_sub_5691_OUT> created at line 21097.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_sub_5697_OUT> created at line 21145.
    Found 8-bit subtractor for signal <hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_sub_5703_OUT> created at line 21193.
    Found 3-bit subtractor for signal <hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_sub_5735_OUT> created at line 21334.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_sub_5767_OUT> created at line 21419.
    Found 13-bit subtractor for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_sub_5776_OUT> created at line 21441.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_sub_5786_OUT> created at line 21467.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_sub_5795_OUT> created at line 21482.
    Found 3-bit subtractor for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_sub_5804_OUT> created at line 21497.
    Found 9-bit subtractor for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_mux_5850_OUT> created at line 21554.
    Found 9-bit subtractor for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_mux_5851_OUT> created at line 21555.
    Found 9-bit subtractor for signal <hdmi_out0_y_minus_yoffset[8]_GND_1_o_mux_5852_OUT> created at line 21556.
    Found 3-bit subtractor for signal <hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_sub_6148_OUT> created at line 21793.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_sub_6180_OUT> created at line 21878.
    Found 13-bit subtractor for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_sub_6189_OUT> created at line 21900.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_sub_6199_OUT> created at line 21926.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_sub_6208_OUT> created at line 21941.
    Found 3-bit subtractor for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_sub_6217_OUT> created at line 21956.
    Found 9-bit subtractor for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_mux_6263_OUT> created at line 22013.
    Found 9-bit subtractor for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_mux_6264_OUT> created at line 22014.
    Found 9-bit subtractor for signal <hdmi_out1_y_minus_yoffset[8]_GND_1_o_mux_6265_OUT> created at line 22015.
    Found 11-bit subtractor for signal <crg_por[10]_GND_1_o_sub_6553_OUT> created at line 22231.
    Found 32-bit subtractor for signal <videosoc_value[31]_GND_1_o_sub_6578_OUT> created at line 22342.
    Found 5-bit subtractor for signal <uart_tx_fifo_level[4]_GND_1_o_sub_6638_OUT> created at line 22508.
    Found 5-bit subtractor for signal <uart_rx_fifo_level[4]_GND_1_o_sub_6647_OUT> created at line 22523.
    Found 26-bit subtractor for signal <front_panel_count[25]_GND_1_o_sub_6671_OUT> created at line 22570.
    Found 8-bit subtractor for signal <sdram_count[7]_GND_1_o_sub_6687_OUT> created at line 22626.
    Found 4-bit subtractor for signal <sdram_bankmachine0_level[3]_GND_1_o_sub_6698_OUT> created at line 22652.
    Found 3-bit subtractor for signal <sdram_bankmachine0_count[2]_GND_1_o_sub_6701_OUT> created at line 22657.
    Found 4-bit subtractor for signal <sdram_bankmachine1_level[3]_GND_1_o_sub_6712_OUT> created at line 22683.
    Found 3-bit subtractor for signal <sdram_bankmachine1_count[2]_GND_1_o_sub_6715_OUT> created at line 22688.
    Found 4-bit subtractor for signal <sdram_bankmachine2_level[3]_GND_1_o_sub_6726_OUT> created at line 22714.
    Found 3-bit subtractor for signal <sdram_bankmachine2_count[2]_GND_1_o_sub_6729_OUT> created at line 22719.
    Found 4-bit subtractor for signal <sdram_bankmachine3_level[3]_GND_1_o_sub_6740_OUT> created at line 22745.
    Found 3-bit subtractor for signal <sdram_bankmachine3_count[2]_GND_1_o_sub_6743_OUT> created at line 22750.
    Found 4-bit subtractor for signal <sdram_bankmachine4_level[3]_GND_1_o_sub_6754_OUT> created at line 22776.
    Found 3-bit subtractor for signal <sdram_bankmachine4_count[2]_GND_1_o_sub_6757_OUT> created at line 22781.
    Found 4-bit subtractor for signal <sdram_bankmachine5_level[3]_GND_1_o_sub_6768_OUT> created at line 22807.
    Found 3-bit subtractor for signal <sdram_bankmachine5_count[2]_GND_1_o_sub_6771_OUT> created at line 22812.
    Found 4-bit subtractor for signal <sdram_bankmachine6_level[3]_GND_1_o_sub_6782_OUT> created at line 22838.
    Found 3-bit subtractor for signal <sdram_bankmachine6_count[2]_GND_1_o_sub_6785_OUT> created at line 22843.
    Found 4-bit subtractor for signal <sdram_bankmachine7_level[3]_GND_1_o_sub_6796_OUT> created at line 22869.
    Found 3-bit subtractor for signal <sdram_bankmachine7_count[2]_GND_1_o_sub_6799_OUT> created at line 22874.
    Found 5-bit subtractor for signal <sdram_time0[4]_GND_1_o_sub_6802_OUT> created at line 22884.
    Found 4-bit subtractor for signal <sdram_time1[3]_GND_1_o_sub_6805_OUT> created at line 22891.
    Found 2-bit subtractor for signal <ethmac_writer_fifo_level[1]_GND_1_o_sub_7205_OUT> created at line 24211.
    Found 2-bit subtractor for signal <ethmac_reader_fifo_level[1]_GND_1_o_sub_7216_OUT> created at line 24244.
    Found 24-bit subtractor for signal <hdmi_in0_dma_mwords_remaining[23]_GND_1_o_sub_7246_OUT> created at line 24488.
    Found 5-bit subtractor for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_sub_7257_OUT> created at line 24511.
    Found 24-bit subtractor for signal <hdmi_in1_dma_mwords_remaining[23]_GND_1_o_sub_7292_OUT> created at line 24751.
    Found 5-bit subtractor for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_sub_7303_OUT> created at line 24774.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_remaining_bits[3]_GND_1_o_sub_7311_OUT> created at line 24801.
    Found 4-bit subtractor for signal <hdmi_out0_driver_clocking_busy_counter[3]_GND_1_o_sub_7316_OUT> created at line 24809.
    Found 3-bit adder for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1311_OUT> created at line 10250.
    Found 3-bit adder for signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1314_OUT> created at line 10266.
    Found 5-bit adder for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1331_OUT> created at line 10315.
    Found 5-bit adder for signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1334_OUT> created at line 10331.
    Found 3-bit adder for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary[2]_GND_1_o_add_1378_OUT> created at line 10571.
    Found 3-bit adder for signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary[2]_GND_1_o_add_1381_OUT> created at line 10587.
    Found 5-bit adder for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary[4]_GND_1_o_add_1398_OUT> created at line 10636.
    Found 5-bit adder for signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary[4]_GND_1_o_add_1401_OUT> created at line 10652.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1592_OUT> created at line 11755.
    Found 7-bit adder for signal <ethmac_tx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1595_OUT> created at line 11771.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter0_q_binary[6]_GND_1_o_add_1614_OUT> created at line 11812.
    Found 7-bit adder for signal <ethmac_rx_cdc_graycounter1_q_binary[6]_GND_1_o_add_1617_OUT> created at line 11828.
    Found 32-bit adder for signal <ethmac_writer_errors_status[31]_GND_1_o_add_1668_OUT> created at line 12110.
    Found 11-bit adder for signal <ethmac_reader_counter[10]_GND_1_o_add_1697_OUT> created at line 12151.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_1904_OUT> created at line 12862.
    Found 10-bit adder for signal <hdmi_in0_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_1907_OUT> created at line 12878.
    Found 6-bit adder for signal <hdmi_in0_freq_q_next_binary> created at line 13070.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter0_q_binary[9]_GND_1_o_add_2102_OUT> created at line 13600.
    Found 10-bit adder for signal <hdmi_in1_frame_fifo_graycounter1_q_binary[9]_GND_1_o_add_2105_OUT> created at line 13616.
    Found 6-bit adder for signal <hdmi_in1_freq_q_next_binary> created at line 13808.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2223_OUT> created at line 13970.
    Found 2-bit adder for signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2226_OUT> created at line 13986.
    Found 27-bit adder for signal <hdmi_out0_core_dmareader_sink_sink_payload_address> created at line 14017.
    Found 27-bit adder for signal <hdmi_out0_core_dmareader_offset[26]_GND_1_o_add_2248_OUT> created at line 14093.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary[1]_GND_1_o_add_2383_OUT> created at line 14443.
    Found 2-bit adder for signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary[1]_GND_1_o_add_2386_OUT> created at line 14459.
    Found 27-bit adder for signal <hdmi_out1_core_dmareader_sink_sink_payload_address> created at line 14490.
    Found 27-bit adder for signal <hdmi_out1_core_dmareader_offset[26]_GND_1_o_add_2408_OUT> created at line 14566.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_produce[2]_GND_1_o_add_4351_OUT> created at line 19023.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_consume[2]_GND_1_o_add_4355_OUT> created at line 19030.
    Found 3-bit adder for signal <ethmac_crc32_checker_syncfifo_level[2]_GND_1_o_add_4358_OUT> created at line 19035.
    Found 2-bit adder for signal <ethmac_rx_converter_converter_demux[1]_GND_1_o_add_4367_OUT> created at line 19062.
    Found 4-bit adder for signal <ethmac_tx_gap_inserter_counter[3]_GND_1_o_add_4399_OUT> created at line 19130.
    Found 3-bit adder for signal <ethmac_preamble_inserter_cnt[2]_GND_1_o_add_4402_OUT> created at line 19138.
    Found 16-bit adder for signal <ethmac_padding_inserter_counter[15]_GND_1_o_add_4410_OUT> created at line 19160.
    Found 2-bit adder for signal <ethmac_tx_converter_converter_mux[1]_GND_1_o_add_4413_OUT> created at line 19177.
    Found 3-bit adder for signal <hdmi_in0_charsync0_control_counter[2]_GND_1_o_add_4494_OUT> created at line 19256.
    Found 2-bit adder for signal <n19336[1:0]> created at line 19264.
    Found 3-bit adder for signal <n19339[2:0]> created at line 19264.
    Found 25-bit adder for signal <n19356> created at line 19267.
    Found 24-bit adder for signal <hdmi_in0_wer0_wer_counter[23]_GND_1_o_add_4511_OUT> created at line 19274.
    Found 3-bit adder for signal <hdmi_in0_charsync1_control_counter[2]_GND_1_o_add_4575_OUT> created at line 19356.
    Found 2-bit adder for signal <n19363[1:0]> created at line 19364.
    Found 3-bit adder for signal <n19366[2:0]> created at line 19364.
    Found 25-bit adder for signal <n19383> created at line 19367.
    Found 24-bit adder for signal <hdmi_in0_wer1_wer_counter[23]_GND_1_o_add_4592_OUT> created at line 19374.
    Found 3-bit adder for signal <hdmi_in0_charsync2_control_counter[2]_GND_1_o_add_4656_OUT> created at line 19456.
    Found 2-bit adder for signal <n19390[1:0]> created at line 19464.
    Found 3-bit adder for signal <n19393[2:0]> created at line 19464.
    Found 25-bit adder for signal <n19410> created at line 19467.
    Found 24-bit adder for signal <hdmi_in0_wer2_wer_counter[23]_GND_1_o_add_4673_OUT> created at line 19474.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_produce[2]_GND_1_o_add_4685_OUT> created at line 19518.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer0_consume[2]_GND_1_o_add_4686_OUT> created at line 19520.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_produce[2]_GND_1_o_add_4688_OUT> created at line 19522.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer1_consume[2]_GND_1_o_add_4689_OUT> created at line 19524.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_produce[2]_GND_1_o_add_4691_OUT> created at line 19526.
    Found 3-bit adder for signal <hdmi_in0_chansync_syncbuffer2_consume[2]_GND_1_o_add_4692_OUT> created at line 19528.
    Found 11-bit adder for signal <hdmi_in0_resdetection_hcounter[10]_GND_1_o_add_4697_OUT> created at line 19543.
    Found 11-bit adder for signal <hdmi_in0_resdetection_vcounter[10]_GND_1_o_add_4701_OUT> created at line 19559.
    Found 3-bit adder for signal <hdmi_in0_frame_pack_counter[2]_GND_1_o_add_4716_OUT> created at line 19624.
    Found 18-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4725_OUT> created at line 19726.
    Found 17-bit adder for signal <n16160> created at line 19727.
    Found 11-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_hdmi_in0_frame_rgb2ycbcr_yraw_r1[10]_mux_4782_OUT> created at line 19734.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_hdmi_in0_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_4783_OUT> created at line 19735.
    Found 12-bit adder for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_hdmi_in0_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_4784_OUT> created at line 19736.
    Found 9-bit adder for signal <n18498> created at line 19802.
    Found 9-bit adder for signal <n18499> created at line 19803.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture0_lateness[7]_GND_1_o_add_5049_OUT> created at line 20045.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture1_lateness[7]_GND_1_o_add_5055_OUT> created at line 20093.
    Found 8-bit adder for signal <hdmi_in0_s6datacapture2_lateness[7]_GND_1_o_add_5061_OUT> created at line 20141.
    Found 3-bit adder for signal <hdmi_in1_charsync0_control_counter[2]_GND_1_o_add_5137_OUT> created at line 20311.
    Found 2-bit adder for signal <n19459[1:0]> created at line 20319.
    Found 3-bit adder for signal <n19462[2:0]> created at line 20319.
    Found 25-bit adder for signal <n19479> created at line 20322.
    Found 24-bit adder for signal <hdmi_in1_wer0_wer_counter[23]_GND_1_o_add_5154_OUT> created at line 20329.
    Found 3-bit adder for signal <hdmi_in1_charsync1_control_counter[2]_GND_1_o_add_5218_OUT> created at line 20411.
    Found 2-bit adder for signal <n19486[1:0]> created at line 20419.
    Found 3-bit adder for signal <n19489[2:0]> created at line 20419.
    Found 25-bit adder for signal <n19506> created at line 20422.
    Found 24-bit adder for signal <hdmi_in1_wer1_wer_counter[23]_GND_1_o_add_5235_OUT> created at line 20429.
    Found 3-bit adder for signal <hdmi_in1_charsync2_control_counter[2]_GND_1_o_add_5299_OUT> created at line 20511.
    Found 2-bit adder for signal <n19513[1:0]> created at line 20519.
    Found 3-bit adder for signal <n19516[2:0]> created at line 20519.
    Found 25-bit adder for signal <n19533> created at line 20522.
    Found 24-bit adder for signal <hdmi_in1_wer2_wer_counter[23]_GND_1_o_add_5316_OUT> created at line 20529.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_produce[2]_GND_1_o_add_5328_OUT> created at line 20573.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer0_consume[2]_GND_1_o_add_5329_OUT> created at line 20575.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_produce[2]_GND_1_o_add_5331_OUT> created at line 20577.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer1_consume[2]_GND_1_o_add_5332_OUT> created at line 20579.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_produce[2]_GND_1_o_add_5334_OUT> created at line 20581.
    Found 3-bit adder for signal <hdmi_in1_chansync_syncbuffer2_consume[2]_GND_1_o_add_5335_OUT> created at line 20583.
    Found 11-bit adder for signal <hdmi_in1_resdetection_hcounter[10]_GND_1_o_add_5340_OUT> created at line 20598.
    Found 11-bit adder for signal <hdmi_in1_resdetection_vcounter[10]_GND_1_o_add_5344_OUT> created at line 20614.
    Found 3-bit adder for signal <hdmi_in1_frame_pack_counter[2]_GND_1_o_add_5359_OUT> created at line 20679.
    Found 18-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5368_OUT> created at line 20781.
    Found 17-bit adder for signal <n16468> created at line 20782.
    Found 11-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_hdmi_in1_frame_rgb2ycbcr_yraw_r1[10]_mux_5425_OUT> created at line 20789.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_hdmi_in1_frame_rgb2ycbcr_cc_mult_ryraw[19]_mux_5426_OUT> created at line 20790.
    Found 12-bit adder for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_hdmi_in1_frame_rgb2ycbcr_cd_mult_byraw[19]_mux_5427_OUT> created at line 20791.
    Found 9-bit adder for signal <n18560> created at line 20857.
    Found 9-bit adder for signal <n18561> created at line 20858.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture0_lateness[7]_GND_1_o_add_5692_OUT> created at line 21100.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture1_lateness[7]_GND_1_o_add_5698_OUT> created at line 21148.
    Found 8-bit adder for signal <hdmi_in1_s6datacapture2_lateness[7]_GND_1_o_add_5704_OUT> created at line 21196.
    Found 3-bit adder for signal <hdmi_out0_dram_port_counter[2]_GND_1_o_add_5725_OUT> created at line 21317.
    Found 2-bit adder for signal <hdmi_out0_dram_port_cmd_buffer_produce[1]_GND_1_o_add_5728_OUT> created at line 21323.
    Found 2-bit adder for signal <hdmi_out0_dram_port_cmd_buffer_consume[1]_GND_1_o_add_5730_OUT> created at line 21326.
    Found 3-bit adder for signal <hdmi_out0_dram_port_cmd_buffer_level[2]_GND_1_o_add_5732_OUT> created at line 21330.
    Found 3-bit adder for signal <hdmi_out0_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_5738_OUT> created at line 21351.
    Found 32-bit adder for signal <hdmi_out0_core_underflow_counter[31]_GND_1_o_add_5741_OUT> created at line 21359.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_hcounter[11]_GND_1_o_add_5745_OUT> created at line 21377.
    Found 12-bit adder for signal <hdmi_out0_core_timinggenerator_vcounter[11]_GND_1_o_add_5752_OUT> created at line 21396.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_rsv_level[12]_GND_1_o_add_5764_OUT> created at line 21415.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_produce[11]_GND_1_o_add_5769_OUT> created at line 21430.
    Found 12-bit adder for signal <hdmi_out0_core_dmareader_fifo_consume[11]_GND_1_o_add_5771_OUT> created at line 21433.
    Found 13-bit adder for signal <hdmi_out0_core_dmareader_fifo_level0[12]_GND_1_o_add_5773_OUT> created at line 21437.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_produce[1]_GND_1_o_add_5779_OUT> created at line 21456.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_y_fifo_consume[1]_GND_1_o_add_5781_OUT> created at line 21459.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_y_fifo_level[2]_GND_1_o_add_5783_OUT> created at line 21463.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_produce[1]_GND_1_o_add_5788_OUT> created at line 21471.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_consume[1]_GND_1_o_add_5790_OUT> created at line 21474.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cb_fifo_level[2]_GND_1_o_add_5792_OUT> created at line 21478.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_produce[1]_GND_1_o_add_5797_OUT> created at line 21486.
    Found 2-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_consume[1]_GND_1_o_add_5799_OUT> created at line 21489.
    Found 3-bit adder for signal <hdmi_out0_resetinserter_cr_fifo_level[2]_GND_1_o_add_5801_OUT> created at line 21493.
    Found 14-bit adder for signal <n16736> created at line 21561.
    Found 14-bit adder for signal <n19626> created at line 21562.
    Found 14-bit adder for signal <n16738> created at line 21562.
    Found 14-bit adder for signal <n16739> created at line 21563.
    Found 2-bit adder for signal <n19634[1:0]> created at line 21610.
    Found 3-bit adder for signal <n19637[2:0]> created at line 21610.
    Found 4-bit adder for signal <n19656> created at line 21621.
    Found 4-bit adder for signal <n19659> created at line 21621.
    Found 4-bit adder for signal <n19662> created at line 21621.
    Found 4-bit adder for signal <n19665> created at line 21621.
    Found 4-bit adder for signal <n19668> created at line 21621.
    Found 4-bit adder for signal <n19671> created at line 21621.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5884_OUT> created at line 21621.
    Found 2-bit adder for signal <n19676[1:0]> created at line 21622.
    Found 3-bit adder for signal <n19679[2:0]> created at line 21622.
    Found 2-bit adder for signal <n19712[1:0]> created at line 21658.
    Found 3-bit adder for signal <n19715[2:0]> created at line 21658.
    Found 4-bit adder for signal <n19734> created at line 21669.
    Found 4-bit adder for signal <n19737> created at line 21669.
    Found 4-bit adder for signal <n19740> created at line 21669.
    Found 4-bit adder for signal <n19743> created at line 21669.
    Found 4-bit adder for signal <n19746> created at line 21669.
    Found 4-bit adder for signal <n19749> created at line 21669.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5941_OUT> created at line 21669.
    Found 2-bit adder for signal <n19754[1:0]> created at line 21670.
    Found 3-bit adder for signal <n19757[2:0]> created at line 21670.
    Found 2-bit adder for signal <n19790[1:0]> created at line 21706.
    Found 3-bit adder for signal <n19793[2:0]> created at line 21706.
    Found 4-bit adder for signal <n19812> created at line 21717.
    Found 4-bit adder for signal <n19815> created at line 21717.
    Found 4-bit adder for signal <n19818> created at line 21717.
    Found 4-bit adder for signal <n19821> created at line 21717.
    Found 4-bit adder for signal <n19824> created at line 21717.
    Found 4-bit adder for signal <n19827> created at line 21717.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_5998_OUT> created at line 21717.
    Found 2-bit adder for signal <n19832[1:0]> created at line 21718.
    Found 3-bit adder for signal <n19835[2:0]> created at line 21718.
    Found 3-bit adder for signal <hdmi_out1_dram_port_counter[2]_GND_1_o_add_6138_OUT> created at line 21776.
    Found 2-bit adder for signal <hdmi_out1_dram_port_cmd_buffer_produce[1]_GND_1_o_add_6141_OUT> created at line 21782.
    Found 2-bit adder for signal <hdmi_out1_dram_port_cmd_buffer_consume[1]_GND_1_o_add_6143_OUT> created at line 21785.
    Found 3-bit adder for signal <hdmi_out1_dram_port_cmd_buffer_level[2]_GND_1_o_add_6145_OUT> created at line 21789.
    Found 3-bit adder for signal <hdmi_out1_dram_port_rdata_converter_converter_mux[2]_GND_1_o_add_6151_OUT> created at line 21810.
    Found 32-bit adder for signal <hdmi_out1_core_underflow_counter[31]_GND_1_o_add_6154_OUT> created at line 21818.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_hcounter[11]_GND_1_o_add_6158_OUT> created at line 21836.
    Found 12-bit adder for signal <hdmi_out1_core_timinggenerator_vcounter[11]_GND_1_o_add_6165_OUT> created at line 21855.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_rsv_level[12]_GND_1_o_add_6177_OUT> created at line 21874.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_produce[11]_GND_1_o_add_6182_OUT> created at line 21889.
    Found 12-bit adder for signal <hdmi_out1_core_dmareader_fifo_consume[11]_GND_1_o_add_6184_OUT> created at line 21892.
    Found 13-bit adder for signal <hdmi_out1_core_dmareader_fifo_level0[12]_GND_1_o_add_6186_OUT> created at line 21896.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_produce[1]_GND_1_o_add_6192_OUT> created at line 21915.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_y_fifo_consume[1]_GND_1_o_add_6194_OUT> created at line 21918.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_y_fifo_level[2]_GND_1_o_add_6196_OUT> created at line 21922.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_produce[1]_GND_1_o_add_6201_OUT> created at line 21930.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_consume[1]_GND_1_o_add_6203_OUT> created at line 21933.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cb_fifo_level[2]_GND_1_o_add_6205_OUT> created at line 21937.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_produce[1]_GND_1_o_add_6210_OUT> created at line 21945.
    Found 2-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_consume[1]_GND_1_o_add_6212_OUT> created at line 21948.
    Found 3-bit adder for signal <hdmi_out1_resetinserter_cr_fifo_level[2]_GND_1_o_add_6214_OUT> created at line 21952.
    Found 14-bit adder for signal <n17000> created at line 22020.
    Found 14-bit adder for signal <n19914> created at line 22021.
    Found 14-bit adder for signal <n17002> created at line 22021.
    Found 14-bit adder for signal <n17003> created at line 22022.
    Found 2-bit adder for signal <n19922[1:0]> created at line 22069.
    Found 3-bit adder for signal <n19925[2:0]> created at line 22069.
    Found 4-bit adder for signal <n19944> created at line 22080.
    Found 4-bit adder for signal <n19947> created at line 22080.
    Found 4-bit adder for signal <n19950> created at line 22080.
    Found 4-bit adder for signal <n19953> created at line 22080.
    Found 4-bit adder for signal <n19956> created at line 22080.
    Found 4-bit adder for signal <n19959> created at line 22080.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6297_OUT> created at line 22080.
    Found 2-bit adder for signal <n19964[1:0]> created at line 22081.
    Found 3-bit adder for signal <n19967[2:0]> created at line 22081.
    Found 2-bit adder for signal <n20000[1:0]> created at line 22117.
    Found 3-bit adder for signal <n20003[2:0]> created at line 22117.
    Found 4-bit adder for signal <n20022> created at line 22128.
    Found 4-bit adder for signal <n20025> created at line 22128.
    Found 4-bit adder for signal <n20028> created at line 22128.
    Found 4-bit adder for signal <n20031> created at line 22128.
    Found 4-bit adder for signal <n20034> created at line 22128.
    Found 4-bit adder for signal <n20037> created at line 22128.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6354_OUT> created at line 22128.
    Found 2-bit adder for signal <n20042[1:0]> created at line 22129.
    Found 3-bit adder for signal <n20045[2:0]> created at line 22129.
    Found 2-bit adder for signal <n20078[1:0]> created at line 22165.
    Found 3-bit adder for signal <n20081[2:0]> created at line 22165.
    Found 4-bit adder for signal <n20100> created at line 22176.
    Found 4-bit adder for signal <n20103> created at line 22176.
    Found 4-bit adder for signal <n20106> created at line 22176.
    Found 4-bit adder for signal <n20109> created at line 22176.
    Found 4-bit adder for signal <n20112> created at line 22176.
    Found 4-bit adder for signal <n20115> created at line 22176.
    Found 4-bit adder for signal <GND_1_o_GND_1_o_add_6411_OUT> created at line 22176.
    Found 2-bit adder for signal <n20120[1:0]> created at line 22177.
    Found 3-bit adder for signal <n20123[2:0]> created at line 22177.
    Found 1-bit adder for signal <half_rate_phy_phase_sel_PWR_1_o_add_6558_OUT<0>> created at line 22242.
    Found 1-bit adder for signal <half_rate_phy_phase_half_PWR_1_o_add_6559_OUT<0>> created at line 22244.
    Found 2-bit adder for signal <videosoc_counter[1]_GND_1_o_add_6573_OUT> created at line 22332.
    Found 7-bit adder for signal <dna_cnt[6]_GND_1_o_add_6582_OUT> created at line 22358.
    Found 4-bit adder for signal <n20163> created at line 22365.
    Found 4-bit adder for signal <opsis_i2c_counter[3]_GND_1_o_add_6589_OUT> created at line 22379.
    Found 4-bit adder for signal <phy_tx_bitcount[3]_GND_1_o_add_6603_OUT> created at line 22430.
    Found 33-bit adder for signal <n20169> created at line 22446.
    Found 4-bit adder for signal <phy_rx_bitcount[3]_GND_1_o_add_6615_OUT> created at line 22459.
    Found 33-bit adder for signal <n20173> created at line 22478.
    Found 4-bit adder for signal <uart_tx_fifo_produce[3]_GND_1_o_add_6631_OUT> created at line 22497.
    Found 4-bit adder for signal <uart_tx_fifo_consume[3]_GND_1_o_add_6633_OUT> created at line 22500.
    Found 5-bit adder for signal <uart_tx_fifo_level[4]_GND_1_o_add_6635_OUT> created at line 22504.
    Found 4-bit adder for signal <uart_rx_fifo_produce[3]_GND_1_o_add_6640_OUT> created at line 22512.
    Found 4-bit adder for signal <uart_rx_fifo_consume[3]_GND_1_o_add_6642_OUT> created at line 22515.
    Found 5-bit adder for signal <uart_rx_fifo_level[4]_GND_1_o_add_6644_OUT> created at line 22519.
    Found 2-bit adder for signal <spiflash_i1[1]_GND_1_o_add_6652_OUT> created at line 22535.
    Found 8-bit adder for signal <spiflash_counter[7]_GND_1_o_add_6665_OUT> created at line 22561.
    Found 5-bit adder for signal <sdram_counter[4]_GND_1_o_add_6682_OUT> created at line 22617.
    Found 3-bit adder for signal <sdram_bankmachine0_produce[2]_GND_1_o_add_6691_OUT> created at line 22641.
    Found 3-bit adder for signal <sdram_bankmachine0_consume[2]_GND_1_o_add_6693_OUT> created at line 22644.
    Found 4-bit adder for signal <sdram_bankmachine0_level[3]_GND_1_o_add_6695_OUT> created at line 22648.
    Found 3-bit adder for signal <sdram_bankmachine1_produce[2]_GND_1_o_add_6705_OUT> created at line 22672.
    Found 3-bit adder for signal <sdram_bankmachine1_consume[2]_GND_1_o_add_6707_OUT> created at line 22675.
    Found 4-bit adder for signal <sdram_bankmachine1_level[3]_GND_1_o_add_6709_OUT> created at line 22679.
    Found 3-bit adder for signal <sdram_bankmachine2_produce[2]_GND_1_o_add_6719_OUT> created at line 22703.
    Found 3-bit adder for signal <sdram_bankmachine2_consume[2]_GND_1_o_add_6721_OUT> created at line 22706.
    Found 4-bit adder for signal <sdram_bankmachine2_level[3]_GND_1_o_add_6723_OUT> created at line 22710.
    Found 3-bit adder for signal <sdram_bankmachine3_produce[2]_GND_1_o_add_6733_OUT> created at line 22734.
    Found 3-bit adder for signal <sdram_bankmachine3_consume[2]_GND_1_o_add_6735_OUT> created at line 22737.
    Found 4-bit adder for signal <sdram_bankmachine3_level[3]_GND_1_o_add_6737_OUT> created at line 22741.
    Found 3-bit adder for signal <sdram_bankmachine4_produce[2]_GND_1_o_add_6747_OUT> created at line 22765.
    Found 3-bit adder for signal <sdram_bankmachine4_consume[2]_GND_1_o_add_6749_OUT> created at line 22768.
    Found 4-bit adder for signal <sdram_bankmachine4_level[3]_GND_1_o_add_6751_OUT> created at line 22772.
    Found 3-bit adder for signal <sdram_bankmachine5_produce[2]_GND_1_o_add_6761_OUT> created at line 22796.
    Found 3-bit adder for signal <sdram_bankmachine5_consume[2]_GND_1_o_add_6763_OUT> created at line 22799.
    Found 4-bit adder for signal <sdram_bankmachine5_level[3]_GND_1_o_add_6765_OUT> created at line 22803.
    Found 3-bit adder for signal <sdram_bankmachine6_produce[2]_GND_1_o_add_6775_OUT> created at line 22827.
    Found 3-bit adder for signal <sdram_bankmachine6_consume[2]_GND_1_o_add_6777_OUT> created at line 22830.
    Found 4-bit adder for signal <sdram_bankmachine6_level[3]_GND_1_o_add_6779_OUT> created at line 22834.
    Found 3-bit adder for signal <sdram_bankmachine7_produce[2]_GND_1_o_add_6789_OUT> created at line 22858.
    Found 3-bit adder for signal <sdram_bankmachine7_consume[2]_GND_1_o_add_6791_OUT> created at line 22861.
    Found 4-bit adder for signal <sdram_bankmachine7_level[3]_GND_1_o_add_6793_OUT> created at line 22865.
    Found 25-bit adder for signal <n20241> created at line 23399.
    Found 24-bit adder for signal <sdram_bandwidth_nreads[23]_GND_1_o_add_6924_OUT> created at line 23408.
    Found 24-bit adder for signal <sdram_bandwidth_nwrites[23]_GND_1_o_add_6926_OUT> created at line 23411.
    Found 32-bit adder for signal <ethmac_preamble_errors_status[31]_GND_1_o_add_7192_OUT> created at line 24178.
    Found 32-bit adder for signal <ethmac_crc_errors_status[31]_GND_1_o_add_7194_OUT> created at line 24181.
    Found 32-bit adder for signal <ethmac_writer_counter[31]_GND_1_o_add_7196_OUT> created at line 24193.
    Found 1-bit adder for signal <ethmac_writer_slot_PWR_1_o_add_7199_OUT<0>> created at line 24197.
    Found 1-bit adder for signal <ethmac_writer_fifo_produce_PWR_1_o_add_7200_OUT<0>> created at line 24200.
    Found 1-bit adder for signal <ethmac_writer_fifo_consume_PWR_1_o_add_7201_OUT<0>> created at line 24203.
    Found 2-bit adder for signal <ethmac_writer_fifo_level[1]_GND_1_o_add_7202_OUT> created at line 24207.
    Found 1-bit adder for signal <ethmac_reader_fifo_produce_PWR_1_o_add_7211_OUT<0>> created at line 24233.
    Found 1-bit adder for signal <ethmac_reader_fifo_consume_PWR_1_o_add_7212_OUT<0>> created at line 24236.
    Found 2-bit adder for signal <ethmac_reader_fifo_level[1]_GND_1_o_add_7213_OUT> created at line 24240.
    Found 7-bit adder for signal <n20268> created at line 24266.
    Found 4-bit adder for signal <hdmi_in0_edid_counter[3]_GND_1_o_add_7221_OUT> created at line 24280.
    Found 7-bit adder for signal <hdmi_in0_edid_offset_counter[6]_GND_1_o_add_7226_OUT> created at line 24291.
    Found 24-bit adder for signal <hdmi_in0_dma_current_address[23]_GND_1_o_add_7244_OUT> created at line 24487.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_produce[3]_GND_1_o_add_7250_OUT> created at line 24500.
    Found 4-bit adder for signal <hdmi_in0_dma_fifo_consume[3]_GND_1_o_add_7252_OUT> created at line 24503.
    Found 5-bit adder for signal <hdmi_in0_dma_fifo_level[4]_GND_1_o_add_7254_OUT> created at line 24507.
    Found 32-bit adder for signal <hdmi_in0_freq_period_counter[31]_GND_1_o_add_7259_OUT> created at line 24518.
    Found 32-bit adder for signal <hdmi_in0_freq_sampler_counter[31]_GND_1_o_add_7261_OUT> created at line 24526.
    Found 7-bit adder for signal <n20287> created at line 24529.
    Found 4-bit adder for signal <hdmi_in1_edid_counter[3]_GND_1_o_add_7267_OUT> created at line 24543.
    Found 7-bit adder for signal <hdmi_in1_edid_offset_counter[6]_GND_1_o_add_7272_OUT> created at line 24554.
    Found 24-bit adder for signal <hdmi_in1_dma_current_address[23]_GND_1_o_add_7290_OUT> created at line 24750.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_produce[3]_GND_1_o_add_7296_OUT> created at line 24763.
    Found 4-bit adder for signal <hdmi_in1_dma_fifo_consume[3]_GND_1_o_add_7298_OUT> created at line 24766.
    Found 5-bit adder for signal <hdmi_in1_dma_fifo_level[4]_GND_1_o_add_7300_OUT> created at line 24770.
    Found 32-bit adder for signal <hdmi_in1_freq_period_counter[31]_GND_1_o_add_7305_OUT> created at line 24781.
    Found 32-bit adder for signal <hdmi_in1_freq_sampler_counter[31]_GND_1_o_add_7307_OUT> created at line 24789.
    Found 4-bit adder for signal <half_rate_phy_bitslip_cnt[3]_GND_1_o_add_8057_OUT> created at line 27417.
    Found 4-bit adder for signal <_n27517> created at line 22117.
    Found 4-bit adder for signal <_n27518> created at line 22117.
    Found 4-bit adder for signal <_n27519> created at line 22117.
    Found 4-bit adder for signal <_n27520> created at line 22117.
    Found 4-bit adder for signal <BUS_0294_GND_1_o_add_6339_OUT> created at line 22117.
    Found 4-bit adder for signal <_n27522> created at line 21622.
    Found 4-bit adder for signal <_n27523> created at line 21622.
    Found 4-bit adder for signal <_n27524> created at line 21622.
    Found 4-bit adder for signal <_n27525> created at line 21622.
    Found 4-bit adder for signal <BUS_0179_GND_1_o_add_5891_OUT> created at line 21622.
    Found 4-bit adder for signal <_n27527> created at line 22069.
    Found 4-bit adder for signal <_n27528> created at line 22069.
    Found 4-bit adder for signal <_n27529> created at line 22069.
    Found 4-bit adder for signal <_n27530> created at line 22069.
    Found 4-bit adder for signal <BUS_0268_GND_1_o_add_6282_OUT> created at line 22069.
    Found 4-bit adder for signal <_n27532> created at line 19464.
    Found 4-bit adder for signal <_n27533> created at line 19464.
    Found 4-bit adder for signal <_n27534> created at line 19464.
    Found 4-bit adder for signal <_n27535> created at line 19464.
    Found 4-bit adder for signal <BUS_0063_GND_1_o_add_4668_OUT> created at line 19464.
    Found 4-bit adder for signal <_n27546> created at line 22165.
    Found 4-bit adder for signal <_n27547> created at line 22165.
    Found 4-bit adder for signal <_n27548> created at line 22165.
    Found 4-bit adder for signal <_n27549> created at line 22165.
    Found 4-bit adder for signal <BUS_0320_GND_1_o_add_6396_OUT> created at line 22165.
    Found 6-bit subtractor for signal <_n27554> created at line 22105.
    Found 6-bit adder for signal <_n27555> created at line 22105.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6326_OUT> created at line 22105.
    Found 6-bit subtractor for signal <_n27566> created at line 22098.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6314_OUT> created at line 22098.
    Found 4-bit adder for signal <_n27568> created at line 22129.
    Found 4-bit adder for signal <_n27569> created at line 22129.
    Found 4-bit adder for signal <_n27570> created at line 22129.
    Found 4-bit adder for signal <_n27571> created at line 22129.
    Found 4-bit adder for signal <BUS_0308_GND_1_o_add_6361_OUT> created at line 22129.
    Found 4-bit adder for signal <_n27573> created at line 21706.
    Found 4-bit adder for signal <_n27574> created at line 21706.
    Found 4-bit adder for signal <_n27575> created at line 21706.
    Found 4-bit adder for signal <_n27576> created at line 21706.
    Found 4-bit adder for signal <BUS_0217_GND_1_o_add_5983_OUT> created at line 21706.
    Found 6-bit subtractor for signal <_n27578> created at line 22095.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6311_OUT> created at line 22095.
    Found 6-bit subtractor for signal <_n27580> created at line 21699.
    Found 6-bit subtractor for signal <_n27581> created at line 21699.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5973_OUT> created at line 21699.
    Found 6-bit subtractor for signal <_n27599> created at line 21639.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5901_OUT> created at line 21639.
    Found 4-bit adder for signal <_n27602> created at line 20419.
    Found 4-bit adder for signal <_n27603> created at line 20419.
    Found 4-bit adder for signal <_n27604> created at line 20419.
    Found 4-bit adder for signal <_n27605> created at line 20419.
    Found 4-bit adder for signal <BUS_0102_GND_1_o_add_5230_OUT> created at line 20419.
    Found 4-bit adder for signal <_n27607> created at line 21670.
    Found 4-bit adder for signal <_n27608> created at line 21670.
    Found 4-bit adder for signal <_n27609> created at line 21670.
    Found 4-bit adder for signal <_n27610> created at line 21670.
    Found 4-bit adder for signal <BUS_0205_GND_1_o_add_5948_OUT> created at line 21670.
    Found 6-bit subtractor for signal <_n27612> created at line 21636.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5898_OUT> created at line 21636.
    Found 6-bit subtractor for signal <_n27614> created at line 22201.
    Found 6-bit adder for signal <_n27615> created at line 22201.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6440_OUT> created at line 22201.
    Found 6-bit subtractor for signal <_n27626> created at line 22191.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6425_OUT> created at line 22191.
    Found 6-bit subtractor for signal <_n27628> created at line 22194.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6428_OUT> created at line 22194.
    Found 4-bit adder for signal <_n27633> created at line 21718.
    Found 4-bit adder for signal <_n27634> created at line 21718.
    Found 4-bit adder for signal <_n27635> created at line 21718.
    Found 4-bit adder for signal <_n27636> created at line 21718.
    Found 4-bit adder for signal <BUS_0231_GND_1_o_add_6005_OUT> created at line 21718.
    Found 6-bit subtractor for signal <_n27663> created at line 22206.
    Found 6-bit subtractor for signal <_n27664> created at line 22206.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6443_OUT> created at line 22206.
    Found 6-bit subtractor for signal <_n27666> created at line 21747.
    Found 6-bit subtractor for signal <_n27667> created at line 21747.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6030_OUT> created at line 21747.
    Found 6-bit subtractor for signal <_n27678> created at line 22146.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6371_OUT> created at line 22146.
    Found 4-bit adder for signal <_n27680> created at line 22177.
    Found 4-bit adder for signal <_n27681> created at line 22177.
    Found 4-bit adder for signal <_n27682> created at line 22177.
    Found 4-bit adder for signal <_n27683> created at line 22177.
    Found 4-bit adder for signal <BUS_0334_GND_1_o_add_6418_OUT> created at line 22177.
    Found 6-bit subtractor for signal <_n27685> created at line 22153.
    Found 6-bit adder for signal <_n27686> created at line 22153.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6383_OUT> created at line 22153.
    Found 6-bit subtractor for signal <_n27688> created at line 22158.
    Found 6-bit subtractor for signal <_n27689> created at line 22158.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6386_OUT> created at line 22158.
    Found 6-bit subtractor for signal <_n27692> created at line 21742.
    Found 6-bit adder for signal <_n27693> created at line 21742.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6027_OUT> created at line 21742.
    Found 6-bit subtractor for signal <_n27695> created at line 21735.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6015_OUT> created at line 21735.
    Found 6-bit subtractor for signal <_n27733> created at line 21684.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5955_OUT> created at line 21684.
    Found 6-bit subtractor for signal <_n27735> created at line 21687.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5958_OUT> created at line 21687.
    Found 6-bit subtractor for signal <_n27737> created at line 21694.
    Found 6-bit adder for signal <_n27738> created at line 21694.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_5970_OUT> created at line 21694.
    Found 4-bit adder for signal <_n27740> created at line 20519.
    Found 4-bit adder for signal <_n27741> created at line 20519.
    Found 4-bit adder for signal <_n27742> created at line 20519.
    Found 4-bit adder for signal <_n27743> created at line 20519.
    Found 4-bit adder for signal <BUS_0112_GND_1_o_add_5311_OUT> created at line 20519.
    Found 6-bit subtractor for signal <_n27746> created at line 21646.
    Found 6-bit adder for signal <_n27747> created at line 21646.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5913_OUT> created at line 21646.
    Found 4-bit adder for signal <_n27767> created at line 20319.
    Found 4-bit adder for signal <_n27768> created at line 20319.
    Found 4-bit adder for signal <_n27769> created at line 20319.
    Found 4-bit adder for signal <_n27770> created at line 20319.
    Found 4-bit adder for signal <BUS_0092_GND_1_o_add_5149_OUT> created at line 20319.
    Found 6-bit subtractor for signal <_n27772> created at line 21651.
    Found 6-bit subtractor for signal <_n27773> created at line 21651.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_5916_OUT> created at line 21651.
    Found 4-bit adder for signal <_n27812> created at line 19364.
    Found 4-bit adder for signal <_n27813> created at line 19364.
    Found 4-bit adder for signal <_n27814> created at line 19364.
    Found 4-bit adder for signal <_n27815> created at line 19364.
    Found 4-bit adder for signal <BUS_0053_GND_1_o_add_4587_OUT> created at line 19364.
    Found 6-bit subtractor for signal <_n27817> created at line 21732.
    Found 6-bit adder for signal <hdmi_out0_driver_hdmi_phy_es2_cnt[5]_GND_1_o_sub_6012_OUT> created at line 21732.
    Found 4-bit adder for signal <_n27819> created at line 21610.
    Found 4-bit adder for signal <_n27820> created at line 21610.
    Found 4-bit adder for signal <_n27821> created at line 21610.
    Found 4-bit adder for signal <_n27822> created at line 21610.
    Found 4-bit adder for signal <BUS_0165_GND_1_o_add_5869_OUT> created at line 21610.
    Found 6-bit subtractor for signal <_n27824> created at line 22143.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es1_cnt[5]_GND_1_o_sub_6368_OUT> created at line 22143.
    Found 6-bit subtractor for signal <_n27826> created at line 22110.
    Found 6-bit subtractor for signal <_n27827> created at line 22110.
    Found 6-bit adder for signal <hdmi_out1_driver_hdmi_phy_es0_cnt[5]_GND_1_o_sub_6329_OUT> created at line 22110.
    Found 4-bit adder for signal <_n27829> created at line 21658.
    Found 4-bit adder for signal <_n27830> created at line 21658.
    Found 4-bit adder for signal <_n27831> created at line 21658.
    Found 4-bit adder for signal <_n27832> created at line 21658.
    Found 4-bit adder for signal <BUS_0191_GND_1_o_add_5926_OUT> created at line 21658.
    Found 4-bit adder for signal <_n27834> created at line 22081.
    Found 4-bit adder for signal <_n27835> created at line 22081.
    Found 4-bit adder for signal <_n27836> created at line 22081.
    Found 4-bit adder for signal <_n27837> created at line 22081.
    Found 4-bit adder for signal <BUS_0282_GND_1_o_add_6304_OUT> created at line 22081.
    Found 4-bit adder for signal <_n27858> created at line 19264.
    Found 4-bit adder for signal <_n27859> created at line 19264.
    Found 4-bit adder for signal <_n27860> created at line 19264.
    Found 4-bit adder for signal <_n27861> created at line 19264.
    Found 4-bit adder for signal <BUS_0043_GND_1_o_add_4506_OUT> created at line 19264.
    Found 20-bit shifter logical right for signal <n16048> created at line 19262
    Found 20-bit shifter logical right for signal <n16080> created at line 19362
    Found 20-bit shifter logical right for signal <n16112> created at line 19462
    Found 9x7-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4723_OUT> created at line 19724.
    Found 9x5-bit multiplier for signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4724_OUT> created at line 19725.
    Found 12x9-bit multiplier for signal <n16163> created at line 19731.
    Found 12x9-bit multiplier for signal <n16164> created at line 19732.
    Found 20-bit shifter logical right for signal <n16356> created at line 20317
    Found 20-bit shifter logical right for signal <n16388> created at line 20417
    Found 20-bit shifter logical right for signal <n16420> created at line 20517
    Found 9x7-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5366_OUT> created at line 20779.
    Found 9x5-bit multiplier for signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5367_OUT> created at line 20780.
    Found 12x9-bit multiplier for signal <n16471> created at line 20786.
    Found 12x9-bit multiplier for signal <n16472> created at line 20787.
    Found 9x8-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5818_OUT> created at line 21557.
    Found 9x5-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5819_OUT> created at line 21558.
    Found 9x6-bit multiplier for signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5820_OUT> created at line 21559.
    Found 9x8-bit multiplier for signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5821_OUT> created at line 21560.
    Found 9x8-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6231_OUT> created at line 22016.
    Found 9x5-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6232_OUT> created at line 22017.
    Found 9x6-bit multiplier for signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6233_OUT> created at line 22018.
    Found 9x8-bit multiplier for signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6234_OUT> created at line 22019.
    Found 8x8-bit Read Only RAM for signal <ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1499_OUT>
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed0>
    Found 4x10-bit Read Only RAM for signal <sync_f_array_muxed3>
    Found 128x8-bit dual-port RAM <Mram_edid_mem> for signal <edid_mem>.
    Found 128x8-bit dual-port RAM <Mram_edid_mem_1> for signal <edid_mem_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0> for signal <mem_grain0>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1> for signal <mem_grain1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2> for signal <mem_grain2>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3> for signal <mem_grain3>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain0_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain0_1> for signal <mem_grain0_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain1_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain1_1> for signal <mem_grain1_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain2_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain2_1> for signal <mem_grain2_1>.
WARNING:Xst:3035 - Index value(s) does not match array range for signal <mem_grain3_1>, simulation mismatch.
    Found 382x8-bit dual-port RAM <Mram_mem_grain3_1> for signal <mem_grain3_1>.
    Found 16-bit 8-to-1 multiplexer for signal <hdmi_out0_dram_port_rdata_converter_converter_source_payload_data> created at line 10510.
    Found 16-bit 8-to-1 multiplexer for signal <hdmi_out1_dram_port_rdata_converter_converter_source_payload_data> created at line 10831.
    Found 32-bit 4-to-1 multiplexer for signal <interface0_wb_sdram_dat_r> created at line 10891.
    Found 1-bit 3-to-1 multiplexer for signal <interface_ack> created at line 11004.
    Found 8-bit 4-to-1 multiplexer for signal <ethmac_crc32_inserter_cnt[1]_ethmac_crc32_inserter_value[7]_wide_mux_1521_OUT> created at line 11305.
    Found 10-bit 4-to-1 multiplexer for signal <ethmac_tx_converter_converter_source_payload_data> created at line 11645.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed0> created at line 16277.
    Found 14-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed1> created at line 16313.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed3> created at line 16385.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed4> created at line 16421.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed0> created at line 16493.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed1> created at line 16529.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed2> created at line 16565.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed6> created at line 16601.
    Found 14-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed7> created at line 16637.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed9> created at line 16709.
    Found 1-bit 8-to-1 multiplexer for signal <comb_rhs_array_muxed10> created at line 16745.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed3> created at line 16817.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed4> created at line 16853.
    Found 1-bit 8-to-1 multiplexer for signal <comb_t_array_muxed5> created at line 16889.
    Found 14-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed8> created at line 18197.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed9> created at line 18221.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed10> created at line 18245.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed11> created at line 18269.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed12> created at line 18293.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed13> created at line 18317.
    Found 14-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed15> created at line 18365.
    Found 3-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed16> created at line 18389.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed17> created at line 18413.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed18> created at line 18437.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed19> created at line 18461.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed20> created at line 18485.
    Found 1-bit 4-to-1 multiplexer for signal <sync_rhs_array_muxed21> created at line 18509.
    Found 40-bit 4-to-1 multiplexer for signal <ethmac_rx_converter_converter_demux[1]_ethmac_rx_converter_converter_source_payload_data[39]_wide_mux_4370_OUT> created at line 19080.
    Found 8-bit 31-to-1 multiplexer for signal <videosoc_interface0_bank_bus_adr[4]_GND_1_o_wide_mux_7318_OUT> created at line 24843.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface1_bank_bus_adr[1]_GND_1_o_wide_mux_7320_OUT> created at line 24957.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface4_bank_bus_adr[1]_videosoc_csrbank4_value0_w[7]_wide_mux_7336_OUT> created at line 25277.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface6_bank_bus_adr[1]_videosoc_csrbank6_value0_w[7]_wide_mux_7348_OUT> created at line 25577.
    Found 8-bit 48-to-1 multiplexer for signal <videosoc_interface7_bank_bus_adr[5]_GND_1_o_wide_mux_7350_OUT> created at line 25594.
    Found 8-bit 8-to-1 multiplexer for signal <videosoc_interface10_bank_bus_adr[2]_GND_1_o_wide_mux_7395_OUT> created at line 26192.
    Found 8-bit 63-to-1 multiplexer for signal <videosoc_interface11_bank_bus_adr[5]_GND_1_o_wide_mux_7403_OUT> created at line 26248.
    Found 8-bit 4-to-1 multiplexer for signal <videosoc_interface12_bank_bus_adr[1]_GND_1_o_wide_mux_7414_OUT> created at line 26552.
    Found 8-bit 21-to-1 multiplexer for signal <videosoc_interface13_bank_bus_adr[4]_GND_1_o_wide_mux_7417_OUT> created at line 26574.
    Found 8-bit 7-to-1 multiplexer for signal <videosoc_interface14_bank_bus_adr[2]_GND_1_o_wide_mux_7419_OUT> created at line 26664.
    Found 21-bit 4-to-1 multiplexer for signal <_n27506> created at line 6998.
    Found 21-bit 4-to-1 multiplexer for signal <_n27515> created at line 6989.
    Found 21-bit 4-to-1 multiplexer for signal <_n27544> created at line 6983.
    Found 21-bit 4-to-1 multiplexer for signal <_n27564> created at line 7001.
    Found 1-bit 8-to-1 multiplexer for signal <_n27597> created at line 22394.
    Found 1-bit 4-to-1 multiplexer for signal <_n27624> created at line 6988.
    Found 1-bit 4-to-1 multiplexer for signal <_n27645> created at line 6985.
    Found 1-bit 8-to-1 multiplexer for signal <_n27660> created at line 24565.
    Found 1-bit 4-to-1 multiplexer for signal <_n27676> created at line 6994.
    Found 1-bit 4-to-1 multiplexer for signal <_n27704> created at line 7003.
    Found 21-bit 4-to-1 multiplexer for signal <_n27713> created at line 6986.
    Found 1-bit 4-to-1 multiplexer for signal <_n27722> created at line 6987.
    Found 1-bit 4-to-1 multiplexer for signal <_n27731> created at line 6997.
    Found 1-bit 8-to-1 multiplexer for signal <_n27765> created at line 24302.
    Found 1-bit 4-to-1 multiplexer for signal <_n27783> created at line 6982.
    Found 1-bit 4-to-1 multiplexer for signal <_n27792> created at line 6991.
    Found 1-bit 4-to-1 multiplexer for signal <_n27801> created at line 7000.
    Found 1-bit 4-to-1 multiplexer for signal <_n27810> created at line 6999.
    Found 21-bit 4-to-1 multiplexer for signal <_n27847> created at line 6980.
    Found 1-bit 4-to-1 multiplexer for signal <_n27856> created at line 6981.
    Found 1-bit 4-to-1 multiplexer for signal <_n27870> created at line 6984.
    Found 1-bit 4-to-1 multiplexer for signal <_n27879> created at line 6990.
    Found 1-bit 4-to-1 multiplexer for signal <_n27888> created at line 6993.
    Found 1-bit 4-to-1 multiplexer for signal <_n27897> created at line 6996.
    Found 1-bit 4-to-1 multiplexer for signal <_n27906> created at line 7002.
    Found 21-bit 4-to-1 multiplexer for signal <_n27916> created at line 6992.
    Found 21-bit 4-to-1 multiplexer for signal <_n27925> created at line 6995.
    Found 1-bit tristate buffer for signal <fx2_reset> created at line 27664
    Found 1-bit tristate buffer for signal <spiflash4x_dq<3>> created at line 27695
    Found 1-bit tristate buffer for signal <spiflash4x_dq<2>> created at line 27695
    Found 1-bit tristate buffer for signal <spiflash4x_dq<1>> created at line 27695
    Found 1-bit tristate buffer for signal <spiflash4x_dq<0>> created at line 27695
    Found 1-bit tristate buffer for signal <eth_mdio> created at line 28948
    Found 1-bit tristate buffer for signal <hdmi_in0_sda> created at line 29077
    Found 1-bit tristate buffer for signal <hdmi_in1_sda> created at line 29485
    Found 1-bit tristate buffer for signal <hdmi_out0_scl> created at line 30288
    Found 1-bit tristate buffer for signal <hdmi_out0_sda> created at line 30291
    Found 1-bit tristate buffer for signal <hdmi_out1_scl> created at line 30663
    Found 1-bit tristate buffer for signal <hdmi_out1_sda> created at line 30666
    Found 1-bit tristate buffer for signal <opsis_i2c_scl> created at line 30669
    Found 1-bit tristate buffer for signal <opsis_i2c_sda> created at line 30672
    Found 7-bit comparator equal for signal <opsis_i2c_din[7]_opsis_i2c_slave_addr_storage[6]_equal_14_o> created at line 7518
    Found 14-bit comparator equal for signal <sdram_bankmachine0_hit> created at line 8539
    Found 14-bit comparator equal for signal <sdram_bankmachine1_hit> created at line 8690
    Found 14-bit comparator equal for signal <sdram_bankmachine2_hit> created at line 8841
    Found 14-bit comparator equal for signal <sdram_bankmachine3_hit> created at line 8992
    Found 14-bit comparator equal for signal <sdram_bankmachine4_hit> created at line 9143
    Found 14-bit comparator equal for signal <sdram_bankmachine5_hit> created at line 9294
    Found 14-bit comparator equal for signal <sdram_bankmachine6_hit> created at line 9445
    Found 14-bit comparator equal for signal <sdram_bankmachine7_hit> created at line 9596
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_read_sdram_choose_req_want_reads_equal_535_o> created at line 9828
    Found 1-bit comparator equal for signal <sdram_bankmachine0_cmd_payload_is_write_sdram_choose_req_want_writes_equal_536_o> created at line 9828
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_read_sdram_choose_req_want_reads_equal_537_o> created at line 9829
    Found 1-bit comparator equal for signal <sdram_bankmachine1_cmd_payload_is_write_sdram_choose_req_want_writes_equal_538_o> created at line 9829
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_read_sdram_choose_req_want_reads_equal_539_o> created at line 9830
    Found 1-bit comparator equal for signal <sdram_bankmachine2_cmd_payload_is_write_sdram_choose_req_want_writes_equal_540_o> created at line 9830
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_read_sdram_choose_req_want_reads_equal_541_o> created at line 9831
    Found 1-bit comparator equal for signal <sdram_bankmachine3_cmd_payload_is_write_sdram_choose_req_want_writes_equal_542_o> created at line 9831
    Found 1-bit comparator equal for signal <sdram_bankmachine4_cmd_payload_is_read_sdram_choose_req_want_reads_equal_543_o> created at line 9832
    Found 1-bit comparator equal for signal <sdram_bankmachine4_cmd_payload_is_write_sdram_choose_req_want_writes_equal_544_o> created at line 9832
    Found 1-bit comparator equal for signal <sdram_bankmachine5_cmd_payload_is_read_sdram_choose_req_want_reads_equal_545_o> created at line 9833
    Found 1-bit comparator equal for signal <sdram_bankmachine5_cmd_payload_is_write_sdram_choose_req_want_writes_equal_546_o> created at line 9833
    Found 1-bit comparator equal for signal <sdram_bankmachine6_cmd_payload_is_read_sdram_choose_req_want_reads_equal_547_o> created at line 9834
    Found 1-bit comparator equal for signal <sdram_bankmachine6_cmd_payload_is_write_sdram_choose_req_want_writes_equal_548_o> created at line 9834
    Found 1-bit comparator equal for signal <sdram_bankmachine7_cmd_payload_is_read_sdram_choose_req_want_reads_equal_549_o> created at line 9835
    Found 1-bit comparator equal for signal <sdram_bankmachine7_cmd_payload_is_write_sdram_choose_req_want_writes_equal_550_o> created at line 9835
    Found 1-bit comparator equal for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q[2]_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[2]_equal_1304_o> created at line 10236
    Found 1-bit comparator equal for signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q[1]_hdmi_out0_dram_port_cmd_fifo_consume_wdomain[1]_equal_1305_o> created at line 10236
    Found 1-bit comparator not equal for signal <n1460> created at line 10236
    Found 3-bit comparator equal for signal <n1463> created at line 10237
    Found 1-bit comparator equal for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q[4]_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[4]_equal_1324_o> created at line 10301
    Found 1-bit comparator equal for signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q[3]_hdmi_out0_dram_port_rdata_fifo_consume_wdomain[3]_equal_1325_o> created at line 10301
    Found 3-bit comparator not equal for signal <n1495> created at line 10301
    Found 5-bit comparator not equal for signal <n1498> created at line 10302
    Found 1-bit comparator equal for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q[2]_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[2]_equal_1371_o> created at line 10557
    Found 1-bit comparator equal for signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q[1]_hdmi_out1_dram_port_cmd_fifo_consume_wdomain[1]_equal_1372_o> created at line 10557
    Found 1-bit comparator not equal for signal <n1591> created at line 10557
    Found 3-bit comparator equal for signal <n1594> created at line 10558
    Found 1-bit comparator equal for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q[4]_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[4]_equal_1391_o> created at line 10622
    Found 1-bit comparator equal for signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q[3]_hdmi_out1_dram_port_rdata_fifo_consume_wdomain[3]_equal_1392_o> created at line 10622
    Found 3-bit comparator not equal for signal <n1624> created at line 10622
    Found 5-bit comparator not equal for signal <n1627> created at line 10623
    Found 23-bit comparator equal for signal <tag_do_tag[22]_GND_1_o_equal_1454_o> created at line 10933
    Found 16-bit comparator greater for signal <_n29429> created at line 11513
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[6]_ethmac_tx_cdc_consume_wdomain[6]_equal_1585_o> created at line 11741
    Found 1-bit comparator equal for signal <ethmac_tx_cdc_graycounter0_q[5]_ethmac_tx_cdc_consume_wdomain[5]_equal_1586_o> created at line 11741
    Found 5-bit comparator not equal for signal <n2432> created at line 11741
    Found 7-bit comparator not equal for signal <n2435> created at line 11742
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[6]_ethmac_rx_cdc_consume_wdomain[6]_equal_1607_o> created at line 11798
    Found 1-bit comparator equal for signal <ethmac_rx_cdc_graycounter0_q[5]_ethmac_rx_cdc_consume_wdomain[5]_equal_1608_o> created at line 11798
    Found 5-bit comparator not equal for signal <n2467> created at line 11798
    Found 7-bit comparator equal for signal <n2470> created at line 11799
    Found 11-bit comparator greater for signal <ethmac_reader_last_INV_267_o> created at line 12151
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[9]_hdmi_in0_frame_fifo_consume_wdomain[9]_equal_1897_o> created at line 12848
    Found 1-bit comparator equal for signal <hdmi_in0_frame_fifo_graycounter0_q[8]_hdmi_in0_frame_fifo_consume_wdomain[8]_equal_1898_o> created at line 12848
    Found 8-bit comparator not equal for signal <n3029> created at line 12848
    Found 10-bit comparator equal for signal <n3032> created at line 12849
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[9]_hdmi_in1_frame_fifo_consume_wdomain[9]_equal_2095_o> created at line 13586
    Found 1-bit comparator equal for signal <hdmi_in1_frame_fifo_graycounter0_q[8]_hdmi_in1_frame_fifo_consume_wdomain[8]_equal_2096_o> created at line 13586
    Found 8-bit comparator not equal for signal <n3441> created at line 13586
    Found 10-bit comparator equal for signal <n3444> created at line 13587
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[1]_hdmi_out0_core_initiator_cdc_consume_wdomain[1]_equal_2219_o> created at line 13956
    Found 1-bit comparator equal for signal <hdmi_out0_core_initiator_cdc_graycounter0_q[0]_hdmi_out0_core_initiator_cdc_consume_wdomain[0]_equal_2220_o> created at line 13956
    Found 2-bit comparator equal for signal <hdmi_out0_core_timinggenerator_sink_valid_INV_711_o> created at line 13957
    Found 27-bit comparator equal for signal <hdmi_out0_core_dmareader_offset[26]_hdmi_out0_core_dmareader_length[26]_equal_2251_o> created at line 14095
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es0_n1d[3]_LessThan_2268_o> created at line 14143
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es1_n1d[3]_LessThan_2271_o> created at line 14145
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out0_driver_hdmi_phy_es2_n1d[3]_LessThan_2274_o> created at line 14147
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[1]_hdmi_out1_core_initiator_cdc_consume_wdomain[1]_equal_2379_o> created at line 14429
    Found 1-bit comparator equal for signal <hdmi_out1_core_initiator_cdc_graycounter0_q[0]_hdmi_out1_core_initiator_cdc_consume_wdomain[0]_equal_2380_o> created at line 14429
    Found 2-bit comparator equal for signal <hdmi_out1_core_timinggenerator_sink_valid_INV_782_o> created at line 14430
    Found 27-bit comparator equal for signal <hdmi_out1_core_dmareader_offset[26]_hdmi_out1_core_dmareader_length[26]_equal_2411_o> created at line 14568
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es0_n1d[3]_LessThan_2425_o> created at line 14611
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es1_n1d[3]_LessThan_2428_o> created at line 14613
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_out1_driver_hdmi_phy_es2_n1d[3]_LessThan_2431_o> created at line 14615
    Found 11-bit comparator greater for signal <GND_1_o_crg_por[10]_LessThan_4308_o> created at line 18864
    Found 4-bit comparator equal for signal <hdmi_in0_charsync0_control_position[3]_hdmi_in0_charsync0_previous_control_position[3]_equal_4493_o> created at line 19250
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer0_transition_count[3]_LessThan_4510_o> created at line 19266
    Found 4-bit comparator equal for signal <hdmi_in0_charsync1_control_position[3]_hdmi_in0_charsync1_previous_control_position[3]_equal_4574_o> created at line 19350
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer1_transition_count[3]_LessThan_4591_o> created at line 19366
    Found 4-bit comparator equal for signal <hdmi_in0_charsync2_control_position[3]_hdmi_in0_charsync2_previous_control_position[3]_equal_4655_o> created at line 19450
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in0_wer2_transition_count[3]_LessThan_4672_o> created at line 19466
    Found 11-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_4735_o> created at line 19737
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_y[10]_LessThan_4736_o> created at line 19740
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_4739_o> created at line 19746
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cb[11]_LessThan_4740_o> created at line 19749
    Found 12-bit comparator greater for signal <hdmi_in0_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_4743_o> created at line 19755
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in0_frame_rgb2ycbcr_cr[11]_LessThan_4744_o> created at line 19758
    Found 4-bit comparator equal for signal <hdmi_in1_charsync0_control_position[3]_hdmi_in1_charsync0_previous_control_position[3]_equal_5136_o> created at line 20305
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer0_transition_count[3]_LessThan_5153_o> created at line 20321
    Found 4-bit comparator equal for signal <hdmi_in1_charsync1_control_position[3]_hdmi_in1_charsync1_previous_control_position[3]_equal_5217_o> created at line 20405
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer1_transition_count[3]_LessThan_5234_o> created at line 20421
    Found 4-bit comparator equal for signal <hdmi_in1_charsync2_control_position[3]_hdmi_in1_charsync2_previous_control_position[3]_equal_5298_o> created at line 20505
    Found 4-bit comparator greater for signal <GND_1_o_hdmi_in1_wer2_transition_count[3]_LessThan_5315_o> created at line 20521
    Found 11-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_y[10]_GND_1_o_LessThan_5378_o> created at line 20792
    Found 11-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_y[10]_LessThan_5379_o> created at line 20795
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cb[11]_GND_1_o_LessThan_5382_o> created at line 20801
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cb[11]_LessThan_5383_o> created at line 20804
    Found 12-bit comparator greater for signal <hdmi_in1_frame_rgb2ycbcr_cr[11]_GND_1_o_LessThan_5386_o> created at line 20810
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_in1_frame_rgb2ycbcr_cr[11]_LessThan_5387_o> created at line 20813
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hres[11]_equal_5748_o> created at line 21381
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_start[11]_equal_5749_o> created at line 21384
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hsync_end[11]_equal_5750_o> created at line 21387
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_hcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_hscan[11]_equal_5751_o> created at line 21390
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vscan[11]_equal_5752_o> created at line 21392
    Found 12-bit comparator not equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vres[11]_equal_5758_o> created at line 21402
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_start[11]_equal_5759_o> created at line 21405
    Found 12-bit comparator equal for signal <hdmi_out0_core_timinggenerator_vcounter[11]_hdmi_out0_core_timinggenerator_sink_payload_vsync_end[11]_equal_5760_o> created at line 21408
    Found 12-bit comparator greater for signal <hdmi_out0_r[11]_GND_1_o_LessThan_5827_o> created at line 21564
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_r[11]_LessThan_5828_o> created at line 21567
    Found 12-bit comparator greater for signal <hdmi_out0_g[11]_GND_1_o_LessThan_5831_o> created at line 21573
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_g[11]_LessThan_5832_o> created at line 21576
    Found 12-bit comparator greater for signal <hdmi_out0_b[11]_GND_1_o_LessThan_5835_o> created at line 21582
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out0_b[11]_LessThan_5836_o> created at line 21585
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_equal_5894_o> created at line 21631
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_LessThan_5904_o> created at line 21642
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es0_n0q_m[3]_LessThan_5906_o> created at line 21642
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_equal_5951_o> created at line 21679
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_LessThan_5961_o> created at line 21690
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es1_n0q_m[3]_LessThan_5963_o> created at line 21690
    Found 4-bit comparator equal for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_equal_6008_o> created at line 21727
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6018_o> created at line 21738
    Found 4-bit comparator greater for signal <hdmi_out0_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out0_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6020_o> created at line 21738
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hres[11]_equal_6161_o> created at line 21840
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_start[11]_equal_6162_o> created at line 21843
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hsync_end[11]_equal_6163_o> created at line 21846
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_hcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_hscan[11]_equal_6164_o> created at line 21849
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vscan[11]_equal_6165_o> created at line 21851
    Found 12-bit comparator not equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vres[11]_equal_6171_o> created at line 21861
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_start[11]_equal_6172_o> created at line 21864
    Found 12-bit comparator equal for signal <hdmi_out1_core_timinggenerator_vcounter[11]_hdmi_out1_core_timinggenerator_sink_payload_vsync_end[11]_equal_6173_o> created at line 21867
    Found 12-bit comparator greater for signal <hdmi_out1_r[11]_GND_1_o_LessThan_6240_o> created at line 22023
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_r[11]_LessThan_6241_o> created at line 22026
    Found 12-bit comparator greater for signal <hdmi_out1_g[11]_GND_1_o_LessThan_6244_o> created at line 22032
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_g[11]_LessThan_6245_o> created at line 22035
    Found 12-bit comparator greater for signal <hdmi_out1_b[11]_GND_1_o_LessThan_6248_o> created at line 22041
    Found 12-bit comparator greater for signal <GND_1_o_hdmi_out1_b[11]_LessThan_6249_o> created at line 22044
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_equal_6307_o> created at line 22090
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_LessThan_6317_o> created at line 22101
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es0_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es0_n0q_m[3]_LessThan_6319_o> created at line 22101
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_equal_6364_o> created at line 22138
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_LessThan_6374_o> created at line 22149
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es1_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es1_n0q_m[3]_LessThan_6376_o> created at line 22149
    Found 4-bit comparator equal for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_equal_6421_o> created at line 22186
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_LessThan_6431_o> created at line 22197
    Found 4-bit comparator greater for signal <hdmi_out1_driver_hdmi_phy_es2_n1q_m[3]_hdmi_out1_driver_hdmi_phy_es2_n0q_m[3]_LessThan_6433_o> created at line 22197
    Found 1-bit comparator equal for signal <half_rate_phy_phase_half_half_rate_phy_phase_sys_equal_6558_o> created at line 22239
    Found 7-bit comparator greater for signal <dna_cnt[6]_PWR_1_o_LessThan_6582_o> created at line 22357
    Found 1-bit comparator equal for signal <phase_sys2x_phase_sys_equal_8056_o> created at line 27402
    Found 7-bit comparator greater for signal <dna_cnt[6]_GND_1_o_LessThan_8119_o> created at line 27659
    WARNING:Xst:2404 -  FFs/Latches <sdram_cmd_payload_ba<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c0<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_ras_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c1<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out0_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es1_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <hdmi_out1_driver_hdmi_phy_es2_new_c2<1:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_we_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_address<13:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_bank<2:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_cas_n<0:0>> (without init value) have a constant value of 1 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p2_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
    WARNING:Xst:2404 -  FFs/Latches <sdram_dfi_p3_rddata_en<0:0>> (without init value) have a constant value of 0 in block <top>.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_rx_clk may hinder XST clustering optimizations.
INFO:Xst:2774 - HDL ADVISOR - KEEP property attached to signal eth_tx_clk may hinder XST clustering optimizations.
    Summary:
	inferred  71 RAM(s).
	inferred  16 Multiplier(s).
	inferred 446 Adder/Subtractor(s).
	inferred 8699 D-type flip-flop(s).
	inferred 149 Comparator(s).
	inferred 2014 Multiplexer(s).
	inferred   6 Combinational logic shifter(s).
	inferred  14 Tristate(s).
	inferred  32 Finite State Machine(s).
Unit <top> synthesized.

Synthesizing Unit <lm32_cpu>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v".
        eba_reset = 32'b00000000000000000000000000000000
        icache_associativity = 1
        icache_sets = 256
        icache_bytes_per_line = 16
        icache_base_address = 32'b00000000000000000000000000000000
        icache_limit = 32'b01111111111111111111111111111111
        dcache_associativity = 1
        dcache_sets = 256
        dcache_bytes_per_line = 16
        dcache_base_address = 32'b00000000000000000000000000000000
        dcache_limit = 32'b01111111111111111111111111111111
        watchpoints = 0
        breakpoints = 0
        interrupts = 32
WARNING:Xst:647 - Input <I_RTY_I> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_x> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 845: Output port <pc_w> of the instance <instruction_unit> is unconnected or connected to loadless signal.
INFO:Xst:3210 - "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_cpu.v" line 953: Output port <x_result_sel_logic> of the instance <decoder> is unconnected or connected to loadless signal.
    Found 32-bit register for signal <cc>.
    Found 1-bit register for signal <data_bus_error_exception>.
    Found 1-bit register for signal <valid_f>.
    Found 1-bit register for signal <valid_d>.
    Found 1-bit register for signal <valid_x>.
    Found 1-bit register for signal <valid_m>.
    Found 1-bit register for signal <valid_w>.
    Found 32-bit register for signal <operand_0_x>.
    Found 32-bit register for signal <operand_1_x>.
    Found 32-bit register for signal <store_operand_x>.
    Found 30-bit register for signal <branch_target_x>.
    Found 1-bit register for signal <x_result_sel_csr_x>.
    Found 1-bit register for signal <x_result_sel_mc_arith_x>.
    Found 1-bit register for signal <x_result_sel_sext_x>.
    Found 1-bit register for signal <x_result_sel_add_x>.
    Found 1-bit register for signal <m_result_sel_compare_x>.
    Found 1-bit register for signal <m_result_sel_shift_x>.
    Found 1-bit register for signal <w_result_sel_load_x>.
    Found 1-bit register for signal <w_result_sel_mul_x>.
    Found 1-bit register for signal <x_bypass_enable_x>.
    Found 1-bit register for signal <m_bypass_enable_x>.
    Found 1-bit register for signal <write_enable_x>.
    Found 5-bit register for signal <write_idx_x>.
    Found 3-bit register for signal <csr_x>.
    Found 1-bit register for signal <load_x>.
    Found 1-bit register for signal <store_x>.
    Found 2-bit register for signal <size_x>.
    Found 1-bit register for signal <sign_extend_x>.
    Found 1-bit register for signal <adder_op_x>.
    Found 1-bit register for signal <adder_op_x_n>.
    Found 4-bit register for signal <logic_op_x>.
    Found 1-bit register for signal <direction_x>.
    Found 1-bit register for signal <branch_x>.
    Found 1-bit register for signal <branch_predict_x>.
    Found 1-bit register for signal <branch_predict_taken_x>.
    Found 3-bit register for signal <condition_x>.
    Found 1-bit register for signal <scall_x>.
    Found 1-bit register for signal <eret_x>.
    Found 1-bit register for signal <bus_error_x>.
    Found 1-bit register for signal <data_bus_error_exception_m>.
    Found 1-bit register for signal <csr_write_enable_x>.
    Found 32-bit register for signal <operand_m>.
    Found 30-bit register for signal <branch_target_m>.
    Found 1-bit register for signal <m_result_sel_compare_m>.
    Found 1-bit register for signal <m_result_sel_shift_m>.
    Found 1-bit register for signal <w_result_sel_load_m>.
    Found 1-bit register for signal <w_result_sel_mul_m>.
    Found 1-bit register for signal <m_bypass_enable_m>.
    Found 1-bit register for signal <branch_m>.
    Found 1-bit register for signal <branch_predict_m>.
    Found 1-bit register for signal <branch_predict_taken_m>.
    Found 1-bit register for signal <exception_m>.
    Found 1-bit register for signal <load_m>.
    Found 1-bit register for signal <store_m>.
    Found 1-bit register for signal <write_enable_m>.
    Found 5-bit register for signal <write_idx_m>.
    Found 1-bit register for signal <condition_met_m>.
    Found 1-bit register for signal <dflush_m>.
    Found 32-bit register for signal <operand_w>.
    Found 1-bit register for signal <w_result_sel_load_w>.
    Found 1-bit register for signal <w_result_sel_mul_w>.
    Found 5-bit register for signal <write_idx_w>.
    Found 1-bit register for signal <write_enable_w>.
    Found 1-bit register for signal <exception_w>.
    Found 30-bit register for signal <memop_pc_w>.
    Found 23-bit register for signal <eba>.
    Found 30-bit adder for signal <branch_target_d> created at line 1573.
    Found 32-bit adder for signal <cc[31]_GND_8_o_add_198_OUT> created at line 2549.
    Found 32x32-bit dual-port RAM <Mram_registers> for signal <registers>.
    Found 32-bit 3-to-1 multiplexer for signal <d_result_1> created at line 1584.
    Found 1-bit 8-to-1 multiplexer for signal <condition_met_x> created at line 1617.
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_0_d[4]_equal_3_o> created at line 1511
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_0_d[4]_equal_5_o> created at line 1512
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_0_d[4]_equal_7_o> created at line 1513
    Found 5-bit comparator equal for signal <write_idx_x[4]_read_idx_1_d[4]_equal_9_o> created at line 1514
    Found 5-bit comparator equal for signal <write_idx_m[4]_read_idx_1_d[4]_equal_11_o> created at line 1515
    Found 5-bit comparator equal for signal <write_idx_w[4]_read_idx_1_d[4]_equal_13_o> created at line 1516
    Found 32-bit comparator equal for signal <cmp_zero> created at line 1611
    Found 1-bit comparator equal for signal <cmp_negative_cmp_overflow_equal_47_o> created at line 1624
    Summary:
	inferred   2 RAM(s).
	inferred   2 Adder/Subtractor(s).
	inferred 381 D-type flip-flop(s).
	inferred   8 Comparator(s).
	inferred  42 Multiplexer(s).
Unit <lm32_cpu> synthesized.

Synthesizing Unit <lm32_instruction_unit>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_instruction_unit.v".
        eba_reset = 32'b00000000000000000000000000000000
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
    Found 30-bit register for signal <pc_d>.
    Found 30-bit register for signal <pc_x>.
    Found 30-bit register for signal <pc_m>.
    Found 30-bit register for signal <pc_w>.
    Found 30-bit register for signal <restart_address>.
    Found 1-bit register for signal <i_cyc_o>.
    Found 1-bit register for signal <i_stb_o>.
    Found 32-bit register for signal <i_adr_o>.
    Found 3-bit register for signal <i_cti_o>.
    Found 1-bit register for signal <i_lock_o>.
    Found 32-bit register for signal <icache_refill_data>.
    Found 1-bit register for signal <icache_refill_ready>.
    Found 1-bit register for signal <bus_error_f>.
    Found 32-bit register for signal <instruction_d>.
    Found 1-bit register for signal <bus_error_d>.
    Found 30-bit register for signal <pc_f>.
    Found 30-bit adder for signal <pc_f[31]_GND_9_o_add_11_OUT> created at line 565.
    Found 2-bit adder for signal <i_adr_o[3]_GND_9_o_add_60_OUT> created at line 791.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 284 D-type flip-flop(s).
	inferred  11 Multiplexer(s).
Unit <lm32_instruction_unit> synthesized.

Synthesizing Unit <lm32_icache>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_icache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_a<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 4-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 30-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_32> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 4                                              |
    | Transitions        | 18                                             |
    | Inputs             | 11                                             |
    | Outputs            | 8                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 0001                                           |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_10_o_sub_22_OUT> created at line 421.
    Found 2-bit adder for signal <refill_offset[3]_GND_10_o_add_59_OUT> created at line 507.
    Found 21-bit comparator equal for signal <way_match> created at line 294
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  42 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred   8 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_icache> synthesized.

Synthesizing Unit <lm32_ram_1>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 32
        address_width = 10
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1024x32-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 10-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred  10 D-type flip-flop(s).
Unit <lm32_ram_1> synthesized.

Synthesizing Unit <lm32_ram_2>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_ram.v".
        data_width = 21
        address_width = 8
        init_file = "NONE"
WARNING:Xst:647 - Input <reset> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 256x21-bit dual-port RAM <Mram_mem> for signal <mem>.
    Found 8-bit register for signal <ra>.
    Summary:
	inferred   1 RAM(s).
	inferred   8 D-type flip-flop(s).
Unit <lm32_ram_2> synthesized.

Synthesizing Unit <lm32_decoder>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_decoder.v".
    Summary:
	inferred  14 Multiplexer(s).
Unit <lm32_decoder> synthesized.

Synthesizing Unit <lm32_load_store_unit>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_load_store_unit.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <load_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <store_q_x> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <d_rty_i> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <d_stb_o>.
    Found 32-bit register for signal <d_dat_o>.
    Found 32-bit register for signal <d_adr_o>.
    Found 4-bit register for signal <d_sel_o>.
    Found 1-bit register for signal <d_we_o>.
    Found 3-bit register for signal <d_cti_o>.
    Found 1-bit register for signal <d_lock_o>.
    Found 32-bit register for signal <wb_data_m>.
    Found 1-bit register for signal <wb_load_complete>.
    Found 1-bit register for signal <stall_wb_load>.
    Found 1-bit register for signal <dcache_refill_ready>.
    Found 1-bit register for signal <sign_extend_m>.
    Found 2-bit register for signal <size_m>.
    Found 4-bit register for signal <byte_enable_m>.
    Found 32-bit register for signal <store_data_m>.
    Found 1-bit register for signal <dcache_select_m>.
    Found 1-bit register for signal <wb_select_m>.
    Found 2-bit register for signal <size_w>.
    Found 32-bit register for signal <data_w>.
    Found 1-bit register for signal <sign_extend_w>.
    Found 1-bit register for signal <d_cyc_o>.
    Found 2-bit adder for signal <d_adr_o[3]_GND_14_o_add_36_OUT> created at line 718.
    Found 32-bit 3-to-1 multiplexer for signal <store_data_x> created at line 509.
    Found 32-bit comparator greater for signal <wb_select_x> created at line 481
    Summary:
	inferred   1 Adder/Subtractor(s).
	inferred 185 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  12 Multiplexer(s).
Unit <lm32_load_store_unit> synthesized.

Synthesizing Unit <lm32_dcache>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_dcache.v".
        associativity = 1
        sets = 256
        bytes_per_line = 16
        base_address = 32'b00000000000000000000000000000000
        limit = 32'b01111111111111111111111111111111
WARNING:Xst:647 - Input <address_x<1:0>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
WARNING:Xst:647 - Input <address_x<31:12>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 3-bit register for signal <state>.
    Found 8-bit register for signal <flush_set>.
    Found 1-bit register for signal <refill_request>.
    Found 32-bit register for signal <refill_address>.
    Found 1-bit register for signal <restart_request>.
    Found 2-bit register for signal <refill_offset>.
    Found 1-bit register for signal <refilling>.
    Found finite state machine <FSM_33> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 15                                             |
    | Inputs             | 9                                              |
    | Outputs            | 6                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 001                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 8-bit subtractor for signal <flush_set[7]_GND_15_o_sub_38_OUT> created at line 469.
    Found 2-bit adder for signal <refill_offset[3]_GND_15_o_add_68_OUT> created at line 528.
    Found 21-bit comparator equal for signal <way_match> created at line 308
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred  45 D-type flip-flop(s).
	inferred   1 Comparator(s).
	inferred  13 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_dcache> synthesized.

Synthesizing Unit <lm32_adder>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_adder.v".
    Summary:
	no macro.
Unit <lm32_adder> synthesized.

Synthesizing Unit <lm32_addsub>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_addsub.v".
    Found 33-bit subtractor for signal <GND_17_o_GND_17_o_sub_3_OUT> created at line 90.
    Found 33-bit subtractor for signal <tmp_subResult> created at line 90.
    Found 33-bit adder for signal <n0025> created at line 89.
    Found 33-bit adder for signal <tmp_addResult> created at line 89.
    Summary:
	inferred   4 Adder/Subtractor(s).
	inferred   2 Multiplexer(s).
Unit <lm32_addsub> synthesized.

Synthesizing Unit <lm32_logic_op>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_logic_op.v".
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<0>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<1>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<2>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<3>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<4>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<5>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<6>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<7>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<8>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<9>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<10>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<11>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<12>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<13>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<14>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<15>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<16>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<17>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<18>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<19>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<20>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<21>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<22>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<23>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<24>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<25>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<26>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<27>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<28>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<29>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<30>> created at line 93.
    Found 1-bit 4-to-1 multiplexer for signal <logic_result_x<31>> created at line 93.
    Summary:
	inferred  32 Multiplexer(s).
Unit <lm32_logic_op> synthesized.

Synthesizing Unit <lm32_shifter>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_shifter.v".
WARNING:Xst:647 - Input <operand_1_x<31:5>> is never used. This port will be preserved and left unconnected if it belongs to a top-level block or it belongs to a sub-block and the hierarchy of this sub-block is preserved.
    Found 1-bit register for signal <direction_m>.
    Found 32-bit register for signal <right_shift_result>.
    Found 64-bit shifter logical right for signal <n0028> created at line 149
    Summary:
	inferred  33 D-type flip-flop(s).
	inferred   3 Multiplexer(s).
	inferred   1 Combinational logic shifter(s).
Unit <lm32_shifter> synthesized.

Synthesizing Unit <lm32_multiplier>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_multiplier.v".
    Found 32-bit register for signal <multiplier>.
    Found 32-bit register for signal <product>.
    Found 32-bit register for signal <result>.
    Found 32-bit register for signal <muliplicand>.
    Found 32x32-bit multiplier for signal <n0023> created at line 115.
    Summary:
	inferred   1 Multiplier(s).
	inferred 128 D-type flip-flop(s).
Unit <lm32_multiplier> synthesized.

Synthesizing Unit <lm32_mc_arithmetic>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_mc_arithmetic.v".
    Found 32-bit register for signal <p>.
    Found 32-bit register for signal <a>.
    Found 32-bit register for signal <b>.
    Found 1-bit register for signal <divide_by_zero_x>.
    Found 32-bit register for signal <result_x>.
    Found 3-bit register for signal <state>.
    Found 6-bit register for signal <cycles>.
    Found finite state machine <FSM_34> for signal <state>.
    -----------------------------------------------------------------------
    | States             | 3                                              |
    | Transitions        | 8                                              |
    | Inputs             | 4                                              |
    | Outputs            | 5                                              |
    | Clock              | clk_i (rising_edge)                            |
    | Reset              | rst_i (positive)                               |
    | Reset type         | synchronous                                    |
    | Reset State        | 000                                            |
    | Encoding           | auto                                           |
    | Implementation     | LUT                                            |
    -----------------------------------------------------------------------
    Found 33-bit subtractor for signal <t> created at line 156.
    Found 6-bit subtractor for signal <cycles[5]_GND_22_o_sub_21_OUT> created at line 250.
    Summary:
	inferred   2 Adder/Subtractor(s).
	inferred 135 D-type flip-flop(s).
	inferred   7 Multiplexer(s).
	inferred   1 Finite State Machine(s).
Unit <lm32_mc_arithmetic> synthesized.

Synthesizing Unit <lm32_interrupt>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/third_party/litex/litex/soc/cores/cpu/lm32/verilog/submodule/rtl/lm32_interrupt.v".
        interrupts = 32
    Found 1-bit register for signal <eie>.
    Found 32-bit register for signal <im>.
    Found 1-bit register for signal <ie>.
    Found 32-bit 3-to-1 multiplexer for signal <csr_read_data> created at line 122.
    Summary:
	inferred  34 D-type flip-flop(s).
	inferred   4 Multiplexer(s).
Unit <lm32_interrupt> synthesized.

Synthesizing Unit <rgmii_if>.
    Related source file is "/home/travis/build/stefanor/HDMI2USB-litex-firmware/gateware/rgmii_if.vhd".
    Found 1-bit register for signal <gmii_rxd_reg<2>>.
    Found 1-bit register for signal <gmii_rxd_reg<1>>.
    Found 1-bit register for signal <gmii_rxd_reg<0>>.
    Found 1-bit register for signal <gmii_rx_dv_reg>.
    Found 1-bit register for signal <link_status>.
    Found 2-bit register for signal <clock_speed>.
    Found 1-bit register for signal <duplex_status>.
    Found 1-bit register for signal <gmii_rxd_reg<3>>.
    Summary:
	inferred   9 D-type flip-flop(s).
Unit <rgmii_if> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 77
 1024x32-bit dual-port RAM                             : 2
 128x8-bit dual-port RAM                               : 4
 16x10-bit dual-port RAM                               : 2
 16x130-bit dual-port RAM                              : 4
 256x21-bit dual-port RAM                              : 2
 2x14-bit dual-port RAM                                : 1
 2x162-bit dual-port RAM                               : 2
 2x35-bit dual-port RAM                                : 1
 32x32-bit dual-port RAM                               : 2
 382x32-bit dual-port RAM                              : 2
 382x8-bit dual-port RAM                               : 16
 4096x18-bit dual-port RAM                             : 2
 4096x32-bit dual-port RAM                             : 1
 4x10-bit dual-port RAM                                : 8
 4x10-bit single-port Read Only RAM                    : 2
 4x27-bit dual-port RAM                                : 2
 512x128-bit dual-port RAM                             : 1
 512x131-bit dual-port RAM                             : 2
 512x24-bit dual-port RAM                              : 1
 5x12-bit dual-port RAM                                : 1
 64x42-bit dual-port RAM                               : 2
 8192x32-bit single-port Read Only RAM                 : 1
 8x21-bit dual-port RAM                                : 6
 8x24-bit dual-port RAM                                : 8
 8x8-bit single-port Read Only RAM                     : 1
 9x8-bit single-port Read Only RAM                     : 1
# Multipliers                                          : 17
 12x9-bit multiplier                                   : 4
 32x32-bit multiplier                                  : 1
 9x5-bit multiplier                                    : 4
 9x6-bit multiplier                                    : 2
 9x7-bit multiplier                                    : 2
 9x8-bit multiplier                                    : 4
# Adders/Subtractors                                   : 461
 1-bit adder                                           : 7
 10-bit adder                                          : 4
 11-bit adder                                          : 7
 11-bit subtractor                                     : 1
 12-bit adder                                          : 12
 12-bit subtractor                                     : 4
 13-bit addsub                                         : 4
 14-bit adder                                          : 8
 16-bit adder                                          : 1
 17-bit adder                                          : 2
 18-bit adder                                          : 2
 2-bit adder                                           : 46
 2-bit addsub                                          : 2
 2-bit subtractor                                      : 1
 24-bit adder                                          : 10
 24-bit subtractor                                     : 2
 25-bit adder                                          : 7
 26-bit subtractor                                     : 1
 27-bit adder                                          : 4
 27-bit subtractor                                     : 2
 3-bit adder                                           : 65
 3-bit addsub                                          : 9
 3-bit subtractor                                      : 8
 30-bit adder                                          : 2
 32-bit adder                                          : 11
 32-bit subtractor                                     : 1
 33-bit adder                                          : 4
 33-bit subtractor                                     : 3
 4-bit adder                                           : 148
 4-bit addsub                                          : 8
 4-bit subtractor                                      : 3
 5-bit adder                                           : 5
 5-bit addsub                                          : 4
 5-bit subtractor                                      : 1
 6-bit adder                                           : 8
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 15
 7-bit adder                                           : 9
 8-bit adder                                           : 1
 8-bit addsub                                          : 6
 8-bit subtractor                                      : 3
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Registers                                            : 1715
 1-bit register                                        : 801
 10-bit register                                       : 43
 11-bit register                                       : 26
 12-bit register                                       : 39
 128-bit register                                      : 4
 13-bit register                                       : 5
 14-bit register                                       : 12
 15-bit register                                       : 3
 16-bit register                                       : 3
 17-bit register                                       : 4
 18-bit register                                       : 2
 2-bit register                                        : 157
 20-bit register                                       : 18
 23-bit register                                       : 1
 24-bit register                                       : 34
 25-bit register                                       : 9
 26-bit register                                       : 1
 27-bit register                                       : 2
 28-bit register                                       : 4
 3-bit register                                        : 90
 30-bit register                                       : 10
 32-bit register                                       : 63
 4-bit register                                        : 109
 40-bit register                                       : 1
 5-bit register                                        : 35
 57-bit register                                       : 1
 6-bit register                                        : 28
 7-bit register                                        : 25
 8-bit register                                        : 148
 9-bit register                                        : 37
# Comparators                                          : 160
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 14-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 4
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 2162
 1-bit 2-to-1 multiplexer                              : 1559
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 4-to-1 multiplexer                              : 57
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 8
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 10
 14-bit 4-to-1 multiplexer                             : 2
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 27
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 12
 26-bit 2-to-1 multiplexer                             : 1
 3-bit 2-to-1 multiplexer                              : 29
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 10
 32-bit 2-to-1 multiplexer                             : 70
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 62
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 15
 6-bit 2-to-1 multiplexer                              : 31
 7-bit 2-to-1 multiplexer                              : 6
 8-bit 2-to-1 multiplexer                              : 193
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 31-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 48-to-1 multiplexer                             : 1
 8-bit 63-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# Tristates                                            : 14
 1-bit tristate buffer                                 : 14
# FSMs                                                 : 35
# Xors                                                 : 346
 1-bit xor2                                            : 200
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================
INFO:Xst:1767 - HDL ADVISOR - Resource sharing has identified that some arithmetic operations in this design can share the same physical resources for reduced device utilization. For improved clock frequency you may try to disable resource sharing.
WARNING:Xst:638 - in unit top Conflict on KEEP property on signal eth_rx_clk and eth_tx_clk eth_tx_clk signal will be lost.

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


Synthesizing (advanced) Unit <lm32_cpu>.
The following registers are absorbed into counter <cc>: 1 register on signal <cc>.
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_0_d>  |          |
    |     doB            | connected to signal <reg_data_0>    |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_registers1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     clkA           | connected to signal <clk_i>         | rise     |
    |     weA            | connected to signal <reg_write_enable_q_w> | high     |
    |     addrA          | connected to signal <write_idx_w>   |          |
    |     diA            | connected to signal <w_result>      |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 32-word x 32-bit                    |          |
    |     addrB          | connected to signal <read_idx_1_d>  |          |
    |     doB            | connected to signal <reg_data_1>    |          |
    -----------------------------------------------------------------------
Unit <lm32_cpu> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_dcache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_dcache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_icache>.
The following registers are absorbed into counter <flush_set>: 1 register on signal <flush_set>.
Unit <lm32_icache> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_mc_arithmetic>.
The following registers are absorbed into counter <cycles>: 1 register on signal <cycles>.
Unit <lm32_mc_arithmetic> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_multiplier>.
	Found pipelined multiplier on signal <n0023>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n0023 by adding 6 register level(s).
Unit <lm32_multiplier> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_1>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 1024-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_1> synthesized (advanced).

Synthesizing (advanced) Unit <lm32_ram_2>.
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <ra>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <write_clk>     | rise     |
    |     weA            | connected to internal node          | high     |
    |     addrA          | connected to signal <write_address> |          |
    |     diA            | connected to signal <write_data>    |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 256-word x 21-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <read_clk>      | rise     |
    |     addrB          | connected to signal <read_address>  |          |
    |     doB            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
Unit <lm32_ram_2> synthesized (advanced).

Synthesizing (advanced) Unit <top>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es1_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es1_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out0_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out0_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es0_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es0_cnt>.
The following registers are absorbed into accumulator <hdmi_out1_driver_hdmi_phy_es2_cnt>: 1 register on signal <hdmi_out1_driver_hdmi_phy_es2_cnt>.
The following registers are absorbed into accumulator <ethmac_writer_counter>: 1 register on signal <ethmac_writer_counter>.
The following registers are absorbed into accumulator <hdmi_in0_freq_sampler_counter>: 1 register on signal <hdmi_in0_freq_sampler_counter>.
The following registers are absorbed into accumulator <hdmi_in1_freq_sampler_counter>: 1 register on signal <hdmi_in1_freq_sampler_counter>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <front_panel_count>: 1 register on signal <front_panel_count>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter1_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter1_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter1_q_binary>.
The following registers are absorbed into counter <ethmac_rx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_rx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_produce>: 1 register on signal <ethmac_crc32_checker_syncfifo_produce>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_consume>: 1 register on signal <ethmac_crc32_checker_syncfifo_consume>.
The following registers are absorbed into counter <ethmac_crc32_checker_syncfifo_level>: 1 register on signal <ethmac_crc32_checker_syncfifo_level>.
The following registers are absorbed into counter <ethmac_rx_converter_converter_demux>: 1 register on signal <ethmac_rx_converter_converter_demux>.
The following registers are absorbed into counter <hdmi_in0_freq_q_binary>: 1 register on signal <hdmi_in0_freq_q_binary>.
The following registers are absorbed into counter <hdmi_in1_freq_q_binary>: 1 register on signal <hdmi_in1_freq_q_binary>.
The following registers are absorbed into counter <ethmac_tx_gap_inserter_counter>: 1 register on signal <ethmac_tx_gap_inserter_counter>.
The following registers are absorbed into counter <ethmac_preamble_inserter_cnt>: 1 register on signal <ethmac_preamble_inserter_cnt>.
The following registers are absorbed into accumulator <ethmac_crc32_inserter_cnt>: 1 register on signal <ethmac_crc32_inserter_cnt>.
The following registers are absorbed into counter <ethmac_padding_inserter_counter>: 1 register on signal <ethmac_padding_inserter_counter>.
The following registers are absorbed into counter <ethmac_tx_converter_converter_mux>: 1 register on signal <ethmac_tx_converter_converter_mux>.
The following registers are absorbed into counter <crg_por>: 1 register on signal <crg_por>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture0_lateness>: 1 register on signal <hdmi_in0_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture1_lateness>: 1 register on signal <hdmi_in0_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in0_s6datacapture2_lateness>: 1 register on signal <hdmi_in0_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in0_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in0_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_charsync0_control_counter>: 1 register on signal <hdmi_in0_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync2_control_counter>: 1 register on signal <hdmi_in0_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in0_charsync1_control_counter>: 1 register on signal <hdmi_in0_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_hcounter>: 1 register on signal <hdmi_in0_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in0_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in0_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in0_wer0_wer_counter>: 1 register on signal <hdmi_in0_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer2_wer_counter>: 1 register on signal <hdmi_in0_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_wer1_wer_counter>: 1 register on signal <hdmi_in0_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in0_resdetection_vcounter>: 1 register on signal <hdmi_in0_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in0_frame_pack_counter>: 1 register on signal <hdmi_in0_frame_pack_counter>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture0_lateness>: 1 register on signal <hdmi_in1_s6datacapture0_lateness>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture1_lateness>: 1 register on signal <hdmi_in1_s6datacapture1_lateness>.
The following registers are absorbed into counter <hdmi_in1_s6datacapture2_lateness>: 1 register on signal <hdmi_in1_s6datacapture2_lateness>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_produce>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_produce>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_produce>.
The following registers are absorbed into counter <hdmi_in1_frame_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_in1_frame_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in1_charsync0_control_counter>: 1 register on signal <hdmi_in1_charsync0_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync1_control_counter>: 1 register on signal <hdmi_in1_charsync1_control_counter>.
The following registers are absorbed into counter <hdmi_in1_charsync2_control_counter>: 1 register on signal <hdmi_in1_charsync2_control_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_hcounter>: 1 register on signal <hdmi_in1_resdetection_hcounter>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer1_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer1_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer0_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer0_consume>.
The following registers are absorbed into counter <hdmi_in1_chansync_syncbuffer2_consume>: 1 register on signal <hdmi_in1_chansync_syncbuffer2_consume>.
The following registers are absorbed into counter <hdmi_in1_wer0_wer_counter>: 1 register on signal <hdmi_in1_wer0_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer1_wer_counter>: 1 register on signal <hdmi_in1_wer1_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_wer2_wer_counter>: 1 register on signal <hdmi_in1_wer2_wer_counter>.
The following registers are absorbed into counter <hdmi_in1_resdetection_vcounter>: 1 register on signal <hdmi_in1_resdetection_vcounter>.
The following registers are absorbed into counter <hdmi_in1_frame_pack_counter>: 1 register on signal <hdmi_in1_frame_pack_counter>.
The following registers are absorbed into counter <ethmac_writer_fifo_level>: 1 register on signal <ethmac_writer_fifo_level>.
The following registers are absorbed into counter <ethmac_writer_slot>: 1 register on signal <ethmac_writer_slot>.
The following registers are absorbed into counter <half_rate_phy_phase_half>: 1 register on signal <half_rate_phy_phase_half>.
The following registers are absorbed into counter <half_rate_phy_phase_sel>: 1 register on signal <half_rate_phy_phase_sel>.
The following registers are absorbed into counter <half_rate_phy_bitslip_cnt>: 1 register on signal <half_rate_phy_bitslip_cnt>.
The following registers are absorbed into counter <spiflash_i1>: 1 register on signal <spiflash_i1>.
The following registers are absorbed into counter <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <ethmac_tx_cdc_graycounter0_q_binary>: 1 register on signal <ethmac_tx_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_in0_freq_period_counter>: 1 register on signal <hdmi_in0_freq_period_counter>.
The following registers are absorbed into counter <hdmi_in1_freq_period_counter>: 1 register on signal <hdmi_in1_freq_period_counter>.
The following registers are absorbed into counter <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>: 1 register on signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary>.
The following registers are absorbed into counter <sdram_count>: 1 register on signal <sdram_count>.
The following registers are absorbed into counter <videosoc_counter>: 1 register on signal <videosoc_counter>.
The following registers are absorbed into counter <dna_cnt>: 1 register on signal <dna_cnt>.
The following registers are absorbed into counter <phy_tx_bitcount>: 1 register on signal <phy_tx_bitcount>.
The following registers are absorbed into counter <uart_tx_fifo_produce>: 1 register on signal <uart_tx_fifo_produce>.
The following registers are absorbed into counter <phy_rx_bitcount>: 1 register on signal <phy_rx_bitcount>.
The following registers are absorbed into counter <uart_tx_fifo_consume>: 1 register on signal <uart_tx_fifo_consume>.
The following registers are absorbed into counter <uart_tx_fifo_level>: 1 register on signal <uart_tx_fifo_level>.
The following registers are absorbed into counter <uart_rx_fifo_produce>: 1 register on signal <uart_rx_fifo_produce>.
The following registers are absorbed into counter <uart_rx_fifo_consume>: 1 register on signal <uart_rx_fifo_consume>.
The following registers are absorbed into counter <uart_rx_fifo_level>: 1 register on signal <uart_rx_fifo_level>.
The following registers are absorbed into counter <sdram_bankmachine0_produce>: 1 register on signal <sdram_bankmachine0_produce>.
The following registers are absorbed into counter <sdram_bankmachine0_consume>: 1 register on signal <sdram_bankmachine0_consume>.
The following registers are absorbed into counter <sdram_bankmachine0_level>: 1 register on signal <sdram_bankmachine0_level>.
The following registers are absorbed into counter <sdram_bankmachine1_produce>: 1 register on signal <sdram_bankmachine1_produce>.
The following registers are absorbed into counter <sdram_bankmachine1_consume>: 1 register on signal <sdram_bankmachine1_consume>.
The following registers are absorbed into counter <sdram_bankmachine1_level>: 1 register on signal <sdram_bankmachine1_level>.
The following registers are absorbed into counter <sdram_bankmachine2_produce>: 1 register on signal <sdram_bankmachine2_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_consume>: 1 register on signal <sdram_bankmachine2_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_produce>: 1 register on signal <sdram_bankmachine3_produce>.
The following registers are absorbed into counter <sdram_bankmachine2_level>: 1 register on signal <sdram_bankmachine2_level>.
The following registers are absorbed into counter <sdram_bankmachine3_consume>: 1 register on signal <sdram_bankmachine3_consume>.
The following registers are absorbed into counter <sdram_bankmachine3_level>: 1 register on signal <sdram_bankmachine3_level>.
The following registers are absorbed into counter <sdram_bankmachine4_produce>: 1 register on signal <sdram_bankmachine4_produce>.
The following registers are absorbed into counter <sdram_bankmachine4_level>: 1 register on signal <sdram_bankmachine4_level>.
The following registers are absorbed into counter <sdram_bankmachine4_consume>: 1 register on signal <sdram_bankmachine4_consume>.
The following registers are absorbed into counter <sdram_bankmachine5_produce>: 1 register on signal <sdram_bankmachine5_produce>.
The following registers are absorbed into counter <sdram_bankmachine5_consume>: 1 register on signal <sdram_bankmachine5_consume>.
The following registers are absorbed into counter <sdram_bankmachine5_level>: 1 register on signal <sdram_bankmachine5_level>.
The following registers are absorbed into counter <sdram_bankmachine6_consume>: 1 register on signal <sdram_bankmachine6_consume>.
The following registers are absorbed into counter <sdram_bankmachine6_produce>: 1 register on signal <sdram_bankmachine6_produce>.
The following registers are absorbed into counter <sdram_bankmachine6_level>: 1 register on signal <sdram_bankmachine6_level>.
The following registers are absorbed into counter <sdram_bankmachine7_produce>: 1 register on signal <sdram_bankmachine7_produce>.
The following registers are absorbed into counter <sdram_bankmachine7_consume>: 1 register on signal <sdram_bankmachine7_consume>.
The following registers are absorbed into counter <sdram_bankmachine7_level>: 1 register on signal <sdram_bankmachine7_level>.
The following registers are absorbed into counter <sdram_bandwidth_nreads>: 1 register on signal <sdram_bandwidth_nreads>.
The following registers are absorbed into counter <sdram_bandwidth_nwrites>: 1 register on signal <sdram_bandwidth_nwrites>.
The following registers are absorbed into counter <ethmac_preamble_errors_status>: 1 register on signal <ethmac_preamble_errors_status>.
The following registers are absorbed into counter <ethmac_writer_fifo_produce>: 1 register on signal <ethmac_writer_fifo_produce>.
The following registers are absorbed into counter <ethmac_crc_errors_status>: 1 register on signal <ethmac_crc_errors_status>.
The following registers are absorbed into counter <ethmac_writer_fifo_consume>: 1 register on signal <ethmac_writer_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_consume>: 1 register on signal <ethmac_reader_fifo_consume>.
The following registers are absorbed into counter <ethmac_reader_fifo_produce>: 1 register on signal <ethmac_reader_fifo_produce>.
The following registers are absorbed into counter <ethmac_reader_fifo_level>: 1 register on signal <ethmac_reader_fifo_level>.
The following registers are absorbed into counter <hdmi_in0_edid_offset_counter>: 1 register on signal <hdmi_in0_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in0_dma_mwords_remaining>: 1 register on signal <hdmi_in0_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in0_dma_current_address>: 1 register on signal <hdmi_in0_dma_current_address>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_produce>: 1 register on signal <hdmi_in0_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_consume>: 1 register on signal <hdmi_in0_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in0_dma_fifo_level>: 1 register on signal <hdmi_in0_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_in1_edid_offset_counter>: 1 register on signal <hdmi_in1_edid_offset_counter>.
The following registers are absorbed into counter <hdmi_in1_dma_current_address>: 1 register on signal <hdmi_in1_dma_current_address>.
The following registers are absorbed into counter <hdmi_in1_dma_mwords_remaining>: 1 register on signal <hdmi_in1_dma_mwords_remaining>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_consume>: 1 register on signal <hdmi_in1_dma_fifo_consume>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_produce>: 1 register on signal <hdmi_in1_dma_fifo_produce>.
The following registers are absorbed into counter <hdmi_in1_dma_fifo_level>: 1 register on signal <hdmi_in1_dma_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_remaining_bits>: 1 register on signal <hdmi_out0_driver_clocking_remaining_bits>.
The following registers are absorbed into counter <hdmi_out0_driver_clocking_busy_counter>: 1 register on signal <hdmi_out0_driver_clocking_busy_counter>.
The following registers are absorbed into counter <sdram_time0>: 1 register on signal <sdram_time0>.
The following registers are absorbed into counter <sdram_time1>: 1 register on signal <sdram_time1>.
The following registers are absorbed into counter <sdram_bankmachine0_count>: 1 register on signal <sdram_bankmachine0_count>.
The following registers are absorbed into counter <sdram_bankmachine1_count>: 1 register on signal <sdram_bankmachine1_count>.
The following registers are absorbed into counter <sdram_bankmachine2_count>: 1 register on signal <sdram_bankmachine2_count>.
The following registers are absorbed into counter <sdram_bankmachine3_count>: 1 register on signal <sdram_bankmachine3_count>.
The following registers are absorbed into counter <sdram_bankmachine4_count>: 1 register on signal <sdram_bankmachine4_count>.
The following registers are absorbed into counter <sdram_bankmachine5_count>: 1 register on signal <sdram_bankmachine5_count>.
The following registers are absorbed into counter <sdram_bankmachine7_count>: 1 register on signal <sdram_bankmachine7_count>.
The following registers are absorbed into counter <sdram_bankmachine6_count>: 1 register on signal <sdram_bankmachine6_count>.
The following registers are absorbed into counter <hdmi_out0_core_underflow_counter>: 1 register on signal <hdmi_out0_core_underflow_counter>.
The following registers are absorbed into counter <hdmi_out1_core_underflow_counter>: 1 register on signal <hdmi_out1_core_underflow_counter>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>: 1 register on signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary>.
The following registers are absorbed into counter <hdmi_out0_dram_port_counter>: 1 register on signal <hdmi_out0_dram_port_counter>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_buffer_produce>: 1 register on signal <hdmi_out0_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_buffer_consume>: 1 register on signal <hdmi_out0_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <hdmi_out0_dram_port_cmd_buffer_level>: 1 register on signal <hdmi_out0_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out0_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_rsv_level>: 1 register on signal <hdmi_out0_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out0_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out0_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <hdmi_out0_dram_port_rdata_converter_converter_mux>: 1 register on signal <hdmi_out0_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out0_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out0_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out0_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out0_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out0_core_dmareader_offset>: 1 register on signal <hdmi_out0_core_dmareader_offset>.
The following registers are absorbed into counter <hdmi_out1_dram_port_counter>: 1 register on signal <hdmi_out1_dram_port_counter>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_buffer_produce>: 1 register on signal <hdmi_out1_dram_port_cmd_buffer_produce>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_buffer_consume>: 1 register on signal <hdmi_out1_dram_port_cmd_buffer_consume>.
The following registers are absorbed into counter <hdmi_out1_dram_port_cmd_buffer_level>: 1 register on signal <hdmi_out1_dram_port_cmd_buffer_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_rsv_level>: 1 register on signal <hdmi_out1_core_dmareader_rsv_level>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_consume>: 1 register on signal <hdmi_out1_core_dmareader_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_produce>: 1 register on signal <hdmi_out1_core_dmareader_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_fifo_level0>: 1 register on signal <hdmi_out1_core_dmareader_fifo_level0>.
The following registers are absorbed into counter <hdmi_out1_dram_port_rdata_converter_converter_mux>: 1 register on signal <hdmi_out1_dram_port_rdata_converter_converter_mux>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_y_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_y_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cb_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cb_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_consume>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_consume>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_produce>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_produce>.
The following registers are absorbed into counter <hdmi_out1_resetinserter_cr_fifo_level>: 1 register on signal <hdmi_out1_resetinserter_cr_fifo_level>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_hcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_hcounter>.
The following registers are absorbed into counter <hdmi_out1_core_timinggenerator_vcounter>: 1 register on signal <hdmi_out1_core_timinggenerator_vcounter>.
The following registers are absorbed into counter <hdmi_out1_core_dmareader_offset>: 1 register on signal <hdmi_out1_core_dmareader_offset>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0205_GND_1_o_add_5948_OUT_Madd1> :
 	<Madd__n27607> in block <top>, 	<Madd__n27608> in block <top>, 	<Madd__n27610_Madd> in block <top>, 	<Madd_n19754[1:0]> in block <top>, 	<Madd_BUS_0205_GND_1_o_add_5948_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0308_GND_1_o_add_6361_OUT_Madd1> :
 	<Madd__n27568> in block <top>, 	<Madd__n27569> in block <top>, 	<Madd__n27571_Madd> in block <top>, 	<Madd_n20042[1:0]> in block <top>, 	<Madd_BUS_0308_GND_1_o_add_6361_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0179_GND_1_o_add_5891_OUT_Madd1> :
 	<Madd__n27522> in block <top>, 	<Madd__n27523> in block <top>, 	<Madd__n27525_Madd> in block <top>, 	<Madd_n19676[1:0]> in block <top>, 	<Madd_BUS_0179_GND_1_o_add_5891_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0231_GND_1_o_add_6005_OUT_Madd1> :
 	<Madd__n27633> in block <top>, 	<Madd__n27634> in block <top>, 	<Madd__n27636_Madd> in block <top>, 	<Madd_n19832[1:0]> in block <top>, 	<Madd_BUS_0231_GND_1_o_add_6005_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0282_GND_1_o_add_6304_OUT_Madd1> :
 	<Madd__n27834> in block <top>, 	<Madd__n27835> in block <top>, 	<Madd__n27837_Madd> in block <top>, 	<Madd_n19964[1:0]> in block <top>, 	<Madd_BUS_0282_GND_1_o_add_6304_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0334_GND_1_o_add_6418_OUT_Madd1> :
 	<Madd__n27680> in block <top>, 	<Madd__n27681> in block <top>, 	<Madd__n27683_Madd> in block <top>, 	<Madd_n20120[1:0]> in block <top>, 	<Madd_BUS_0334_GND_1_o_add_6418_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0191_GND_1_o_add_5926_OUT_Madd1> :
 	<Madd__n27829> in block <top>, 	<Madd__n27830> in block <top>, 	<Madd__n27832_Madd> in block <top>, 	<Madd_n19712[1:0]> in block <top>, 	<Madd_BUS_0191_GND_1_o_add_5926_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0294_GND_1_o_add_6339_OUT_Madd1> :
 	<Madd__n27517> in block <top>, 	<Madd__n27518> in block <top>, 	<Madd__n27520_Madd> in block <top>, 	<Madd_n20000[1:0]> in block <top>, 	<Madd_BUS_0294_GND_1_o_add_6339_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0217_GND_1_o_add_5983_OUT_Madd1> :
 	<Madd__n27573> in block <top>, 	<Madd__n27574> in block <top>, 	<Madd__n27576_Madd> in block <top>, 	<Madd_n19790[1:0]> in block <top>, 	<Madd_BUS_0217_GND_1_o_add_5983_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0165_GND_1_o_add_5869_OUT_Madd1> :
 	<Madd__n27819> in block <top>, 	<Madd__n27820> in block <top>, 	<Madd__n27822_Madd> in block <top>, 	<Madd_n19634[1:0]> in block <top>, 	<Madd_BUS_0165_GND_1_o_add_5869_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0320_GND_1_o_add_6396_OUT_Madd1> :
 	<Madd__n27546> in block <top>, 	<Madd__n27547> in block <top>, 	<Madd__n27549_Madd> in block <top>, 	<Madd_n20078[1:0]> in block <top>, 	<Madd_BUS_0320_GND_1_o_add_6396_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0268_GND_1_o_add_6282_OUT_Madd1> :
 	<Madd__n27527> in block <top>, 	<Madd__n27528> in block <top>, 	<Madd__n27530_Madd> in block <top>, 	<Madd_n19922[1:0]> in block <top>, 	<Madd_BUS_0268_GND_1_o_add_6282_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0043_GND_1_o_add_4506_OUT_Madd1> :
 	<Madd__n27858> in block <top>, 	<Madd__n27859> in block <top>, 	<Madd__n27861_Madd> in block <top>, 	<Madd_n19336[1:0]> in block <top>, 	<Madd_BUS_0043_GND_1_o_add_4506_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0053_GND_1_o_add_4587_OUT_Madd1> :
 	<Madd__n27812> in block <top>, 	<Madd__n27813> in block <top>, 	<Madd__n27815_Madd> in block <top>, 	<Madd_n19363[1:0]> in block <top>, 	<Madd_BUS_0053_GND_1_o_add_4587_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0063_GND_1_o_add_4668_OUT_Madd1> :
 	<Madd__n27532> in block <top>, 	<Madd__n27533> in block <top>, 	<Madd__n27535_Madd> in block <top>, 	<Madd_n19390[1:0]> in block <top>, 	<Madd_BUS_0063_GND_1_o_add_4668_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0092_GND_1_o_add_5149_OUT_Madd1> :
 	<Madd__n27767> in block <top>, 	<Madd__n27768> in block <top>, 	<Madd__n27770_Madd> in block <top>, 	<Madd_n19459[1:0]> in block <top>, 	<Madd_BUS_0092_GND_1_o_add_5149_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0102_GND_1_o_add_5230_OUT_Madd1> :
 	<Madd__n27602> in block <top>, 	<Madd__n27603> in block <top>, 	<Madd__n27605_Madd> in block <top>, 	<Madd_n19486[1:0]> in block <top>, 	<Madd_BUS_0102_GND_1_o_add_5230_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_BUS_0112_GND_1_o_add_5311_OUT_Madd1> :
 	<Madd__n27740> in block <top>, 	<Madd__n27741> in block <top>, 	<Madd__n27743_Madd> in block <top>, 	<Madd_n19513[1:0]> in block <top>, 	<Madd_BUS_0112_GND_1_o_add_5311_OUT_Madd> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5884_OUT1> :
 	<Madd_n19656> in block <top>, 	<Madd_n19659> in block <top>, 	<Madd_n19662> in block <top>, 	<Madd_n19665> in block <top>, 	<Madd_n19668> in block <top>, 	<Madd_n19671> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5884_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5941_OUT1> :
 	<Madd_n19734> in block <top>, 	<Madd_n19737> in block <top>, 	<Madd_n19740> in block <top>, 	<Madd_n19743> in block <top>, 	<Madd_n19746> in block <top>, 	<Madd_n19749> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5941_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_5998_OUT1> :
 	<Madd_n19812> in block <top>, 	<Madd_n19815> in block <top>, 	<Madd_n19818> in block <top>, 	<Madd_n19821> in block <top>, 	<Madd_n19824> in block <top>, 	<Madd_n19827> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_5998_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6297_OUT1> :
 	<Madd_n19944> in block <top>, 	<Madd_n19947> in block <top>, 	<Madd_n19950> in block <top>, 	<Madd_n19953> in block <top>, 	<Madd_n19956> in block <top>, 	<Madd_n19959> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6297_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6354_OUT1> :
 	<Madd_n20022> in block <top>, 	<Madd_n20025> in block <top>, 	<Madd_n20028> in block <top>, 	<Madd_n20031> in block <top>, 	<Madd_n20034> in block <top>, 	<Madd_n20037> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6354_OUT> in block <top>.
	The following adders/subtractors are grouped into adder tree <Madd_GND_1_o_GND_1_o_add_6411_OUT1> :
 	<Madd_n20100> in block <top>, 	<Madd_n20103> in block <top>, 	<Madd_n20106> in block <top>, 	<Madd_n20109> in block <top>, 	<Madd_n20112> in block <top>, 	<Madd_n20115> in block <top>, 	<Madd_GND_1_o_GND_1_o_add_6411_OUT> in block <top>.
	Multiplier <Mmult_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4723_OUT> in block <top> and adder/subtractor <Madd_hdmi_in0_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in0_frame_rgb2ycbcr_cb_mult_bg[16]_add_4725_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in0_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_4723_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in0_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in0_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Multiplier <Mmult_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5366_OUT> in block <top> and adder/subtractor <Madd_hdmi_in1_frame_rgb2ycbcr_ca_mult_rg[16]_hdmi_in1_frame_rgb2ycbcr_cb_mult_bg[16]_add_5368_OUT> in block <top> are combined into a MAC<Maddsub_hdmi_in1_frame_rgb2ycbcr_r_minus_g[8]_GND_1_o_MuLt_5366_OUT>.
	The following registers are also absorbed by the MAC: <hdmi_in1_frame_rgb2ycbcr_ca_mult_rg> in block <top>, <hdmi_in1_frame_rgb2ycbcr_carg_plus_cbbg> in block <top>.
	Found pipelined multiplier on signal <n16163>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n16164>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n16471>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <n16472>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5819_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5821_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5818_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5820_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6232_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6234_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6231_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6233_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4724_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Found pipelined multiplier on signal <hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5367_OUT>:
		- 1 pipeline level(s) found in a register connected to the multiplier macro output.
		Pushing register(s) into the multiplier macro.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_4776_OUT> in block <top> and  <Mmult_n16163> in block <top> are combined into a MULT with pre-adder <Mmult_n161631>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in0_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_4777_OUT> in block <top> and  <Mmult_n16164> in block <top> are combined into a MULT with pre-adder <Mmult_n161641>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in0_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_b_minus_yraw[11]_GND_1_o_mux_5419_OUT> in block <top> and  <Mmult_n16471> in block <top> are combined into a MULT with pre-adder <Mmult_n164711>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_b_minus_yraw> in block <top>.
	Adder/Subtractor <Msub_hdmi_in1_frame_rgb2ycbcr_r_minus_yraw[11]_GND_1_o_mux_5420_OUT> in block <top> and  <Mmult_n16472> in block <top> are combined into a MULT with pre-adder <Mmult_n164721>.
	The following registers are also absorbed by the MULT with pre-adder: <hdmi_in1_frame_rgb2ycbcr_r_minus_yraw> in block <top>.
INFO:Xst:3226 - The RAM <Mram_storage_18> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_19>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in0_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in0_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi_in0_frame_cur_word,hdmi_in0_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi_in0_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_23> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_26>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_in1_frame_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_in1_frame_fifo_graycounter0_q_binary<8:0>> |          |
    |     diA            | connected to signal <("00",hdmi_in1_frame_cur_word,hdmi_in1_frame_fifo_sink_payload_sof)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 512-word x 131-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_frame_fifo_graycounter1_q_next_binary<8:0>> |          |
    |     doB            | connected to signal <hdmi_in1_frame_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_4> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_sink_sink_valid_ethmac_writer_ongoing_AND_1014_o_0> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory1_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory1_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram1_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_3> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_memory0_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_memory0_adr> |          |
    |     diA            | connected to signal <ethmac_writer_memory0_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 32-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     doB            | connected to signal <ethmac_sram0_bus_dat_r0> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_12> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_8>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_rx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_rx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_rx_converter_converter_source_last,ethmac_rx_converter_converter_source_first,ethmac_rx_converter_converter_source_payload_data<39>,ethmac_rx_converter_converter_source_payload_data<29>,ethmac_rx_converter_converter_source_payload_data<19>,ethmac_rx_converter_converter_source_payload_data<9>,ethmac_rx_converter_converter_source_payload_data<38>,ethmac_rx_converter_converter_source_payload_data<28>,ethmac_rx_converter_converter_source_payload_data<18>,ethmac_rx_converter_converter_source_payload_data<8>,ethmac_rx_converter_converter_source_payload_data<37:30>,ethmac_rx_converter_converter_source_payload_data<27:20>,ethmac_rx_converter_converter_source_payload_data<17:10>,ethmac_rx_converter_converter_source_payload_data<7:0>)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_rx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_rx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_30> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_38> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_y_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_y_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_core_source_data_d<7:0>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_y_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_y_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed0> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out0_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed0> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_sync_f_array_muxed3> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <hdmi_out1_driver_hdmi_phy_es0_new_c2> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <sync_f_array_muxed3> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_ethmac_preamble_inserter_cnt[2]_PWR_1_o_wide_mux_1499_OUT> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <ethmac_preamble_inserter_cnt> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_29> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_17>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_dram_port_litedramport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out0_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi_out0_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_17>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_37> will be implemented as a BLOCK RAM, absorbing the following register(s): <memdat_23>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | read-first                          |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_core_dmareader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_dmareader_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_dram_port_litedramport1_rdata_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4096-word x 18-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out1_core_dmareader_fifo_do_read> | high     |
    |     addrB          | connected to signal <hdmi_out1_core_dmareader_fifo_consume> |          |
    |     doB            | connected to signal <memdat_23>     |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_data_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 128-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<15>        | connected to internal node          | high     |
    |     weA<14>        | connected to internal node          | high     |
    |     weA<13>        | connected to internal node          | high     |
    |     weA<12>        | connected to internal node          | high     |
    |     weA<11>        | connected to internal node          | high     |
    |     weA<10>        | connected to internal node          | high     |
    |     weA<9>         | connected to internal node          | high     |
    |     weA<8>         | connected to internal node          | high     |
    |     weA<7>         | connected to internal node          | high     |
    |     weA<6>         | connected to internal node          | high     |
    |     weA<5>         | connected to internal node          | high     |
    |     weA<4>         | connected to internal node          | high     |
    |     weA<3>         | connected to internal node          | high     |
    |     weA<2>         | connected to internal node          | high     |
    |     weA<1>         | connected to internal node          | high     |
    |     weA<0>         | connected to internal node          | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <data_port_dat_w> |          |
    |     doA            | connected to signal <interface_dat_w> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_25> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",hdmi_out0_dram_port_litedramport0_cmd_payload_adr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_28>     |          |
    |     doB            | connected to signal <hdmi_out0_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_33> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary<1:0>> |          |
    |     diA            | connected to signal <("00",hdmi_out1_dram_port_litedramport0_cmd_payload_adr,"0")> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 27-bit                     |          |
    |     addrB          | connected to signal <memadr_34>     |          |
    |     doB            | connected to signal <hdmi_out1_dram_port_cmd_fifo_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_26> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out0_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",sdram_slave_p3_rddata,sdram_slave_p2_rddata,sdram_slave_p1_rddata,sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out0_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_30>     |          |
    |     doB            | connected to signal <hdmi_out0_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_34> will be implemented as a BLOCK RAM, absorbing the following register(s): <hdmi_out1_dram_port_rdata_buffer_source_payload_data>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary<3:0>> |          |
    |     diA            | connected to signal <("00",sdram_slave_p3_rddata,sdram_slave_p2_rddata,sdram_slave_p1_rddata,sdram_slave_p0_rddata)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     enB            | connected to signal <hdmi_out1_dram_port_rdata_buffer_pipe_ce> | high     |
    |     addrB          | connected to signal <memadr_36>     |          |
    |     doB            | connected to signal <hdmi_out1_dram_port_rdata_buffer_source_payload_data> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_storage_11> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_6>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_tx_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <ethmac_tx_cdc_graycounter0_q_binary<5:0>> |          |
    |     diA            | connected to signal <(ethmac_reader_source_source_last,"00000",ethmac_reader_source_source_payload_last_be,ethmac_reader_source_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 64-word x 42-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <eth_rx_clk>    | rise     |
    |     addrB          | connected to signal <ethmac_tx_cdc_graycounter1_q_next_binary<5:0>> |          |
    |     doB            | connected to signal <ethmac_tx_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_28> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out0_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi_out0_core_initiator_csrstorage9_storage_full,hdmi_out0_core_initiator_csrstorage8_storage_full,hdmi_out0_core_initiator_csrstorage7_storage_full,hdmi_out0_core_initiator_csrstorage6_storage_full,hdmi_out0_core_initiator_csrstorage5_storage_full,hdmi_out0_core_initiator_csrstorage4_storage_full,hdmi_out0_core_initiator_csrstorage3_storage_full,hdmi_out0_core_initiator_csrstorage2_storage_full,hdmi_out0_core_initiator_csrstorage1_storage_full,hdmi_out0_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_32>     |          |
    |     doB            | connected to signal <hdmi_out0_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage_36> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_ce> | high     |
    |     addrA          | connected to signal <hdmi_out1_core_initiator_cdc_graycounter0_q_binary<0>> |          |
    |     diA            | connected to signal <("00",hdmi_out1_core_initiator_csrstorage9_storage_full,hdmi_out1_core_initiator_csrstorage8_storage_full,hdmi_out1_core_initiator_csrstorage7_storage_full,hdmi_out1_core_initiator_csrstorage6_storage_full,hdmi_out1_core_initiator_csrstorage5_storage_full,hdmi_out1_core_initiator_csrstorage4_storage_full,hdmi_out1_core_initiator_csrstorage3_storage_full,hdmi_out1_core_initiator_csrstorage2_storage_full,hdmi_out1_core_initiator_csrstorage1_storage_full,hdmi_out1_core_initiator_csrstorage0_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 162-bit                    |          |
    |     addrB          | connected to signal <memadr_38>     |          |
    |     doB            | connected to signal <hdmi_out1_core_initiator_cdc_asyncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_tag_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_3>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 512-word x 24-bit                   |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <tag_port_we>   | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<10:2>> |          |
    |     diA            | connected to signal <(tag_di_dirty,"0000",comb_rhs_array_muxed48<29:11>)> |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem1>, combined with <Mram_edid_mem>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14> <memadr_13>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sram0_we> | high     |
    |     addrA          | connected to signal <videosoc_interface_adr> |          |
    |     diA            | connected to signal <videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <videosoc_sram0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in0_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi_in0_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_edid_mem_11>, combined with <Mram_edid_mem_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_14> <memadr_20>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <videosoc_sram1_we> | high     |
    |     addrA          | connected to signal <videosoc_interface_adr> |          |
    |     diA            | connected to signal <videosoc_interface_dat_w> |          |
    |     doA            | connected to signal <videosoc_sram1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 128-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <hdmi_in1_edid_offset_counter> |          |
    |     doB            | connected to signal <hdmi_in1_edid_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_mem_2> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 9-word x 8-bit                      |          |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <memadr_2>      |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to internal node          |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem_1> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_1>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4096-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA<3>         | connected to signal <videosoc_sram_we<3>> | high     |
    |     weA<2>         | connected to signal <videosoc_sram_we<2>> | high     |
    |     weA<1>         | connected to signal <videosoc_sram_we<1>> | high     |
    |     weA<0>         | connected to signal <videosoc_sram_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<11:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49> |          |
    |     doA            | connected to signal <videosoc_sram_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3231 - The small RAM <Mram_storage> will be implemented on LUTs in order to maximize performance and save block RAM resources. If you want to force its implementation on block, use option/constraint ram_style.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_tx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_tx_fifo_produce> |          |
    |     diA            | connected to signal <("00",videosoc_interface_dat_w)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_tx_fifo_consume> |          |
    |     doB            | connected to signal <uart_tx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain01>, combined with <Mram_mem_grain0>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain11>, combined with <Mram_mem_grain1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain21>, combined with <Mram_mem_grain2>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain31>, combined with <Mram_mem_grain3>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram0_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram0_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory0_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain0_11>, combined with <Mram_mem_grain0_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<0>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<7:0>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain1_11>, combined with <Mram_mem_grain1_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<1>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<15:8>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain2_11>, combined with <Mram_mem_grain2_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<2>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<23:16>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3227 - The RAM <Mram_mem_grain3_11>, combined with <Mram_mem_grain3_1>, will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr_10> <memadr_39>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_sram1_we<3>> | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<8:0>> |          |
    |     diA            | connected to signal <comb_rhs_array_muxed49<31:24>> |          |
    |     doA            | connected to signal <ethmac_sram1_dat_r1> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 382-word x 8-bit                    |          |
    |     mode           | write-first                         |          |
    |     clkB           | connected to signal <sys_clk>       | rise     |
    |     addrB          | connected to signal <ethmac_reader_counter<10:2>> |          |
    |     doB            | connected to signal <ethmac_reader_memory1_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3226 - The RAM <Mram_mem> will be implemented as a BLOCK RAM, absorbing the following register(s): <memadr>
    -----------------------------------------------------------------------
    | ram_type           | Block                               |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8192-word x 32-bit                  |          |
    |     mode           | write-first                         |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <GND>           | high     |
    |     addrA          | connected to signal <comb_rhs_array_muxed48<12:0>> |          |
    |     diA            | connected to signal <GND>           |          |
    |     doA            | connected to signal <videosoc_rom_bus_dat_r> |          |
    -----------------------------------------------------------------------
    | optimization       | speed                               |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_10> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     clkA           | connected to signal <eth_rx_clk>    | rise     |
    |     weA            | connected to signal <ethmac_crc32_checker_syncfifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_crc32_checker_syncfifo_produce> |          |
    |     diA            | connected to signal <(ethmac_preamble_checker_source_last,"000",ethphy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 5-word x 12-bit                     |          |
    |     addrB          | connected to signal <ethmac_crc32_checker_syncfifo_consume> |          |
    |     doB            | connected to signal <ethmac_crc32_checker_syncfifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_15> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding0_output_de,hdmi_in0_decoding0_output_c,hdmi_in0_decoding0_output_d,hdmi_in0_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_16> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding1_output_de,hdmi_in0_decoding1_output_c,hdmi_in0_decoding1_output_d,hdmi_in0_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_17> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in0_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in0_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in0_decoding2_output_de,hdmi_in0_decoding2_output_c,hdmi_in0_decoding2_output_d,hdmi_in0_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in0_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_20> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer0_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding0_output_de,hdmi_in1_decoding0_output_c,hdmi_in1_decoding0_output_d,hdmi_in1_decoding0_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer0_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_21> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer1_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding1_output_de,hdmi_in1_decoding1_output_c,hdmi_in1_decoding1_output_d,hdmi_in1_decoding1_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer1_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_22> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     clkA           | connected to signal <hdmi_in1_pix_clk> | rise     |
    |     weA            | connected to signal <VCC>           | high     |
    |     addrA          | connected to signal <hdmi_in1_chansync_syncbuffer2_produce> |          |
    |     diA            | connected to signal <(hdmi_in1_decoding2_output_de,hdmi_in1_decoding2_output_c,hdmi_in1_decoding2_output_d,hdmi_in1_decoding2_output_raw)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 21-bit                     |          |
    |     addrB          | connected to signal <hdmi_in1_chansync_syncbuffer2_consume> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_1> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <uart_rx_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <uart_rx_fifo_produce> |          |
    |     diA            | connected to signal <("00",phy_source_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 10-bit                    |          |
    |     addrB          | connected to signal <uart_rx_fifo_consume> |          |
    |     doB            | connected to signal <uart_rx_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_2> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine0_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine0_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed12,comb_rhs_array_muxed13)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine0_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine0_syncfifo0_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_3> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine1_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine1_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed15,comb_rhs_array_muxed16)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine1_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine1_syncfifo1_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_4> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine2_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine2_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed18,comb_rhs_array_muxed19)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine2_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine2_syncfifo2_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_5> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine3_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine3_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed21,comb_rhs_array_muxed22)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine3_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine3_syncfifo3_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_6> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine4_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine4_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed24,comb_rhs_array_muxed25)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine4_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine4_syncfifo4_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_7> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine5_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine5_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed27,comb_rhs_array_muxed28)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine5_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine5_syncfifo5_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_8> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine6_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine6_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed30,comb_rhs_array_muxed31)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine6_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine6_syncfifo6_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_9> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <sdram_bankmachine7_wrport_we> | high     |
    |     addrA          | connected to signal <sdram_bankmachine7_produce> |          |
    |     diA            | connected to signal <("00",comb_rhs_array_muxed33,comb_rhs_array_muxed34)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 8-word x 24-bit                     |          |
    |     addrB          | connected to signal <sdram_bankmachine7_consume> |          |
    |     doB            | connected to signal <sdram_bankmachine7_syncfifo7_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_13> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_writer_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_writer_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_writer_counter,ethmac_writer_slot)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 35-bit                     |          |
    |     addrB          | connected to signal <ethmac_writer_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_writer_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_14> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <ethmac_reader_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <ethmac_reader_fifo_produce> |          |
    |     diA            | connected to signal <("00",ethmac_reader_length_storage_full,ethmac_reader_slot_storage_full)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 2-word x 14-bit                     |          |
    |     addrB          | connected to signal <ethmac_reader_fifo_consume> |          |
    |     doB            | connected to signal <ethmac_reader_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_19> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in0_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in0_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_in0_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <hdmi_in0_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in0_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_24> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     clkA           | connected to signal <sys_clk>       | rise     |
    |     weA            | connected to signal <hdmi_in1_dma_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_in1_dma_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_in1_frame_fifo_asyncfifo_dout<128:1>)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 16-word x 130-bit                   |          |
    |     addrB          | connected to signal <hdmi_in1_dma_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_in1_dma_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_27> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid,hdmi_out0_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <hdmi_out0_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_31> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_32> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out0_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out0_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out0_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out0_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out0_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out0_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_35> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_dram_port_cmd_buffer_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_dram_port_cmd_buffer_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid,hdmi_out1_dram_port_cmd_buffer_sink_valid)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_dram_port_cmd_buffer_consume> |          |
    |     doB            | connected to signal <hdmi_out1_dram_port_cmd_buffer_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_39> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cb_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cb_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_resetinserter_cb_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cb_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cb_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:3218 - HDL ADVISOR - The RAM <Mram_storage_40> will be implemented on LUTs either because you have described an asynchronous read or because of currently unsupported block RAM features. If you have described an asynchronous read, making it synchronous would allow you to take advantage of available block RAM resources, for optimized device usage and improved timings. Please refer to your documentation for coding guidelines.
    -----------------------------------------------------------------------
    | ram_type           | Distributed                         |          |
    -----------------------------------------------------------------------
    | Port A                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     clkA           | connected to signal <hdmi_out1_pix_clk> | rise     |
    |     weA            | connected to signal <hdmi_out1_resetinserter_cr_fifo_wrport_we> | high     |
    |     addrA          | connected to signal <hdmi_out1_resetinserter_cr_fifo_produce> |          |
    |     diA            | connected to signal <("00",hdmi_out1_resetinserter_cr_fifo_sink_payload_data)> |          |
    -----------------------------------------------------------------------
    | Port B                                                              |
    |     aspect ratio   | 4-word x 10-bit                     |          |
    |     addrB          | connected to signal <hdmi_out1_resetinserter_cr_fifo_consume> |          |
    |     doB            | connected to signal <hdmi_out1_resetinserter_cr_fifo_syncfifo_dout> |          |
    -----------------------------------------------------------------------
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n16163 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n16164 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n16471 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_n16472 by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_PWR_1_o_MuLt_5819_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cb_minus_coffset[8]_GND_1_o_MuLt_5821_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_GND_1_o_MuLt_5818_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out0_cr_minus_coffset[8]_PWR_1_o_MuLt_5820_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_PWR_1_o_MuLt_6232_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cb_minus_coffset[8]_GND_1_o_MuLt_6234_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_GND_1_o_MuLt_6231_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_out1_cr_minus_coffset[8]_PWR_1_o_MuLt_6233_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in0_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_4724_OUT by adding 1 register level(s).
INFO:Xst:2385 - HDL ADVISOR - You can improve the performance of the multiplier Mmult_hdmi_in1_frame_rgb2ycbcr_b_minus_g[8]_GND_1_o_MuLt_5367_OUT by adding 1 register level(s).
Unit <top> synthesized (advanced).
WARNING:Xst:2677 - Node <videosoc_interface_adr_7> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <videosoc_interface_adr_8> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot0_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_dma_slot_array_slot1_address_storage_full_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_out_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cb_sum_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_frame_chroma_downsampler_cr_sum_0> of sequential type is unconnected in block <top>.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# RAMs                                                 : 67
 1024x32-bit dual-port block RAM                       : 2
 128x8-bit dual-port block RAM                         : 2
 16x10-bit dual-port distributed RAM                   : 2
 16x130-bit dual-port block RAM                        : 2
 16x130-bit dual-port distributed RAM                  : 2
 256x21-bit dual-port block RAM                        : 2
 2x14-bit dual-port distributed RAM                    : 1
 2x162-bit dual-port distributed RAM                   : 2
 2x35-bit dual-port distributed RAM                    : 1
 32x32-bit dual-port distributed RAM                   : 2
 382x32-bit dual-port block RAM                        : 2
 382x8-bit dual-port block RAM                         : 8
 4096x18-bit dual-port block RAM                       : 2
 4096x32-bit single-port block RAM                     : 1
 4x10-bit dual-port distributed RAM                    : 8
 4x10-bit single-port distributed Read Only RAM        : 2
 4x27-bit dual-port distributed RAM                    : 2
 512x128-bit single-port block RAM                     : 1
 512x131-bit dual-port block RAM                       : 2
 512x24-bit single-port block RAM                      : 1
 5x12-bit dual-port distributed RAM                    : 1
 64x42-bit dual-port block RAM                         : 2
 8192x32-bit single-port block Read Only RAM           : 1
 8x21-bit dual-port distributed RAM                    : 6
 8x24-bit dual-port distributed RAM                    : 8
 8x8-bit single-port distributed Read Only RAM         : 1
 9x8-bit single-port distributed Read Only RAM         : 1
# MACs                                                 : 6
 9x12-to-21-bit Mult with pre-adder                    : 4
 9x7-to-18-bit MAC                                     : 2
# Multipliers                                          : 11
 32x32-bit registered multiplier                       : 1
 9x5-bit registered multiplier                         : 4
 9x6-bit registered multiplier                         : 2
 9x8-bit registered multiplier                         : 4
# Adders/Subtractors                                   : 105
 10-bit adder                                          : 4
 11-bit adder                                          : 5
 12-bit adder                                          : 12
 2-bit adder                                           : 8
 25-bit adder                                          : 7
 27-bit adder                                          : 2
 27-bit subtractor                                     : 2
 3-bit adder                                           : 4
 30-bit adder                                          : 2
 32-bit adder                                          : 1
 32-bit subtractor                                     : 1
 33-bit adder                                          : 2
 33-bit adder carry in                                 : 1
 33-bit subtractor                                     : 1
 33-bit subtractor borrow in                           : 1
 4-bit adder                                           : 4
 5-bit adder                                           : 5
 6-bit adder                                           : 2
 6-bit addsub                                          : 6
 6-bit subtractor                                      : 14
 7-bit adder                                           : 6
 8-bit adder                                           : 1
 9-bit adder                                           : 4
 9-bit subtractor                                      : 10
# Adder Trees                                          : 24
 4-bit / 6-inputs adder tree                           : 18
 4-bit / 8-inputs adder tree                           : 6
# Counters                                             : 192
 1-bit up counter                                      : 7
 10-bit up counter                                     : 4
 11-bit down counter                                   : 1
 11-bit up counter                                     : 4
 12-bit up counter                                     : 8
 13-bit updown counter                                 : 4
 16-bit up counter                                     : 1
 2-bit up counter                                      : 24
 2-bit updown counter                                  : 2
 24-bit down counter                                   : 2
 24-bit up counter                                     : 10
 26-bit down counter                                   : 1
 27-bit up counter                                     : 2
 3-bit down counter                                    : 8
 3-bit up counter                                      : 47
 3-bit updown counter                                  : 9
 32-bit up counter                                     : 7
 4-bit down counter                                    : 3
 4-bit up counter                                      : 12
 4-bit updown counter                                  : 8
 5-bit down counter                                    : 1
 5-bit up counter                                      : 4
 5-bit updown counter                                  : 4
 6-bit down counter                                    : 1
 6-bit up counter                                      : 2
 7-bit up counter                                      : 7
 8-bit down counter                                    : 3
 8-bit updown counter                                  : 6
# Accumulators                                         : 10
 2-bit down loadable accumulator                       : 1
 32-bit up loadable accumulator                        : 3
 6-bit up accumulator                                  : 6
# Registers                                            : 7664
 Flip-Flops                                            : 7664
# Comparators                                          : 160
 1-bit comparator equal                                : 39
 1-bit comparator not equal                            : 2
 10-bit comparator equal                               : 2
 11-bit comparator greater                             : 6
 12-bit comparator equal                               : 12
 12-bit comparator greater                             : 20
 12-bit comparator not equal                           : 4
 14-bit comparator equal                               : 8
 16-bit comparator greater                             : 1
 2-bit comparator equal                                : 2
 21-bit comparator equal                               : 2
 23-bit comparator equal                               : 1
 27-bit comparator equal                               : 2
 3-bit comparator equal                                : 2
 3-bit comparator not equal                            : 2
 32-bit comparator equal                               : 1
 32-bit comparator greater                             : 1
 4-bit comparator equal                                : 12
 4-bit comparator greater                              : 24
 5-bit comparator equal                                : 6
 5-bit comparator not equal                            : 4
 7-bit comparator equal                                : 2
 7-bit comparator greater                              : 2
 7-bit comparator not equal                            : 1
 8-bit comparator not equal                            : 2
# Multiplexers                                         : 2663
 1-bit 2-to-1 multiplexer                              : 2115
 1-bit 3-to-1 multiplexer                              : 1
 1-bit 31-to-1 multiplexer                             : 8
 1-bit 4-to-1 multiplexer                              : 85
 1-bit 63-to-1 multiplexer                             : 8
 1-bit 8-to-1 multiplexer                              : 16
 10-bit 2-to-1 multiplexer                             : 7
 10-bit 4-to-1 multiplexer                             : 1
 11-bit 2-to-1 multiplexer                             : 1
 14-bit 2-to-1 multiplexer                             : 8
 14-bit 8-to-1 multiplexer                             : 2
 15-bit 2-to-1 multiplexer                             : 5
 16-bit 2-to-1 multiplexer                             : 6
 16-bit 8-to-1 multiplexer                             : 2
 2-bit 2-to-1 multiplexer                              : 24
 21-bit 2-to-1 multiplexer                             : 8
 21-bit 4-to-1 multiplexer                             : 8
 24-bit 2-to-1 multiplexer                             : 6
 3-bit 2-to-1 multiplexer                              : 9
 3-bit 4-to-1 multiplexer                              : 2
 30-bit 2-to-1 multiplexer                             : 7
 32-bit 2-to-1 multiplexer                             : 53
 32-bit 3-to-1 multiplexer                             : 3
 32-bit 4-to-1 multiplexer                             : 1
 4-bit 2-to-1 multiplexer                              : 58
 40-bit 4-to-1 multiplexer                             : 1
 5-bit 2-to-1 multiplexer                              : 15
 6-bit 2-to-1 multiplexer                              : 30
 7-bit 2-to-1 multiplexer                              : 4
 8-bit 2-to-1 multiplexer                              : 158
 8-bit 21-to-1 multiplexer                             : 1
 8-bit 4-to-1 multiplexer                              : 5
 8-bit 48-to-1 multiplexer                             : 1
 8-bit 7-to-1 multiplexer                              : 1
 8-bit 8-to-1 multiplexer                              : 1
 9-bit 2-to-1 multiplexer                              : 2
# Logic shifters                                       : 7
 20-bit shifter logical right                          : 6
 64-bit shifter logical right                          : 1
# FSMs                                                 : 35
# Xors                                                 : 346
 1-bit xor2                                            : 200
 1-bit xor3                                            : 115
 1-bit xor4                                            : 7
 10-bit xor2                                           : 4
 2-bit xor2                                            : 6
 3-bit xor2                                            : 4
 5-bit xor2                                            : 4
 6-bit xor2                                            : 2
 7-bit xor2                                            : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_27> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_28> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_29> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_30> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_31> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_cmd_payload_a_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_rx_converter_converter_source_first> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_8> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_9> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_10> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_11> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_12> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_13> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_15> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_16> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_17> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_18> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_19> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_20> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_21> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_22> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_23> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_24> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_25> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_bus_wishbone_dat_r_26> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <i_cyc_o> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <videosoc_interface_adr_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <videosoc_interface_adr_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <adr_offset_r_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <rddata_valid_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <rddata_valid_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding0_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding1_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer2_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_decoding2_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_data_r_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding0_output_raw_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer1_data_r_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding1_output_raw_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer2_data_r_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_decoding2_output_raw_6> 
INFO:Xst:2261 - The FF/Latch <dfi_dfi_p0_rddata_valid> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <dfi_dfi_p1_rddata_valid> 
WARNING:Xst:1710 - FF/Latch <data_bus_error_seen> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <data_bus_error_exception_m> (without init value) has a constant value of 0 in block <lm32_cpu>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <bus_error_f> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <bus_error_d> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_0> on signal <liteethmaccrc32checker_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_28> on signal <edid0_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_30> on signal <edid1_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_3> on signal <opsisi2c_state[1:4]> with user encoding.
-------------------
 State | Encoding
-------------------
 0000  | 0000
 0001  | 0001
 0010  | 0010
 0011  | 0011
 0100  | 0100
 0101  | 0101
 1001  | 1001
 0110  | 0110
 0111  | 0111
 1000  | 1000
 1010  | 1010
 1011  | 1011
 1100  | 1100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_25> on signal <litedramwishbonebridge_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_27> on signal <liteethmacsramreader_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 11    | 11
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_15> on signal <multiplexer_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 011   | 011
 010   | 010
 110   | 110
 100   | 100
 101   | 101
 001   | 001
 111   | 111
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_4> on signal <refresher_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
INFO:Xst:2146 - In block <top>, Counter <hdmi_in0_chansync_syncbuffer1_produce> <hdmi_in0_chansync_syncbuffer0_produce> <hdmi_in0_chansync_syncbuffer2_produce> are equivalent, XST will keep only <hdmi_in0_chansync_syncbuffer1_produce>.
INFO:Xst:2146 - In block <top>, Counter <hdmi_in1_chansync_syncbuffer2_produce> <hdmi_in1_chansync_syncbuffer1_produce> <hdmi_in1_chansync_syncbuffer0_produce> are equivalent, XST will keep only <hdmi_in1_chansync_syncbuffer2_produce>.
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_26> on signal <liteethmacsramwriter_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_29> on signal <dma0_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_31> on signal <dma1_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_17> on signal <roundrobin1_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_16> on signal <roundrobin0_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_20> on signal <roundrobin4_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_18> on signal <roundrobin2_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_19> on signal <roundrobin3_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_23> on signal <roundrobin7_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_21> on signal <roundrobin5_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_22> on signal <roundrobin6_grant[1:3]> with gray encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 100   | 001
 011   | 011
 010   | 010
 001   | 110
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_24> on signal <cache_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 001   | 001
 010   | 010
 011   | 011
 100   | 100
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_2> on signal <liteethmaccrc32inserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_1> on signal <liteethmacpreambleinserter_state[1:2]> with user encoding.
-------------------
 State | Encoding
-------------------
 00    | 00
 01    | 01
 10    | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_6> on signal <bankmachine1_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_5> on signal <bankmachine0_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_9> on signal <bankmachine4_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_7> on signal <bankmachine2_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_8> on signal <bankmachine3_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_10> on signal <bankmachine5_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_11> on signal <bankmachine6_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_12> on signal <bankmachine7_state[1:3]> with user encoding.
-------------------
 State | Encoding
-------------------
 000   | 000
 010   | 010
 001   | 001
 011   | 011
 100   | 100
 101   | 101
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_13> on signal <sdram_choose_cmd_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <FSM_14> on signal <sdram_choose_req_grant[1:8]> with one-hot encoding.
-------------------
 State | Encoding
-------------------
 000   | 00000001
 111   | 00000010
 110   | 00000100
 101   | 00001000
 100   | 00010000
 011   | 00100000
 010   | 01000000
 001   | 10000000
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/instruction_unit/icache/FSM_32> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 0001  | 00
 0010  | 01
 0100  | 11
 1000  | 10
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/load_store_unit/dcache/FSM_33> on signal <state[1:2]> with gray encoding.
-------------------
 State | Encoding
-------------------
 001   | 00
 010   | 01
 100   | 11
-------------------
Analyzing FSM <MFsm> for best encoding.
Optimizing FSM <lm32_cpu/mc_arithmetic/FSM_34> on signal <state[1:2]> with sequential encoding.
-------------------
 State | Encoding
-------------------
 000   | 00
 011   | 01
 010   | 10
-------------------
WARNING:Xst:2677 - Node <Mmult_n00233> of sequential type is unconnected in block <lm32_multiplier>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_c_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding1_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding2_output_raw_9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_109> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1011> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1012> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage9> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage10> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_118> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1413> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1414> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2897> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_28162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3697> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36127> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36125> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36126> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36128> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36160> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_36162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_19130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24130> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_24129> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1335> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1334> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_378> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_377> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_268> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_267> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_623> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_624> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_423> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_424> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_523> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_524> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_923> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_924> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_723> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_724> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_823> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_824> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_151> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_154> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_152> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_153> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_155> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_156> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_159> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_157> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_158> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_163> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_161> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_162> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_164> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_165> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_168> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_166> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_167> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_169> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1610> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1619> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1620> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_171> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_172> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_173> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_176> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_174> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_175> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_177> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_178> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_179> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1719> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1720> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_211> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_212> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_215> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_213> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_214> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_216> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_217> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_218> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2119> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2120> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_203> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_201> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_202> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_204> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_205> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_208> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_206> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_207> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_209> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_222> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_221> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_223> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_224> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_227> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_225> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_226> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_228> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_229> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2219> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2220> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_279> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2710> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_329> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3210> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_309> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_319> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3110> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_389> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3810> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_359> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3510> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3910> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_399> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_4010> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_409> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2526> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2527> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3326> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_3327> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_375> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_295> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <memop_pc_w_2> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_3> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_4> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_5> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_6> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_7> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_8> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_9> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_10> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_11> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_12> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_13> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_14> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_15> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_16> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_17> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_18> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_19> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_20> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_21> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_22> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_23> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_24> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_25> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_26> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_27> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_28> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_29> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_30> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:2677 - Node <memop_pc_w_31> of sequential type is unconnected in block <lm32_cpu>.
WARNING:Xst:1710 - FF/Latch <i_adr_o_0> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_adr_o_1> (without init value) has a constant value of 0 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1895 - Due to other FF/Latch trimming, FF/Latch <i_cti_o_1> (without init value) has a constant value of 1 in block <lm32_instruction_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <d_cti_o_1> (without init value) has a constant value of 1 in block <lm32_load_store_unit>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1710 - FF/Latch <ddram_a_14> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record0_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_record1_address_14> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface12_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface12_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface12_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface12_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface1_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_7> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_6> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_5> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_4> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <videosoc_interface2_bank_bus_dat_r_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ethmac_reader_counter_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <phy_phase_accumulator_tx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phy_phase_accumulator_tx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phy_phase_accumulator_rx_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <phy_phase_accumulator_rx_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_decoding0_output_c_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in0_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <hdmi_in1_syncpol_c_polarity_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_1519> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <Mram_storage_2019> of sequential type is unconnected in block <top>.
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cr_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cr_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_cmd_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <half_rate_phy_record2_wrdata_mask_0> in Unit <top> is equivalent to the following 7 FFs/Latches, which will be removed : <half_rate_phy_record2_wrdata_mask_1> <half_rate_phy_record2_wrdata_mask_2> <half_rate_phy_record2_wrdata_mask_3> <half_rate_phy_record3_wrdata_mask_0> <half_rate_phy_record3_wrdata_mask_1> <half_rate_phy_record3_wrdata_mask_2> <half_rate_phy_record3_wrdata_mask_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_freq_q_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_q_binary_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_cb_minus_coffset_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_cb_minus_coffset_8> 
INFO:Xst:2261 - The FF/Latch <i_cti_o_0> in Unit <lm32_instruction_unit> is equivalent to the following FF/Latch, which will be removed : <i_cti_o_2> 
INFO:Xst:2261 - The FF/Latch <d_cti_o_0> in Unit <lm32_load_store_unit> is equivalent to the following FF/Latch, which will be removed : <d_cti_o_2> 

Optimizing unit <top> ...
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_32_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_30_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_38_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <memadr_36_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter0_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_core_initiator_cdc_graycounter1_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_core_initiator_cdc_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_core_initiator_cdc_graycounter0_q_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_core_initiator_cdc_graycounter0_q_binary_1> 

Optimizing unit <rgmii_if> ...

Optimizing unit <lm32_cpu> ...

Optimizing unit <lm32_interrupt> ...

Optimizing unit <lm32_instruction_unit> ...

Optimizing unit <lm32_icache> ...

Optimizing unit <lm32_ram_1> ...

Optimizing unit <lm32_ram_2> ...

Optimizing unit <lm32_load_store_unit> ...

Optimizing unit <lm32_dcache> ...

Optimizing unit <lm32_shifter> ...

Optimizing unit <lm32_multiplier> ...

Optimizing unit <lm32_mc_arithmetic> ...

Optimizing unit <lm32_decoder> ...
WARNING:Xst:1710 - FF/Latch <lm32_cpu/bus_error_x> (without init value) has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:2677 - Node <rgmii_if/duplex_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/clock_speed_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <rgmii_if/link_status> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/instruction_unit/i_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_cti_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/d_adr_o_0> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_3> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_2> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_1> of sequential type is unconnected in block <top>.
WARNING:Xst:2677 - Node <lm32_cpu/load_store_unit/dcache/refill_address_0> of sequential type is unconnected in block <top>.
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_272> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_273> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_276> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_274> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_275> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_277> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_271>, <Mram_storage_278> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_352> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_353> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_356> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_354> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_355> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_357> are equivalent, second RAM is removed
INFO:Xst:2399 - RAMs <Mram_storage_351>, <Mram_storage_358> are equivalent, second RAM is removed
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_inc> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <sdram_dfi_p1_rddata_en> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_0> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_1> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_2> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <half_rate_phy_bitslip_cnt_3> has a constant value of 0 in block <top>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <spiflash_clk> in Unit <top> is equivalent to the following 6 FFs/Latches, which will be removed : <opsis_i2c_samp_count_0> <sdram_bandwidth_counter_0> <hdmi_in0_edid_samp_count_0> <hdmi_in1_edid_samp_count_0> <spiflash_i1_1> <lm32_cpu/cc_1> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_count_1> in Unit <top> is equivalent to the following 4 FFs/Latches, which will be removed : <sdram_bandwidth_counter_1> <hdmi_in0_edid_samp_count_1> <hdmi_in1_edid_samp_count_1> <lm32_cpu/cc_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_g_11> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_11> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_8> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_12> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/dcache/memories[0].way_0_tag_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/dcache/memories[0].data_memories.way_0_data_ram/ra_9> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_13> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_14> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_i> <hdmi_in0_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_16> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_22> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_17> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_23> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_18> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_19> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_20> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_2> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_2> <hdmi_in1_edid_samp_count_2> <lm32_cpu/cc_3> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_3> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_3> <hdmi_in1_edid_samp_count_3> <lm32_cpu/cc_4> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_4> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_edid_samp_count_4> <hdmi_in1_edid_samp_count_4> <lm32_cpu/cc_5> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_6> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_7> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_8> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_9> 
INFO:Xst:2261 - The FF/Latch <sdram_bandwidth_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/cc_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_wer_counter_r_updated> <hdmi_in0_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_g_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_g_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_done> <hdmi_in0_wer2_period_done> <hdmi_in0_chansync_syncbuffer1_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_produce_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_10> <hdmi_in0_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_11> <hdmi_in0_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_12> <hdmi_in0_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_13> <hdmi_in0_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_14> <hdmi_in0_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_15> <hdmi_in0_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_20> <hdmi_in0_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_16> <hdmi_in0_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_21> <hdmi_in0_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_17> <hdmi_in0_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_22> <hdmi_in0_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_18> <hdmi_in0_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out0_resetinserter_cb_fifo_consume_0> <hdmi_out0_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_23> <hdmi_in0_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_19> <hdmi_in0_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_0> <hdmi_in1_wer2_period_counter_0> <hdmi_in1_chansync_syncbuffer2_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_1> <hdmi_in1_wer2_period_counter_1> <hdmi_in1_chansync_syncbuffer2_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_2> <hdmi_in1_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_3> <hdmi_in1_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_4> <hdmi_in1_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_5> <hdmi_in1_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/logic_op_x_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_6> <hdmi_in1_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_7> <hdmi_in1_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_8> <hdmi_in1_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_9> <hdmi_in1_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter0_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter0_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_overflow_reset_toggle_o_r> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_overflow_reset_ack_toggle_i> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_0> <lm32_cpu/size_x_0> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_1> <lm32_cpu/size_x_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/condition_x_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/logic_op_x_2> <lm32_cpu/sign_extend_x> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_10> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_11> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_12> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_13> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_14> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_15> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_20> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_16> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_21> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_17> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_22> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_done> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_done> <hdmi_in1_wer2_period_done> <hdmi_in1_chansync_syncbuffer2_produce_0> 
INFO:Xst:2261 - The FF/Latch <memadr_36_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_23> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_18> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_19> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <memadr_36_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_24> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_24> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_25> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_25> 
INFO:Xst:2261 - The FF/Latch <memadr_36_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_30> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_30> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_26> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_26> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_31> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_31> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_27> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_27> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_28> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_28> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_29> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_29> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_cb_fifo_consume_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_cr_fifo_consume_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_frame_fifo_graycounter1_q_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in0_frame_fifo_graycounter1_q_binary_9> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_in> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_produce_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_0> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_0> <hdmi_in0_wer2_period_counter_0> <hdmi_in0_chansync_syncbuffer1_produce_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_1> in Unit <top> is equivalent to the following 3 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_1> <hdmi_in0_wer2_period_counter_1> <hdmi_in0_chansync_syncbuffer1_produce_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_2> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_2> <hdmi_in0_wer2_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_3> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_3> <hdmi_in0_wer2_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_edid_samp_count_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_edid_samp_count_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_4> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_4> <hdmi_in0_wer2_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_5> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_5> <hdmi_in0_wer2_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_3> 
INFO:Xst:2261 - The FF/Latch <ethmac_rx_cdc_graycounter1_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_rx_cdc_graycounter1_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_6> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_6> <hdmi_in0_wer2_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_10> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_10> <hdmi_in1_wer2_period_counter_10> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_7> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_7> <hdmi_in0_wer2_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_11> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_11> <hdmi_in1_wer2_period_counter_11> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_8> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_8> <hdmi_in0_wer2_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_6> 
INFO:Xst:2261 - The FF/Latch <ethmac_tx_cdc_graycounter0_q_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <ethmac_tx_cdc_graycounter0_q_binary_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_12> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_12> <hdmi_in1_wer2_period_counter_12> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer1_period_counter_9> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer0_period_counter_9> <hdmi_in0_wer2_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/instruction_unit/icache/memories[0].way_0_data_ram/ra_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/instruction_unit/icache/memories[0].way_0_tag_ram/ra_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_13> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_13> <hdmi_in1_wer2_period_counter_13> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_14> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_14> <hdmi_in1_wer2_period_counter_14> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_15> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_15> <hdmi_in1_wer2_period_counter_15> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_20> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_20> <hdmi_in1_wer2_period_counter_20> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_16> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_16> <hdmi_in1_wer2_period_counter_16> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_21> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_21> <hdmi_in1_wer2_period_counter_21> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_17> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_17> <hdmi_in1_wer2_period_counter_17> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_22> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_22> <hdmi_in1_wer2_period_counter_22> 
INFO:Xst:2261 - The FF/Latch <opsis_i2c_samp_carry> in Unit <top> is equivalent to the following 5 FFs/Latches, which will be removed : <sdram_bandwidth_period> <hdmi_in0_edid_samp_carry> <hdmi_in1_edid_samp_carry> <spiflash_i1_0> <lm32_cpu/cc_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_23> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_23> <hdmi_in1_wer2_period_counter_23> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_18> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_18> <hdmi_in1_wer2_period_counter_18> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_period_counter_19> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_period_counter_19> <hdmi_in1_wer2_period_counter_19> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_y_fifo_consume_1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_out1_resetinserter_cb_fifo_consume_0> <hdmi_out1_resetinserter_cr_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <memadr_30_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_1> 
INFO:Xst:2261 - The FF/Latch <memadr_30_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_0> 
INFO:Xst:2261 - The FF/Latch <memadr_30_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_rdata_fifo_graycounter1_q_binary_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_1> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_resetinserter_parity_out> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_resetinserter_y_fifo_consume_0> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_i> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_i> <hdmi_in1_wer2_toggle_i> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_3> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_3> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_2> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_dram_port_cmd_fifo_graycounter0_q_binary_2> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_4> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_store_unit/d_cyc_o> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/load_store_unit/d_stb_o> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_wer_counter_r_updated> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_wer_counter_r_updated> <hdmi_in1_wer2_wer_counter_r_updated> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_5> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_5> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_6> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_6> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_7> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_7> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_4> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_dram_port_rdata_fifo_graycounter0_q_binary_4> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_8> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_8> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_freq_period_counter_9> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_in1_freq_period_counter_9> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_x> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_x> 

Mapping all equations...
Building and optimizing final netlist ...
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl77_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl90_regs0> <xilinxmultiregimpl103_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl26_regs0> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl39_regs0> <xilinxmultiregimpl52_regs0> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl77_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl90_regs1> <xilinxmultiregimpl103_regs1> 
INFO:Xst:2261 - The FF/Latch <xilinxmultiregimpl26_regs1> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <xilinxmultiregimpl39_regs1> <xilinxmultiregimpl52_regs1> 
INFO:Xst:2261 - The FF/Latch <hdmi_in1_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in1_wer1_toggle_o_r> <hdmi_in1_wer2_toggle_o_r> 
INFO:Xst:2261 - The FF/Latch <hdmi_in0_wer0_toggle_o_r> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <hdmi_in0_wer1_toggle_o_r> <hdmi_in0_wer2_toggle_o_r> 
Found area constraint ratio of 100 (+ 0) on block top, actual ratio is 67.
Forward register balancing over carry chain Mcount_hdmi_out0_core_timinggenerator_hcounter_cy<0>
Forward register balancing over carry chain Mcount_hdmi_out1_core_timinggenerator_hcounter_cy<0>
INFO:Xst:2261 - The FF/Latch <lm32_cpu/direction_x> in Unit <top> is equivalent to the following 2 FFs/Latches, which will be removed : <lm32_cpu/m_result_sel_compare_x_BRB0> <lm32_cpu/m_bypass_enable_x_BRB5> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es0_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es1_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out1_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <hdmi_out0_driver_hdmi_phy_es2_q_m_0> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB1> 
INFO:Xst:2261 - The FF/Latch <lm32_cpu/load_m> in Unit <top> is equivalent to the following FF/Latch, which will be removed : <lm32_cpu/w_result_sel_load_m_BRB0> 
INFO:Xst:2260 - The FF/Latch <FDPE_12> in Unit <top> is equivalent to the following FF/Latch : <FDPE_10> 

Pipelining and Register Balancing Report ...

Processing Unit <top> :
	Register(s) videosoc_csrbank0_sram_writer_ev_enable0_re11_FRB videosoc_interface_adr_2 videosoc_interface_adr_3 videosoc_interface_adr_5 has(ve) been forward balanced into : _n303181_FRB.
	Register(s) videosoc_interface_adr_0 videosoc_interface_adr_1 videosoc_interface_adr_4 has(ve) been forward balanced into : videosoc_update_value_re11_FRB.
	Register(s) videosoc_interface_adr_1 videosoc_interface_adr_0 videosoc_interface_adr_2 has(ve) been forward balanced into : Mmux_GND_1_o_videosoc_interface10_bank_bus_adr[2]_mux_7396_OUT3211_FRB.
	Register(s) videosoc_interface_adr_1 videosoc_interface_adr_0 videosoc_interface_adr_4 has(ve) been forward balanced into : _n28764111_FRB.
	Register(s) videosoc_interface_adr_1 videosoc_interface_adr_2 videosoc_interface_adr_5 videosoc_interface_adr_3 videosoc_interface_adr_0 videosoc_interface_adr_4 has(ve) been forward balanced into : videosoc_interface3_bank_bus_adr[6]_GND_1_o_equal_2674_o<6>11_FRB.
	Register(s) videosoc_interface_adr_1 videosoc_interface_adr_4 videosoc_interface_adr_6 videosoc_interface_adr_0 videosoc_interface_adr_2 has(ve) been forward balanced into : _n2993711_FRB.
	Register(s) videosoc_interface_adr_11 videosoc_interface_adr_9 videosoc_interface_adr_13 videosoc_interface_adr_12 videosoc_interface_adr_10 has(ve) been forward balanced into : videosoc_csrbank11_sel<13>1_FRB.
	Register(s) videosoc_interface_adr_2 videosoc_interface_adr_3 videosoc_interface_adr_5 has(ve) been forward balanced into : _n3045711_FRB.
	Register(s) videosoc_interface_adr_4 videosoc_interface_adr_0 videosoc_interface_adr_1 has(ve) been forward balanced into : videosoc_csrbank0_sram_writer_ev_enable0_re11_FRB.
	Register(s) ethmac_crc32_inserter_reg_12 has(ve) been backward balanced into : ethmac_crc32_inserter_reg_12_BRB0 ethmac_crc32_inserter_reg_12_BRB1 ethmac_crc32_inserter_reg_12_BRB2 ethmac_crc32_inserter_reg_12_BRB3 ethmac_crc32_inserter_reg_12_BRB4 ethmac_crc32_inserter_reg_12_BRB5.
	Register(s) ethmac_tx_last_be_ongoing has(ve) been backward balanced into : ethmac_tx_last_be_ongoing_BRB0 ethmac_tx_last_be_ongoing_BRB1.
	Register(s) half_rate_phy_drive_dq_n1 has(ve) been backward balanced into : half_rate_phy_drive_dq_n1_BRB0.
	Register(s) half_rate_phy_phase_sel has(ve) been backward balanced into : half_rate_phy_phase_sel_BRB0 half_rate_phy_phase_sel_BRB1.
	Register(s) half_rate_phy_rddata_sr_1 has(ve) been backward balanced into : half_rate_phy_rddata_sr_1_BRB0 half_rate_phy_rddata_sr_1_BRB1 half_rate_phy_rddata_sr_1_BRB2 half_rate_phy_rddata_sr_1_BRB3 half_rate_phy_rddata_sr_1_BRB4.
	Register(s) half_rate_phy_rddata_sr_2 has(ve) been backward balanced into : half_rate_phy_rddata_sr_2_BRB0 half_rate_phy_rddata_sr_2_BRB2 half_rate_phy_rddata_sr_2_BRB3 half_rate_phy_rddata_sr_2_BRB4 half_rate_phy_rddata_sr_2_BRB5 half_rate_phy_rddata_sr_2_BRB6 half_rate_phy_rddata_sr_2_BRB7 half_rate_phy_rddata_sr_2_BRB8 half_rate_phy_rddata_sr_2_BRB9 half_rate_phy_rddata_sr_2_BRB10 half_rate_phy_rddata_sr_2_BRB11 half_rate_phy_rddata_sr_2_BRB12 half_rate_phy_rddata_sr_2_BRB13.
	Register(s) half_rate_phy_rddata_sr_3 has(ve) been backward balanced into : half_rate_phy_rddata_sr_3_BRB0 half_rate_phy_rddata_sr_3_BRB2 half_rate_phy_rddata_sr_3_BRB3 half_rate_phy_rddata_sr_3_BRB4 half_rate_phy_rddata_sr_3_BRB5 half_rate_phy_rddata_sr_3_BRB6 half_rate_phy_rddata_sr_3_BRB7 half_rate_phy_rddata_sr_3_BRB8 half_rate_phy_rddata_sr_3_BRB9 half_rate_phy_rddata_sr_3_BRB10 half_rate_phy_rddata_sr_3_BRB11 half_rate_phy_rddata_sr_3_BRB12 half_rate_phy_rddata_sr_3_BRB13.
	Register(s) half_rate_phy_rddata_sr_4 has(ve) been backward balanced into : half_rate_phy_rddata_sr_4_BRB0 half_rate_phy_rddata_sr_4_BRB2 half_rate_phy_rddata_sr_4_BRB3 half_rate_phy_rddata_sr_4_BRB4 half_rate_phy_rddata_sr_4_BRB5 half_rate_phy_rddata_sr_4_BRB6 half_rate_phy_rddata_sr_4_BRB7 half_rate_phy_rddata_sr_4_BRB8 half_rate_phy_rddata_sr_4_BRB9 half_rate_phy_rddata_sr_4_BRB10 half_rate_phy_rddata_sr_4_BRB11 half_rate_phy_rddata_sr_4_BRB12 half_rate_phy_rddata_sr_4_BRB13.
	Register(s) half_rate_phy_rddata_sr_5 has(ve) been backward balanced into : half_rate_phy_rddata_sr_5_BRB0 half_rate_phy_rddata_sr_5_BRB2 half_rate_phy_rddata_sr_5_BRB3 half_rate_phy_rddata_sr_5_BRB4 half_rate_phy_rddata_sr_5_BRB5 half_rate_phy_rddata_sr_5_BRB6 half_rate_phy_rddata_sr_5_BRB7 half_rate_phy_rddata_sr_5_BRB8 half_rate_phy_rddata_sr_5_BRB9 half_rate_phy_rddata_sr_5_BRB10 half_rate_phy_rddata_sr_5_BRB11 half_rate_phy_rddata_sr_5_BRB12 half_rate_phy_rddata_sr_5_BRB13.
	Register(s) half_rate_phy_record0_cas_n has(ve) been backward balanced into : half_rate_phy_record0_cas_n_BRB0 half_rate_phy_record0_cas_n_BRB1 half_rate_phy_record0_cas_n_BRB2 half_rate_phy_record0_cas_n_BRB3 half_rate_phy_record0_cas_n_BRB4.
	Register(s) half_rate_phy_record0_cke has(ve) been backward balanced into : half_rate_phy_record0_cke_BRB0 .
	Register(s) half_rate_phy_record0_odt has(ve) been backward balanced into : half_rate_phy_record0_odt_BRB0 .
	Register(s) half_rate_phy_record0_ras_n has(ve) been backward balanced into : half_rate_phy_record0_ras_n_BRB2 half_rate_phy_record0_ras_n_BRB3 .
	Register(s) half_rate_phy_record0_reset_n has(ve) been backward balanced into : half_rate_phy_record0_reset_n_BRB0 half_rate_phy_record0_reset_n_BRB1.
	Register(s) half_rate_phy_record0_we_n has(ve) been backward balanced into : half_rate_phy_record0_we_n_BRB2 half_rate_phy_record0_we_n_BRB3 .
	Register(s) half_rate_phy_record1_cas_n has(ve) been backward balanced into : half_rate_phy_record1_cas_n_BRB1 half_rate_phy_record1_cas_n_BRB2 half_rate_phy_record1_cas_n_BRB3 half_rate_phy_record1_cas_n_BRB4.
	Register(s) half_rate_phy_record1_ras_n has(ve) been backward balanced into : half_rate_phy_record1_ras_n_BRB2 half_rate_phy_record1_ras_n_BRB3 .
	Register(s) half_rate_phy_record1_we_n has(ve) been backward balanced into : half_rate_phy_record1_we_n_BRB2 half_rate_phy_record1_we_n_BRB3 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in0_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_5_BRB0 hdmi_in0_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_6_BRB0 hdmi_in0_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_7_BRB0 hdmi_in0_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_8_BRB0 hdmi_in0_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in0_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in0_frame_rgb2ycbcr_y_9_BRB0 hdmi_in0_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB4 hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB5.
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_4_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_5_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_6_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_7_BRB1 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB0 hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_0_BRB1.
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_1_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_2_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_3_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_4_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_5_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_6_BRB0 .
	Register(s) hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7 has(ve) been backward balanced into : hdmi_in1_frame_chroma_downsampler_record1_ycbcr_n_y_7_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_0 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB1 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB2 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB3 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB5 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB6 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB7 hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_1 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_1_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_2 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_2_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_3 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_3_BRB1 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_4_BRB0 .
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_5_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_source_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_4 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_4_BRB0.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_5 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_5_BRB0 hdmi_in1_frame_rgb2ycbcr_y_5_BRB1.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_6 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_6_BRB0 hdmi_in1_frame_rgb2ycbcr_y_6_BRB2.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_7 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_7_BRB0 hdmi_in1_frame_rgb2ycbcr_y_7_BRB3.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_8 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_8_BRB0 hdmi_in1_frame_rgb2ycbcr_y_8_BRB4.
	Register(s) hdmi_in1_frame_rgb2ycbcr_y_9 has(ve) been backward balanced into : hdmi_in1_frame_rgb2ycbcr_y_9_BRB0 hdmi_in1_frame_rgb2ycbcr_y_9_BRB1.
	Register(s) hdmi_out0_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out0_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out0_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es0_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es0_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es1_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es1_q_m_8_BRB4.
	Register(s) hdmi_out1_driver_hdmi_phy_es2_q_m_8 has(ve) been backward balanced into : hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB0 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB2 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB3 hdmi_out1_driver_hdmi_phy_es2_q_m_8_BRB4.
	Register(s) lm32_cpu/branch_predict_x has(ve) been backward balanced into : lm32_cpu/branch_predict_x_BRB0 lm32_cpu/branch_predict_x_BRB1.
	Register(s) lm32_cpu/branch_x has(ve) been backward balanced into : lm32_cpu/branch_x_BRB0 lm32_cpu/branch_x_BRB1 .
	Register(s) lm32_cpu/m_bypass_enable_x has(ve) been backward balanced into : lm32_cpu/m_bypass_enable_x_BRB4 .
	Register(s) lm32_cpu/m_result_sel_compare_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_compare_x_BRB1 .
	Register(s) lm32_cpu/m_result_sel_shift_x has(ve) been backward balanced into : lm32_cpu/m_result_sel_shift_x_BRB0 lm32_cpu/m_result_sel_shift_x_BRB1 lm32_cpu/m_result_sel_shift_x_BRB2 lm32_cpu/m_result_sel_shift_x_BRB3 lm32_cpu/m_result_sel_shift_x_BRB4.
	Register(s) lm32_cpu/w_result_sel_mul_m has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_m_BRB0 lm32_cpu/w_result_sel_mul_m_BRB1.
	Register(s) lm32_cpu/w_result_sel_mul_x has(ve) been backward balanced into : lm32_cpu/w_result_sel_mul_x_BRB0 .
	Register(s) new_master_rdata_valid0 has(ve) been backward balanced into : new_master_rdata_valid0_BRB0 new_master_rdata_valid0_BRB1 new_master_rdata_valid0_BRB2 new_master_rdata_valid0_BRB3 new_master_rdata_valid0_BRB4 new_master_rdata_valid0_BRB5 new_master_rdata_valid0_BRB6 new_master_rdata_valid0_BRB7 new_master_rdata_valid0_BRB8 new_master_rdata_valid0_BRB9 new_master_rdata_valid0_BRB10 new_master_rdata_valid0_BRB11 new_master_rdata_valid0_BRB12 new_master_rdata_valid0_BRB13 new_master_rdata_valid0_BRB14 new_master_rdata_valid0_BRB15 new_master_rdata_valid0_BRB16 new_master_rdata_valid0_BRB17 new_master_rdata_valid0_BRB19 new_master_rdata_valid0_BRB20 new_master_rdata_valid0_BRB21 new_master_rdata_valid0_BRB22 new_master_rdata_valid0_BRB23 new_master_rdata_valid0_BRB24 new_master_rdata_valid0_BRB25 new_master_rdata_valid0_BRB26 new_master_rdata_valid0_BRB27 new_master_rdata_valid0_BRB28 new_master_rdata_valid0_BRB29 new_master_rdata_valid0_BRB30.
	Register(s) new_master_rdata_valid1 has(ve) been backward balanced into : new_master_rdata_valid1_BRB0 new_master_rdata_valid1_BRB1 new_master_rdata_valid1_BRB2 new_master_rdata_valid1_BRB3 new_master_rdata_valid1_BRB4 new_master_rdata_valid1_BRB5 new_master_rdata_valid1_BRB6 new_master_rdata_valid1_BRB7 new_master_rdata_valid1_BRB8 new_master_rdata_valid1_BRB9 new_master_rdata_valid1_BRB10 new_master_rdata_valid1_BRB11 new_master_rdata_valid1_BRB12 new_master_rdata_valid1_BRB13 new_master_rdata_valid1_BRB14 new_master_rdata_valid1_BRB15 new_master_rdata_valid1_BRB16 new_master_rdata_valid1_BRB17 new_master_rdata_valid1_BRB18 new_master_rdata_valid1_BRB19 new_master_rdata_valid1_BRB21 new_master_rdata_valid1_BRB22 new_master_rdata_valid1_BRB23 new_master_rdata_valid1_BRB24 new_master_rdata_valid1_BRB25 new_master_rdata_valid1_BRB26 new_master_rdata_valid1_BRB27 new_master_rdata_valid1_BRB28 new_master_rdata_valid1_BRB29 new_master_rdata_valid1_BRB30 new_master_rdata_valid1_BRB31
new_master_rdata_valid1_BRB32.
	Register(s) new_master_rdata_valid15 has(ve) been backward balanced into : new_master_rdata_valid15_BRB0 new_master_rdata_valid15_BRB2 new_master_rdata_valid15_BRB4 new_master_rdata_valid15_BRB6 new_master_rdata_valid15_BRB9 new_master_rdata_valid15_BRB11 .
	Register(s) new_master_rdata_valid16 has(ve) been backward balanced into : new_master_rdata_valid16_BRB0 new_master_rdata_valid16_BRB1 new_master_rdata_valid16_BRB2 new_master_rdata_valid16_BRB4 new_master_rdata_valid16_BRB6 new_master_rdata_valid16_BRB8 new_master_rdata_valid16_BRB11 new_master_rdata_valid16_BRB13 .
	Register(s) new_master_rdata_valid17 has(ve) been backward balanced into : new_master_rdata_valid17_BRB0 new_master_rdata_valid17_BRB1 new_master_rdata_valid17_BRB2 new_master_rdata_valid17_BRB4 new_master_rdata_valid17_BRB6 new_master_rdata_valid17_BRB8 new_master_rdata_valid17_BRB11 new_master_rdata_valid17_BRB13 .
	Register(s) new_master_rdata_valid18 has(ve) been backward balanced into : new_master_rdata_valid18_BRB0 new_master_rdata_valid18_BRB2 new_master_rdata_valid18_BRB3 new_master_rdata_valid18_BRB4 .
	Register(s) new_master_rdata_valid2 has(ve) been backward balanced into : new_master_rdata_valid2_BRB0 new_master_rdata_valid2_BRB1 new_master_rdata_valid2_BRB2 new_master_rdata_valid2_BRB4 new_master_rdata_valid2_BRB5 new_master_rdata_valid2_BRB6 new_master_rdata_valid2_BRB7 new_master_rdata_valid2_BRB8 new_master_rdata_valid2_BRB9 new_master_rdata_valid2_BRB10 new_master_rdata_valid2_BRB11 new_master_rdata_valid2_BRB12 new_master_rdata_valid2_BRB13 new_master_rdata_valid2_BRB14 new_master_rdata_valid2_BRB15 new_master_rdata_valid2_BRB16 new_master_rdata_valid2_BRB17 new_master_rdata_valid2_BRB18 new_master_rdata_valid2_BRB19 new_master_rdata_valid2_BRB20.
	Register(s) new_master_rdata_valid20 has(ve) been backward balanced into : new_master_rdata_valid20_BRB0 new_master_rdata_valid20_BRB2 new_master_rdata_valid20_BRB4 new_master_rdata_valid20_BRB6 new_master_rdata_valid20_BRB9 new_master_rdata_valid20_BRB11 .
	Register(s) new_master_rdata_valid21 has(ve) been backward balanced into : new_master_rdata_valid21_BRB0 new_master_rdata_valid21_BRB1 new_master_rdata_valid21_BRB2 new_master_rdata_valid21_BRB4 new_master_rdata_valid21_BRB6 new_master_rdata_valid21_BRB8 new_master_rdata_valid21_BRB11 new_master_rdata_valid21_BRB13 .
	Register(s) new_master_rdata_valid22 has(ve) been backward balanced into : new_master_rdata_valid22_BRB0 new_master_rdata_valid22_BRB1 new_master_rdata_valid22_BRB2 new_master_rdata_valid22_BRB4 new_master_rdata_valid22_BRB6 new_master_rdata_valid22_BRB8 new_master_rdata_valid22_BRB11 new_master_rdata_valid22_BRB13 .
	Register(s) new_master_rdata_valid23 has(ve) been backward balanced into : new_master_rdata_valid23_BRB0 new_master_rdata_valid23_BRB2 new_master_rdata_valid23_BRB3 new_master_rdata_valid23_BRB4 .
	Register(s) new_master_rdata_valid3 has(ve) been backward balanced into : new_master_rdata_valid3_BRB0 new_master_rdata_valid3_BRB1 new_master_rdata_valid3_BRB2 new_master_rdata_valid3_BRB3 new_master_rdata_valid3_BRB4 new_master_rdata_valid3_BRB5.
	Register(s) new_master_wdata_ready0 has(ve) been backward balanced into : new_master_wdata_ready0_BRB0 new_master_wdata_ready0_BRB1 new_master_wdata_ready0_BRB2 new_master_wdata_ready0_BRB3 new_master_wdata_ready0_BRB4 new_master_wdata_ready0_BRB5.
	Register(s) new_master_wdata_ready2 has(ve) been backward balanced into : new_master_wdata_ready2_BRB0 new_master_wdata_ready2_BRB2 new_master_wdata_ready2_BRB3 new_master_wdata_ready2_BRB4 .
	Register(s) new_master_wdata_ready4 has(ve) been backward balanced into : new_master_wdata_ready4_BRB0 new_master_wdata_ready4_BRB1 new_master_wdata_ready4_BRB2 new_master_wdata_ready4_BRB3.
	Register(s) new_master_wdata_ready6 has(ve) been backward balanced into : new_master_wdata_ready6_BRB0 new_master_wdata_ready6_BRB2 new_master_wdata_ready6_BRB3 new_master_wdata_ready6_BRB4 .
	Register(s) new_master_wdata_ready8 has(ve) been backward balanced into : new_master_wdata_ready8_BRB0 new_master_wdata_ready8_BRB2 new_master_wdata_ready8_BRB3 new_master_wdata_ready8_BRB4 .
	Register(s) videosoc_interface3_bank_bus_dat_r_0 has(ve) been backward balanced into : videosoc_interface3_bank_bus_dat_r_0_BRB0 videosoc_interface3_bank_bus_dat_r_0_BRB1 videosoc_interface3_bank_bus_dat_r_0_BRB2 videosoc_interface3_bank_bus_dat_r_0_BRB3 videosoc_interface3_bank_bus_dat_r_0_BRB4 videosoc_interface3_bank_bus_dat_r_0_BRB5.
	Register(s) videosoc_interface5_bank_bus_dat_r_0 has(ve) been backward balanced into : videosoc_interface5_bank_bus_dat_r_0_BRB0 videosoc_interface5_bank_bus_dat_r_0_BRB2 videosoc_interface5_bank_bus_dat_r_0_BRB3 videosoc_interface5_bank_bus_dat_r_0_BRB5.
Unit <top> processed.
FlipFlop phase_sel has been replicated 4 time(s)
FlipFlop sdram_storage_full_0 has been replicated 5 time(s)
FlipFlop videosoc_csrbank11_sel<13>1_FRB has been replicated 1 time(s)
FlipFlop videosoc_interface_adr_2 has been replicated 1 time(s)
FlipFlop videosoc_interface_adr_3 has been replicated 1 time(s)
FlipFlop videosoc_interface_adr_5 has been replicated 1 time(s)
FlipFlop videosoc_interface_we has been replicated 1 time(s)
FlipFlop videosoc_update_value_re11_FRB has been replicated 1 time(s)

Final Macro Processing ...

Processing Unit <top> :
	Found 4-bit shift register for signal <half_rate_phy_r_drive_dq_4>.
	Found 6-bit shift register for signal <half_rate_phy_r_dfi_wrdata_en_5>.
	Found 8-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_de2>.
	Found 8-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_de2>.
	Found 11-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_valid_n2>.
	Found 11-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_valid_n2>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out0_driver_hdmi_phy_es0_new_c2_1>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_0>.
	Found 9-bit shift register for signal <hdmi_out1_driver_hdmi_phy_es0_new_c2_1>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out0_y_minus_yoffset_3>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_0>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_1>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_2>.
	Found 2-bit shift register for signal <hdmi_out1_y_minus_yoffset_3>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_de10>.
	Found 10-bit shift register for signal <hdmi_in0_frame_next_vsync10>.
	Found 10-bit shift register for signal <hdmi_in1_frame_next_vsync10>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <hdmi_in0_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB2>.
	Found 2-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_0_BRB3>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_1_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_2_BRB1>.
	Found 5-bit shift register for signal <hdmi_in1_frame_chroma_downsampler_record0_ycbcr_n_y_3_BRB1>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_6_BRB3>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB6>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB7>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB8>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB1>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB9>.
	Found 3-bit shift register for signal <new_master_rdata_valid2_BRB10>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_7_BRB4>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB0>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB2>.
	Found 5-bit shift register for signal <half_rate_phy_rddata_sr_1_BRB4>.
	Found 2-bit shift register for signal <hdmi_in0_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <hdmi_in1_frame_rgb2ycbcr_source_y_0_BRB10>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB3>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB21>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB22>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB11>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB23>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB24>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB13>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB25>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB26>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB15>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB27>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB28>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB16>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB29>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB30>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB18>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB31>.
	Found 2-bit shift register for signal <new_master_rdata_valid1_BRB32>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB5>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB6>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB7>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB8>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB3>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB9>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB10>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB11>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB12>.
	Found 4-bit shift register for signal <half_rate_phy_rddata_sr_2_BRB13>.
Unit <top> processed.

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 8711
 Flip-Flops                                            : 8711
# Shift Registers                                      : 75
 10-bit shift register                                 : 4
 11-bit shift register                                 : 2
 2-bit shift register                                  : 34
 3-bit shift register                                  : 6
 4-bit shift register                                  : 11
 5-bit shift register                                  : 11
 6-bit shift register                                  : 1
 8-bit shift register                                  : 2
 9-bit shift register                                  : 4

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : top.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 14301
#      GND                         : 1
#      INV                         : 303
#      LUT1                        : 788
#      LUT2                        : 1340
#      LUT3                        : 1319
#      LUT4                        : 996
#      LUT5                        : 2071
#      LUT6                        : 4036
#      MULT_AND                    : 42
#      MUXCY                       : 1663
#      MUXF7                       : 125
#      VCC                         : 1
#      XORCY                       : 1616
# FlipFlops/Latches                : 8844
#      FD                          : 1402
#      FDE                         : 476
#      FDP                         : 20
#      FDPE                        : 2
#      FDR                         : 2630
#      FDRE                        : 4108
#      FDS                         : 27
#      FDSE                        : 161
#      IDDR2                       : 5
#      ODDR2                       : 13
# RAMS                             : 1096
#      RAM16X1D                    : 957
#      RAM32X1D                    : 64
#      RAMB16BWER                  : 51
#      RAMB8BWER                   : 24
# Shift Registers                  : 75
#      SRLC16E                     : 75
# Clock Buffers                    : 15
#      BUFG                        : 15
# IO Buffers                       : 103
#      BUFIO2                      : 1
#      IBUF                        : 10
#      IBUFDS                      : 8
#      IBUFG                       : 2
#      IOBUF                       : 27
#      OBUF                        : 43
#      OBUFDS                      : 9
#      OBUFT                       : 1
#      OBUFTDS                     : 2
# DCMs                             : 2
#      DCM_CLKGEN                  : 2
# DSPs                             : 19
#      DSP48A1                     : 19
# Others                           : 91
#      BUFPLL                      : 5
#      DNA_PORT                    : 1
#      IODELAY2                    : 23
#      ISERDES2                    : 28
#      OSERDES2                    : 30
#      PLL_ADV                     : 4

Device utilization summary:
---------------------------

Selected Device : 6slx45tfgg484-3 


Slice Logic Utilization: 
 Number of Slice Registers:            8844  out of  54576    16%  
 Number of Slice LUTs:                12970  out of  27288    47%  
    Number used as Logic:             10853  out of  27288    39%  
    Number used as Memory:             2117  out of   6408    33%  
       Number used as RAM:             2042
       Number used as SRL:               75

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:  16609
   Number with an unused Flip Flop:    7765  out of  16609    46%  
   Number with an unused LUT:          3639  out of  16609    21%  
   Number of fully used LUT-FF pairs:  5205  out of  16609    31%  
   Number of unique control sets:       419

IO Utilization: 
 Number of IOs:                         124
 Number of bonded IOBs:                 121  out of    296    40%  

Specific Feature Utilization:
 Number of Block RAM/FIFO:               63  out of    116    54%  
    Number using Block RAM only:         63
 Number of BUFG/BUFGCTRLs:               15  out of     16    93%  
 Number of DSP48A1s:                     19  out of     58    32%  
 Number of PLL_ADVs:                      4  out of      4   100%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
--------------------------------------------+------------------------+-------+
Clock Signal                                | Clock buffer(FF name)  | Load  |
--------------------------------------------+------------------------+-------+
clk100                                      | PLL_ADV:CLKOUT5        | 6065  |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT2        | 976   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT2        | 976   |
clk100                                      | PLL_ADV:CLKOUT2        | 95    |
clk100                                      | PLL_ADV:CLKOUT4        | 177   |
hdmi_in0_clk_p                              | PLL_ADV:CLKOUT1        | 137   |
hdmi_in1_clk_p                              | PLL_ADV:CLKOUT1        | 137   |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT2        | 1196  |
eth_clocks_rx                               | IBUFG+BUFG             | 277   |
hdmi_out0_driver_clocking_clk_pix_unbuffered| PLL_ADV:CLKOUT1        | 30    |
base50_clk                                  | BUFG                   | 2     |
clk100                                      | PLL_ADV:CLKOUT1        | 2     |
clk100                                      | PLL_ADV:CLKOUT3        | 2     |
--------------------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 8.738ns (Maximum Frequency: 114.443MHz)
   Minimum input arrival time before clock: 7.808ns
   Maximum output required time after clock: 4.963ns
   Maximum combinational path delay: 3.150ns

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in0_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13265 / 2853
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            hdmi_in0_s6datacapture1_lateness_4 (FF)
  Destination:       hdmi_in0_s6datacapture1_lateness_2 (FF)
  Source Clock:      hdmi_in0_clk_p rising 2.0X
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: hdmi_in0_s6datacapture1_lateness_4 to hdmi_in0_s6datacapture1_lateness_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in0_s6datacapture1_lateness_4 (hdmi_in0_s6datacapture1_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in0_s6datacapture1_too_early<7>_SW0 (N935)
     LUT6:I5->O            3   0.205   0.755  hdmi_in0_s6datacapture1_too_early<7> (hdmi_in0_s6datacapture1_too_early)
     LUT6:I4->O            7   0.203   0.773  _n29602_inv (_n29602_inv)
     FDRE:CE                   0.322          hdmi_in0_s6datacapture1_lateness_2
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_in1_clk_p'
  Clock period: 8.738ns (frequency: 114.443MHz)
  Total number of paths / destination ports: 13404 / 2853
-------------------------------------------------------------------------
Delay:               4.369ns (Levels of Logic = 3)
  Source:            hdmi_in1_s6datacapture0_lateness_4 (FF)
  Destination:       hdmi_in1_s6datacapture0_lateness_1 (FF)
  Source Clock:      hdmi_in1_clk_p rising 2.0X
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: hdmi_in1_s6datacapture0_lateness_4 to hdmi_in1_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q             3   0.447   0.879  hdmi_in1_s6datacapture0_lateness_4 (hdmi_in1_s6datacapture0_lateness_4)
     LUT3:I0->O            1   0.205   0.580  hdmi_in1_s6datacapture0_too_early<7>_SW0 (N939)
     LUT6:I5->O            3   0.205   0.755  hdmi_in1_s6datacapture0_too_early<7> (hdmi_in1_s6datacapture0_too_early)
     LUT6:I4->O            7   0.203   0.773  _n29618_inv (_n29618_inv)
     FDRE:CE                   0.322          hdmi_in1_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      4.369ns (1.382ns logic, 2.987ns route)
                                       (31.6% logic, 68.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk100'
  Clock period: 8.244ns (frequency: 121.302MHz)
  Total number of paths / destination ports: 1606592 / 20776
-------------------------------------------------------------------------
Delay:               2.633ns (Levels of Logic = 0)
  Source:            sdram_storage_full_0 (FF)
  Destination:       half_rate_phy_record0_reset_n_BRB1 (FF)
  Source Clock:      clk100 rising 0.5X
  Destination Clock: clk100 rising 2.0X +230

  Data Path: sdram_storage_full_0 to half_rate_phy_record0_reset_n_BRB1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q           455   0.447   2.084  sdram_storage_full_0 (sdram_storage_full_0)
     FD:D                      0.102          half_rate_phy_record0_reset_n_BRB1
    ----------------------------------------
    Total                      2.633ns (0.549ns logic, 2.084ns route)
                                       (20.8% logic, 79.2% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Clock period: 7.004ns (frequency: 142.769MHz)
  Total number of paths / destination ports: 71913 / 2714
-------------------------------------------------------------------------
Delay:               7.004ns (Levels of Logic = 9)
  Source:            hdmi_out0_driver_hdmi_phy_es0_cnt_0 (FF)
  Destination:       hdmi_out0_driver_hdmi_phy_es0_cnt_5 (FF)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising
  Destination Clock: hdmi_out0_driver_clocking_clk_pix_unbuffered rising

  Data Path: hdmi_out0_driver_hdmi_phy_es0_cnt_0 to hdmi_out0_driver_hdmi_phy_es0_cnt_5
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              2   0.447   0.981  hdmi_out0_driver_hdmi_phy_es0_cnt_0 (hdmi_out0_driver_hdmi_phy_es0_cnt_0)
     LUT6:I0->O            3   0.203   0.755  GND_1_o_GND_1_o_or_5894_OUT<0>1 (GND_1_o_GND_1_o_or_5894_OUT<0>1)
     LUT4:I2->O           22   0.203   1.134  GND_1_o_GND_1_o_or_5894_OUT<0>3 (GND_1_o_GND_1_o_or_5894_OUT<0>)
     LUT6:I5->O            2   0.205   0.617  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5917_OUT_B_A3 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5917_OUT_B_rs_A<2>)
     LUT6:I5->O            2   0.205   0.721  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5917_OUT_B_rs_lut<2> (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5917_OUT_B_rs_lut<2>)
     LUT5:I3->O            3   0.203   0.651  Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5917_OUT_B_rs_cy<2>12 (Mmux_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_hdmi_out0_driver_hdmi_phy_es0_cnt[5]_mux_5917_OUT_B_rs_cy<2>)
     LUT3:I2->O            1   0.205   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<3> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_lut<3>)
     MUXCY:S->O            1   0.172   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<3> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<3>)
     MUXCY:CI->O           0   0.019   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<4> (Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_cy<4>)
     XORCY:CI->O           1   0.180   0.000  Maccum_hdmi_out0_driver_hdmi_phy_es0_cnt_xor<5> (Result<5>25)
     FDR:D                     0.102          hdmi_out0_driver_hdmi_phy_es0_cnt_5
    ----------------------------------------
    Total                      7.004ns (2.144ns logic, 4.860ns route)
                                       (30.6% logic, 69.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'eth_clocks_rx'
  Clock period: 7.256ns (frequency: 137.812MHz)
  Total number of paths / destination ports: 11585 / 705
-------------------------------------------------------------------------
Delay:               7.256ns (Levels of Logic = 5)
  Source:            xilinxmultiregimpl10_regs1_2 (FF)
  Destination:       ethmac_rx_converter_converter_demux_0 (FF)
  Source Clock:      eth_clocks_rx rising
  Destination Clock: eth_clocks_rx rising

  Data Path: xilinxmultiregimpl10_regs1_2 to ethmac_rx_converter_converter_demux_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.944  xilinxmultiregimpl10_regs1_2 (xilinxmultiregimpl10_regs1_2)
     LUT6:I0->O            6   0.203   0.973  ethmac_rx_cdc_asyncfifo_writable1 (ethmac_rx_cdc_asyncfifo_writable1)
     LUT3:I0->O            5   0.205   0.715  ethmac_rx_cdc_asyncfifo_writable4 (ethmac_rx_cdc_asyncfifo_writable)
     LUT5:I4->O           46   0.205   1.491  ethmac_crc32_checker_fifo_out1 (ethmac_crc32_checker_fifo_out)
     LUT6:I5->O            2   0.205   0.617  _n281391 (_n28139)
     LUT2:I1->O            2   0.205   0.616  Mcount_ethmac_rx_converter_converter_demux_val1 (Mcount_ethmac_rx_converter_converter_demux_val)
     FDRE:R                    0.430          ethmac_rx_converter_converter_demux_0
    ----------------------------------------
    Total                      7.256ns (1.900ns logic, 5.356ns route)
                                       (26.2% logic, 73.8% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'base50_clk'
  Clock period: 1.128ns (frequency: 886.643MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.128ns (Levels of Logic = 0)
  Source:            FDPE_6 (FF)
  Destination:       FDPE_7 (FF)
  Source Clock:      base50_clk rising
  Destination Clock: base50_clk rising

  Data Path: FDPE_6 to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDP:C->Q              1   0.447   0.579  FDPE_6 (xilinxasyncresetsynchronizerimpl3_rst_meta)
     FDPE:D                    0.102          FDPE_7
    ----------------------------------------
    Total                      1.128ns (0.549ns logic, 0.579ns route)
                                       (48.7% logic, 51.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clk100'
  Total number of paths / destination ports: 556 / 205
-------------------------------------------------------------------------
Offset:              7.808ns (Levels of Logic = 8)
  Source:            hdmi_out1_sda (PAD)
  Destination:       videosoc_interface8_bank_bus_dat_r_0 (FF)
  Destination Clock: clk100 rising 0.5X

  Data Path: hdmi_out1_sda to videosoc_interface8_bank_bus_dat_r_0
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IOBUF:IO->O           1   1.222   0.684  hdmi_out1_sda_IOBUF (N1433)
     LUT6:I4->O            1   0.203   0.580  Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT119 (Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT118)
     LUT4:I3->O            1   0.205   0.808  Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1110 (Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT119)
     LUT6:I3->O            1   0.205   0.684  Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1111 (Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1110)
     LUT5:I3->O            1   0.203   0.684  Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1112 (Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1111)
     LUT6:I4->O            1   0.203   0.808  Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1113 (Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1112)
     LUT6:I3->O            1   0.205   0.808  Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1114 (Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1113)
     LUT6:I3->O            1   0.205   0.000  Mmux_GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT1115 (GND_1_o_videosoc_interface8_bank_bus_adr[5]_mux_7373_OUT<0>)
     FDR:D                     0.102          videosoc_interface8_bank_bus_dat_r_0
    ----------------------------------------
    Total                      7.808ns (2.753ns logic, 5.055ns route)
                                       (35.3% logic, 64.7% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_3:BUSY (PAD)
  Destination:       hdmi_in0_s6datacapture1_lateness_2 (FF)
  Destination Clock: hdmi_in0_clk_p rising 2.0X

  Data Path: IODELAY2_3:BUSY to hdmi_in0_s6datacapture1_lateness_2
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_3 (hdmi_in0_s6datacapture1_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n29602_inv_SW0_SW0 (N1720)
     LUT6:I0->O            7   0.203   0.773  _n29602_inv (_n29602_inv)
     FDRE:CE                   0.322          hdmi_in0_s6datacapture1_lateness_2
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 367 / 76
-------------------------------------------------------------------------
Offset:              3.232ns (Levels of Logic = 2)
  Source:            IODELAY2_7:BUSY (PAD)
  Destination:       hdmi_in1_s6datacapture0_lateness_1 (FF)
  Destination Clock: hdmi_in1_clk_p rising 2.0X

  Data Path: IODELAY2_7:BUSY to hdmi_in1_s6datacapture0_lateness_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:BUSY          4   0.000   0.788  IODELAY2_7 (hdmi_in1_s6datacapture0_delay_slave_busy)
     LUT2:I0->O            1   0.203   0.944  _n29618_inv_SW0_SW0 (N1724)
     LUT6:I0->O            7   0.203   0.773  _n29618_inv (_n29618_inv)
     FDRE:CE                   0.322          hdmi_in1_s6datacapture0_lateness_1
    ----------------------------------------
    Total                      3.232ns (0.728ns logic, 2.504ns route)
                                       (22.5% logic, 77.5% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'base50_clk'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              1.831ns (Levels of Logic = 1)
  Source:            crg_periph_dcm_clkgen:LOCKED (PAD)
  Destination:       FDPE_7 (FF)
  Destination Clock: base50_clk rising

  Data Path: crg_periph_dcm_clkgen:LOCKED to FDPE_7
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    DCM_CLKGEN:LOCKED      1   0.000   0.580  crg_periph_dcm_clkgen (crg_dcm_base50_locked)
     LUT2:I1->O            2   0.205   0.616  xilinxasyncresetsynchronizerimpl31 (xilinxasyncresetsynchronizerimpl3)
     FDPE:PRE                  0.430          FDPE_7
    ----------------------------------------
    Total                      1.831ns (0.635ns logic, 1.196ns route)
                                       (34.7% logic, 65.3% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'eth_clocks_rx'
  Total number of paths / destination ports: 5 / 5
-------------------------------------------------------------------------
Offset:              0.579ns (Levels of Logic = 0)
  Source:            rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT (PAD)
  Destination:       rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in (FF)
  Destination Clock: eth_clocks_rx rising

  Data Path: rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd:DATAOUT to rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    IODELAY2:DATAOUT       1   0.000   0.579  rgmii_if/rxdata_in_bus[0].delay_rgmii_rxd (rgmii_if/rgmii_rxd_delay<0>)
     IDDR2:D                   0.000          rgmii_if/rxdata_in_bus[0].rgmii_rx_data_in
    ----------------------------------------
    Total                      0.579ns (0.000ns logic, 0.579ns route)
                                       (0.0% logic, 100.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk100'
  Total number of paths / destination ports: 258 / 205
-------------------------------------------------------------------------
Offset:              4.963ns (Levels of Logic = 2)
  Source:            spiflash_bitbang_en_storage_full (FF)
  Destination:       spiflash4x_dq<3> (PAD)
  Source Clock:      clk100 rising 0.5X

  Data Path: spiflash_bitbang_en_storage_full to spiflash4x_dq<3>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              9   0.447   1.058  spiflash_bitbang_en_storage_full (spiflash_bitbang_en_storage_full)
     LUT3:I0->O            4   0.205   0.683  spiflash_oe_inv1 (spiflash_oe_inv)
     IOBUF:T->IO               2.571          spiflash4x_dq_3_IOBUF (spiflash4x_dq<3>)
    ----------------------------------------
    Total                      4.963ns (3.223ns logic, 1.740ns route)
                                       (64.9% logic, 35.1% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in0_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl20_regs1 (FF)
  Destination:       IODELAY2:CE (PAD)
  Source Clock:      hdmi_in0_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl20_regs1 to IODELAY2:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl20_regs1 (xilinxmultiregimpl20_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi_in0_s6datacapture0_delay_ce1 (hdmi_in0_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_in1_clk_p'
  Total number of paths / destination ports: 60 / 24
-------------------------------------------------------------------------
Offset:              2.231ns (Levels of Logic = 1)
  Source:            xilinxmultiregimpl71_regs1 (FF)
  Destination:       IODELAY2_6:CE (PAD)
  Source Clock:      hdmi_in1_clk_p rising 2.0X

  Data Path: xilinxmultiregimpl71_regs1 to IODELAY2_6:CE
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               3   0.447   0.898  xilinxmultiregimpl71_regs1 (xilinxmultiregimpl71_regs1)
     LUT4:I0->O            4   0.203   0.683  hdmi_in1_s6datacapture0_delay_ce1 (hdmi_in1_s6datacapture0_delay_ce)
    IODELAY2:CE                0.000          IODELAY2_6
    ----------------------------------------
    Total                      2.231ns (0.650ns logic, 1.581ns route)
                                       (29.1% logic, 70.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'hdmi_out0_driver_clocking_clk_pix_unbuffered'
  Total number of paths / destination ports: 30 / 30
-------------------------------------------------------------------------
Offset:              1.026ns (Levels of Logic = 0)
  Source:            hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (FF)
  Destination:       OSERDES2_18:D1 (PAD)
  Source Clock:      hdmi_out0_driver_clocking_clk_pix_unbuffered rising 2.0X

  Data Path: hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 to OSERDES2_18:D1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FD:C->Q               1   0.447   0.579  hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4 (hdmi_out0_driver_hdmi_phy_es0_ed_2x_pol_4)
    OSERDES2:D1                0.000          OSERDES2_18
    ----------------------------------------
    Total                      1.026ns (0.447ns logic, 0.579ns route)
                                       (43.6% logic, 56.4% route)

=========================================================================
Timing constraint: Default path analysis
  Total number of paths / destination ports: 279 / 251
-------------------------------------------------------------------------
Delay:               3.150ns (Levels of Logic = 1)
  Source:            OSERDES2_15:OQ (PAD)
  Destination:       ddram_dq<15> (PAD)

  Data Path: OSERDES2_15:OQ to ddram_dq<15>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
    OSERDES2:OQ            1   0.000   0.579  OSERDES2_15 (half_rate_phy_dq_o<15>)
     IOBUF:I->IO               2.571          IOBUF_15 (ddram_dq<15>)
    ----------------------------------------
    Total                      3.150ns (2.571ns logic, 0.579ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock base50_clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
base50_clk     |    1.128|         |         |         |
clk100         |    4.800|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock clk100
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |   14.832|         |    1.919|         |
eth_clocks_rx                               |    1.263|         |         |         |
hdmi_in0_clk_p                              |    2.418|         |         |         |
hdmi_in1_clk_p                              |    2.418|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    6.971|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

Clock to Setup on destination clock eth_clocks_rx
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.809|         |         |         |
eth_clocks_rx  |    7.256|         |    1.063|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in0_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in0_clk_p |    6.550|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_in1_clk_p
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk100         |    1.232|         |         |         |
hdmi_in1_clk_p |    6.550|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock hdmi_out0_driver_clocking_clk_pix_unbuffered
--------------------------------------------+---------+---------+---------+---------+
                                            | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock                                |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
--------------------------------------------+---------+---------+---------+---------+
clk100                                      |    5.295|         |         |         |
hdmi_out0_driver_clocking_clk_pix_unbuffered|    7.004|         |         |         |
--------------------------------------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 168.00 secs
Total CPU time to Xst completion: 165.90 secs
 
--> 


Total memory usage is 684360 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings : 1352 (   0 filtered)
Number of infos    :  374 (   0 filtered)

