
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003410                       # Number of seconds simulated
sim_ticks                                  3409637613                       # Number of ticks simulated
final_tick                               574940675289                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 388542                       # Simulator instruction rate (inst/s)
host_op_rate                                   499741                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 308227                       # Simulator tick rate (ticks/s)
host_mem_usage                               16918368                       # Number of bytes of host memory used
host_seconds                                 11062.10                       # Real time elapsed on the host
sim_insts                                  4298096002                       # Number of instructions simulated
sim_ops                                    5528187051                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5248                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       350336                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       471424                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       200448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5504                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       332800                       # Number of bytes read from this memory
system.physmem.bytes_read::total              1376384                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5248                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21376                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       332032                       # Number of bytes written to this memory
system.physmem.bytes_written::total            332032                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           41                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2737                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         3683                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         1566                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           43                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         2600                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 10753                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2594                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2594                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1539167                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data    102748749                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1614248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data    138262201                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1501626                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     58788652                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1614248                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     97605681                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               403674571                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1539167                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1614248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1501626                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1614248                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            6269288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          97380437                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               97380437                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          97380437                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1539167                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data    102748749                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1614248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data    138262201                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1501626                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     58788652                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1614248                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     97605681                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              501055008                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8176590                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2856582                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2490904                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189534                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1444123                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1384817                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200539                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5815                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3502939                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15869416                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2856582                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1585356                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3360538                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         877937                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        376588                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1721723                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90294                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7927315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.307925                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.288453                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4566777     57.61%     57.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          600017      7.57%     65.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293298      3.70%     68.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221344      2.79%     71.67% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          184354      2.33%     73.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          159639      2.01%     76.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54547      0.69%     76.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          196598      2.48%     79.18% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1650741     20.82%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7927315                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.349361                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.940835                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3626909                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       352998                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3246761                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16232                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684414                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312885                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2850                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17740260                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4445                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684414                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3778250                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         167454                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        41651                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3110125                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       145414                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17179899                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           29                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70422                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        62307                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22747270                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78233098                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78233098                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7843820                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2137                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1139                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           369317                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2628187                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595636                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7589                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       251533                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16153405                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2141                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13768029                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        17322                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4671772                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12722147                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          105                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7927315                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.736783                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.852258                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2853075     35.99%     35.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1671631     21.09%     57.08% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       881858     11.12%     68.20% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      1001614     12.63%     80.84% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       731403      9.23%     90.06% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       478263      6.03%     96.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       201822      2.55%     98.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        61211      0.77%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        46438      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7927315                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58563     73.27%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     73.27% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12611     15.78%     89.04% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         8758     10.96%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10807846     78.50%     78.50% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109441      0.79%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.29% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.30% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2360617     17.15%     96.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       489129      3.55%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13768029                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.683835                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              79932                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005806                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35560623                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20827422                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13286218                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13847961                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22153                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       740109                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          110                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          106                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155879                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684414                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          99326                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7956                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16155547                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62366                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2628187                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595636                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1127                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4162                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           49                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          106                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95834                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111456                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207290                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13466699                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2257872                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       301326                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2734579                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017031                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            476707                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.646982                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13311652                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13286218                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7997153                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19707858                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.624909                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405785                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4785518                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187772                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7242901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.569838                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.285890                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3406777     47.04%     47.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1531712     21.15%     68.18% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       836609     11.55%     79.73% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       304547      4.20%     83.94% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       264347      3.65%     87.59% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       117824      1.63%     89.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       282797      3.90%     93.12% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77981      1.08%     94.20% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       420307      5.80%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7242901                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       420307                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            22978192                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32996661                       # The number of ROB writes
system.switch_cpus0.timesIdled                   4446                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 249275                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.817659                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.817659                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.223004                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.223004                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62353726                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17442502                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18293473                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8176590                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         2917496                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2368083                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       199042                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1210231                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1147389                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          309959                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         8596                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3055867                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16086467                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            2917496                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1457348                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3395205                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1047148                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        578225                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines          1502990                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        90320                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      7872800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.518417                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.322452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4477595     56.87%     56.87% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          211647      2.69%     59.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          242221      3.08%     62.64% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          443309      5.63%     68.27% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          198274      2.52%     70.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          304654      3.87%     74.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          167697      2.13%     76.79% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          140793      1.79%     78.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1686610     21.42%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      7872800                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.356811                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.967381                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3224986                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       533656                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3239225                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        33342                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        841586                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       495405                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         2606                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      19140761                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4586                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        841586                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3400861                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         144189                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       146149                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3092538                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       247472                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      18396019                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents         4538                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        132816                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        71610                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents          704                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     25765742                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     85694434                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     85694434                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     15842294                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps         9923432                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3892                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2355                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           635272                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1714920                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       877128                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        12888                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       265002                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          17285567                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3895                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         13917308                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        27595                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      5840032                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     17481474                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          761                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      7872800                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.767771                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.923159                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2778245     35.29%     35.29% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1667834     21.18%     56.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1125109     14.29%     70.77% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       785470      9.98%     80.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       659342      8.37%     89.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       354811      4.51%     93.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       351632      4.47%     98.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        81225      1.03%     99.12% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        69132      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      7872800                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         100954     76.61%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             4      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     76.61% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         14093     10.69%     87.30% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        16733     12.70%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     11601730     83.36%     83.36% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       196805      1.41%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.78% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1533      0.01%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.79% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1386872      9.97%     94.75% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       730368      5.25%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      13917308                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.702092                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             131784                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009469                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     35866792                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     23129648                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     13513423                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14049092                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        27078                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       669900                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          223                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          165                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       222364                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        841586                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          56557                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8808                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     17289462                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        59525                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1714920                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       877128                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2333                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6345                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           18                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          165                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       117481                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       114491                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       231972                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     13653198                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1293670                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       264107                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             1994591                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         1933384                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            700921                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.669791                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              13523892                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             13513423                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          8845353                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         24821394                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.652697                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.356360                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9285724                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11404739                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      5884749                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3134                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       201611                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7031214                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.622016                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.160542                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2798564     39.80%     39.80% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      1904333     27.08%     66.89% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       781978     11.12%     78.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       389606      5.54%     83.55% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       397286      5.65%     89.20% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       155887      2.22%     91.42% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       170536      2.43%     93.84% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        88355      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       344669      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7031214                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9285724                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11404739                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1699781                       # Number of memory references committed
system.switch_cpus1.commit.loads              1045017                       # Number of loads committed
system.switch_cpus1.commit.membars               1558                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1639792                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10274644                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       232041                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       344669                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            23975877                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           35421306                       # The number of ROB writes
system.switch_cpus1.timesIdled                   5302                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 303790                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9285724                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11404739                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9285724                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.880555                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880555                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.135648                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135648                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        61381480                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       18679357                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       17717457                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3128                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8176590                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         2993140                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2439692                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       203075                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1223042                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1166146                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          315253                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         8969                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3133353                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16326344                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            2993140                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1481399                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3618845                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1041546                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        506775                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines          1535123                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        82247                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8095591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.493853                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.319879                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4476746     55.30%     55.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          374384      4.62%     59.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          374905      4.63%     64.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          464268      5.73%     70.29% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          144852      1.79%     72.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          182224      2.25%     74.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          152105      1.88%     76.21% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          139800      1.73%     77.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1786307     22.07%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8095591                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366062                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.996718                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3287585                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       480586                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3458370                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        32744                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        836305                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       505381                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          322                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      19456335                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1934                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        836305                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3436866                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          52842                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       254968                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3339696                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       174905                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      18783454                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           15                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        107720                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        47788                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     26382072                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     87498692                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     87498692                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16369905                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10012167                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3457                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1830                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           485101                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1736211                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       898904                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8019                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       277164                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          17653325                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3472                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14217025                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        29302                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      5886732                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     17755370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8095591                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.756144                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.908920                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2914090     36.00%     36.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1670446     20.63%     56.63% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1116933     13.80%     70.43% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       776167      9.59%     80.01% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       771228      9.53%     89.54% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       371248      4.59%     94.13% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       351831      4.35%     98.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        57110      0.71%     99.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        66538      0.82%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8095591                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          90229     75.57%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.57% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15048     12.60%     88.17% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14123     11.83%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     11883559     83.59%     83.59% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       178041      1.25%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1624      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1405661      9.89%     94.74% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       748140      5.26%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14217025                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.738747                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             119400                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008398                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     36678343                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     23543650                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     13821614                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14336425                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17593                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       667837                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           20                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          125                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       220548                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        836305                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          30736                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4485                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     17656797                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        38325                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1736211                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       898904                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1816                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3542                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           23                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          125                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       122433                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       115066                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       237499                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     13972949                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1313705                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       244076                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2036742                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         1996293                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            723037                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.708897                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              13837777                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             13821614                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          8972210                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         25309175                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.690389                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354504                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9521638                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     11737281                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      5919568                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3320                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       204520                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7259286                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.616864                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.158184                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2894567     39.87%     39.87% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      1966970     27.10%     66.97% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       799983     11.02%     77.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       435108      5.99%     83.98% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       380113      5.24%     89.22% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       155072      2.14%     91.36% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       174228      2.40%     93.76% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       102119      1.41%     95.16% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       351126      4.84%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7259286                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9521638                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      11737281                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1746730                       # Number of memory references committed
system.switch_cpus2.commit.loads              1068374                       # Number of loads committed
system.switch_cpus2.commit.membars               1650                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1703104                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10566087                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       242619                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       351126                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            24564840                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           36150761                       # The number of ROB writes
system.switch_cpus2.timesIdled                   2296                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  80999                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9521638                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             11737281                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9521638                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.858738                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.858738                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.164500                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.164500                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        62719258                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19213524                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       17978881                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3314                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus3.numCycles                 8176590                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2902483                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2361420                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       195293                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1179010                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1121528                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          306033                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8659                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2894991                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16017963                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2902483                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1427561                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3523716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1047898                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        661488                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1417785                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83337                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      7929177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.499132                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.302555                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4405461     55.56%     55.56% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          308618      3.89%     59.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          248994      3.14%     62.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          605547      7.64%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          161374      2.04%     72.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          218485      2.76%     75.02% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          151268      1.91%     76.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           88155      1.11%     78.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1741275     21.96%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      7929177                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.354975                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.959003                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3021951                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       648898                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3387717                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21894                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        848711                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       495249                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          282                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19180338                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1482                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        848711                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3244761                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         113112                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       215120                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3182260                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       325208                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18494672                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          406                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        130786                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       105051                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           29                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     25870097                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     86331403                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     86331403                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     15862761                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10007332                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3898                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2349                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           911004                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1737507                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       900158                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18371                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       266785                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17467765                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3911                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         13856910                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        28386                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6020685                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18507109                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          751                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      7929177                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.747585                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.896330                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2818464     35.55%     35.55% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1693853     21.36%     56.91% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1075143     13.56%     70.47% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       814511     10.27%     80.74% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       713012      8.99%     89.73% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       366609      4.62%     94.36% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       317067      4.00%     98.35% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        62401      0.79%     99.14% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        68117      0.86%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      7929177                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          81925     69.61%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.61% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         17714     15.05%     84.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18054     15.34%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11517275     83.12%     83.12% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       193460      1.40%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1546      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1383205      9.98%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       761424      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      13856910                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.694705                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             117695                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008494                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     35789078                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23492543                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13499448                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      13974605                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53746                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       687155                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          360                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          188                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       226800                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           28                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        848711                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          64235                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7954                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17471677                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        36943                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1737507                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       900158                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2335                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6325                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          188                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       117967                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       111588                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       229555                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13634902                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1295477                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       222008                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2036683                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1921852                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            741206                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.667554                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13508983                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13499448                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8775835                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         24928625                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.650988                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.352038                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9294706                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11423826                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6047980                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3160                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       198494                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7080466                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.613429                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.142121                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2792538     39.44%     39.44% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1942486     27.43%     66.87% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       784254     11.08%     77.95% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       451533      6.38%     84.33% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       358133      5.06%     89.39% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       149450      2.11%     91.50% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       175559      2.48%     93.98% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        87007      1.23%     95.21% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       339506      4.79%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7080466                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9294706                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11423826                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1723710                       # Number of memory references committed
system.switch_cpus3.commit.loads              1050352                       # Number of loads committed
system.switch_cpus3.commit.membars               1570                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1638579                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10296443                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       232884                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       339506                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24212610                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           35792914                       # The number of ROB writes
system.switch_cpus3.timesIdled                   4037                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 247413                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9294706                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11423826                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9294706                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.879704                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.879704                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.136746                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.136746                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        61340025                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18645323                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17692377                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3156                       # number of misc regfile writes
system.l2.replacements                          10766                       # number of replacements
system.l2.tagsinuse                       4092.636477                       # Cycle average of tags in use
system.l2.total_refs                            83495                       # Total number of references to valid blocks.
system.l2.sampled_refs                          14857                       # Sample count of references to valid blocks.
system.l2.avg_refs                           5.619910                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks            40.928263                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     11.896108                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data    730.675138                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     12.474113                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data    855.458011                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     11.326123                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data    450.866718                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.inst     11.302440                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus3.data    723.724122                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data            299.537888                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data            359.509467                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data            250.571723                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu3.data            334.366362                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.009992                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.002904                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.178387                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.003045                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.208852                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.002765                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.110075                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.inst     0.002759                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus3.data     0.176690                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.073129                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.087771                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.061175                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu3.data             0.081632                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.999179                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus0.data         2667                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.inst            4                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data         3269                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data         2060                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus3.data         2610                       # number of ReadReq hits
system.l2.ReadReq_hits::total                   10615                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks             3861                       # number of Writeback hits
system.l2.Writeback_hits::total                  3861                       # number of Writeback hits
system.l2.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus1.data           57                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l2.ReadExReq_hits::switch_cpus3.data           48                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                   168                       # number of ReadExReq hits
system.l2.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus0.data         2691                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.inst            4                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data         3326                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data         2099                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus3.data         2658                       # number of demand (read+write) hits
system.l2.demand_hits::total                    10783                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l2.overall_hits::switch_cpus0.data         2691                       # number of overall hits
system.l2.overall_hits::switch_cpus1.inst            4                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data         3326                       # number of overall hits
system.l2.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data         2099                       # number of overall hits
system.l2.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l2.overall_hits::switch_cpus3.data         2658                       # number of overall hits
system.l2.overall_hits::total                   10783                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           41                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         2737                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         3683                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         1566                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.inst           43                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus3.data         2600                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 10753                       # number of ReadReq misses
system.l2.demand_misses::switch_cpus0.inst           41                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         2737                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         3683                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         1566                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.inst           43                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus3.data         2600                       # number of demand (read+write) misses
system.l2.demand_misses::total                  10753                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           41                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         2737                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         3683                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         1566                       # number of overall misses
system.l2.overall_misses::switch_cpus3.inst           43                       # number of overall misses
system.l2.overall_misses::switch_cpus3.data         2600                       # number of overall misses
system.l2.overall_misses::total                 10753                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst      2453693                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    167276749                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst      2583015                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    222283426                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst      2253960                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data     97034470                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.inst      2292753                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus3.data    160378153                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       656556219                       # number of ReadReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst      2453693                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    167276749                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst      2583015                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    222283426                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst      2253960                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data     97034470                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.inst      2292753                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus3.data    160378153                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        656556219                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst      2453693                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    167276749                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst      2583015                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    222283426                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst      2253960                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data     97034470                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.inst      2292753                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus3.data    160378153                       # number of overall miss cycles
system.l2.overall_miss_latency::total       656556219                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data         5404                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           47                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data         6952                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data         3626                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.inst           44                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus3.data         5210                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total               21368                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks         3861                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total              3861                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus1.data           57                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus3.data           48                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total               168                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data         5428                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           47                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data         7009                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data         3665                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.inst           44                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus3.data         5258                       # number of demand (read+write) accesses
system.l2.demand_accesses::total                21536                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data         5428                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           47                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data         7009                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data         3665                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.inst           44                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus3.data         5258                       # number of overall (read+write) accesses
system.l2.overall_accesses::total               21536                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.506477                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.529776                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.431881                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus3.data     0.499040                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.503229                       # miss rate for ReadReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.504237                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.525467                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.427285                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus3.data     0.494485                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.499303                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst     0.931818                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.504237                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst     0.914894                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.525467                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.427285                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.inst     0.977273                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus3.data     0.494485                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.499303                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 59846.170732                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 61116.824626                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 60070.116279                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 60353.903340                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst        56349                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 61963.263091                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.inst 53319.837209                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus3.data 61683.905000                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 61057.957686                       # average ReadReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 59846.170732                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 61116.824626                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 60070.116279                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 60353.903340                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst        56349                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 61963.263091                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.inst 53319.837209                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus3.data 61683.905000                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 61057.957686                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 59846.170732                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 61116.824626                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 60070.116279                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 60353.903340                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst        56349                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 61963.263091                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.inst 53319.837209                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus3.data 61683.905000                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 61057.957686                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                 2594                       # number of writebacks
system.l2.writebacks::total                      2594                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           41                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         2737                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         3683                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         1566                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.inst           43                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus3.data         2600                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            10753                       # number of ReadReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           41                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         2737                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         3683                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         1566                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.inst           43                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus3.data         2600                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             10753                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           41                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         2737                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         3683                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         1566                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.inst           43                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus3.data         2600                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            10753                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst      2220624                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    151462239                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst      2338817                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    201113306                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst      2026255                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data     88003699                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.inst      2048571                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus3.data    145305988                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    594519499                       # number of ReadReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst      2220624                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    151462239                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst      2338817                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    201113306                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst      2026255                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data     88003699                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.inst      2048571                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus3.data    145305988                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    594519499                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst      2220624                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    151462239                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst      2338817                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    201113306                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst      2026255                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data     88003699                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.inst      2048571                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus3.data    145305988                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    594519499                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.506477                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.529776                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.431881                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus3.data     0.499040                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.503229                       # mshr miss rate for ReadReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.504237                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.525467                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.427285                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus3.data     0.494485                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.499303                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst     0.931818                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.504237                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst     0.914894                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.525467                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.427285                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.inst     0.977273                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus3.data     0.494485                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.499303                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 54161.560976                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 55338.779320                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 54391.093023                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 54605.839261                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 50656.375000                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 56196.487229                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 47641.186047                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 55886.918462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 55288.710034                       # average ReadReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 54161.560976                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 55338.779320                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 54391.093023                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 54605.839261                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 50656.375000                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 56196.487229                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.inst 47641.186047                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus3.data 55886.918462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 55288.710034                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 54161.560976                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 55338.779320                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 54391.093023                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 54605.839261                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 50656.375000                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 56196.487229                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.inst 47641.186047                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus3.data 55886.918462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 55288.710034                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.217162                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754195                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   562                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1782480.774021                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    41.974603                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.242558                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067267                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825709                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.892976                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721674                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721674                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721674                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721674                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721674                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721674                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           49                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           49                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           49                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            49                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           49                       # number of overall misses
system.cpu0.icache.overall_misses::total           49                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      3224192                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      3224192                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      3224192                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      3224192                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      3224192                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      3224192                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1721723                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1721723                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1721723                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1721723                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1721723                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1721723                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000028                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000028                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000028                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000028                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 65799.836735                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 65799.836735                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 65799.836735                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 65799.836735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 65799.836735                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 65799.836735                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            5                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            5                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            5                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            5                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            5                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           44                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           44                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      2842012                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      2842012                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      2842012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      2842012                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      2842012                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      2842012                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 64591.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 64591.181818                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 64591.181818                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 64591.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 64591.181818                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 64591.181818                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5428                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223249533                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5684                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39276.835503                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.750708                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.249292                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784182                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215818                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2055100                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2055100                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1102                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2492684                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2492684                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2492684                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2492684                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18985                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18985                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        19057                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         19057                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        19057                       # number of overall misses
system.cpu0.dcache.overall_misses::total        19057                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1034999946                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1034999946                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2778224                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2778224                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1037778170                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1037778170                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1037778170                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1037778170                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074085                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1102                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2511741                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2511741                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2511741                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2511741                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009153                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009153                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007587                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007587                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007587                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007587                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 54516.720885                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 54516.720885                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 38586.444444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 38586.444444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 54456.534082                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 54456.534082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 54456.534082                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 54456.534082                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          608                       # number of writebacks
system.cpu0.dcache.writebacks::total              608                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        13581                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        13581                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        13629                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        13629                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        13629                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        13629                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5404                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5404                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5428                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5428                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5428                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    197859133                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    197859133                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       668633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       668633                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    198527766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    198527766                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    198527766                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    198527766                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002605                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002161                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002161                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002161                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002161                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 36613.459104                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 36613.459104                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 27859.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 27859.708333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 36574.754237                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 36574.754237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 36574.754237                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 36574.754237                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               512.946388                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1088476278                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   519                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2097256.797688                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    40.946388                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          472                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.065619                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.756410                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.822029                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1502927                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1502927                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1502927                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1502927                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1502927                       # number of overall hits
system.cpu1.icache.overall_hits::total        1502927                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           63                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           63                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           63                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            63                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           63                       # number of overall misses
system.cpu1.icache.overall_misses::total           63                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      3782654                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      3782654                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      3782654                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      3782654                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      3782654                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      3782654                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1502990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1502990                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1502990                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1502990                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1502990                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1502990                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000042                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000042                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000042                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000042                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 60042.126984                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 60042.126984                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 60042.126984                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 60042.126984                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 60042.126984                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 60042.126984                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           16                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           16                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           16                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           16                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           16                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           47                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           47                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           47                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           47                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           47                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      2883087                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      2883087                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      2883087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      2883087                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      2883087                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      2883087                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 61342.276596                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 61342.276596                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 61342.276596                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 61342.276596                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 61342.276596                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 61342.276596                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  7009                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               177673202                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  7265                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              24456.049828                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   227.012249                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    28.987751                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.886767                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.113233                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1008249                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1008249                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       651360                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        651360                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         2264                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         2264                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1564                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1564                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1659609                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1659609                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1659609                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1659609                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        14020                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        14020                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          211                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          211                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14231                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14231                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14231                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14231                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    660835582                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    660835582                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      8237956                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      8237956                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    669073538                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    669073538                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    669073538                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    669073538                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1022269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1022269                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       651571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       651571                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         2264                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1564                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1673840                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1673840                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1673840                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1673840                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.013715                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.013715                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000324                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000324                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008502                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008502                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008502                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008502                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 47135.205563                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 47135.205563                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 39042.445498                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 39042.445498                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 47015.215937                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 47015.215937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 47015.215937                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 47015.215937                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          785                       # number of writebacks
system.cpu1.dcache.writebacks::total              785                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         7068                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         7068                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          154                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          154                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         7222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         7222                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         7222                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         7222                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         6952                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         6952                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           57                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         7009                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         7009                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         7009                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         7009                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    260289646                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    260289646                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1461789                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1461789                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    261751435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    261751435                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    261751435                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    261751435                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.006801                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.006801                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000087                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.004187                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.004187                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.004187                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.004187                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 37440.973245                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 37440.973245                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 25645.421053                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 25645.421053                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 37345.047082                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 37345.047082                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 37345.047082                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 37345.047082                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.628925                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089496379                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2140464.398821                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.628925                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.061905                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.811905                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1535070                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1535070                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1535070                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1535070                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1535070                       # number of overall hits
system.cpu2.icache.overall_hits::total        1535070                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           53                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           53                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           53                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            53                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           53                       # number of overall misses
system.cpu2.icache.overall_misses::total           53                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      3285792                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      3285792                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      3285792                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      3285792                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      3285792                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      3285792                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1535123                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1535123                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1535123                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1535123                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1535123                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1535123                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 61996.075472                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 61996.075472                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 61996.075472                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 61996.075472                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 61996.075472                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 61996.075472                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           12                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           12                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst      2655912                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total      2655912                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst      2655912                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total      2655912                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst      2655912                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total      2655912                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 64778.341463                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 64778.341463                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 64778.341463                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 64778.341463                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 64778.341463                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 64778.341463                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3665                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161226070                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  3921                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              41118.610048                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   220.977572                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    35.022428                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.863194                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.136806                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1029567                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1029567                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       674788                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        674788                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1761                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1761                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1657                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1657                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1704355                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1704355                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1704355                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1704355                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7507                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7507                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          144                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          144                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7651                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7651                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7651                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7651                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    341054038                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    341054038                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      4893609                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      4893609                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    345947647                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    345947647                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    345947647                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    345947647                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1037074                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1037074                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       674932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       674932                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1761                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1657                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1712006                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1712006                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1712006                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1712006                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.007239                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.007239                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000213                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000213                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004469                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004469                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004469                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004469                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 45431.469029                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 45431.469029                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33983.395833                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33983.395833                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 45216.004052                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 45216.004052                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 45216.004052                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 45216.004052                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          795                       # number of writebacks
system.cpu2.dcache.writebacks::total              795                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3881                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3881                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          105                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3986                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3986                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3986                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3986                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3626                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3626                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3665                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3665                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3665                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3665                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    122671703                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    122671703                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       979802                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       979802                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    123651505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    123651505                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    123651505                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    123651505                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003496                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000058                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002141                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002141                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002141                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002141                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 33831.137066                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 33831.137066                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 25123.128205                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 25123.128205                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 33738.473397                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 33738.473397                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 33738.473397                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 33738.473397                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               514.947602                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086503645                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   518                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2097497.384170                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    40.947602                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.065621                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.825237                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1417729                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1417729                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1417729                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1417729                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1417729                       # number of overall hits
system.cpu3.icache.overall_hits::total        1417729                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           56                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           56                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           56                       # number of overall misses
system.cpu3.icache.overall_misses::total           56                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      3458712                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      3458712                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      3458712                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      3458712                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      3458712                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      3458712                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1417785                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1417785                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1417785                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1417785                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1417785                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1417785                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000039                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000039                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000039                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000039                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 61762.714286                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 61762.714286                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 61762.714286                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 61762.714286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 61762.714286                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 61762.714286                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           12                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           12                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           12                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           12                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           12                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           44                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           44                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           44                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           44                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           44                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      2683566                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      2683566                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      2683566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      2683566                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      2683566                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      2683566                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000031                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000031                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000031                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 60990.136364                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 60990.136364                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 60990.136364                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 60990.136364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 60990.136364                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 60990.136364                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5258                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170682627                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5514                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30954.411861                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   226.197452                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    29.802548                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.883584                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.116416                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       982064                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         982064                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       669713                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        669713                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1782                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1782                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1578                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1578                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1651777                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1651777                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1651777                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1651777                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13656                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13656                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          331                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          331                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13987                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13987                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13987                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13987                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    721779758                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    721779758                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     17393855                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     17393855                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    739173613                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    739173613                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    739173613                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    739173613                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data       995720                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total       995720                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       670044                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       670044                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1782                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1578                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1665764                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1665764                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1665764                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1665764                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013715                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013715                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000494                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000494                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008397                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008397                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008397                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008397                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 52854.405243                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 52854.405243                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 52549.410876                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 52549.410876                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 52847.187603                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 52847.187603                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 52847.187603                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 52847.187603                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       121719                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              2                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets 60859.500000                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1673                       # number of writebacks
system.cpu3.dcache.writebacks::total             1673                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8446                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8446                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          283                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          283                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8729                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8729                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8729                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8729                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5210                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5210                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           48                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5258                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5258                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5258                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    191022885                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    191022885                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1099970                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1099970                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    192122855                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    192122855                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    192122855                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    192122855                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005232                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005232                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000072                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003157                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003157                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003157                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003157                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 36664.661228                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 36664.661228                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 22916.041667                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 22916.041667                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 36539.150818                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 36539.150818                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 36539.150818                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 36539.150818                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
