Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
----------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version     : Vivado v.2018.3 (win64) Build 2405991 Thu Dec  6 23:38:27 MST 2018
| Date             : Tue Dec 13 16:05:36 2022
| Host             : Mr-YEET running 64-bit major release  (build 9200)
| Command          : report_power -file top_module_power_routed.rpt -pb top_module_power_summary_routed.pb -rpx top_module_power_routed.rpx
| Design           : top_module
| Device           : xc7a35tcpg236-1
| Design State     : routed
| Grade            : commercial
| Process          : typical
| Characterization : Production
----------------------------------------------------------------------------------------------------------------------------------------------------

Power Report

Table of Contents
-----------------
1. Summary
1.1 On-Chip Components
1.2 Power Supply Summary
1.3 Confidence Level
2. Settings
2.1 Environment
2.2 Clock Constraints
3. Detailed Reports
3.1 By Hierarchy

1. Summary
----------

+--------------------------+----------------------------------+
| Total On-Chip Power (W)  | 29.062 (Junction temp exceeded!) |
| Design Power Budget (W)  | Unspecified*                     |
| Power Budget Margin (W)  | NA                               |
| Dynamic (W)              | 28.576                           |
| Device Static (W)        | 0.486                            |
| Effective TJA (C/W)      | 5.0                              |
| Max Ambient (C)          | 0.0                              |
| Junction Temperature (C) | 125.0                            |
| Confidence Level         | Low                              |
| Setting File             | ---                              |
| Simulation Activity File | ---                              |
| Design Nets Matched      | NA                               |
+--------------------------+----------------------------------+
* Specify Design Power Budget using, set_operating_conditions -design_power_budget <value in Watts>


1.1 On-Chip Components
----------------------

+----------------+-----------+----------+-----------+-----------------+
| On-Chip        | Power (W) | Used     | Available | Utilization (%) |
+----------------+-----------+----------+-----------+-----------------+
| Slice Logic    |    12.972 |     2193 |       --- |             --- |
|   LUT as Logic |    11.850 |     1197 |     20800 |            5.75 |
|   F7/F8 Muxes  |     0.975 |      476 |     32600 |            1.46 |
|   Register     |     0.130 |      443 |     41600 |            1.06 |
|   CARRY4       |     0.011 |       16 |      8150 |            0.20 |
|   BUFG         |     0.006 |        1 |        32 |            3.13 |
|   Others       |     0.000 |        4 |       --- |             --- |
| Signals        |    10.145 |      788 |       --- |             --- |
| I/O            |     5.460 |       34 |       106 |           32.08 |
| Static Power   |     0.486 |          |           |                 |
| Total          |    29.062 |          |           |                 |
+----------------+-----------+----------+-----------+-----------------+


1.2 Power Supply Summary
------------------------

+-----------+-------------+-----------+-------------+------------+
| Source    | Voltage (V) | Total (A) | Dynamic (A) | Static (A) |
+-----------+-------------+-----------+-------------+------------+
| Vccint    |       1.000 |    23.481 |      23.141 |      0.341 |
| Vccaux    |       1.800 |     0.253 |       0.199 |      0.053 |
| Vcco33    |       3.300 |     1.540 |       1.539 |      0.001 |
| Vcco25    |       2.500 |     0.000 |       0.000 |      0.000 |
| Vcco18    |       1.800 |     0.000 |       0.000 |      0.000 |
| Vcco15    |       1.500 |     0.000 |       0.000 |      0.000 |
| Vcco135   |       1.350 |     0.000 |       0.000 |      0.000 |
| Vcco12    |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccaux_io |       1.800 |     0.000 |       0.000 |      0.000 |
| Vccbram   |       1.000 |     0.010 |       0.000 |      0.010 |
| MGTAVcc   |       1.000 |     0.000 |       0.000 |      0.000 |
| MGTAVtt   |       1.200 |     0.000 |       0.000 |      0.000 |
| Vccadc    |       1.800 |     0.020 |       0.000 |      0.020 |
+-----------+-------------+-----------+-------------+------------+


1.3 Confidence Level
--------------------

+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| User Input Data             | Confidence | Details                                                | Action                                                                                                             |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+
| Design implementation state | High       | Design is routed                                       |                                                                                                                    |
| Clock nodes activity        | Low        | User specified less than 75% of clocks                 | Provide missing clock activity with a constraint file, simulation results or by editing the "By Clock Domain" view |
| I/O nodes activity          | Low        | More than 75% of inputs are missing user specification | Provide missing input activity with simulation results or by editing the "By Resource Type -> I/Os" view           |
| Internal nodes activity     | Medium     | User specified less than 25% of internal nodes         | Provide missing internal nodes activity with simulation results or by editing the "By Resource Type" views         |
| Device models               | High       | Device models are Production                           |                                                                                                                    |
|                             |            |                                                        |                                                                                                                    |
| Overall confidence level    | Low        |                                                        |                                                                                                                    |
+-----------------------------+------------+--------------------------------------------------------+--------------------------------------------------------------------------------------------------------------------+


2. Settings
-----------

2.1 Environment
---------------

+-----------------------+--------------------------+
| Ambient Temp (C)      | 25.0                     |
| ThetaJA (C/W)         | 5.0                      |
| Airflow (LFM)         | 250                      |
| Heat Sink             | medium (Medium Profile)  |
| ThetaSA (C/W)         | 4.6                      |
| Board Selection       | medium (10"x10")         |
| # of Board Layers     | 12to15 (12 to 15 Layers) |
| Board Temperature (C) | 25.0                     |
+-----------------------+--------------------------+


2.2 Clock Constraints
---------------------

+-------+--------+-----------------+
| Clock | Domain | Constraint (ns) |
+-------+--------+-----------------+


3. Detailed Reports
-------------------

3.1 By Hierarchy
----------------

+------------------------------+-----------+
| Name                         | Power (W) |
+------------------------------+-----------+
| top_module                   |    28.576 |
|   encoding                   |    22.491 |
|     sub1                     |     1.956 |
|       sub_bytes_gen[0].uut2  |     0.124 |
|       sub_bytes_gen[10].uut2 |     0.118 |
|       sub_bytes_gen[11].uut2 |     0.121 |
|       sub_bytes_gen[12].uut2 |     0.123 |
|       sub_bytes_gen[13].uut2 |     0.120 |
|       sub_bytes_gen[14].uut2 |     0.108 |
|       sub_bytes_gen[15].uut2 |     0.136 |
|       sub_bytes_gen[1].uut2  |     0.129 |
|       sub_bytes_gen[2].uut2  |     0.126 |
|       sub_bytes_gen[3].uut2  |     0.129 |
|       sub_bytes_gen[4].uut2  |     0.123 |
|       sub_bytes_gen[5].uut2  |     0.110 |
|       sub_bytes_gen[6].uut2  |     0.117 |
|       sub_bytes_gen[7].uut2  |     0.132 |
|       sub_bytes_gen[8].uut2  |     0.116 |
|       sub_bytes_gen[9].uut2  |     0.125 |
+------------------------------+-----------+


