
/home/anony/Documents/anonymous--anonymous/pizzolotto-binaries//mkfs.cramfs_clang_-O0:     file format elf64-littleaarch64


Disassembly of section .init:

0000000000401550 <.init>:
  401550:	stp	x29, x30, [sp, #-16]!
  401554:	mov	x29, sp
  401558:	bl	4019d0 <ferror@plt+0x60>
  40155c:	ldp	x29, x30, [sp], #16
  401560:	ret

Disassembly of section .plt:

0000000000401570 <memcpy@plt-0x20>:
  401570:	stp	x16, x30, [sp, #-16]!
  401574:	adrp	x16, 41a000 <ferror@plt+0x18690>
  401578:	ldr	x17, [x16, #4088]
  40157c:	add	x16, x16, #0xff8
  401580:	br	x17
  401584:	nop
  401588:	nop
  40158c:	nop

0000000000401590 <memcpy@plt>:
  401590:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401594:	ldr	x17, [x16]
  401598:	add	x16, x16, #0x0
  40159c:	br	x17

00000000004015a0 <_exit@plt>:
  4015a0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4015a4:	ldr	x17, [x16, #8]
  4015a8:	add	x16, x16, #0x8
  4015ac:	br	x17

00000000004015b0 <strtoul@plt>:
  4015b0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4015b4:	ldr	x17, [x16, #16]
  4015b8:	add	x16, x16, #0x10
  4015bc:	br	x17

00000000004015c0 <strlen@plt>:
  4015c0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4015c4:	ldr	x17, [x16, #24]
  4015c8:	add	x16, x16, #0x18
  4015cc:	br	x17

00000000004015d0 <fputs@plt>:
  4015d0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4015d4:	ldr	x17, [x16, #32]
  4015d8:	add	x16, x16, #0x20
  4015dc:	br	x17

00000000004015e0 <exit@plt>:
  4015e0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4015e4:	ldr	x17, [x16, #40]
  4015e8:	add	x16, x16, #0x28
  4015ec:	br	x17

00000000004015f0 <dup@plt>:
  4015f0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4015f4:	ldr	x17, [x16, #48]
  4015f8:	add	x16, x16, #0x30
  4015fc:	br	x17

0000000000401600 <compress@plt>:
  401600:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401604:	ldr	x17, [x16, #56]
  401608:	add	x16, x16, #0x38
  40160c:	br	x17

0000000000401610 <strtoimax@plt>:
  401610:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401614:	ldr	x17, [x16, #64]
  401618:	add	x16, x16, #0x40
  40161c:	br	x17

0000000000401620 <strtod@plt>:
  401620:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401624:	ldr	x17, [x16, #72]
  401628:	add	x16, x16, #0x48
  40162c:	br	x17

0000000000401630 <readlink@plt>:
  401630:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401634:	ldr	x17, [x16, #80]
  401638:	add	x16, x16, #0x50
  40163c:	br	x17

0000000000401640 <__cxa_atexit@plt>:
  401640:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401644:	ldr	x17, [x16, #88]
  401648:	add	x16, x16, #0x58
  40164c:	br	x17

0000000000401650 <crc32@plt>:
  401650:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401654:	ldr	x17, [x16, #96]
  401658:	add	x16, x16, #0x60
  40165c:	br	x17

0000000000401660 <snprintf@plt>:
  401660:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401664:	ldr	x17, [x16, #104]
  401668:	add	x16, x16, #0x68
  40166c:	br	x17

0000000000401670 <localeconv@plt>:
  401670:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401674:	ldr	x17, [x16, #112]
  401678:	add	x16, x16, #0x70
  40167c:	br	x17

0000000000401680 <fileno@plt>:
  401680:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401684:	ldr	x17, [x16, #120]
  401688:	add	x16, x16, #0x78
  40168c:	br	x17

0000000000401690 <fsync@plt>:
  401690:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401694:	ldr	x17, [x16, #128]
  401698:	add	x16, x16, #0x80
  40169c:	br	x17

00000000004016a0 <malloc@plt>:
  4016a0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4016a4:	ldr	x17, [x16, #136]
  4016a8:	add	x16, x16, #0x88
  4016ac:	br	x17

00000000004016b0 <open@plt>:
  4016b0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4016b4:	ldr	x17, [x16, #144]
  4016b8:	add	x16, x16, #0x90
  4016bc:	br	x17

00000000004016c0 <strncmp@plt>:
  4016c0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4016c4:	ldr	x17, [x16, #152]
  4016c8:	add	x16, x16, #0x98
  4016cc:	br	x17

00000000004016d0 <bindtextdomain@plt>:
  4016d0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4016d4:	ldr	x17, [x16, #160]
  4016d8:	add	x16, x16, #0xa0
  4016dc:	br	x17

00000000004016e0 <__libc_start_main@plt>:
  4016e0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4016e4:	ldr	x17, [x16, #168]
  4016e8:	add	x16, x16, #0xa8
  4016ec:	br	x17

00000000004016f0 <fgetc@plt>:
  4016f0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4016f4:	ldr	x17, [x16, #176]
  4016f8:	add	x16, x16, #0xb0
  4016fc:	br	x17

0000000000401700 <memset@plt>:
  401700:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401704:	ldr	x17, [x16, #184]
  401708:	add	x16, x16, #0xb8
  40170c:	br	x17

0000000000401710 <getopt@plt>:
  401710:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401714:	ldr	x17, [x16, #192]
  401718:	add	x16, x16, #0xc0
  40171c:	br	x17

0000000000401720 <calloc@plt>:
  401720:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401724:	ldr	x17, [x16, #200]
  401728:	add	x16, x16, #0xc8
  40172c:	br	x17

0000000000401730 <realloc@plt>:
  401730:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401734:	ldr	x17, [x16, #208]
  401738:	add	x16, x16, #0xd0
  40173c:	br	x17

0000000000401740 <getpagesize@plt>:
  401740:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401744:	ldr	x17, [x16, #216]
  401748:	add	x16, x16, #0xd8
  40174c:	br	x17

0000000000401750 <strdup@plt>:
  401750:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401754:	ldr	x17, [x16, #224]
  401758:	add	x16, x16, #0xe0
  40175c:	br	x17

0000000000401760 <close@plt>:
  401760:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401764:	ldr	x17, [x16, #232]
  401768:	add	x16, x16, #0xe8
  40176c:	br	x17

0000000000401770 <__gmon_start__@plt>:
  401770:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401774:	ldr	x17, [x16, #240]
  401778:	add	x16, x16, #0xf0
  40177c:	br	x17

0000000000401780 <write@plt>:
  401780:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401784:	ldr	x17, [x16, #248]
  401788:	add	x16, x16, #0xf8
  40178c:	br	x17

0000000000401790 <strtoumax@plt>:
  401790:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401794:	ldr	x17, [x16, #256]
  401798:	add	x16, x16, #0x100
  40179c:	br	x17

00000000004017a0 <abort@plt>:
  4017a0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4017a4:	ldr	x17, [x16, #264]
  4017a8:	add	x16, x16, #0x108
  4017ac:	br	x17

00000000004017b0 <puts@plt>:
  4017b0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4017b4:	ldr	x17, [x16, #272]
  4017b8:	add	x16, x16, #0x110
  4017bc:	br	x17

00000000004017c0 <memcmp@plt>:
  4017c0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4017c4:	ldr	x17, [x16, #280]
  4017c8:	add	x16, x16, #0x118
  4017cc:	br	x17

00000000004017d0 <textdomain@plt>:
  4017d0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4017d4:	ldr	x17, [x16, #288]
  4017d8:	add	x16, x16, #0x120
  4017dc:	br	x17

00000000004017e0 <strcmp@plt>:
  4017e0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4017e4:	ldr	x17, [x16, #296]
  4017e8:	add	x16, x16, #0x128
  4017ec:	br	x17

00000000004017f0 <warn@plt>:
  4017f0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4017f4:	ldr	x17, [x16, #304]
  4017f8:	add	x16, x16, #0x130
  4017fc:	br	x17

0000000000401800 <__ctype_b_loc@plt>:
  401800:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401804:	ldr	x17, [x16, #312]
  401808:	add	x16, x16, #0x138
  40180c:	br	x17

0000000000401810 <mmap@plt>:
  401810:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401814:	ldr	x17, [x16, #320]
  401818:	add	x16, x16, #0x140
  40181c:	br	x17

0000000000401820 <strtol@plt>:
  401820:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401824:	ldr	x17, [x16, #328]
  401828:	add	x16, x16, #0x148
  40182c:	br	x17

0000000000401830 <free@plt>:
  401830:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401834:	ldr	x17, [x16, #336]
  401838:	add	x16, x16, #0x150
  40183c:	br	x17

0000000000401840 <scandir@plt>:
  401840:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401844:	ldr	x17, [x16, #344]
  401848:	add	x16, x16, #0x158
  40184c:	br	x17

0000000000401850 <vasprintf@plt>:
  401850:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401854:	ldr	x17, [x16, #352]
  401858:	add	x16, x16, #0x160
  40185c:	br	x17

0000000000401860 <strndup@plt>:
  401860:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401864:	ldr	x17, [x16, #360]
  401868:	add	x16, x16, #0x168
  40186c:	br	x17

0000000000401870 <strspn@plt>:
  401870:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401874:	ldr	x17, [x16, #368]
  401878:	add	x16, x16, #0x170
  40187c:	br	x17

0000000000401880 <strchr@plt>:
  401880:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401884:	ldr	x17, [x16, #376]
  401888:	add	x16, x16, #0x178
  40188c:	br	x17

0000000000401890 <munmap@plt>:
  401890:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401894:	ldr	x17, [x16, #384]
  401898:	add	x16, x16, #0x180
  40189c:	br	x17

00000000004018a0 <fflush@plt>:
  4018a0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4018a4:	ldr	x17, [x16, #392]
  4018a8:	add	x16, x16, #0x188
  4018ac:	br	x17

00000000004018b0 <__lxstat@plt>:
  4018b0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4018b4:	ldr	x17, [x16, #400]
  4018b8:	add	x16, x16, #0x190
  4018bc:	br	x17

00000000004018c0 <warnx@plt>:
  4018c0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4018c4:	ldr	x17, [x16, #408]
  4018c8:	add	x16, x16, #0x198
  4018cc:	br	x17

00000000004018d0 <errx@plt>:
  4018d0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4018d4:	ldr	x17, [x16, #416]
  4018d8:	add	x16, x16, #0x1a0
  4018dc:	br	x17

00000000004018e0 <strcspn@plt>:
  4018e0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4018e4:	ldr	x17, [x16, #424]
  4018e8:	add	x16, x16, #0x1a8
  4018ec:	br	x17

00000000004018f0 <printf@plt>:
  4018f0:	adrp	x16, 41b000 <ferror@plt+0x19690>
  4018f4:	ldr	x17, [x16, #432]
  4018f8:	add	x16, x16, #0x1b0
  4018fc:	br	x17

0000000000401900 <__assert_fail@plt>:
  401900:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401904:	ldr	x17, [x16, #440]
  401908:	add	x16, x16, #0x1b8
  40190c:	br	x17

0000000000401910 <__errno_location@plt>:
  401910:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401914:	ldr	x17, [x16, #448]
  401918:	add	x16, x16, #0x1c0
  40191c:	br	x17

0000000000401920 <__xstat@plt>:
  401920:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401924:	ldr	x17, [x16, #456]
  401928:	add	x16, x16, #0x1c8
  40192c:	br	x17

0000000000401930 <gettext@plt>:
  401930:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401934:	ldr	x17, [x16, #464]
  401938:	add	x16, x16, #0x1d0
  40193c:	br	x17

0000000000401940 <fprintf@plt>:
  401940:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401944:	ldr	x17, [x16, #472]
  401948:	add	x16, x16, #0x1d8
  40194c:	br	x17

0000000000401950 <err@plt>:
  401950:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401954:	ldr	x17, [x16, #480]
  401958:	add	x16, x16, #0x1e0
  40195c:	br	x17

0000000000401960 <setlocale@plt>:
  401960:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401964:	ldr	x17, [x16, #488]
  401968:	add	x16, x16, #0x1e8
  40196c:	br	x17

0000000000401970 <ferror@plt>:
  401970:	adrp	x16, 41b000 <ferror@plt+0x19690>
  401974:	ldr	x17, [x16, #496]
  401978:	add	x16, x16, #0x1f0
  40197c:	br	x17

Disassembly of section .text:

0000000000401980 <.text>:
  401980:	mov	x29, #0x0                   	// #0
  401984:	mov	x30, #0x0                   	// #0
  401988:	mov	x5, x0
  40198c:	ldr	x1, [sp]
  401990:	add	x2, sp, #0x8
  401994:	mov	x6, sp
  401998:	movz	x0, #0x0, lsl #48
  40199c:	movk	x0, #0x0, lsl #32
  4019a0:	movk	x0, #0x40, lsl #16
  4019a4:	movk	x0, #0x1a8c
  4019a8:	movz	x3, #0x0, lsl #48
  4019ac:	movk	x3, #0x0, lsl #32
  4019b0:	movk	x3, #0x40, lsl #16
  4019b4:	movk	x3, #0x92f8
  4019b8:	movz	x4, #0x0, lsl #48
  4019bc:	movk	x4, #0x0, lsl #32
  4019c0:	movk	x4, #0x40, lsl #16
  4019c4:	movk	x4, #0x9378
  4019c8:	bl	4016e0 <__libc_start_main@plt>
  4019cc:	bl	4017a0 <abort@plt>
  4019d0:	adrp	x0, 41a000 <ferror@plt+0x18690>
  4019d4:	ldr	x0, [x0, #4064]
  4019d8:	cbz	x0, 4019e0 <ferror@plt+0x70>
  4019dc:	b	401770 <__gmon_start__@plt>
  4019e0:	ret
  4019e4:	nop
  4019e8:	adrp	x0, 41b000 <ferror@plt+0x19690>
  4019ec:	add	x0, x0, #0x228
  4019f0:	adrp	x1, 41b000 <ferror@plt+0x19690>
  4019f4:	add	x1, x1, #0x228
  4019f8:	cmp	x1, x0
  4019fc:	b.eq	401a14 <ferror@plt+0xa4>  // b.none
  401a00:	adrp	x1, 409000 <ferror@plt+0x7690>
  401a04:	ldr	x1, [x1, #968]
  401a08:	cbz	x1, 401a14 <ferror@plt+0xa4>
  401a0c:	mov	x16, x1
  401a10:	br	x16
  401a14:	ret
  401a18:	adrp	x0, 41b000 <ferror@plt+0x19690>
  401a1c:	add	x0, x0, #0x228
  401a20:	adrp	x1, 41b000 <ferror@plt+0x19690>
  401a24:	add	x1, x1, #0x228
  401a28:	sub	x1, x1, x0
  401a2c:	lsr	x2, x1, #63
  401a30:	add	x1, x2, x1, asr #3
  401a34:	cmp	xzr, x1, asr #1
  401a38:	asr	x1, x1, #1
  401a3c:	b.eq	401a54 <ferror@plt+0xe4>  // b.none
  401a40:	adrp	x2, 409000 <ferror@plt+0x7690>
  401a44:	ldr	x2, [x2, #976]
  401a48:	cbz	x2, 401a54 <ferror@plt+0xe4>
  401a4c:	mov	x16, x2
  401a50:	br	x16
  401a54:	ret
  401a58:	stp	x29, x30, [sp, #-32]!
  401a5c:	mov	x29, sp
  401a60:	str	x19, [sp, #16]
  401a64:	adrp	x19, 41b000 <ferror@plt+0x19690>
  401a68:	ldrb	w0, [x19, #592]
  401a6c:	cbnz	w0, 401a7c <ferror@plt+0x10c>
  401a70:	bl	4019e8 <ferror@plt+0x78>
  401a74:	mov	w0, #0x1                   	// #1
  401a78:	strb	w0, [x19, #592]
  401a7c:	ldr	x19, [sp, #16]
  401a80:	ldp	x29, x30, [sp], #32
  401a84:	ret
  401a88:	b	401a18 <ferror@plt+0xa8>
  401a8c:	stp	x29, x30, [sp, #-32]!
  401a90:	str	x28, [sp, #16]
  401a94:	mov	x29, sp
  401a98:	sub	sp, sp, #0x1f0
  401a9c:	mov	w8, wzr
  401aa0:	mov	x9, #0x4c                  	// #76
  401aa4:	mov	x10, xzr
  401aa8:	mov	x2, x10
  401aac:	adrp	x11, 41b000 <ferror@plt+0x19690>
  401ab0:	add	x11, x11, #0x258
  401ab4:	adrp	x12, 41b000 <ferror@plt+0x19690>
  401ab8:	add	x12, x12, #0x260
  401abc:	mov	w13, #0x6                   	// #6
  401ac0:	adrp	x14, 409000 <ferror@plt+0x7690>
  401ac4:	add	x14, x14, #0xd50
  401ac8:	adrp	x15, 409000 <ferror@plt+0x7690>
  401acc:	add	x15, x15, #0x4b0
  401ad0:	adrp	x16, 409000 <ferror@plt+0x7690>
  401ad4:	add	x16, x16, #0x4bb
  401ad8:	adrp	x17, 41b000 <ferror@plt+0x19690>
  401adc:	add	x17, x17, #0x248
  401ae0:	adrp	x18, 41b000 <ferror@plt+0x19690>
  401ae4:	add	x18, x18, #0x238
  401ae8:	adrp	x3, 41b000 <ferror@plt+0x19690>
  401aec:	add	x3, x3, #0x268
  401af0:	adrp	x4, 41b000 <ferror@plt+0x19690>
  401af4:	add	x4, x4, #0x290
  401af8:	adrp	x5, 41b000 <ferror@plt+0x19690>
  401afc:	add	x5, x5, #0x278
  401b00:	adrp	x6, 41b000 <ferror@plt+0x19690>
  401b04:	add	x6, x6, #0x294
  401b08:	adrp	x7, 41b000 <ferror@plt+0x19690>
  401b0c:	add	x7, x7, #0x230
  401b10:	stur	wzr, [x29, #-4]
  401b14:	stur	w0, [x29, #-8]
  401b18:	stur	x1, [x29, #-16]
  401b1c:	stur	x9, [x29, #-192]
  401b20:	mov	x0, x10
  401b24:	mov	x1, x2
  401b28:	mov	w2, w8
  401b2c:	stur	x11, [x29, #-232]
  401b30:	stur	x12, [x29, #-240]
  401b34:	stur	w13, [x29, #-244]
  401b38:	str	x14, [sp, #240]
  401b3c:	str	x15, [sp, #232]
  401b40:	str	x16, [sp, #224]
  401b44:	str	x17, [sp, #216]
  401b48:	str	x18, [sp, #208]
  401b4c:	str	x3, [sp, #200]
  401b50:	str	x4, [sp, #192]
  401b54:	str	x5, [sp, #184]
  401b58:	str	x6, [sp, #176]
  401b5c:	str	x7, [sp, #168]
  401b60:	bl	401650 <crc32@plt>
  401b64:	stur	w0, [x29, #-220]
  401b68:	ldur	x9, [x29, #-232]
  401b6c:	str	wzr, [x9]
  401b70:	ldur	x10, [x29, #-240]
  401b74:	str	xzr, [x10]
  401b78:	ldur	w0, [x29, #-244]
  401b7c:	ldr	x1, [sp, #240]
  401b80:	bl	401960 <setlocale@plt>
  401b84:	ldr	x9, [sp, #232]
  401b88:	mov	x0, x9
  401b8c:	ldr	x1, [sp, #224]
  401b90:	bl	4016d0 <bindtextdomain@plt>
  401b94:	ldr	x9, [sp, #232]
  401b98:	mov	x0, x9
  401b9c:	bl	4017d0 <textdomain@plt>
  401ba0:	bl	40257c <ferror@plt+0xc0c>
  401ba4:	ldur	w8, [x29, #-8]
  401ba8:	cmp	w8, #0x1
  401bac:	b.le	401c10 <ferror@plt+0x2a0>
  401bb0:	ldur	x8, [x29, #-16]
  401bb4:	ldr	x0, [x8, #8]
  401bb8:	adrp	x1, 409000 <ferror@plt+0x7690>
  401bbc:	add	x1, x1, #0xbbc
  401bc0:	bl	4017e0 <strcmp@plt>
  401bc4:	cbnz	w0, 401bcc <ferror@plt+0x25c>
  401bc8:	bl	402598 <ferror@plt+0xc28>
  401bcc:	ldur	x8, [x29, #-16]
  401bd0:	ldr	x0, [x8, #8]
  401bd4:	adrp	x1, 409000 <ferror@plt+0x7690>
  401bd8:	add	x1, x1, #0xbda
  401bdc:	bl	4017e0 <strcmp@plt>
  401be0:	cbnz	w0, 401c10 <ferror@plt+0x2a0>
  401be4:	adrp	x0, 409000 <ferror@plt+0x7690>
  401be8:	add	x0, x0, #0x4cd
  401bec:	bl	401930 <gettext@plt>
  401bf0:	ldr	x8, [sp, #216]
  401bf4:	ldr	x1, [x8]
  401bf8:	adrp	x2, 409000 <ferror@plt+0x7690>
  401bfc:	add	x2, x2, #0x4d9
  401c00:	bl	4018f0 <printf@plt>
  401c04:	mov	w9, wzr
  401c08:	mov	w0, w9
  401c0c:	bl	4015e0 <exit@plt>
  401c10:	mov	w0, #0x10                  	// #16
  401c14:	bl	406778 <ferror@plt+0x4e08>
  401c18:	ldur	w0, [x29, #-8]
  401c1c:	ldur	x1, [x29, #-16]
  401c20:	adrp	x2, 409000 <ferror@plt+0x7690>
  401c24:	add	x2, x2, #0x4eb
  401c28:	bl	401710 <getopt@plt>
  401c2c:	stur	w0, [x29, #-224]
  401c30:	mov	w8, #0xffffffff            	// #-1
  401c34:	cmp	w0, w8
  401c38:	b.eq	401edc <ferror@plt+0x56c>  // b.none
  401c3c:	ldur	w8, [x29, #-224]
  401c40:	subs	w8, w8, #0x45
  401c44:	mov	w9, w8
  401c48:	ubfx	x9, x9, #0, #32
  401c4c:	cmp	x9, #0x35
  401c50:	str	x9, [sp, #160]
  401c54:	b.hi	401e90 <ferror@plt+0x520>  // b.pmore
  401c58:	adrp	x8, 409000 <ferror@plt+0x7690>
  401c5c:	add	x8, x8, #0x3d8
  401c60:	ldr	x11, [sp, #160]
  401c64:	ldrsw	x10, [x8, x11, lsl #2]
  401c68:	add	x9, x8, x10
  401c6c:	br	x9
  401c70:	bl	402598 <ferror@plt+0xc28>
  401c74:	ldr	x8, [sp, #168]
  401c78:	ldr	x0, [x8]
  401c7c:	adrp	x9, 409000 <ferror@plt+0x7690>
  401c80:	add	x9, x9, #0x4fd
  401c84:	str	x0, [sp, #152]
  401c88:	mov	x0, x9
  401c8c:	bl	401930 <gettext@plt>
  401c90:	ldr	x8, [sp, #152]
  401c94:	str	x0, [sp, #144]
  401c98:	mov	x0, x8
  401c9c:	ldr	x1, [sp, #144]
  401ca0:	bl	40753c <ferror@plt+0x5bcc>
  401ca4:	ldr	x8, [sp, #200]
  401ca8:	str	w0, [x8]
  401cac:	b	401ed8 <ferror@plt+0x568>
  401cb0:	adrp	x8, 41b000 <ferror@plt+0x19690>
  401cb4:	add	x8, x8, #0x26c
  401cb8:	mov	w9, #0x1                   	// #1
  401cbc:	str	w9, [x8]
  401cc0:	b	401ed8 <ferror@plt+0x568>
  401cc4:	ldr	x8, [sp, #168]
  401cc8:	ldr	x0, [x8]
  401ccc:	adrp	x9, 409000 <ferror@plt+0x7690>
  401cd0:	add	x9, x9, #0x518
  401cd4:	str	x0, [sp, #136]
  401cd8:	mov	x0, x9
  401cdc:	bl	401930 <gettext@plt>
  401ce0:	ldr	x8, [sp, #136]
  401ce4:	str	x0, [sp, #128]
  401ce8:	mov	x0, x8
  401cec:	ldr	x1, [sp, #128]
  401cf0:	bl	40753c <ferror@plt+0x5bcc>
  401cf4:	adrp	x8, 41b000 <ferror@plt+0x19690>
  401cf8:	add	x8, x8, #0x270
  401cfc:	str	w0, [x8]
  401d00:	b	401ed8 <ferror@plt+0x568>
  401d04:	ldr	x8, [sp, #168]
  401d08:	ldr	x0, [x8]
  401d0c:	adrp	x1, 409000 <ferror@plt+0x7690>
  401d10:	add	x1, x1, #0x538
  401d14:	bl	4017e0 <strcmp@plt>
  401d18:	cbnz	w0, 401d2c <ferror@plt+0x3bc>
  401d1c:	mov	w8, #0x1                   	// #1
  401d20:	ldur	x9, [x29, #-232]
  401d24:	str	w8, [x9]
  401d28:	b	401d8c <ferror@plt+0x41c>
  401d2c:	ldr	x8, [sp, #168]
  401d30:	ldr	x0, [x8]
  401d34:	adrp	x1, 409000 <ferror@plt+0x7690>
  401d38:	add	x1, x1, #0x53c
  401d3c:	bl	4017e0 <strcmp@plt>
  401d40:	cbnz	w0, 401d50 <ferror@plt+0x3e0>
  401d44:	ldur	x8, [x29, #-232]
  401d48:	str	wzr, [x8]
  401d4c:	b	401d8c <ferror@plt+0x41c>
  401d50:	ldr	x8, [sp, #168]
  401d54:	ldr	x0, [x8]
  401d58:	adrp	x1, 409000 <ferror@plt+0x7690>
  401d5c:	add	x1, x1, #0x543
  401d60:	bl	4017e0 <strcmp@plt>
  401d64:	cbnz	w0, 401d6c <ferror@plt+0x3fc>
  401d68:	b	401d8c <ferror@plt+0x41c>
  401d6c:	adrp	x0, 409000 <ferror@plt+0x7690>
  401d70:	add	x0, x0, #0x548
  401d74:	bl	401930 <gettext@plt>
  401d78:	mov	w8, #0x10                  	// #16
  401d7c:	str	x0, [sp, #120]
  401d80:	mov	w0, w8
  401d84:	ldr	x1, [sp, #120]
  401d88:	bl	4018d0 <errx@plt>
  401d8c:	b	401ed8 <ferror@plt+0x568>
  401d90:	ldr	x8, [sp, #168]
  401d94:	ldr	x9, [x8]
  401d98:	ldr	x10, [sp, #184]
  401d9c:	str	x9, [x10]
  401da0:	ldr	x0, [x10]
  401da4:	sub	x1, x29, #0x90
  401da8:	bl	4093a0 <ferror@plt+0x7a30>
  401dac:	cmp	w0, #0x0
  401db0:	cset	w11, ge  // ge = tcont
  401db4:	tbnz	w11, #0, 401de0 <ferror@plt+0x470>
  401db8:	adrp	x0, 409000 <ferror@plt+0x7690>
  401dbc:	add	x0, x0, #0x585
  401dc0:	bl	401930 <gettext@plt>
  401dc4:	ldr	x8, [sp, #184]
  401dc8:	ldr	x2, [x8]
  401dcc:	mov	w9, #0x10                  	// #16
  401dd0:	str	x0, [sp, #112]
  401dd4:	mov	w0, w9
  401dd8:	ldr	x1, [sp, #112]
  401ddc:	bl	401950 <err@plt>
  401de0:	ldur	x8, [x29, #-96]
  401de4:	adrp	x9, 41b000 <ferror@plt+0x19690>
  401de8:	add	x9, x9, #0x280
  401dec:	str	w8, [x9]
  401df0:	ldr	w8, [x9]
  401df4:	add	w8, w8, #0x3
  401df8:	ldur	x9, [x29, #-192]
  401dfc:	add	x9, x9, w8, sxtw
  401e00:	stur	x9, [x29, #-192]
  401e04:	b	401ed8 <ferror@plt+0x568>
  401e08:	ldr	x8, [sp, #168]
  401e0c:	ldr	x9, [x8]
  401e10:	adrp	x10, 41b000 <ferror@plt+0x19690>
  401e14:	add	x10, x10, #0x288
  401e18:	str	x9, [x10]
  401e1c:	b	401ed8 <ferror@plt+0x568>
  401e20:	mov	w8, #0x200                 	// #512
  401e24:	ldr	x9, [sp, #192]
  401e28:	str	w8, [x9]
  401e2c:	ldur	x10, [x29, #-192]
  401e30:	add	x10, x10, #0x200
  401e34:	stur	x10, [x29, #-192]
  401e38:	b	401ed8 <ferror@plt+0x568>
  401e3c:	b	401ed8 <ferror@plt+0x568>
  401e40:	adrp	x0, 409000 <ferror@plt+0x7690>
  401e44:	add	x0, x0, #0x4cd
  401e48:	bl	401930 <gettext@plt>
  401e4c:	ldr	x8, [sp, #216]
  401e50:	ldr	x1, [x8]
  401e54:	adrp	x2, 409000 <ferror@plt+0x7690>
  401e58:	add	x2, x2, #0x4d9
  401e5c:	bl	4018f0 <printf@plt>
  401e60:	mov	w9, wzr
  401e64:	mov	w0, w9
  401e68:	bl	4015e0 <exit@plt>
  401e6c:	mov	w8, #0x1                   	// #1
  401e70:	ldr	x9, [sp, #176]
  401e74:	str	w8, [x9]
  401e78:	b	401ed8 <ferror@plt+0x568>
  401e7c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  401e80:	add	x8, x8, #0x298
  401e84:	mov	w9, #0x1                   	// #1
  401e88:	str	w9, [x8]
  401e8c:	b	401ed8 <ferror@plt+0x568>
  401e90:	adrp	x8, 41b000 <ferror@plt+0x19690>
  401e94:	add	x8, x8, #0x228
  401e98:	ldr	x0, [x8]
  401e9c:	adrp	x8, 409000 <ferror@plt+0x7690>
  401ea0:	add	x8, x8, #0x597
  401ea4:	str	x0, [sp, #104]
  401ea8:	mov	x0, x8
  401eac:	bl	401930 <gettext@plt>
  401eb0:	ldr	x8, [sp, #216]
  401eb4:	ldr	x2, [x8]
  401eb8:	ldr	x9, [sp, #104]
  401ebc:	str	x0, [sp, #96]
  401ec0:	mov	x0, x9
  401ec4:	ldr	x1, [sp, #96]
  401ec8:	bl	401940 <fprintf@plt>
  401ecc:	mov	w10, #0x10                  	// #16
  401ed0:	mov	w0, w10
  401ed4:	bl	4015e0 <exit@plt>
  401ed8:	b	401c18 <ferror@plt+0x2a8>
  401edc:	ldur	w8, [x29, #-8]
  401ee0:	ldr	x9, [sp, #208]
  401ee4:	ldr	w10, [x9]
  401ee8:	subs	w8, w8, w10
  401eec:	cmp	w8, #0x2
  401ef0:	b.eq	401f4c <ferror@plt+0x5dc>  // b.none
  401ef4:	adrp	x0, 409000 <ferror@plt+0x7690>
  401ef8:	add	x0, x0, #0x5be
  401efc:	bl	401930 <gettext@plt>
  401f00:	bl	4018c0 <warnx@plt>
  401f04:	adrp	x8, 41b000 <ferror@plt+0x19690>
  401f08:	add	x8, x8, #0x228
  401f0c:	ldr	x0, [x8]
  401f10:	adrp	x8, 409000 <ferror@plt+0x7690>
  401f14:	add	x8, x8, #0x597
  401f18:	str	x0, [sp, #88]
  401f1c:	mov	x0, x8
  401f20:	bl	401930 <gettext@plt>
  401f24:	ldr	x8, [sp, #216]
  401f28:	ldr	x2, [x8]
  401f2c:	ldr	x9, [sp, #88]
  401f30:	str	x0, [sp, #80]
  401f34:	mov	x0, x9
  401f38:	ldr	x1, [sp, #80]
  401f3c:	bl	401940 <fprintf@plt>
  401f40:	mov	w10, #0x10                  	// #16
  401f44:	mov	w0, w10
  401f48:	bl	4015e0 <exit@plt>
  401f4c:	ldur	x8, [x29, #-16]
  401f50:	ldr	x9, [sp, #208]
  401f54:	ldrsw	x10, [x9]
  401f58:	mov	x11, #0x8                   	// #8
  401f5c:	mul	x10, x11, x10
  401f60:	add	x8, x8, x10
  401f64:	ldr	x8, [x8]
  401f68:	stur	x8, [x29, #-208]
  401f6c:	ldur	x8, [x29, #-16]
  401f70:	ldr	w12, [x9]
  401f74:	add	w12, w12, #0x1
  401f78:	mov	w0, w12
  401f7c:	sxtw	x10, w0
  401f80:	mul	x10, x11, x10
  401f84:	add	x8, x8, x10
  401f88:	ldr	x8, [x8]
  401f8c:	stur	x8, [x29, #-216]
  401f90:	ldr	x8, [sp, #200]
  401f94:	ldr	w12, [x8]
  401f98:	cbnz	w12, 401fa8 <ferror@plt+0x638>
  401f9c:	bl	401740 <getpagesize@plt>
  401fa0:	ldr	x8, [sp, #200]
  401fa4:	str	w0, [x8]
  401fa8:	ldur	x0, [x29, #-208]
  401fac:	sub	x1, x29, #0x90
  401fb0:	bl	409390 <ferror@plt+0x7a20>
  401fb4:	cmp	w0, #0x0
  401fb8:	cset	w8, ge  // ge = tcont
  401fbc:	tbnz	w8, #0, 401fe4 <ferror@plt+0x674>
  401fc0:	adrp	x0, 409000 <ferror@plt+0x7690>
  401fc4:	add	x0, x0, #0x585
  401fc8:	bl	401930 <gettext@plt>
  401fcc:	ldur	x2, [x29, #-208]
  401fd0:	mov	w8, #0x10                  	// #16
  401fd4:	str	x0, [sp, #72]
  401fd8:	mov	w0, w8
  401fdc:	ldr	x1, [sp, #72]
  401fe0:	bl	401950 <err@plt>
  401fe4:	ldur	x0, [x29, #-216]
  401fe8:	mov	w1, #0x241                 	// #577
  401fec:	mov	w2, #0x1b6                 	// #438
  401ff0:	bl	4016b0 <open@plt>
  401ff4:	stur	w0, [x29, #-180]
  401ff8:	ldur	w8, [x29, #-180]
  401ffc:	cmp	w8, #0x0
  402000:	cset	w8, ge  // ge = tcont
  402004:	tbnz	w8, #0, 40202c <ferror@plt+0x6bc>
  402008:	adrp	x0, 409000 <ferror@plt+0x7690>
  40200c:	add	x0, x0, #0x5c8
  402010:	bl	401930 <gettext@plt>
  402014:	ldur	x2, [x29, #-216]
  402018:	mov	w8, #0x10                  	// #16
  40201c:	str	x0, [sp, #64]
  402020:	mov	w0, w8
  402024:	ldr	x1, [sp, #64]
  402028:	bl	401950 <err@plt>
  40202c:	mov	x0, #0x1                   	// #1
  402030:	mov	x1, #0x60                  	// #96
  402034:	bl	4028c8 <ferror@plt+0xf58>
  402038:	stur	x0, [x29, #-152]
  40203c:	ldur	w8, [x29, #-128]
  402040:	ldur	x9, [x29, #-152]
  402044:	str	w8, [x9, #8]
  402048:	ldur	w8, [x29, #-120]
  40204c:	ldur	x9, [x29, #-152]
  402050:	str	w8, [x9, #16]
  402054:	ldur	w8, [x29, #-116]
  402058:	ldur	x9, [x29, #-152]
  40205c:	str	w8, [x9, #20]
  402060:	ldur	x0, [x29, #-152]
  402064:	ldur	x1, [x29, #-208]
  402068:	ldur	x9, [x29, #-152]
  40206c:	add	x2, x9, #0x50
  402070:	sub	x9, x29, #0xc0
  402074:	mov	x3, x9
  402078:	str	x9, [sp, #56]
  40207c:	bl	402928 <ferror@plt+0xfb8>
  402080:	ldur	x9, [x29, #-152]
  402084:	str	w0, [x9, #12]
  402088:	ldur	x0, [x29, #-152]
  40208c:	ldur	x1, [x29, #-152]
  402090:	ldr	x2, [sp, #56]
  402094:	bl	402e38 <ferror@plt+0x14c8>
  402098:	ldur	x9, [x29, #-192]
  40209c:	subs	x9, x9, #0x1
  4020a0:	ldr	x10, [sp, #200]
  4020a4:	ldr	w8, [x10]
  4020a8:	subs	w8, w8, #0x1
  4020ac:	mov	w11, w8
  4020b0:	ubfx	x11, x11, #0, #32
  4020b4:	orr	x9, x9, x11
  4020b8:	add	x9, x9, #0x1
  4020bc:	stur	x9, [x29, #-192]
  4020c0:	bl	402eb4 <ferror@plt+0x1544>
  4020c4:	stur	w0, [x29, #-196]
  4020c8:	ldur	x9, [x29, #-192]
  4020cc:	ldur	w8, [x29, #-196]
  4020d0:	mov	w10, w8
  4020d4:	cmp	x9, x10
  4020d8:	b.le	402108 <ferror@plt+0x798>
  4020dc:	adrp	x0, 409000 <ferror@plt+0x7690>
  4020e0:	add	x0, x0, #0x5d7
  4020e4:	bl	401930 <gettext@plt>
  4020e8:	ldur	x8, [x29, #-192]
  4020ec:	asr	x1, x8, #20
  4020f0:	ldur	w9, [x29, #-196]
  4020f4:	lsr	w2, w9, #20
  4020f8:	bl	4018c0 <warnx@plt>
  4020fc:	ldur	w9, [x29, #-196]
  402100:	mov	w8, w9
  402104:	stur	x8, [x29, #-192]
  402108:	ldur	x8, [x29, #-192]
  40210c:	cbz	x8, 40211c <ferror@plt+0x7ac>
  402110:	ldur	x8, [x29, #-192]
  402114:	str	x8, [sp, #48]
  402118:	b	402124 <ferror@plt+0x7b4>
  40211c:	mov	x8, #0x1                   	// #1
  402120:	str	x8, [sp, #48]
  402124:	ldr	x8, [sp, #48]
  402128:	mov	x9, xzr
  40212c:	mov	x0, x9
  402130:	mov	x1, x8
  402134:	mov	w2, #0x3                   	// #3
  402138:	mov	w3, #0x22                  	// #34
  40213c:	mov	w10, #0xffffffff            	// #-1
  402140:	mov	w4, w10
  402144:	mov	x5, x9
  402148:	str	w10, [sp, #44]
  40214c:	bl	401810 <mmap@plt>
  402150:	stur	x0, [x29, #-160]
  402154:	ldur	x8, [x29, #-160]
  402158:	ldr	w10, [sp, #44]
  40215c:	cmp	w10, w8
  402160:	b.ne	402184 <ferror@plt+0x814>  // b.any
  402164:	adrp	x0, 409000 <ferror@plt+0x7690>
  402168:	add	x0, x0, #0x650
  40216c:	bl	401930 <gettext@plt>
  402170:	mov	w8, #0x8                   	// #8
  402174:	str	x0, [sp, #32]
  402178:	mov	w0, w8
  40217c:	ldr	x1, [sp, #32]
  402180:	bl	401950 <err@plt>
  402184:	ldr	x8, [sp, #192]
  402188:	ldrsw	x9, [x8]
  40218c:	stur	x9, [x29, #-168]
  402190:	ldur	x0, [x29, #-160]
  402194:	ldrsw	x2, [x8]
  402198:	mov	w10, wzr
  40219c:	mov	w1, w10
  4021a0:	bl	401700 <memset@plt>
  4021a4:	ldur	x8, [x29, #-168]
  4021a8:	add	x8, x8, #0x4c
  4021ac:	stur	x8, [x29, #-168]
  4021b0:	ldr	x8, [sp, #184]
  4021b4:	ldr	x9, [x8]
  4021b8:	cbz	x9, 402204 <ferror@plt+0x894>
  4021bc:	ldr	x8, [sp, #176]
  4021c0:	ldr	w9, [x8]
  4021c4:	cbz	w9, 4021e0 <ferror@plt+0x870>
  4021c8:	adrp	x0, 409000 <ferror@plt+0x7690>
  4021cc:	add	x0, x0, #0x65e
  4021d0:	bl	401930 <gettext@plt>
  4021d4:	ldr	x8, [sp, #184]
  4021d8:	ldr	x1, [x8]
  4021dc:	bl	4018f0 <printf@plt>
  4021e0:	ldr	x8, [sp, #184]
  4021e4:	ldr	x0, [x8]
  4021e8:	ldur	x1, [x29, #-160]
  4021ec:	ldur	x9, [x29, #-168]
  4021f0:	mov	w2, w9
  4021f4:	bl	402ed8 <ferror@plt+0x1568>
  4021f8:	mov	w8, w0
  4021fc:	ubfx	x8, x8, #0, #32
  402200:	stur	x8, [x29, #-168]
  402204:	ldur	x8, [x29, #-152]
  402208:	ldr	x0, [x8, #80]
  40220c:	ldur	x1, [x29, #-160]
  402210:	ldur	x8, [x29, #-168]
  402214:	mov	w2, w8
  402218:	bl	403038 <ferror@plt+0x16c8>
  40221c:	mov	w9, w0
  402220:	ubfx	x9, x9, #0, #32
  402224:	stur	x9, [x29, #-168]
  402228:	ldr	x9, [sp, #176]
  40222c:	ldr	w8, [x9]
  402230:	cbz	w8, 402248 <ferror@plt+0x8d8>
  402234:	adrp	x0, 409000 <ferror@plt+0x7690>
  402238:	add	x0, x0, #0x66d
  40223c:	bl	401930 <gettext@plt>
  402240:	ldur	x1, [x29, #-168]
  402244:	bl	4018f0 <printf@plt>
  402248:	ldur	x0, [x29, #-152]
  40224c:	ldur	x1, [x29, #-160]
  402250:	ldur	x8, [x29, #-168]
  402254:	mov	w2, w8
  402258:	bl	4033f0 <ferror@plt+0x1a80>
  40225c:	mov	w9, w0
  402260:	ubfx	x9, x9, #0, #32
  402264:	stur	x9, [x29, #-168]
  402268:	ldur	x9, [x29, #-168]
  40226c:	subs	x9, x9, #0x1
  402270:	ldr	x10, [sp, #200]
  402274:	ldr	w8, [x10]
  402278:	subs	w8, w8, #0x1
  40227c:	mov	w11, w8
  402280:	ubfx	x11, x11, #0, #32
  402284:	orr	x9, x9, x11
  402288:	add	x9, x9, #0x1
  40228c:	stur	x9, [x29, #-168]
  402290:	ldr	x9, [sp, #176]
  402294:	ldr	w8, [x9]
  402298:	cbz	w8, 4022b4 <ferror@plt+0x944>
  40229c:	adrp	x0, 409000 <ferror@plt+0x7690>
  4022a0:	add	x0, x0, #0x688
  4022a4:	bl	401930 <gettext@plt>
  4022a8:	ldur	x8, [x29, #-168]
  4022ac:	asr	x1, x8, #10
  4022b0:	bl	4018f0 <printf@plt>
  4022b4:	ldur	x0, [x29, #-152]
  4022b8:	ldur	x8, [x29, #-160]
  4022bc:	ldr	x9, [sp, #192]
  4022c0:	ldrsw	x10, [x9]
  4022c4:	add	x1, x8, x10
  4022c8:	ldur	x8, [x29, #-168]
  4022cc:	mov	w2, w8
  4022d0:	bl	403508 <ferror@plt+0x1b98>
  4022d4:	ldr	x9, [sp, #176]
  4022d8:	ldr	w8, [x9]
  4022dc:	cbz	w8, 4022f4 <ferror@plt+0x984>
  4022e0:	adrp	x0, 409000 <ferror@plt+0x7690>
  4022e4:	add	x0, x0, #0x6a3
  4022e8:	bl	401930 <gettext@plt>
  4022ec:	mov	x1, #0x4c                  	// #76
  4022f0:	bl	4018f0 <printf@plt>
  4022f4:	ldur	w8, [x29, #-220]
  4022f8:	mov	w0, w8
  4022fc:	ldur	x9, [x29, #-160]
  402300:	ldr	x10, [sp, #192]
  402304:	ldrsw	x11, [x10]
  402308:	add	x1, x9, x11
  40230c:	ldur	x9, [x29, #-168]
  402310:	ldrsw	x11, [x10]
  402314:	subs	x9, x9, x11
  402318:	mov	w2, w9
  40231c:	bl	401650 <crc32@plt>
  402320:	stur	w0, [x29, #-220]
  402324:	ldur	x10, [x29, #-232]
  402328:	ldr	w0, [x10]
  40232c:	ldur	w1, [x29, #-220]
  402330:	bl	404510 <ferror@plt+0x2ba0>
  402334:	ldur	x10, [x29, #-160]
  402338:	ldr	x11, [sp, #192]
  40233c:	ldrsw	x12, [x11]
  402340:	add	x10, x10, x12
  402344:	str	w0, [x10, #32]
  402348:	ldr	x10, [sp, #176]
  40234c:	ldr	w8, [x10]
  402350:	cbz	w8, 402368 <ferror@plt+0x9f8>
  402354:	adrp	x0, 409000 <ferror@plt+0x7690>
  402358:	add	x0, x0, #0x6bb
  40235c:	bl	401930 <gettext@plt>
  402360:	ldur	w1, [x29, #-220]
  402364:	bl	4018f0 <printf@plt>
  402368:	ldur	x8, [x29, #-192]
  40236c:	ldur	x9, [x29, #-168]
  402370:	cmp	x8, x9
  402374:	b.ge	4023a0 <ferror@plt+0xa30>  // b.tcont
  402378:	adrp	x0, 409000 <ferror@plt+0x7690>
  40237c:	add	x0, x0, #0x6c4
  402380:	bl	401930 <gettext@plt>
  402384:	ldur	x2, [x29, #-192]
  402388:	ldur	x3, [x29, #-168]
  40238c:	mov	w8, #0x8                   	// #8
  402390:	str	x0, [sp, #24]
  402394:	mov	w0, w8
  402398:	ldr	x1, [sp, #24]
  40239c:	bl	4018d0 <errx@plt>
  4023a0:	ldur	w0, [x29, #-180]
  4023a4:	ldur	x1, [x29, #-160]
  4023a8:	ldur	x2, [x29, #-168]
  4023ac:	bl	401780 <write@plt>
  4023b0:	stur	x0, [x29, #-176]
  4023b4:	ldur	x8, [x29, #-168]
  4023b8:	ldur	x9, [x29, #-176]
  4023bc:	cmp	x8, x9
  4023c0:	b.eq	4023ec <ferror@plt+0xa7c>  // b.none
  4023c4:	adrp	x0, 409000 <ferror@plt+0x7690>
  4023c8:	add	x0, x0, #0x708
  4023cc:	bl	401930 <gettext@plt>
  4023d0:	ldur	x2, [x29, #-176]
  4023d4:	ldur	x3, [x29, #-168]
  4023d8:	mov	w8, #0x8                   	// #8
  4023dc:	str	x0, [sp, #16]
  4023e0:	mov	w0, w8
  4023e4:	ldr	x1, [sp, #16]
  4023e8:	bl	4018d0 <errx@plt>
  4023ec:	ldur	w0, [x29, #-180]
  4023f0:	bl	4037b0 <ferror@plt+0x1e40>
  4023f4:	cbz	w0, 402418 <ferror@plt+0xaa8>
  4023f8:	adrp	x0, 409000 <ferror@plt+0x7690>
  4023fc:	add	x0, x0, #0x729
  402400:	bl	401930 <gettext@plt>
  402404:	mov	w8, #0x8                   	// #8
  402408:	str	x0, [sp, #8]
  40240c:	mov	w0, w8
  402410:	ldr	x1, [sp, #8]
  402414:	bl	401950 <err@plt>
  402418:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40241c:	add	x8, x8, #0x29c
  402420:	ldr	w9, [x8]
  402424:	cbz	w9, 40243c <ferror@plt+0xacc>
  402428:	adrp	x0, 409000 <ferror@plt+0x7690>
  40242c:	add	x0, x0, #0x733
  402430:	bl	401930 <gettext@plt>
  402434:	mov	w1, #0xff                  	// #255
  402438:	bl	4018c0 <warnx@plt>
  40243c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402440:	add	x8, x8, #0x2a0
  402444:	ldr	w9, [x8]
  402448:	cbz	w9, 40245c <ferror@plt+0xaec>
  40244c:	adrp	x0, 409000 <ferror@plt+0x7690>
  402450:	add	x0, x0, #0x75d
  402454:	bl	401930 <gettext@plt>
  402458:	bl	4018c0 <warnx@plt>
  40245c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402460:	add	x8, x8, #0x2a4
  402464:	ldr	w9, [x8]
  402468:	cbz	w9, 402480 <ferror@plt+0xb10>
  40246c:	adrp	x0, 409000 <ferror@plt+0x7690>
  402470:	add	x0, x0, #0x788
  402474:	bl	401930 <gettext@plt>
  402478:	mov	x1, #0x10                  	// #16
  40247c:	bl	4018c0 <warnx@plt>
  402480:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402484:	add	x8, x8, #0x2a8
  402488:	ldr	w9, [x8]
  40248c:	cbz	w9, 4024a4 <ferror@plt+0xb34>
  402490:	adrp	x0, 409000 <ferror@plt+0x7690>
  402494:	add	x0, x0, #0x7bf
  402498:	bl	401930 <gettext@plt>
  40249c:	mov	w1, #0x10                  	// #16
  4024a0:	bl	4018c0 <warnx@plt>
  4024a4:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4024a8:	add	x8, x8, #0x2ac
  4024ac:	ldr	w9, [x8]
  4024b0:	cbz	w9, 4024c8 <ferror@plt+0xb58>
  4024b4:	adrp	x0, 409000 <ferror@plt+0x7690>
  4024b8:	add	x0, x0, #0x806
  4024bc:	bl	401930 <gettext@plt>
  4024c0:	mov	w1, #0x8                   	// #8
  4024c4:	bl	4018c0 <warnx@plt>
  4024c8:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4024cc:	add	x8, x8, #0x2b0
  4024d0:	ldr	w9, [x8]
  4024d4:	cbz	w9, 4024ec <ferror@plt+0xb7c>
  4024d8:	adrp	x0, 409000 <ferror@plt+0x7690>
  4024dc:	add	x0, x0, #0x84d
  4024e0:	bl	401930 <gettext@plt>
  4024e4:	mov	w1, #0x1a                  	// #26
  4024e8:	bl	4018c0 <warnx@plt>
  4024ec:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4024f0:	add	x8, x8, #0x26c
  4024f4:	ldr	w9, [x8]
  4024f8:	cbz	w9, 402564 <ferror@plt+0xbf4>
  4024fc:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402500:	add	x8, x8, #0x29c
  402504:	ldr	w9, [x8]
  402508:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40250c:	add	x8, x8, #0x2a0
  402510:	ldr	w10, [x8]
  402514:	orr	w9, w9, w10
  402518:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40251c:	add	x8, x8, #0x2a4
  402520:	ldr	w10, [x8]
  402524:	orr	w9, w9, w10
  402528:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40252c:	add	x8, x8, #0x2a8
  402530:	ldr	w10, [x8]
  402534:	orr	w9, w9, w10
  402538:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40253c:	add	x8, x8, #0x2ac
  402540:	ldr	w10, [x8]
  402544:	orr	w9, w9, w10
  402548:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40254c:	add	x8, x8, #0x2b0
  402550:	ldr	w10, [x8]
  402554:	orr	w9, w9, w10
  402558:	cbz	w9, 402564 <ferror@plt+0xbf4>
  40255c:	mov	w0, #0x8                   	// #8
  402560:	bl	4015e0 <exit@plt>
  402564:	mov	w8, wzr
  402568:	mov	w0, w8
  40256c:	add	sp, sp, #0x1f0
  402570:	ldr	x28, [sp, #16]
  402574:	ldp	x29, x30, [sp], #32
  402578:	ret
  40257c:	stp	x29, x30, [sp, #-16]!
  402580:	mov	x29, sp
  402584:	adrp	x0, 403000 <ferror@plt+0x1690>
  402588:	add	x0, x0, #0x820
  40258c:	bl	409380 <ferror@plt+0x7a10>
  402590:	ldp	x29, x30, [sp], #16
  402594:	ret
  402598:	sub	sp, sp, #0x170
  40259c:	stp	x29, x30, [sp, #272]
  4025a0:	stp	x28, x27, [sp, #288]
  4025a4:	stp	x26, x25, [sp, #304]
  4025a8:	stp	x24, x23, [sp, #320]
  4025ac:	stp	x22, x21, [sp, #336]
  4025b0:	stp	x20, x19, [sp, #352]
  4025b4:	add	x29, sp, #0x110
  4025b8:	adrp	x0, 409000 <ferror@plt+0x7690>
  4025bc:	add	x0, x0, #0x8ca
  4025c0:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4025c4:	add	x8, x8, #0x240
  4025c8:	adrp	x9, 409000 <ferror@plt+0x7690>
  4025cc:	add	x9, x9, #0x8d3
  4025d0:	adrp	x10, 41b000 <ferror@plt+0x19690>
  4025d4:	add	x10, x10, #0x248
  4025d8:	adrp	x11, 409000 <ferror@plt+0x7690>
  4025dc:	add	x11, x11, #0xd4f
  4025e0:	adrp	x12, 409000 <ferror@plt+0x7690>
  4025e4:	add	x12, x12, #0x92c
  4025e8:	adrp	x13, 409000 <ferror@plt+0x7690>
  4025ec:	add	x13, x13, #0x94d
  4025f0:	adrp	x14, 409000 <ferror@plt+0x7690>
  4025f4:	add	x14, x14, #0x958
  4025f8:	adrp	x15, 409000 <ferror@plt+0x7690>
  4025fc:	add	x15, x15, #0x973
  402600:	adrp	x16, 409000 <ferror@plt+0x7690>
  402604:	add	x16, x16, #0x9b3
  402608:	adrp	x17, 409000 <ferror@plt+0x7690>
  40260c:	add	x17, x17, #0x9ec
  402610:	adrp	x18, 409000 <ferror@plt+0x7690>
  402614:	add	x18, x18, #0xa1e
  402618:	adrp	x1, 409000 <ferror@plt+0x7690>
  40261c:	add	x1, x1, #0x538
  402620:	adrp	x2, 409000 <ferror@plt+0x7690>
  402624:	add	x2, x2, #0x53c
  402628:	adrp	x3, 409000 <ferror@plt+0x7690>
  40262c:	add	x3, x3, #0x543
  402630:	adrp	x4, 409000 <ferror@plt+0x7690>
  402634:	add	x4, x4, #0xa5c
  402638:	adrp	x5, 409000 <ferror@plt+0x7690>
  40263c:	add	x5, x5, #0xa94
  402640:	adrp	x6, 409000 <ferror@plt+0x7690>
  402644:	add	x6, x6, #0xac2
  402648:	mov	w7, #0x200                 	// #512
  40264c:	adrp	x19, 409000 <ferror@plt+0x7690>
  402650:	add	x19, x19, #0xaf1
  402654:	adrp	x20, 409000 <ferror@plt+0x7690>
  402658:	add	x20, x20, #0xb2e
  40265c:	adrp	x21, 409000 <ferror@plt+0x7690>
  402660:	add	x21, x21, #0xb52
  402664:	adrp	x22, 409000 <ferror@plt+0x7690>
  402668:	add	x22, x22, #0xb8a
  40266c:	adrp	x23, 409000 <ferror@plt+0x7690>
  402670:	add	x23, x23, #0xbc3
  402674:	adrp	x24, 409000 <ferror@plt+0x7690>
  402678:	add	x24, x24, #0xbe4
  40267c:	adrp	x25, 409000 <ferror@plt+0x7690>
  402680:	add	x25, x25, #0xba6
  402684:	adrp	x26, 409000 <ferror@plt+0x7690>
  402688:	add	x26, x26, #0xbb7
  40268c:	adrp	x27, 409000 <ferror@plt+0x7690>
  402690:	add	x27, x27, #0xbd5
  402694:	adrp	x28, 409000 <ferror@plt+0x7690>
  402698:	add	x28, x28, #0xbf4
  40269c:	adrp	x30, 409000 <ferror@plt+0x7690>
  4026a0:	add	x30, x30, #0xc0f
  4026a4:	stur	x8, [x29, #-16]
  4026a8:	mov	w8, wzr
  4026ac:	stur	x9, [x29, #-24]
  4026b0:	stur	x10, [x29, #-32]
  4026b4:	stur	x11, [x29, #-40]
  4026b8:	stur	x12, [x29, #-48]
  4026bc:	stur	x13, [x29, #-56]
  4026c0:	stur	x14, [x29, #-64]
  4026c4:	stur	x15, [x29, #-72]
  4026c8:	stur	x16, [x29, #-80]
  4026cc:	stur	x17, [x29, #-88]
  4026d0:	stur	x18, [x29, #-96]
  4026d4:	stur	x1, [x29, #-104]
  4026d8:	stur	x2, [x29, #-112]
  4026dc:	stur	x3, [x29, #-120]
  4026e0:	stur	x4, [x29, #-128]
  4026e4:	str	x5, [sp, #136]
  4026e8:	str	x6, [sp, #128]
  4026ec:	str	w7, [sp, #124]
  4026f0:	str	x19, [sp, #112]
  4026f4:	str	x20, [sp, #104]
  4026f8:	str	x21, [sp, #96]
  4026fc:	str	x22, [sp, #88]
  402700:	str	x23, [sp, #80]
  402704:	str	x24, [sp, #72]
  402708:	str	x25, [sp, #64]
  40270c:	str	x26, [sp, #56]
  402710:	str	x27, [sp, #48]
  402714:	str	x28, [sp, #40]
  402718:	str	x30, [sp, #32]
  40271c:	str	w8, [sp, #28]
  402720:	bl	401930 <gettext@plt>
  402724:	ldur	x9, [x29, #-16]
  402728:	ldr	x1, [x9]
  40272c:	bl	4015d0 <fputs@plt>
  402730:	ldur	x9, [x29, #-24]
  402734:	mov	x0, x9
  402738:	bl	401930 <gettext@plt>
  40273c:	ldur	x9, [x29, #-32]
  402740:	ldr	x1, [x9]
  402744:	bl	4018f0 <printf@plt>
  402748:	ldur	x9, [x29, #-16]
  40274c:	ldr	x1, [x9]
  402750:	ldur	x10, [x29, #-40]
  402754:	mov	x0, x10
  402758:	bl	4015d0 <fputs@plt>
  40275c:	ldur	x9, [x29, #-48]
  402760:	mov	x0, x9
  402764:	bl	401930 <gettext@plt>
  402768:	bl	4017b0 <puts@plt>
  40276c:	ldur	x9, [x29, #-56]
  402770:	mov	x0, x9
  402774:	bl	401930 <gettext@plt>
  402778:	ldur	x9, [x29, #-16]
  40277c:	ldr	x1, [x9]
  402780:	bl	4015d0 <fputs@plt>
  402784:	ldur	x9, [x29, #-64]
  402788:	mov	x0, x9
  40278c:	bl	401930 <gettext@plt>
  402790:	bl	4017b0 <puts@plt>
  402794:	ldur	x9, [x29, #-72]
  402798:	mov	x0, x9
  40279c:	bl	401930 <gettext@plt>
  4027a0:	bl	4017b0 <puts@plt>
  4027a4:	ldur	x9, [x29, #-80]
  4027a8:	mov	x0, x9
  4027ac:	bl	401930 <gettext@plt>
  4027b0:	bl	4017b0 <puts@plt>
  4027b4:	ldur	x9, [x29, #-88]
  4027b8:	mov	x0, x9
  4027bc:	bl	401930 <gettext@plt>
  4027c0:	bl	4017b0 <puts@plt>
  4027c4:	ldur	x9, [x29, #-96]
  4027c8:	mov	x0, x9
  4027cc:	bl	401930 <gettext@plt>
  4027d0:	ldur	x1, [x29, #-104]
  4027d4:	ldur	x2, [x29, #-112]
  4027d8:	ldur	x3, [x29, #-120]
  4027dc:	ldur	x4, [x29, #-120]
  4027e0:	bl	4018f0 <printf@plt>
  4027e4:	ldur	x9, [x29, #-128]
  4027e8:	mov	x0, x9
  4027ec:	bl	401930 <gettext@plt>
  4027f0:	bl	4017b0 <puts@plt>
  4027f4:	ldr	x9, [sp, #136]
  4027f8:	mov	x0, x9
  4027fc:	bl	401930 <gettext@plt>
  402800:	bl	4017b0 <puts@plt>
  402804:	ldr	x9, [sp, #128]
  402808:	mov	x0, x9
  40280c:	bl	401930 <gettext@plt>
  402810:	ldr	w1, [sp, #124]
  402814:	bl	4018f0 <printf@plt>
  402818:	ldr	x9, [sp, #112]
  40281c:	mov	x0, x9
  402820:	bl	401930 <gettext@plt>
  402824:	bl	4017b0 <puts@plt>
  402828:	ldr	x9, [sp, #104]
  40282c:	mov	x0, x9
  402830:	bl	401930 <gettext@plt>
  402834:	bl	4017b0 <puts@plt>
  402838:	ldr	x9, [sp, #96]
  40283c:	mov	x0, x9
  402840:	bl	401930 <gettext@plt>
  402844:	bl	4017b0 <puts@plt>
  402848:	ldr	x9, [sp, #88]
  40284c:	mov	x0, x9
  402850:	bl	401930 <gettext@plt>
  402854:	bl	4017b0 <puts@plt>
  402858:	ldur	x9, [x29, #-16]
  40285c:	ldr	x1, [x9]
  402860:	ldur	x10, [x29, #-40]
  402864:	mov	x0, x10
  402868:	bl	4015d0 <fputs@plt>
  40286c:	ldr	x9, [sp, #80]
  402870:	mov	x0, x9
  402874:	bl	401930 <gettext@plt>
  402878:	ldr	x9, [sp, #72]
  40287c:	str	x0, [sp, #16]
  402880:	mov	x0, x9
  402884:	bl	401930 <gettext@plt>
  402888:	ldr	x9, [sp, #64]
  40288c:	str	x0, [sp, #8]
  402890:	mov	x0, x9
  402894:	ldr	x1, [sp, #56]
  402898:	ldr	x2, [sp, #16]
  40289c:	ldr	x3, [sp, #48]
  4028a0:	ldr	x4, [sp, #8]
  4028a4:	bl	4018f0 <printf@plt>
  4028a8:	ldr	x9, [sp, #40]
  4028ac:	mov	x0, x9
  4028b0:	bl	401930 <gettext@plt>
  4028b4:	ldr	x1, [sp, #32]
  4028b8:	bl	4018f0 <printf@plt>
  4028bc:	ldr	w8, [sp, #28]
  4028c0:	mov	w0, w8
  4028c4:	bl	4015e0 <exit@plt>
  4028c8:	sub	sp, sp, #0x30
  4028cc:	stp	x29, x30, [sp, #32]
  4028d0:	add	x29, sp, #0x20
  4028d4:	stur	x0, [x29, #-8]
  4028d8:	str	x1, [sp, #16]
  4028dc:	ldur	x0, [x29, #-8]
  4028e0:	ldr	x1, [sp, #16]
  4028e4:	bl	401720 <calloc@plt>
  4028e8:	str	x0, [sp, #8]
  4028ec:	ldr	x8, [sp, #8]
  4028f0:	cbnz	x8, 402918 <ferror@plt+0xfa8>
  4028f4:	ldr	x8, [sp, #16]
  4028f8:	cbz	x8, 402918 <ferror@plt+0xfa8>
  4028fc:	ldur	x8, [x29, #-8]
  402900:	cbz	x8, 402918 <ferror@plt+0xfa8>
  402904:	ldr	x2, [sp, #16]
  402908:	mov	w0, #0x8                   	// #8
  40290c:	adrp	x1, 409000 <ferror@plt+0x7690>
  402910:	add	x1, x1, #0xc1e
  402914:	bl	401950 <err@plt>
  402918:	ldr	x0, [sp, #8]
  40291c:	ldp	x29, x30, [sp, #32]
  402920:	add	sp, sp, #0x30
  402924:	ret
  402928:	sub	sp, sp, #0x150
  40292c:	stp	x29, x30, [sp, #304]
  402930:	str	x28, [sp, #320]
  402934:	add	x29, sp, #0x130
  402938:	sub	x8, x29, #0x60
  40293c:	mov	w9, #0x2f                  	// #47
  402940:	mov	x10, xzr
  402944:	adrp	x11, 403000 <ferror@plt+0x1690>
  402948:	add	x11, x11, #0x9a0
  40294c:	sub	x12, x29, #0x28
  402950:	str	x0, [x8, #88]
  402954:	str	x1, [x8, #80]
  402958:	str	x2, [x8, #72]
  40295c:	str	x3, [x8, #64]
  402960:	stur	wzr, [x29, #-44]
  402964:	ldr	x0, [x8, #80]
  402968:	str	x8, [sp, #48]
  40296c:	str	w9, [sp, #44]
  402970:	str	x10, [sp, #32]
  402974:	str	x11, [sp, #24]
  402978:	str	x12, [sp, #16]
  40297c:	bl	4015c0 <strlen@plt>
  402980:	ldr	x8, [sp, #48]
  402984:	str	x0, [x8, #16]
  402988:	ldr	x10, [x8, #16]
  40298c:	add	x10, x10, #0x1
  402990:	add	x10, x10, #0xff
  402994:	add	x0, x10, #0x1
  402998:	bl	403950 <ferror@plt+0x1fe0>
  40299c:	ldr	x8, [sp, #48]
  4029a0:	str	x0, [x8, #32]
  4029a4:	ldr	x0, [x8, #32]
  4029a8:	ldr	x1, [x8, #80]
  4029ac:	ldr	x2, [x8, #16]
  4029b0:	bl	401590 <memcpy@plt>
  4029b4:	ldr	x8, [sp, #48]
  4029b8:	ldr	x10, [x8, #32]
  4029bc:	ldr	x11, [x8, #16]
  4029c0:	add	x10, x10, x11
  4029c4:	str	x10, [x8, #24]
  4029c8:	ldr	x10, [x8, #24]
  4029cc:	ldr	w9, [sp, #44]
  4029d0:	strb	w9, [x10]
  4029d4:	ldr	x10, [x8, #24]
  4029d8:	add	x10, x10, #0x1
  4029dc:	str	x10, [x8, #24]
  4029e0:	ldr	x0, [x8, #80]
  4029e4:	ldr	x1, [sp, #16]
  4029e8:	ldr	x2, [sp, #32]
  4029ec:	ldr	x3, [sp, #24]
  4029f0:	bl	401840 <scandir@plt>
  4029f4:	stur	w0, [x29, #-48]
  4029f8:	ldur	w9, [x29, #-48]
  4029fc:	cmp	w9, #0x0
  402a00:	cset	w9, ge  // ge = tcont
  402a04:	tbnz	w9, #0, 402a30 <ferror@plt+0x10c0>
  402a08:	adrp	x0, 409000 <ferror@plt+0x7690>
  402a0c:	add	x0, x0, #0xc38
  402a10:	bl	401930 <gettext@plt>
  402a14:	ldr	x8, [sp, #48]
  402a18:	ldr	x2, [x8, #80]
  402a1c:	mov	w9, #0x8                   	// #8
  402a20:	str	x0, [sp, #8]
  402a24:	mov	w0, w9
  402a28:	ldr	x1, [sp, #8]
  402a2c:	bl	401950 <err@plt>
  402a30:	stur	wzr, [x29, #-52]
  402a34:	ldur	w8, [x29, #-52]
  402a38:	ldur	w9, [x29, #-48]
  402a3c:	cmp	w8, w9
  402a40:	b.ge	402e0c <ferror@plt+0x149c>  // b.tcont
  402a44:	ldr	x8, [sp, #48]
  402a48:	ldr	x9, [x8, #56]
  402a4c:	ldursw	x10, [x29, #-52]
  402a50:	mov	x11, #0x8                   	// #8
  402a54:	mul	x10, x11, x10
  402a58:	add	x9, x9, x10
  402a5c:	ldr	x9, [x9]
  402a60:	str	x9, [x8, #8]
  402a64:	ldr	x9, [x8, #8]
  402a68:	ldrsb	w12, [x9, #19]
  402a6c:	cmp	w12, #0x2e
  402a70:	b.ne	402ab0 <ferror@plt+0x1140>  // b.any
  402a74:	ldr	x8, [sp, #48]
  402a78:	ldr	x9, [x8, #8]
  402a7c:	ldrsb	w10, [x9, #20]
  402a80:	cbnz	w10, 402a88 <ferror@plt+0x1118>
  402a84:	b	402dfc <ferror@plt+0x148c>
  402a88:	ldr	x8, [sp, #48]
  402a8c:	ldr	x9, [x8, #8]
  402a90:	ldrsb	w10, [x9, #20]
  402a94:	cmp	w10, #0x2e
  402a98:	b.ne	402ab0 <ferror@plt+0x1140>  // b.any
  402a9c:	ldr	x8, [sp, #48]
  402aa0:	ldr	x9, [x8, #8]
  402aa4:	ldrsb	w10, [x9, #21]
  402aa8:	cbnz	w10, 402ab0 <ferror@plt+0x1140>
  402aac:	b	402dfc <ferror@plt+0x148c>
  402ab0:	ldr	x8, [sp, #48]
  402ab4:	ldr	x9, [x8, #8]
  402ab8:	add	x0, x9, #0x13
  402abc:	bl	4015c0 <strlen@plt>
  402ac0:	str	x0, [sp, #64]
  402ac4:	ldr	x8, [sp, #64]
  402ac8:	cmp	x8, #0xff
  402acc:	b.ls	402ae8 <ferror@plt+0x1178>  // b.plast
  402ad0:	mov	x8, #0xff                  	// #255
  402ad4:	str	x8, [sp, #64]
  402ad8:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402adc:	add	x8, x8, #0x29c
  402ae0:	mov	w9, #0x1                   	// #1
  402ae4:	str	w9, [x8]
  402ae8:	ldr	x8, [sp, #48]
  402aec:	ldr	x0, [x8, #24]
  402af0:	ldr	x9, [x8, #8]
  402af4:	add	x1, x9, #0x13
  402af8:	ldr	x9, [sp, #64]
  402afc:	add	x2, x9, #0x1
  402b00:	bl	401590 <memcpy@plt>
  402b04:	ldr	x8, [sp, #48]
  402b08:	ldr	x0, [x8, #32]
  402b0c:	add	x1, sp, #0x50
  402b10:	bl	4093a0 <ferror@plt+0x7a30>
  402b14:	cmp	w0, #0x0
  402b18:	cset	w10, ge  // ge = tcont
  402b1c:	tbnz	w10, #0, 402b4c <ferror@plt+0x11dc>
  402b20:	adrp	x0, 409000 <ferror@plt+0x7690>
  402b24:	add	x0, x0, #0x585
  402b28:	bl	401930 <gettext@plt>
  402b2c:	ldr	x8, [sp, #48]
  402b30:	ldr	x1, [x8, #24]
  402b34:	bl	4017f0 <warn@plt>
  402b38:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402b3c:	add	x8, x8, #0x2a0
  402b40:	mov	w9, #0x1                   	// #1
  402b44:	str	w9, [x8]
  402b48:	b	402dfc <ferror@plt+0x148c>
  402b4c:	mov	x0, #0x1                   	// #1
  402b50:	mov	x1, #0x60                  	// #96
  402b54:	bl	4028c8 <ferror@plt+0xf58>
  402b58:	ldr	x8, [sp, #48]
  402b5c:	str	x0, [x8]
  402b60:	ldr	x9, [x8, #8]
  402b64:	add	x0, x9, #0x13
  402b68:	ldr	x1, [sp, #64]
  402b6c:	bl	4039dc <ferror@plt+0x206c>
  402b70:	ldr	x8, [sp, #48]
  402b74:	ldr	x9, [x8]
  402b78:	str	x0, [x9]
  402b7c:	ldr	w10, [sp, #96]
  402b80:	ldr	x9, [x8]
  402b84:	str	w10, [x9, #8]
  402b88:	ldr	x9, [sp, #128]
  402b8c:	ldr	x11, [x8]
  402b90:	str	w9, [x11, #12]
  402b94:	ldr	w9, [sp, #104]
  402b98:	ldr	x11, [x8]
  402b9c:	str	w9, [x11, #16]
  402ba0:	ldr	x11, [x8]
  402ba4:	ldr	w9, [x11, #16]
  402ba8:	cmp	w9, #0x10, lsl #12
  402bac:	b.cc	402bc0 <ferror@plt+0x1250>  // b.lo, b.ul, b.last
  402bb0:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402bb4:	add	x8, x8, #0x2a8
  402bb8:	mov	w9, #0x1                   	// #1
  402bbc:	str	w9, [x8]
  402bc0:	ldr	w8, [sp, #108]
  402bc4:	ldr	x9, [sp, #48]
  402bc8:	ldr	x10, [x9]
  402bcc:	str	w8, [x10, #20]
  402bd0:	ldr	x10, [x9]
  402bd4:	ldr	w8, [x10, #20]
  402bd8:	cmp	w8, #0x100
  402bdc:	b.cc	402bf0 <ferror@plt+0x1280>  // b.lo, b.ul, b.last
  402be0:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402be4:	add	x8, x8, #0x2ac
  402be8:	mov	w9, #0x1                   	// #1
  402bec:	str	w9, [x8]
  402bf0:	ldr	x8, [sp, #64]
  402bf4:	add	x8, x8, #0x3
  402bf8:	and	x8, x8, #0xfffffffffffffffc
  402bfc:	add	x8, x8, #0xc
  402c00:	str	w8, [sp, #76]
  402c04:	ldrsw	x9, [sp, #76]
  402c08:	ldr	x10, [sp, #48]
  402c0c:	ldr	x11, [x10, #64]
  402c10:	ldr	x12, [x11]
  402c14:	add	x9, x12, x9
  402c18:	str	x9, [x11]
  402c1c:	ldr	w8, [sp, #96]
  402c20:	and	w8, w8, #0xf000
  402c24:	cmp	w8, #0x4, lsl #12
  402c28:	b.ne	402c58 <ferror@plt+0x12e8>  // b.any
  402c2c:	ldr	x8, [sp, #48]
  402c30:	ldr	x0, [x8, #88]
  402c34:	ldr	x1, [x8, #32]
  402c38:	ldr	x9, [x8]
  402c3c:	add	x2, x9, #0x50
  402c40:	ldr	x3, [x8, #64]
  402c44:	bl	402928 <ferror@plt+0xfb8>
  402c48:	ldr	x8, [sp, #48]
  402c4c:	ldr	x9, [x8]
  402c50:	str	w0, [x9, #12]
  402c54:	b	402d44 <ferror@plt+0x13d4>
  402c58:	ldr	w8, [sp, #96]
  402c5c:	and	w8, w8, #0xf000
  402c60:	cmp	w8, #0x8, lsl #12
  402c64:	b.ne	402cb8 <ferror@plt+0x1348>  // b.any
  402c68:	ldr	x8, [sp, #48]
  402c6c:	ldr	x0, [x8, #32]
  402c70:	bl	403a54 <ferror@plt+0x20e4>
  402c74:	ldr	x8, [sp, #48]
  402c78:	ldr	x9, [x8]
  402c7c:	str	x0, [x9, #48]
  402c80:	ldr	x9, [x8]
  402c84:	ldr	w10, [x9, #12]
  402c88:	mov	w11, #0x1000000             	// #16777216
  402c8c:	cmp	w10, w11
  402c90:	b.cc	402cb4 <ferror@plt+0x1344>  // b.lo, b.ul, b.last
  402c94:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402c98:	add	x8, x8, #0x2a4
  402c9c:	mov	w9, #0x1                   	// #1
  402ca0:	str	w9, [x8]
  402ca4:	ldr	x8, [sp, #48]
  402ca8:	ldr	x10, [x8]
  402cac:	mov	w9, #0xffffff              	// #16777215
  402cb0:	str	w9, [x10, #12]
  402cb4:	b	402d44 <ferror@plt+0x13d4>
  402cb8:	ldr	w8, [sp, #96]
  402cbc:	and	w8, w8, #0xf000
  402cc0:	cmp	w8, #0xa, lsl #12
  402cc4:	b.ne	402ce4 <ferror@plt+0x1374>  // b.any
  402cc8:	ldr	x8, [sp, #48]
  402ccc:	ldr	x0, [x8, #32]
  402cd0:	bl	403a54 <ferror@plt+0x20e4>
  402cd4:	ldr	x8, [sp, #48]
  402cd8:	ldr	x9, [x8]
  402cdc:	str	x0, [x9, #48]
  402ce0:	b	402d44 <ferror@plt+0x13d4>
  402ce4:	ldr	w8, [sp, #96]
  402ce8:	and	w8, w8, #0xf000
  402cec:	cmp	w8, #0x1, lsl #12
  402cf0:	b.eq	402d04 <ferror@plt+0x1394>  // b.none
  402cf4:	ldr	w8, [sp, #96]
  402cf8:	and	w8, w8, #0xf000
  402cfc:	cmp	w8, #0xc, lsl #12
  402d00:	b.ne	402d14 <ferror@plt+0x13a4>  // b.any
  402d04:	ldr	x8, [sp, #48]
  402d08:	ldr	x9, [x8]
  402d0c:	str	wzr, [x9, #12]
  402d10:	b	402d44 <ferror@plt+0x13d4>
  402d14:	ldr	x8, [sp, #112]
  402d18:	ldr	x9, [sp, #48]
  402d1c:	ldr	x10, [x9]
  402d20:	str	w8, [x10, #12]
  402d24:	ldr	x10, [x9]
  402d28:	ldr	w8, [x10, #12]
  402d2c:	and	w8, w8, #0xff000000
  402d30:	cbz	w8, 402d44 <ferror@plt+0x13d4>
  402d34:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402d38:	add	x8, x8, #0x2b0
  402d3c:	mov	w9, #0x1                   	// #1
  402d40:	str	w9, [x8]
  402d44:	ldr	w8, [sp, #96]
  402d48:	and	w8, w8, #0xf000
  402d4c:	cmp	w8, #0x8, lsl #12
  402d50:	b.eq	402d64 <ferror@plt+0x13f4>  // b.none
  402d54:	ldr	w8, [sp, #96]
  402d58:	and	w8, w8, #0xf000
  402d5c:	cmp	w8, #0xa, lsl #12
  402d60:	b.ne	402dd0 <ferror@plt+0x1460>  // b.any
  402d64:	ldr	x8, [sp, #48]
  402d68:	ldr	x9, [x8]
  402d6c:	ldr	w10, [x9, #12]
  402d70:	subs	w10, w10, #0x1
  402d74:	adrp	x9, 41b000 <ferror@plt+0x19690>
  402d78:	add	x9, x9, #0x268
  402d7c:	ldr	w11, [x9]
  402d80:	udiv	w10, w10, w11
  402d84:	add	w10, w10, #0x1
  402d88:	str	w10, [sp, #60]
  402d8c:	ldr	x9, [x8]
  402d90:	ldr	w10, [x9, #12]
  402d94:	cbz	w10, 402dd0 <ferror@plt+0x1460>
  402d98:	ldr	w8, [sp, #60]
  402d9c:	mov	w9, #0x1e                  	// #30
  402da0:	mul	w8, w9, w8
  402da4:	ldr	x10, [sp, #48]
  402da8:	ldr	x11, [x10]
  402dac:	ldr	w9, [x11, #12]
  402db0:	add	w8, w8, w9
  402db4:	add	w8, w8, #0x3
  402db8:	mov	w11, w8
  402dbc:	ubfx	x11, x11, #0, #32
  402dc0:	ldr	x12, [x10, #64]
  402dc4:	ldr	x13, [x12]
  402dc8:	add	x11, x13, x11
  402dcc:	str	x11, [x12]
  402dd0:	ldr	x8, [sp, #48]
  402dd4:	ldr	x9, [x8]
  402dd8:	ldr	x10, [x8, #72]
  402ddc:	str	x9, [x10]
  402de0:	ldr	x9, [x8]
  402de4:	add	x9, x9, #0x58
  402de8:	str	x9, [x8, #72]
  402dec:	ldr	w11, [sp, #76]
  402df0:	ldur	w12, [x29, #-44]
  402df4:	add	w11, w12, w11
  402df8:	stur	w11, [x29, #-44]
  402dfc:	ldur	w8, [x29, #-52]
  402e00:	add	w8, w8, #0x1
  402e04:	stur	w8, [x29, #-52]
  402e08:	b	402a34 <ferror@plt+0x10c4>
  402e0c:	ldr	x8, [sp, #48]
  402e10:	ldr	x0, [x8, #32]
  402e14:	bl	401830 <free@plt>
  402e18:	ldr	x8, [sp, #48]
  402e1c:	ldr	x0, [x8, #56]
  402e20:	bl	401830 <free@plt>
  402e24:	ldur	w0, [x29, #-44]
  402e28:	ldr	x28, [sp, #320]
  402e2c:	ldp	x29, x30, [sp, #304]
  402e30:	add	sp, sp, #0x150
  402e34:	ret
  402e38:	sub	sp, sp, #0x30
  402e3c:	stp	x29, x30, [sp, #32]
  402e40:	add	x29, sp, #0x20
  402e44:	stur	x0, [x29, #-8]
  402e48:	str	x1, [sp, #16]
  402e4c:	str	x2, [sp, #8]
  402e50:	ldr	x8, [sp, #16]
  402e54:	cbz	x8, 402ea8 <ferror@plt+0x1538>
  402e58:	ldr	x8, [sp, #16]
  402e5c:	ldr	w9, [x8, #12]
  402e60:	cbz	w9, 402e80 <ferror@plt+0x1510>
  402e64:	ldr	x8, [sp, #16]
  402e68:	ldr	x8, [x8, #48]
  402e6c:	cbz	x8, 402e80 <ferror@plt+0x1510>
  402e70:	ldur	x0, [x29, #-8]
  402e74:	ldr	x1, [sp, #16]
  402e78:	ldr	x2, [sp, #8]
  402e7c:	bl	403ac4 <ferror@plt+0x2154>
  402e80:	ldur	x0, [x29, #-8]
  402e84:	ldr	x8, [sp, #16]
  402e88:	ldr	x1, [x8, #80]
  402e8c:	ldr	x2, [sp, #8]
  402e90:	bl	402e38 <ferror@plt+0x14c8>
  402e94:	ldur	x0, [x29, #-8]
  402e98:	ldr	x8, [sp, #16]
  402e9c:	ldr	x1, [x8, #88]
  402ea0:	ldr	x2, [sp, #8]
  402ea4:	bl	402e38 <ferror@plt+0x14c8>
  402ea8:	ldp	x29, x30, [sp, #32]
  402eac:	add	sp, sp, #0x30
  402eb0:	ret
  402eb4:	adrp	x8, 41b000 <ferror@plt+0x19690>
  402eb8:	add	x8, x8, #0x268
  402ebc:	mov	w9, #0x4000000             	// #67108864
  402ec0:	mov	w10, #0xfffb                	// #65531
  402ec4:	movk	w10, #0x10ff, lsl #16
  402ec8:	ldr	w11, [x8]
  402ecc:	udiv	w9, w9, w11
  402ed0:	add	w0, w10, w9
  402ed4:	ret
  402ed8:	sub	sp, sp, #0x50
  402edc:	stp	x29, x30, [sp, #64]
  402ee0:	add	x29, sp, #0x40
  402ee4:	mov	w8, wzr
  402ee8:	adrp	x9, 41b000 <ferror@plt+0x19690>
  402eec:	add	x9, x9, #0x280
  402ef0:	stur	x0, [x29, #-8]
  402ef4:	stur	x1, [x29, #-16]
  402ef8:	stur	w2, [x29, #-20]
  402efc:	ldur	x0, [x29, #-8]
  402f00:	mov	w1, w8
  402f04:	str	x9, [sp, #24]
  402f08:	bl	4016b0 <open@plt>
  402f0c:	stur	w0, [x29, #-24]
  402f10:	ldur	w8, [x29, #-24]
  402f14:	cmp	w8, #0x0
  402f18:	cset	w8, ge  // ge = tcont
  402f1c:	tbnz	w8, #0, 402f44 <ferror@plt+0x15d4>
  402f20:	adrp	x0, 409000 <ferror@plt+0x7690>
  402f24:	add	x0, x0, #0x5c8
  402f28:	bl	401930 <gettext@plt>
  402f2c:	ldur	x2, [x29, #-8]
  402f30:	mov	w8, #0x8                   	// #8
  402f34:	str	x0, [sp, #16]
  402f38:	mov	w0, w8
  402f3c:	ldr	x1, [sp, #16]
  402f40:	bl	401950 <err@plt>
  402f44:	ldr	x8, [sp, #24]
  402f48:	ldrsw	x1, [x8]
  402f4c:	ldur	w4, [x29, #-24]
  402f50:	mov	x9, xzr
  402f54:	mov	x0, x9
  402f58:	mov	w2, #0x1                   	// #1
  402f5c:	mov	w3, #0x2                   	// #2
  402f60:	mov	x5, x9
  402f64:	bl	401810 <mmap@plt>
  402f68:	str	x0, [sp, #32]
  402f6c:	ldur	x8, [x29, #-16]
  402f70:	ldur	w10, [x29, #-20]
  402f74:	mov	w9, w10
  402f78:	add	x0, x8, x9
  402f7c:	ldr	x1, [sp, #32]
  402f80:	ldr	x8, [sp, #24]
  402f84:	ldrsw	x2, [x8]
  402f88:	bl	401590 <memcpy@plt>
  402f8c:	ldr	x0, [sp, #32]
  402f90:	ldr	x8, [sp, #24]
  402f94:	ldrsw	x1, [x8]
  402f98:	bl	401890 <munmap@plt>
  402f9c:	ldur	w10, [x29, #-24]
  402fa0:	mov	w0, w10
  402fa4:	bl	401760 <close@plt>
  402fa8:	cmp	w0, #0x0
  402fac:	cset	w10, ge  // ge = tcont
  402fb0:	tbnz	w10, #0, 402fd8 <ferror@plt+0x1668>
  402fb4:	adrp	x0, 409000 <ferror@plt+0x7690>
  402fb8:	add	x0, x0, #0xcdd
  402fbc:	bl	401930 <gettext@plt>
  402fc0:	ldur	x2, [x29, #-8]
  402fc4:	mov	w8, #0x8                   	// #8
  402fc8:	str	x0, [sp, #8]
  402fcc:	mov	w0, w8
  402fd0:	ldr	x1, [sp, #8]
  402fd4:	bl	401950 <err@plt>
  402fd8:	ldr	x8, [sp, #24]
  402fdc:	ldr	w9, [x8]
  402fe0:	and	w9, w9, #0x3
  402fe4:	cbz	w9, 40301c <ferror@plt+0x16ac>
  402fe8:	ldur	x8, [x29, #-16]
  402fec:	ldur	w9, [x29, #-20]
  402ff0:	mov	w10, w9
  402ff4:	add	x8, x8, x10
  402ff8:	ldr	x10, [sp, #24]
  402ffc:	ldrsw	x11, [x10]
  403000:	add	x8, x8, x11
  403004:	mov	w9, #0x0                   	// #0
  403008:	strb	w9, [x8]
  40300c:	ldr	w9, [x10]
  403010:	add	w9, w9, #0x1
  403014:	str	w9, [x10]
  403018:	b	402fd8 <ferror@plt+0x1668>
  40301c:	ldur	w8, [x29, #-20]
  403020:	ldr	x9, [sp, #24]
  403024:	ldr	w10, [x9]
  403028:	add	w0, w8, w10
  40302c:	ldp	x29, x30, [sp, #64]
  403030:	add	sp, sp, #0x50
  403034:	ret
  403038:	sub	sp, sp, #0x70
  40303c:	stp	x29, x30, [sp, #96]
  403040:	add	x29, sp, #0x60
  403044:	stur	x0, [x29, #-8]
  403048:	stur	x1, [x29, #-16]
  40304c:	stur	w2, [x29, #-20]
  403050:	mov	w8, wzr
  403054:	stur	w8, [x29, #-24]
  403058:	mov	w8, #0x40                  	// #64
  40305c:	stur	w8, [x29, #-28]
  403060:	ldursw	x9, [x29, #-28]
  403064:	lsl	x0, x9, #3
  403068:	bl	403950 <ferror@plt+0x1fe0>
  40306c:	stur	x0, [x29, #-40]
  403070:	b	403074 <ferror@plt+0x1704>
  403074:	ldur	w8, [x29, #-24]
  403078:	stur	w8, [x29, #-44]
  40307c:	b	403080 <ferror@plt+0x1710>
  403080:	ldur	x8, [x29, #-8]
  403084:	cbz	x8, 4032ec <ferror@plt+0x197c>
  403088:	b	40308c <ferror@plt+0x171c>
  40308c:	ldur	x8, [x29, #-16]
  403090:	ldur	w9, [x29, #-20]
  403094:	mov	w10, w9
  403098:	add	x8, x8, x10
  40309c:	str	x8, [sp, #40]
  4030a0:	ldur	x8, [x29, #-8]
  4030a4:	ldr	x0, [x8]
  4030a8:	bl	4015c0 <strlen@plt>
  4030ac:	str	x0, [sp, #32]
  4030b0:	ldur	w9, [x29, #-20]
  4030b4:	ldur	x8, [x29, #-8]
  4030b8:	str	w9, [x8, #76]
  4030bc:	ldur	x8, [x29, #-8]
  4030c0:	ldr	x10, [sp, #40]
  4030c4:	ldrh	w9, [x8, #8]
  4030c8:	mov	w8, w9
  4030cc:	ldr	w9, [x10, #8]
  4030d0:	mov	w0, w9
  4030d4:	ldr	x11, [x10]
  4030d8:	and	x11, x11, #0xffffffffffff0000
  4030dc:	orr	x8, x11, x8
  4030e0:	str	w0, [x10, #8]
  4030e4:	str	x8, [x10]
  4030e8:	ldur	x8, [x29, #-8]
  4030ec:	ldr	x10, [sp, #40]
  4030f0:	ldrh	w9, [x8, #16]
  4030f4:	mov	w8, w9
  4030f8:	ldr	w9, [x10, #8]
  4030fc:	mov	w1, w9
  403100:	ldr	x11, [x10]
  403104:	bfi	x11, x8, #16, #16
  403108:	str	w1, [x10, #8]
  40310c:	str	x11, [x10]
  403110:	ldur	x8, [x29, #-8]
  403114:	ldr	x10, [sp, #40]
  403118:	ldr	w9, [x8, #20]
  40311c:	mov	w8, w9
  403120:	ldr	w9, [x10, #8]
  403124:	mov	w2, w9
  403128:	ldr	x11, [x10]
  40312c:	bfi	x11, x8, #56, #8
  403130:	str	w2, [x10, #8]
  403134:	str	x11, [x10]
  403138:	ldur	x8, [x29, #-8]
  40313c:	ldr	w9, [x8, #12]
  403140:	ldr	x8, [sp, #40]
  403144:	ldr	w12, [x8, #8]
  403148:	mov	w3, w12
  40314c:	ldr	x10, [x8]
  403150:	and	w9, w9, #0xffffff
  403154:	mov	w4, w9
  403158:	bfi	x10, x4, #32, #24
  40315c:	str	w3, [x8, #8]
  403160:	str	x10, [x8]
  403164:	ldr	x8, [sp, #40]
  403168:	ldr	x10, [x8]
  40316c:	ldr	w9, [x8, #8]
  403170:	and	w9, w9, #0x3f
  403174:	mov	w4, w9
  403178:	str	x10, [x8]
  40317c:	str	w4, [x8, #8]
  403180:	ldur	w9, [x29, #-20]
  403184:	add	w9, w9, #0xc
  403188:	mov	w5, w9
  40318c:	stur	w5, [x29, #-20]
  403190:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403194:	ldr	x10, [x8, #520]
  403198:	add	x10, x10, #0x1
  40319c:	str	x10, [x8, #520]
  4031a0:	ldur	x8, [x29, #-16]
  4031a4:	ldur	w9, [x29, #-20]
  4031a8:	mov	w10, w9
  4031ac:	add	x0, x8, x10
  4031b0:	ldur	x8, [x29, #-8]
  4031b4:	ldr	x1, [x8]
  4031b8:	ldr	x2, [sp, #32]
  4031bc:	bl	401590 <memcpy@plt>
  4031c0:	b	4031c4 <ferror@plt+0x1854>
  4031c4:	ldrb	w8, [sp, #32]
  4031c8:	and	w8, w8, #0x3
  4031cc:	cbz	w8, 403200 <ferror@plt+0x1890>
  4031d0:	b	4031d4 <ferror@plt+0x1864>
  4031d4:	ldur	x8, [x29, #-16]
  4031d8:	ldur	w9, [x29, #-20]
  4031dc:	mov	w10, w9
  4031e0:	add	x8, x8, x10
  4031e4:	ldr	x10, [sp, #32]
  4031e8:	mov	w9, wzr
  4031ec:	strb	w9, [x8, x10]
  4031f0:	ldr	x8, [sp, #32]
  4031f4:	add	x8, x8, #0x1
  4031f8:	str	x8, [sp, #32]
  4031fc:	b	4031c4 <ferror@plt+0x1854>
  403200:	ldr	w8, [sp, #32]
  403204:	ldr	x9, [sp, #40]
  403208:	ldr	x10, [x9]
  40320c:	ldr	w11, [x9, #8]
  403210:	bfxil	w11, w8, #2, #6
  403214:	mov	w0, w11
  403218:	str	x10, [x9]
  40321c:	str	w0, [x9, #8]
  403220:	ldr	w8, [sp, #32]
  403224:	ldur	w11, [x29, #-20]
  403228:	add	w8, w11, w8
  40322c:	mov	w1, w8
  403230:	stur	w1, [x29, #-20]
  403234:	adrp	x9, 41b000 <ferror@plt+0x19690>
  403238:	ldr	w8, [x9, #660]
  40323c:	cbz	w8, 40325c <ferror@plt+0x18ec>
  403240:	b	403244 <ferror@plt+0x18d4>
  403244:	ldur	x8, [x29, #-8]
  403248:	ldr	x1, [x8]
  40324c:	adrp	x0, 409000 <ferror@plt+0x7690>
  403250:	add	x0, x0, #0xcf2
  403254:	bl	4018f0 <printf@plt>
  403258:	b	40325c <ferror@plt+0x18ec>
  40325c:	ldur	x8, [x29, #-8]
  403260:	ldr	x8, [x8, #80]
  403264:	cbz	x8, 4032c4 <ferror@plt+0x1954>
  403268:	b	40326c <ferror@plt+0x18fc>
  40326c:	ldur	w8, [x29, #-24]
  403270:	ldur	w9, [x29, #-28]
  403274:	subs	w8, w8, w9
  403278:	b.lt	4032a4 <ferror@plt+0x1934>  // b.tstop
  40327c:	b	403280 <ferror@plt+0x1910>
  403280:	ldur	w8, [x29, #-28]
  403284:	lsl	w8, w8, #1
  403288:	stur	w8, [x29, #-28]
  40328c:	ldur	x0, [x29, #-40]
  403290:	ldursw	x9, [x29, #-28]
  403294:	lsl	x1, x9, #3
  403298:	bl	403fa4 <ferror@plt+0x2634>
  40329c:	stur	x0, [x29, #-40]
  4032a0:	b	4032a4 <ferror@plt+0x1934>
  4032a4:	ldur	x8, [x29, #-8]
  4032a8:	ldur	x9, [x29, #-40]
  4032ac:	ldursw	x10, [x29, #-24]
  4032b0:	str	x8, [x9, x10, lsl #3]
  4032b4:	ldur	w11, [x29, #-24]
  4032b8:	add	w11, w11, #0x1
  4032bc:	stur	w11, [x29, #-24]
  4032c0:	b	4032c4 <ferror@plt+0x1954>
  4032c4:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4032c8:	ldr	w0, [x8, #600]
  4032cc:	ldr	x8, [sp, #40]
  4032d0:	mov	x1, x8
  4032d4:	mov	x2, x8
  4032d8:	bl	4048a8 <ferror@plt+0x2f38>
  4032dc:	ldur	x8, [x29, #-8]
  4032e0:	ldr	x8, [x8, #88]
  4032e4:	stur	x8, [x29, #-8]
  4032e8:	b	403080 <ferror@plt+0x1710>
  4032ec:	ldur	x8, [x29, #-40]
  4032f0:	ldursw	x9, [x29, #-44]
  4032f4:	add	x8, x8, x9, lsl #3
  4032f8:	str	x8, [sp, #24]
  4032fc:	ldur	x8, [x29, #-40]
  403300:	ldursw	x9, [x29, #-24]
  403304:	add	x8, x8, x9, lsl #3
  403308:	str	x8, [sp, #16]
  40330c:	b	403310 <ferror@plt+0x19a0>
  403310:	ldr	x8, [sp, #24]
  403314:	ldr	x9, [sp, #16]
  403318:	subs	x9, x9, #0x8
  40331c:	str	x9, [sp, #16]
  403320:	subs	x8, x8, x9
  403324:	b.cs	403360 <ferror@plt+0x19f0>  // b.hs, b.nlast
  403328:	b	40332c <ferror@plt+0x19bc>
  40332c:	ldr	x8, [sp, #24]
  403330:	ldr	x8, [x8]
  403334:	str	x8, [sp, #8]
  403338:	ldr	x8, [sp, #16]
  40333c:	ldr	x8, [x8]
  403340:	ldr	x9, [sp, #24]
  403344:	add	x10, x9, #0x8
  403348:	str	x10, [sp, #24]
  40334c:	str	x8, [x9]
  403350:	ldr	x8, [sp, #8]
  403354:	ldr	x9, [sp, #16]
  403358:	str	x8, [x9]
  40335c:	b	403310 <ferror@plt+0x19a0>
  403360:	ldur	w8, [x29, #-24]
  403364:	cbnz	w8, 403370 <ferror@plt+0x1a00>
  403368:	b	40336c <ferror@plt+0x19fc>
  40336c:	b	4033d8 <ferror@plt+0x1a68>
  403370:	ldur	w8, [x29, #-24]
  403374:	subs	w8, w8, #0x1
  403378:	stur	w8, [x29, #-24]
  40337c:	ldur	x9, [x29, #-40]
  403380:	ldursw	x10, [x29, #-24]
  403384:	ldr	x9, [x9, x10, lsl #3]
  403388:	stur	x9, [x29, #-8]
  40338c:	ldur	x0, [x29, #-8]
  403390:	ldur	x1, [x29, #-16]
  403394:	ldur	w8, [x29, #-20]
  403398:	mov	w2, w8
  40339c:	bl	403ffc <ferror@plt+0x268c>
  4033a0:	adrp	x9, 41b000 <ferror@plt+0x19690>
  4033a4:	ldr	w8, [x9, #660]
  4033a8:	cbz	w8, 4033c8 <ferror@plt+0x1a58>
  4033ac:	b	4033b0 <ferror@plt+0x1a40>
  4033b0:	ldur	x8, [x29, #-8]
  4033b4:	ldr	x1, [x8]
  4033b8:	adrp	x0, 409000 <ferror@plt+0x7690>
  4033bc:	add	x0, x0, #0xcf8
  4033c0:	bl	4018f0 <printf@plt>
  4033c4:	b	4033c8 <ferror@plt+0x1a58>
  4033c8:	ldur	x8, [x29, #-8]
  4033cc:	ldr	x8, [x8, #80]
  4033d0:	stur	x8, [x29, #-8]
  4033d4:	b	403074 <ferror@plt+0x1704>
  4033d8:	ldur	x0, [x29, #-40]
  4033dc:	bl	401830 <free@plt>
  4033e0:	ldur	w0, [x29, #-20]
  4033e4:	ldp	x29, x30, [sp, #96]
  4033e8:	add	sp, sp, #0x70
  4033ec:	ret
  4033f0:	sub	sp, sp, #0x30
  4033f4:	stp	x29, x30, [sp, #32]
  4033f8:	add	x29, sp, #0x20
  4033fc:	stur	x0, [x29, #-8]
  403400:	str	x1, [sp, #16]
  403404:	str	w2, [sp, #12]
  403408:	ldur	x8, [x29, #-8]
  40340c:	str	x8, [sp]
  403410:	ldr	x8, [sp]
  403414:	cbz	x8, 4034f8 <ferror@plt+0x1b88>
  403418:	ldr	x8, [sp]
  40341c:	ldr	x8, [x8, #48]
  403420:	cbz	x8, 4034c4 <ferror@plt+0x1b54>
  403424:	ldr	x8, [sp]
  403428:	ldr	x8, [x8, #64]
  40342c:	cbz	x8, 403464 <ferror@plt+0x1af4>
  403430:	ldr	x0, [sp]
  403434:	ldr	x1, [sp, #16]
  403438:	ldr	x8, [sp]
  40343c:	ldr	x8, [x8, #64]
  403440:	ldr	w9, [x8, #72]
  403444:	mov	w2, w9
  403448:	bl	403ffc <ferror@plt+0x268c>
  40344c:	ldr	x8, [sp]
  403450:	ldr	x8, [x8, #64]
  403454:	ldr	w9, [x8, #72]
  403458:	ldr	x8, [sp]
  40345c:	str	w9, [x8, #72]
  403460:	b	4034c0 <ferror@plt+0x1b50>
  403464:	ldr	x8, [sp]
  403468:	ldr	w9, [x8, #12]
  40346c:	cbz	w9, 4034c0 <ferror@plt+0x1b50>
  403470:	ldr	x0, [sp]
  403474:	ldr	x1, [sp, #16]
  403478:	ldr	w8, [sp, #12]
  40347c:	mov	w2, w8
  403480:	bl	403ffc <ferror@plt+0x268c>
  403484:	ldr	w8, [sp, #12]
  403488:	ldr	x9, [sp]
  40348c:	str	w8, [x9, #72]
  403490:	ldr	x0, [sp, #16]
  403494:	ldr	w1, [sp, #12]
  403498:	ldr	x9, [sp]
  40349c:	ldr	x2, [x9]
  4034a0:	ldr	x9, [sp]
  4034a4:	ldr	x3, [x9, #48]
  4034a8:	ldr	x9, [sp]
  4034ac:	ldr	w4, [x9, #12]
  4034b0:	ldr	x9, [sp]
  4034b4:	ldr	w5, [x9, #8]
  4034b8:	bl	4040bc <ferror@plt+0x274c>
  4034bc:	str	w0, [sp, #12]
  4034c0:	b	4034e8 <ferror@plt+0x1b78>
  4034c4:	ldr	x8, [sp]
  4034c8:	ldr	x8, [x8, #80]
  4034cc:	cbz	x8, 4034e8 <ferror@plt+0x1b78>
  4034d0:	ldr	x8, [sp]
  4034d4:	ldr	x0, [x8, #80]
  4034d8:	ldr	x1, [sp, #16]
  4034dc:	ldr	w2, [sp, #12]
  4034e0:	bl	4033f0 <ferror@plt+0x1a80>
  4034e4:	str	w0, [sp, #12]
  4034e8:	ldr	x8, [sp]
  4034ec:	ldr	x8, [x8, #88]
  4034f0:	str	x8, [sp]
  4034f4:	b	403410 <ferror@plt+0x1aa0>
  4034f8:	ldr	w0, [sp, #12]
  4034fc:	ldp	x29, x30, [sp, #32]
  403500:	add	sp, sp, #0x30
  403504:	ret
  403508:	sub	sp, sp, #0x50
  40350c:	stp	x29, x30, [sp, #64]
  403510:	add	x29, sp, #0x40
  403514:	stur	x0, [x29, #-8]
  403518:	stur	x1, [x29, #-16]
  40351c:	stur	w2, [x29, #-20]
  403520:	ldur	x8, [x29, #-16]
  403524:	str	x8, [sp, #32]
  403528:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40352c:	ldr	w9, [x8, #640]
  403530:	add	w9, w9, #0x4c
  403534:	mov	w0, w9
  403538:	str	w0, [sp, #28]
  40353c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403540:	ldr	w9, [x8, #656]
  403544:	cbz	w9, 403564 <ferror@plt+0x1bf4>
  403548:	b	40354c <ferror@plt+0x1bdc>
  40354c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403550:	ldr	w9, [x8, #656]
  403554:	ldr	w10, [sp, #28]
  403558:	add	w9, w10, w9
  40355c:	str	w9, [sp, #28]
  403560:	b	403564 <ferror@plt+0x1bf4>
  403564:	ldr	x8, [sp, #32]
  403568:	mov	w9, #0x3d45                	// #15685
  40356c:	movk	w9, #0x28cd, lsl #16
  403570:	str	w9, [x8]
  403574:	ldr	x8, [sp, #32]
  403578:	mov	w9, #0x3                   	// #3
  40357c:	str	w9, [x8, #8]
  403580:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403584:	ldr	w9, [x8, #664]
  403588:	cbz	w9, 4035a4 <ferror@plt+0x1c34>
  40358c:	b	403590 <ferror@plt+0x1c20>
  403590:	ldr	x8, [sp, #32]
  403594:	ldr	w9, [x8, #8]
  403598:	orr	w9, w9, #0x100
  40359c:	str	w9, [x8, #8]
  4035a0:	b	4035a4 <ferror@plt+0x1c34>
  4035a4:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4035a8:	ldr	w9, [x8, #640]
  4035ac:	subs	w9, w9, #0x1
  4035b0:	b.lt	4035cc <ferror@plt+0x1c5c>  // b.tstop
  4035b4:	b	4035b8 <ferror@plt+0x1c48>
  4035b8:	ldr	x8, [sp, #32]
  4035bc:	ldr	w9, [x8, #8]
  4035c0:	orr	w9, w9, #0x400
  4035c4:	str	w9, [x8, #8]
  4035c8:	b	4035cc <ferror@plt+0x1c5c>
  4035cc:	ldur	w8, [x29, #-20]
  4035d0:	ldr	x9, [sp, #32]
  4035d4:	str	w8, [x9, #4]
  4035d8:	ldr	x9, [sp, #32]
  4035dc:	adrp	x10, 409000 <ferror@plt+0x7690>
  4035e0:	add	x10, x10, #0xd6a
  4035e4:	ldr	q0, [x10]
  4035e8:	str	q0, [x9, #16]
  4035ec:	mov	x9, xzr
  4035f0:	mov	w0, wzr
  4035f4:	str	w0, [sp, #24]
  4035f8:	mov	x0, x9
  4035fc:	mov	x1, x9
  403600:	ldr	w2, [sp, #24]
  403604:	str	x9, [sp, #16]
  403608:	bl	401650 <crc32@plt>
  40360c:	ldr	x9, [sp, #32]
  403610:	str	w0, [x9, #32]
  403614:	adrp	x9, 41b000 <ferror@plt+0x19690>
  403618:	ldr	w8, [x9, #624]
  40361c:	ldr	x9, [sp, #32]
  403620:	str	w8, [x9, #36]
  403624:	adrp	x9, 41b000 <ferror@plt+0x19690>
  403628:	ldr	x9, [x9, #608]
  40362c:	ldr	x10, [sp, #32]
  403630:	str	w9, [x10, #40]
  403634:	adrp	x10, 41b000 <ferror@plt+0x19690>
  403638:	ldr	x10, [x10, #520]
  40363c:	ldr	x11, [sp, #32]
  403640:	str	w10, [x11, #44]
  403644:	ldr	x11, [sp, #32]
  403648:	ldr	x12, [sp, #16]
  40364c:	str	x12, [x11, #56]
  403650:	str	x12, [x11, #48]
  403654:	adrp	x11, 41b000 <ferror@plt+0x19690>
  403658:	ldr	x11, [x11, #648]
  40365c:	cbz	x11, 403684 <ferror@plt+0x1d14>
  403660:	b	403664 <ferror@plt+0x1cf4>
  403664:	ldr	x8, [sp, #32]
  403668:	add	x0, x8, #0x30
  40366c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403670:	ldr	x1, [x8, #648]
  403674:	mov	w9, #0x10                  	// #16
  403678:	mov	w2, w9
  40367c:	bl	4044b0 <ferror@plt+0x2b40>
  403680:	b	4036a4 <ferror@plt+0x1d34>
  403684:	ldr	x8, [sp, #32]
  403688:	add	x0, x8, #0x30
  40368c:	adrp	x1, 409000 <ferror@plt+0x7690>
  403690:	add	x1, x1, #0xd7b
  403694:	mov	w9, #0x10                  	// #16
  403698:	mov	w2, w9
  40369c:	bl	4044b0 <ferror@plt+0x2b40>
  4036a0:	b	4036a4 <ferror@plt+0x1d34>
  4036a4:	ldur	x8, [x29, #-8]
  4036a8:	ldr	x9, [sp, #32]
  4036ac:	ldrh	w10, [x8, #8]
  4036b0:	mov	w8, w10
  4036b4:	ldr	w10, [x9, #72]
  4036b8:	mov	w0, w10
  4036bc:	ldr	x11, [x9, #64]
  4036c0:	and	x11, x11, #0xffffffffffff0000
  4036c4:	orr	x8, x11, x8
  4036c8:	str	w0, [x9, #72]
  4036cc:	str	x8, [x9, #64]
  4036d0:	ldur	x8, [x29, #-8]
  4036d4:	ldr	x9, [sp, #32]
  4036d8:	ldrh	w10, [x8, #16]
  4036dc:	mov	w8, w10
  4036e0:	ldr	w10, [x9, #72]
  4036e4:	mov	w1, w10
  4036e8:	ldr	x11, [x9, #64]
  4036ec:	bfi	x11, x8, #16, #16
  4036f0:	str	w1, [x9, #72]
  4036f4:	str	x11, [x9, #64]
  4036f8:	ldur	x8, [x29, #-8]
  4036fc:	ldr	x9, [sp, #32]
  403700:	ldr	w10, [x8, #20]
  403704:	mov	w8, w10
  403708:	ldr	w10, [x9, #72]
  40370c:	mov	w2, w10
  403710:	ldr	x11, [x9, #64]
  403714:	bfi	x11, x8, #56, #8
  403718:	str	w2, [x9, #72]
  40371c:	str	x11, [x9, #64]
  403720:	ldur	x8, [x29, #-8]
  403724:	ldr	w10, [x8, #12]
  403728:	ldr	x8, [sp, #32]
  40372c:	ldr	w12, [x8, #72]
  403730:	mov	w3, w12
  403734:	ldr	x9, [x8, #64]
  403738:	and	w10, w10, #0xffffff
  40373c:	mov	w4, w10
  403740:	bfi	x9, x4, #32, #24
  403744:	str	w3, [x8, #72]
  403748:	str	x9, [x8, #64]
  40374c:	ldr	w10, [sp, #28]
  403750:	ldr	x8, [sp, #32]
  403754:	ldr	x9, [x8, #64]
  403758:	ldr	w12, [x8, #72]
  40375c:	lsl	w10, w10, #4
  403760:	bfxil	w10, w12, #0, #6
  403764:	mov	w4, w10
  403768:	str	x9, [x8, #64]
  40376c:	str	w4, [x8, #72]
  403770:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403774:	ldr	w0, [x8, #600]
  403778:	ldr	x1, [sp, #32]
  40377c:	str	x8, [sp, #8]
  403780:	bl	404598 <ferror@plt+0x2c28>
  403784:	ldr	x8, [sp, #8]
  403788:	ldr	w0, [x8, #600]
  40378c:	ldr	x9, [sp, #32]
  403790:	add	x9, x9, #0x40
  403794:	mov	x1, x9
  403798:	mov	x2, x9
  40379c:	bl	4048a8 <ferror@plt+0x2f38>
  4037a0:	ldr	w0, [sp, #28]
  4037a4:	ldp	x29, x30, [sp, #64]
  4037a8:	add	sp, sp, #0x50
  4037ac:	ret
  4037b0:	sub	sp, sp, #0x20
  4037b4:	stp	x29, x30, [sp, #16]
  4037b8:	add	x29, sp, #0x10
  4037bc:	str	w0, [sp, #8]
  4037c0:	ldr	w0, [sp, #8]
  4037c4:	bl	401690 <fsync@plt>
  4037c8:	cmp	w0, #0x0
  4037cc:	cset	w8, ne  // ne = any
  4037d0:	and	w8, w8, #0x1
  4037d4:	str	w8, [sp, #4]
  4037d8:	ldr	w0, [sp, #8]
  4037dc:	bl	401760 <close@plt>
  4037e0:	cmp	w0, #0x0
  4037e4:	cset	w8, ne  // ne = any
  4037e8:	and	w8, w8, #0x1
  4037ec:	str	w8, [sp]
  4037f0:	ldr	w8, [sp, #4]
  4037f4:	cbnz	w8, 403800 <ferror@plt+0x1e90>
  4037f8:	ldr	w8, [sp]
  4037fc:	cbz	w8, 40380c <ferror@plt+0x1e9c>
  403800:	mov	w8, #0xffffffff            	// #-1
  403804:	stur	w8, [x29, #-4]
  403808:	b	403810 <ferror@plt+0x1ea0>
  40380c:	stur	wzr, [x29, #-4]
  403810:	ldur	w0, [x29, #-4]
  403814:	ldp	x29, x30, [sp, #16]
  403818:	add	sp, sp, #0x20
  40381c:	ret
  403820:	stp	x29, x30, [sp, #-16]!
  403824:	mov	x29, sp
  403828:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40382c:	add	x8, x8, #0x240
  403830:	ldr	x0, [x8]
  403834:	bl	4038a8 <ferror@plt+0x1f38>
  403838:	cbz	w0, 403884 <ferror@plt+0x1f14>
  40383c:	bl	401910 <__errno_location@plt>
  403840:	ldr	w8, [x0]
  403844:	cmp	w8, #0x20
  403848:	b.eq	403884 <ferror@plt+0x1f14>  // b.none
  40384c:	bl	401910 <__errno_location@plt>
  403850:	ldr	w8, [x0]
  403854:	cbz	w8, 40386c <ferror@plt+0x1efc>
  403858:	adrp	x0, 409000 <ferror@plt+0x7690>
  40385c:	add	x0, x0, #0x8be
  403860:	bl	401930 <gettext@plt>
  403864:	bl	4017f0 <warn@plt>
  403868:	b	40387c <ferror@plt+0x1f0c>
  40386c:	adrp	x0, 409000 <ferror@plt+0x7690>
  403870:	add	x0, x0, #0x8be
  403874:	bl	401930 <gettext@plt>
  403878:	bl	4018c0 <warnx@plt>
  40387c:	mov	w0, #0x8                   	// #8
  403880:	bl	4015a0 <_exit@plt>
  403884:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403888:	add	x8, x8, #0x228
  40388c:	ldr	x0, [x8]
  403890:	bl	4038a8 <ferror@plt+0x1f38>
  403894:	cbz	w0, 4038a0 <ferror@plt+0x1f30>
  403898:	mov	w0, #0x8                   	// #8
  40389c:	bl	4015a0 <_exit@plt>
  4038a0:	ldp	x29, x30, [sp], #16
  4038a4:	ret
  4038a8:	sub	sp, sp, #0x30
  4038ac:	stp	x29, x30, [sp, #32]
  4038b0:	add	x29, sp, #0x20
  4038b4:	str	x0, [sp, #16]
  4038b8:	bl	401910 <__errno_location@plt>
  4038bc:	str	wzr, [x0]
  4038c0:	ldr	x0, [sp, #16]
  4038c4:	bl	401970 <ferror@plt>
  4038c8:	cbnz	w0, 4038d8 <ferror@plt+0x1f68>
  4038cc:	ldr	x0, [sp, #16]
  4038d0:	bl	4018a0 <fflush@plt>
  4038d4:	cbz	w0, 4038dc <ferror@plt+0x1f6c>
  4038d8:	b	403924 <ferror@plt+0x1fb4>
  4038dc:	ldr	x0, [sp, #16]
  4038e0:	bl	401680 <fileno@plt>
  4038e4:	str	w0, [sp, #12]
  4038e8:	cmp	w0, #0x0
  4038ec:	cset	w8, lt  // lt = tstop
  4038f0:	tbnz	w8, #0, 403918 <ferror@plt+0x1fa8>
  4038f4:	ldr	w0, [sp, #12]
  4038f8:	bl	4015f0 <dup@plt>
  4038fc:	str	w0, [sp, #12]
  403900:	cmp	w0, #0x0
  403904:	cset	w8, lt  // lt = tstop
  403908:	tbnz	w8, #0, 403918 <ferror@plt+0x1fa8>
  40390c:	ldr	w0, [sp, #12]
  403910:	bl	401760 <close@plt>
  403914:	cbz	w0, 40391c <ferror@plt+0x1fac>
  403918:	b	403924 <ferror@plt+0x1fb4>
  40391c:	stur	wzr, [x29, #-4]
  403920:	b	403940 <ferror@plt+0x1fd0>
  403924:	bl	401910 <__errno_location@plt>
  403928:	ldr	w8, [x0]
  40392c:	mov	w9, #0xffffffff            	// #-1
  403930:	mov	w10, wzr
  403934:	cmp	w8, #0x9
  403938:	csel	w8, w10, w9, eq  // eq = none
  40393c:	stur	w8, [x29, #-4]
  403940:	ldur	w0, [x29, #-4]
  403944:	ldp	x29, x30, [sp, #32]
  403948:	add	sp, sp, #0x30
  40394c:	ret
  403950:	sub	sp, sp, #0x20
  403954:	stp	x29, x30, [sp, #16]
  403958:	add	x29, sp, #0x10
  40395c:	str	x0, [sp, #8]
  403960:	ldr	x0, [sp, #8]
  403964:	bl	4016a0 <malloc@plt>
  403968:	str	x0, [sp]
  40396c:	ldr	x8, [sp]
  403970:	cbnz	x8, 403990 <ferror@plt+0x2020>
  403974:	ldr	x8, [sp, #8]
  403978:	cbz	x8, 403990 <ferror@plt+0x2020>
  40397c:	ldr	x2, [sp, #8]
  403980:	mov	w0, #0x8                   	// #8
  403984:	adrp	x1, 409000 <ferror@plt+0x7690>
  403988:	add	x1, x1, #0xc1e
  40398c:	bl	401950 <err@plt>
  403990:	ldr	x0, [sp]
  403994:	ldp	x29, x30, [sp, #16]
  403998:	add	sp, sp, #0x20
  40399c:	ret
  4039a0:	sub	sp, sp, #0x20
  4039a4:	stp	x29, x30, [sp, #16]
  4039a8:	add	x29, sp, #0x10
  4039ac:	str	x0, [sp, #8]
  4039b0:	str	x1, [sp]
  4039b4:	ldr	x8, [sp, #8]
  4039b8:	ldr	x8, [x8]
  4039bc:	add	x0, x8, #0x13
  4039c0:	ldr	x8, [sp]
  4039c4:	ldr	x8, [x8]
  4039c8:	add	x1, x8, #0x13
  4039cc:	bl	4017e0 <strcmp@plt>
  4039d0:	ldp	x29, x30, [sp, #16]
  4039d4:	add	sp, sp, #0x20
  4039d8:	ret
  4039dc:	sub	sp, sp, #0x30
  4039e0:	stp	x29, x30, [sp, #32]
  4039e4:	add	x29, sp, #0x20
  4039e8:	stur	x0, [x29, #-8]
  4039ec:	str	x1, [sp, #16]
  4039f0:	ldur	x8, [x29, #-8]
  4039f4:	cbz	x8, 4039fc <ferror@plt+0x208c>
  4039f8:	b	403a1c <ferror@plt+0x20ac>
  4039fc:	adrp	x0, 409000 <ferror@plt+0x7690>
  403a00:	add	x0, x0, #0xc54
  403a04:	adrp	x1, 409000 <ferror@plt+0x7690>
  403a08:	add	x1, x1, #0xc58
  403a0c:	mov	w2, #0x58                  	// #88
  403a10:	adrp	x3, 409000 <ferror@plt+0x7690>
  403a14:	add	x3, x3, #0xc6b
  403a18:	bl	401900 <__assert_fail@plt>
  403a1c:	ldur	x0, [x29, #-8]
  403a20:	ldr	x1, [sp, #16]
  403a24:	bl	401860 <strndup@plt>
  403a28:	str	x0, [sp, #8]
  403a2c:	ldr	x8, [sp, #8]
  403a30:	cbnz	x8, 403a44 <ferror@plt+0x20d4>
  403a34:	mov	w0, #0x8                   	// #8
  403a38:	adrp	x1, 409000 <ferror@plt+0x7690>
  403a3c:	add	x1, x1, #0xc90
  403a40:	bl	401950 <err@plt>
  403a44:	ldr	x0, [sp, #8]
  403a48:	ldp	x29, x30, [sp, #32]
  403a4c:	add	sp, sp, #0x30
  403a50:	ret
  403a54:	sub	sp, sp, #0x20
  403a58:	stp	x29, x30, [sp, #16]
  403a5c:	add	x29, sp, #0x10
  403a60:	str	x0, [sp, #8]
  403a64:	ldr	x8, [sp, #8]
  403a68:	cbz	x8, 403a70 <ferror@plt+0x2100>
  403a6c:	b	403a90 <ferror@plt+0x2120>
  403a70:	adrp	x0, 409000 <ferror@plt+0x7690>
  403a74:	add	x0, x0, #0xc54
  403a78:	adrp	x1, 409000 <ferror@plt+0x7690>
  403a7c:	add	x1, x1, #0xc58
  403a80:	mov	w2, #0x4a                  	// #74
  403a84:	adrp	x3, 409000 <ferror@plt+0x7690>
  403a88:	add	x3, x3, #0xca8
  403a8c:	bl	401900 <__assert_fail@plt>
  403a90:	ldr	x0, [sp, #8]
  403a94:	bl	401750 <strdup@plt>
  403a98:	str	x0, [sp]
  403a9c:	ldr	x8, [sp]
  403aa0:	cbnz	x8, 403ab4 <ferror@plt+0x2144>
  403aa4:	mov	w0, #0x8                   	// #8
  403aa8:	adrp	x1, 409000 <ferror@plt+0x7690>
  403aac:	add	x1, x1, #0xc90
  403ab0:	bl	401950 <err@plt>
  403ab4:	ldr	x0, [sp]
  403ab8:	ldp	x29, x30, [sp, #16]
  403abc:	add	sp, sp, #0x20
  403ac0:	ret
  403ac4:	sub	sp, sp, #0x40
  403ac8:	stp	x29, x30, [sp, #48]
  403acc:	add	x29, sp, #0x30
  403ad0:	stur	x0, [x29, #-16]
  403ad4:	str	x1, [sp, #24]
  403ad8:	str	x2, [sp, #16]
  403adc:	ldur	x8, [x29, #-16]
  403ae0:	ldr	x9, [sp, #24]
  403ae4:	cmp	x8, x9
  403ae8:	b.ne	403af8 <ferror@plt+0x2188>  // b.any
  403aec:	mov	w8, #0x1                   	// #1
  403af0:	stur	w8, [x29, #-4]
  403af4:	b	403c20 <ferror@plt+0x22b0>
  403af8:	ldur	x8, [x29, #-16]
  403afc:	cbnz	x8, 403b08 <ferror@plt+0x2198>
  403b00:	stur	wzr, [x29, #-4]
  403b04:	b	403c20 <ferror@plt+0x22b0>
  403b08:	ldur	x8, [x29, #-16]
  403b0c:	ldr	w9, [x8, #12]
  403b10:	ldr	x8, [sp, #24]
  403b14:	ldr	w10, [x8, #12]
  403b18:	cmp	w9, w10
  403b1c:	b.ne	403bd4 <ferror@plt+0x2264>  // b.any
  403b20:	ldur	x8, [x29, #-16]
  403b24:	ldr	x8, [x8, #48]
  403b28:	cbz	x8, 403bd4 <ferror@plt+0x2264>
  403b2c:	ldur	x8, [x29, #-16]
  403b30:	ldrb	w9, [x8, #40]
  403b34:	cbnz	w9, 403b40 <ferror@plt+0x21d0>
  403b38:	ldur	x0, [x29, #-16]
  403b3c:	bl	403c30 <ferror@plt+0x22c0>
  403b40:	ldr	x8, [sp, #24]
  403b44:	ldrb	w9, [x8, #40]
  403b48:	cbnz	w9, 403b54 <ferror@plt+0x21e4>
  403b4c:	ldr	x0, [sp, #24]
  403b50:	bl	403c30 <ferror@plt+0x22c0>
  403b54:	ldur	x8, [x29, #-16]
  403b58:	ldrb	w9, [x8, #40]
  403b5c:	and	w9, w9, #0x1
  403b60:	cbz	w9, 403bd4 <ferror@plt+0x2264>
  403b64:	ldr	x8, [sp, #24]
  403b68:	ldrb	w9, [x8, #40]
  403b6c:	and	w9, w9, #0x1
  403b70:	cbz	w9, 403bd4 <ferror@plt+0x2264>
  403b74:	ldur	x8, [x29, #-16]
  403b78:	add	x0, x8, #0x18
  403b7c:	ldr	x8, [sp, #24]
  403b80:	add	x1, x8, #0x18
  403b84:	mov	x2, #0x10                  	// #16
  403b88:	bl	4017c0 <memcmp@plt>
  403b8c:	cbnz	w0, 403bd4 <ferror@plt+0x2264>
  403b90:	ldur	x0, [x29, #-16]
  403b94:	ldr	x1, [sp, #24]
  403b98:	bl	403ce4 <ferror@plt+0x2374>
  403b9c:	cbz	w0, 403bd4 <ferror@plt+0x2264>
  403ba0:	ldur	x8, [x29, #-16]
  403ba4:	ldr	x9, [sp, #24]
  403ba8:	str	x8, [x9, #64]
  403bac:	ldr	x8, [sp, #24]
  403bb0:	ldr	w10, [x8, #12]
  403bb4:	mov	w8, w10
  403bb8:	ldr	x9, [sp, #16]
  403bbc:	ldr	x11, [x9]
  403bc0:	subs	x8, x11, x8
  403bc4:	str	x8, [x9]
  403bc8:	mov	w10, #0x1                   	// #1
  403bcc:	stur	w10, [x29, #-4]
  403bd0:	b	403c20 <ferror@plt+0x22b0>
  403bd4:	ldur	x8, [x29, #-16]
  403bd8:	ldr	x0, [x8, #80]
  403bdc:	ldr	x1, [sp, #24]
  403be0:	ldr	x2, [sp, #16]
  403be4:	bl	403ac4 <ferror@plt+0x2154>
  403be8:	mov	w9, #0x1                   	// #1
  403bec:	str	w9, [sp, #12]
  403bf0:	cbnz	w0, 403c14 <ferror@plt+0x22a4>
  403bf4:	ldur	x8, [x29, #-16]
  403bf8:	ldr	x0, [x8, #88]
  403bfc:	ldr	x1, [sp, #24]
  403c00:	ldr	x2, [sp, #16]
  403c04:	bl	403ac4 <ferror@plt+0x2154>
  403c08:	cmp	w0, #0x0
  403c0c:	cset	w9, ne  // ne = any
  403c10:	str	w9, [sp, #12]
  403c14:	ldr	w8, [sp, #12]
  403c18:	and	w8, w8, #0x1
  403c1c:	stur	w8, [x29, #-4]
  403c20:	ldur	w0, [x29, #-4]
  403c24:	ldp	x29, x30, [sp, #48]
  403c28:	add	sp, sp, #0x40
  403c2c:	ret
  403c30:	sub	sp, sp, #0x80
  403c34:	stp	x29, x30, [sp, #112]
  403c38:	add	x29, sp, #0x70
  403c3c:	stur	x0, [x29, #-8]
  403c40:	ldur	x8, [x29, #-8]
  403c44:	ldr	x0, [x8, #48]
  403c48:	ldur	x8, [x29, #-8]
  403c4c:	ldr	w1, [x8, #12]
  403c50:	ldur	x8, [x29, #-8]
  403c54:	ldr	w2, [x8, #8]
  403c58:	bl	403de4 <ferror@plt+0x2474>
  403c5c:	stur	x0, [x29, #-16]
  403c60:	ldur	x8, [x29, #-16]
  403c64:	cbnz	x8, 403c7c <ferror@plt+0x230c>
  403c68:	ldur	x8, [x29, #-8]
  403c6c:	ldrb	w9, [x8, #40]
  403c70:	orr	w9, w9, #0x2
  403c74:	strb	w9, [x8, #40]
  403c78:	b	403cd8 <ferror@plt+0x2368>
  403c7c:	add	x8, sp, #0x8
  403c80:	mov	x0, x8
  403c84:	str	x8, [sp]
  403c88:	bl	4048e4 <ferror@plt+0x2f74>
  403c8c:	ldur	x1, [x29, #-16]
  403c90:	ldur	x8, [x29, #-8]
  403c94:	ldr	w2, [x8, #12]
  403c98:	ldr	x0, [sp]
  403c9c:	bl	404944 <ferror@plt+0x2fd4>
  403ca0:	ldur	x8, [x29, #-8]
  403ca4:	add	x0, x8, #0x18
  403ca8:	ldr	x1, [sp]
  403cac:	bl	406640 <ferror@plt+0x4cd0>
  403cb0:	ldur	x0, [x29, #-16]
  403cb4:	ldur	x8, [x29, #-8]
  403cb8:	ldr	w1, [x8, #12]
  403cbc:	ldur	x8, [x29, #-8]
  403cc0:	ldr	w2, [x8, #8]
  403cc4:	bl	403f54 <ferror@plt+0x25e4>
  403cc8:	ldur	x8, [x29, #-8]
  403ccc:	ldrb	w9, [x8, #40]
  403cd0:	orr	w9, w9, #0x1
  403cd4:	strb	w9, [x8, #40]
  403cd8:	ldp	x29, x30, [sp, #112]
  403cdc:	add	sp, sp, #0x80
  403ce0:	ret
  403ce4:	sub	sp, sp, #0x40
  403ce8:	stp	x29, x30, [sp, #48]
  403cec:	add	x29, sp, #0x30
  403cf0:	stur	x0, [x29, #-16]
  403cf4:	str	x1, [sp, #24]
  403cf8:	ldur	x8, [x29, #-16]
  403cfc:	ldr	x0, [x8, #48]
  403d00:	ldur	x8, [x29, #-16]
  403d04:	ldr	w1, [x8, #12]
  403d08:	ldur	x8, [x29, #-16]
  403d0c:	ldr	w2, [x8, #8]
  403d10:	bl	403de4 <ferror@plt+0x2474>
  403d14:	str	x0, [sp, #16]
  403d18:	ldr	x8, [sp, #16]
  403d1c:	cbnz	x8, 403d28 <ferror@plt+0x23b8>
  403d20:	stur	wzr, [x29, #-4]
  403d24:	b	403dd4 <ferror@plt+0x2464>
  403d28:	ldr	x8, [sp, #24]
  403d2c:	ldr	x0, [x8, #48]
  403d30:	ldr	x8, [sp, #24]
  403d34:	ldr	w1, [x8, #12]
  403d38:	ldr	x8, [sp, #24]
  403d3c:	ldr	w2, [x8, #8]
  403d40:	bl	403de4 <ferror@plt+0x2474>
  403d44:	str	x0, [sp, #8]
  403d48:	ldr	x8, [sp, #8]
  403d4c:	cbnz	x8, 403d70 <ferror@plt+0x2400>
  403d50:	ldr	x0, [sp, #16]
  403d54:	ldur	x8, [x29, #-16]
  403d58:	ldr	w1, [x8, #12]
  403d5c:	ldur	x8, [x29, #-16]
  403d60:	ldr	w2, [x8, #8]
  403d64:	bl	403f54 <ferror@plt+0x25e4>
  403d68:	stur	wzr, [x29, #-4]
  403d6c:	b	403dd4 <ferror@plt+0x2464>
  403d70:	ldr	x0, [sp, #16]
  403d74:	ldr	x1, [sp, #8]
  403d78:	ldur	x8, [x29, #-16]
  403d7c:	ldr	w9, [x8, #12]
  403d80:	mov	w2, w9
  403d84:	bl	4017c0 <memcmp@plt>
  403d88:	cmp	w0, #0x0
  403d8c:	cset	w9, ne  // ne = any
  403d90:	eor	w9, w9, #0x1
  403d94:	and	w9, w9, #0x1
  403d98:	str	w9, [sp, #4]
  403d9c:	ldr	x0, [sp, #16]
  403da0:	ldur	x8, [x29, #-16]
  403da4:	ldr	w1, [x8, #12]
  403da8:	ldur	x8, [x29, #-16]
  403dac:	ldr	w2, [x8, #8]
  403db0:	bl	403f54 <ferror@plt+0x25e4>
  403db4:	ldr	x0, [sp, #8]
  403db8:	ldr	x8, [sp, #24]
  403dbc:	ldr	w1, [x8, #12]
  403dc0:	ldr	x8, [sp, #24]
  403dc4:	ldr	w2, [x8, #8]
  403dc8:	bl	403f54 <ferror@plt+0x25e4>
  403dcc:	ldr	w9, [sp, #4]
  403dd0:	stur	w9, [x29, #-4]
  403dd4:	ldur	w0, [x29, #-4]
  403dd8:	ldp	x29, x30, [sp, #48]
  403ddc:	add	sp, sp, #0x40
  403de0:	ret
  403de4:	sub	sp, sp, #0x40
  403de8:	stp	x29, x30, [sp, #48]
  403dec:	add	x29, sp, #0x30
  403df0:	mov	x8, xzr
  403df4:	stur	x0, [x29, #-16]
  403df8:	stur	w1, [x29, #-20]
  403dfc:	str	w2, [sp, #24]
  403e00:	str	x8, [sp, #8]
  403e04:	ldur	w9, [x29, #-20]
  403e08:	cbnz	w9, 403e18 <ferror@plt+0x24a8>
  403e0c:	mov	x8, xzr
  403e10:	stur	x8, [x29, #-8]
  403e14:	b	403f44 <ferror@plt+0x25d4>
  403e18:	ldr	w8, [sp, #24]
  403e1c:	and	w8, w8, #0xf000
  403e20:	cmp	w8, #0xa, lsl #12
  403e24:	b.ne	403e8c <ferror@plt+0x251c>  // b.any
  403e28:	ldur	w8, [x29, #-20]
  403e2c:	mov	w0, w8
  403e30:	bl	403950 <ferror@plt+0x1fe0>
  403e34:	str	x0, [sp, #8]
  403e38:	ldur	x0, [x29, #-16]
  403e3c:	ldr	x1, [sp, #8]
  403e40:	ldur	w8, [x29, #-20]
  403e44:	mov	w2, w8
  403e48:	bl	401630 <readlink@plt>
  403e4c:	cmp	x0, #0x0
  403e50:	cset	w8, ge  // ge = tcont
  403e54:	tbnz	w8, #0, 403e80 <ferror@plt+0x2510>
  403e58:	adrp	x0, 409000 <ferror@plt+0x7690>
  403e5c:	add	x0, x0, #0xcc4
  403e60:	bl	401930 <gettext@plt>
  403e64:	ldur	x1, [x29, #-16]
  403e68:	bl	4017f0 <warn@plt>
  403e6c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403e70:	add	x8, x8, #0x2a0
  403e74:	mov	w9, #0x1                   	// #1
  403e78:	str	w9, [x8]
  403e7c:	b	403f34 <ferror@plt+0x25c4>
  403e80:	ldr	x8, [sp, #8]
  403e84:	stur	x8, [x29, #-8]
  403e88:	b	403f44 <ferror@plt+0x25d4>
  403e8c:	ldur	x0, [x29, #-16]
  403e90:	mov	w8, wzr
  403e94:	mov	w1, w8
  403e98:	bl	4016b0 <open@plt>
  403e9c:	str	w0, [sp, #20]
  403ea0:	ldr	w8, [sp, #20]
  403ea4:	cmp	w8, #0x0
  403ea8:	cset	w8, ge  // ge = tcont
  403eac:	tbnz	w8, #0, 403ed8 <ferror@plt+0x2568>
  403eb0:	adrp	x0, 409000 <ferror@plt+0x7690>
  403eb4:	add	x0, x0, #0x5c8
  403eb8:	bl	401930 <gettext@plt>
  403ebc:	ldur	x1, [x29, #-16]
  403ec0:	bl	4017f0 <warn@plt>
  403ec4:	adrp	x8, 41b000 <ferror@plt+0x19690>
  403ec8:	add	x8, x8, #0x2a0
  403ecc:	mov	w9, #0x1                   	// #1
  403ed0:	str	w9, [x8]
  403ed4:	b	403f34 <ferror@plt+0x25c4>
  403ed8:	ldur	w8, [x29, #-20]
  403edc:	mov	w1, w8
  403ee0:	ldr	w4, [sp, #20]
  403ee4:	mov	x9, xzr
  403ee8:	mov	x0, x9
  403eec:	mov	w2, #0x1                   	// #1
  403ef0:	mov	w3, #0x2                   	// #2
  403ef4:	mov	x5, x9
  403ef8:	bl	401810 <mmap@plt>
  403efc:	str	x0, [sp, #8]
  403f00:	ldr	w0, [sp, #20]
  403f04:	bl	401760 <close@plt>
  403f08:	ldr	x9, [sp, #8]
  403f0c:	mov	x10, #0xffffffffffffffff    	// #-1
  403f10:	cmp	x9, x10
  403f14:	b.ne	403f28 <ferror@plt+0x25b8>  // b.any
  403f18:	mov	w0, #0x8                   	// #8
  403f1c:	adrp	x1, 409000 <ferror@plt+0x7690>
  403f20:	add	x1, x1, #0xcd8
  403f24:	bl	401950 <err@plt>
  403f28:	ldr	x8, [sp, #8]
  403f2c:	stur	x8, [x29, #-8]
  403f30:	b	403f44 <ferror@plt+0x25d4>
  403f34:	ldr	x0, [sp, #8]
  403f38:	bl	401830 <free@plt>
  403f3c:	mov	x8, xzr
  403f40:	stur	x8, [x29, #-8]
  403f44:	ldur	x0, [x29, #-8]
  403f48:	ldp	x29, x30, [sp, #48]
  403f4c:	add	sp, sp, #0x40
  403f50:	ret
  403f54:	sub	sp, sp, #0x20
  403f58:	stp	x29, x30, [sp, #16]
  403f5c:	add	x29, sp, #0x10
  403f60:	str	x0, [sp, #8]
  403f64:	str	w1, [sp, #4]
  403f68:	str	w2, [sp]
  403f6c:	ldr	w8, [sp]
  403f70:	and	w8, w8, #0xf000
  403f74:	cmp	w8, #0xa, lsl #12
  403f78:	b.ne	403f88 <ferror@plt+0x2618>  // b.any
  403f7c:	ldr	x0, [sp, #8]
  403f80:	bl	401830 <free@plt>
  403f84:	b	403f98 <ferror@plt+0x2628>
  403f88:	ldr	x0, [sp, #8]
  403f8c:	ldr	w8, [sp, #4]
  403f90:	mov	w1, w8
  403f94:	bl	401890 <munmap@plt>
  403f98:	ldp	x29, x30, [sp, #16]
  403f9c:	add	sp, sp, #0x20
  403fa0:	ret
  403fa4:	sub	sp, sp, #0x30
  403fa8:	stp	x29, x30, [sp, #32]
  403fac:	add	x29, sp, #0x20
  403fb0:	stur	x0, [x29, #-8]
  403fb4:	str	x1, [sp, #16]
  403fb8:	ldur	x0, [x29, #-8]
  403fbc:	ldr	x1, [sp, #16]
  403fc0:	bl	401730 <realloc@plt>
  403fc4:	str	x0, [sp, #8]
  403fc8:	ldr	x8, [sp, #8]
  403fcc:	cbnz	x8, 403fec <ferror@plt+0x267c>
  403fd0:	ldr	x8, [sp, #16]
  403fd4:	cbz	x8, 403fec <ferror@plt+0x267c>
  403fd8:	ldr	x2, [sp, #16]
  403fdc:	mov	w0, #0x8                   	// #8
  403fe0:	adrp	x1, 409000 <ferror@plt+0x7690>
  403fe4:	add	x1, x1, #0xc1e
  403fe8:	bl	401950 <err@plt>
  403fec:	ldr	x0, [sp, #8]
  403ff0:	ldp	x29, x30, [sp, #32]
  403ff4:	add	sp, sp, #0x30
  403ff8:	ret
  403ffc:	sub	sp, sp, #0x40
  404000:	stp	x29, x30, [sp, #48]
  404004:	add	x29, sp, #0x30
  404008:	stur	x0, [x29, #-8]
  40400c:	stur	x1, [x29, #-16]
  404010:	str	x2, [sp, #24]
  404014:	ldur	x8, [x29, #-16]
  404018:	ldur	x9, [x29, #-8]
  40401c:	ldr	w10, [x9, #76]
  404020:	mov	w9, w10
  404024:	add	x8, x8, x9
  404028:	str	x8, [sp, #16]
  40402c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  404030:	ldr	w0, [x8, #600]
  404034:	ldr	x8, [sp, #16]
  404038:	mov	x1, x8
  40403c:	mov	x2, x8
  404040:	bl	404660 <ferror@plt+0x2cf0>
  404044:	ldr	x8, [sp, #24]
  404048:	lsr	x8, x8, #28
  40404c:	cbz	x8, 404074 <ferror@plt+0x2704>
  404050:	b	404054 <ferror@plt+0x26e4>
  404054:	adrp	x0, 409000 <ferror@plt+0x7690>
  404058:	add	x0, x0, #0xcff
  40405c:	bl	401930 <gettext@plt>
  404060:	mov	w8, #0x8                   	// #8
  404064:	str	x0, [sp, #8]
  404068:	mov	w0, w8
  40406c:	ldr	x1, [sp, #8]
  404070:	bl	4018d0 <errx@plt>
  404074:	ldr	w8, [sp, #24]
  404078:	ldr	x9, [sp, #16]
  40407c:	ldr	x10, [x9]
  404080:	ldr	w11, [x9, #8]
  404084:	lsl	w8, w8, #4
  404088:	bfxil	w8, w11, #0, #6
  40408c:	mov	w0, w8
  404090:	str	x10, [x9]
  404094:	str	w0, [x9, #8]
  404098:	adrp	x9, 41b000 <ferror@plt+0x19690>
  40409c:	ldr	w0, [x9, #600]
  4040a0:	ldr	x9, [sp, #16]
  4040a4:	mov	x1, x9
  4040a8:	mov	x2, x9
  4040ac:	bl	4048a8 <ferror@plt+0x2f38>
  4040b0:	ldp	x29, x30, [sp, #48]
  4040b4:	add	sp, sp, #0x40
  4040b8:	ret
  4040bc:	sub	sp, sp, #0xa0
  4040c0:	stp	x29, x30, [sp, #144]
  4040c4:	add	x29, sp, #0x90
  4040c8:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4040cc:	add	x8, x8, #0x268
  4040d0:	stur	x0, [x29, #-16]
  4040d4:	stur	w1, [x29, #-20]
  4040d8:	stur	x2, [x29, #-32]
  4040dc:	stur	x3, [x29, #-40]
  4040e0:	stur	w4, [x29, #-44]
  4040e4:	stur	w5, [x29, #-48]
  4040e8:	ldur	x0, [x29, #-40]
  4040ec:	ldur	w1, [x29, #-44]
  4040f0:	ldur	w2, [x29, #-48]
  4040f4:	str	x8, [sp, #8]
  4040f8:	bl	403de4 <ferror@plt+0x2474>
  4040fc:	str	x0, [sp, #40]
  404100:	ldr	x8, [sp, #40]
  404104:	cbnz	x8, 404114 <ferror@plt+0x27a4>
  404108:	ldur	w8, [x29, #-20]
  40410c:	stur	w8, [x29, #-4]
  404110:	b	40434c <ferror@plt+0x29dc>
  404114:	ldr	x8, [sp, #40]
  404118:	str	x8, [sp, #32]
  40411c:	ldur	w9, [x29, #-44]
  404120:	mov	w8, w9
  404124:	stur	x8, [x29, #-56]
  404128:	ldur	w9, [x29, #-20]
  40412c:	mov	w8, w9
  404130:	stur	x8, [x29, #-64]
  404134:	ldur	w9, [x29, #-44]
  404138:	subs	w9, w9, #0x1
  40413c:	ldr	x8, [sp, #8]
  404140:	ldr	w10, [x8]
  404144:	udiv	w9, w9, w10
  404148:	add	w9, w9, #0x1
  40414c:	mov	w11, w9
  404150:	ubfx	x11, x11, #0, #32
  404154:	str	x11, [sp, #64]
  404158:	ldur	w9, [x29, #-20]
  40415c:	mov	w11, w9
  404160:	ldr	x12, [sp, #64]
  404164:	mov	x13, #0x4                   	// #4
  404168:	mul	x12, x13, x12
  40416c:	add	x11, x11, x12
  404170:	str	x11, [sp, #56]
  404174:	ldr	x11, [sp, #64]
  404178:	adrp	x12, 41b000 <ferror@plt+0x19690>
  40417c:	add	x12, x12, #0x260
  404180:	ldr	x13, [x12]
  404184:	add	x11, x13, x11
  404188:	str	x11, [x12]
  40418c:	ldr	x8, [sp, #8]
  404190:	ldr	w9, [x8]
  404194:	mov	w10, #0x2                   	// #2
  404198:	mul	w9, w10, w9
  40419c:	mov	w11, w9
  4041a0:	ubfx	x11, x11, #0, #32
  4041a4:	str	x11, [sp, #24]
  4041a8:	ldur	w9, [x29, #-44]
  4041ac:	mov	w11, w9
  4041b0:	str	x11, [sp, #16]
  4041b4:	ldr	x11, [sp, #16]
  4041b8:	ldr	w9, [x8]
  4041bc:	mov	w12, w9
  4041c0:	cmp	x11, x12
  4041c4:	b.ls	4041d8 <ferror@plt+0x2868>  // b.plast
  4041c8:	ldr	x8, [sp, #8]
  4041cc:	ldr	w9, [x8]
  4041d0:	mov	w10, w9
  4041d4:	str	x10, [sp, #16]
  4041d8:	ldr	x8, [sp, #16]
  4041dc:	ldur	w9, [x29, #-44]
  4041e0:	mov	w10, w9
  4041e4:	subs	x8, x10, x8
  4041e8:	stur	w8, [x29, #-44]
  4041ec:	ldr	x0, [sp, #32]
  4041f0:	ldr	x10, [sp, #16]
  4041f4:	mov	w1, w10
  4041f8:	bl	40435c <ferror@plt+0x29ec>
  4041fc:	cbnz	w0, 40422c <ferror@plt+0x28bc>
  404200:	ldur	x8, [x29, #-16]
  404204:	ldr	x9, [sp, #56]
  404208:	add	x0, x8, x9
  40420c:	ldr	x2, [sp, #32]
  404210:	ldr	x3, [sp, #16]
  404214:	add	x1, sp, #0x18
  404218:	bl	401600 <compress@plt>
  40421c:	ldr	x8, [sp, #24]
  404220:	ldr	x9, [sp, #56]
  404224:	add	x8, x9, x8
  404228:	str	x8, [sp, #56]
  40422c:	ldr	x8, [sp, #16]
  404230:	ldr	x9, [sp, #32]
  404234:	add	x8, x9, x8
  404238:	str	x8, [sp, #32]
  40423c:	ldr	x8, [sp, #24]
  404240:	ldr	x9, [sp, #8]
  404244:	ldr	w10, [x9]
  404248:	mov	w11, #0x2                   	// #2
  40424c:	mul	w10, w10, w11
  404250:	mov	w12, w10
  404254:	ubfx	x12, x12, #0, #32
  404258:	cmp	x8, x12
  40425c:	b.ls	404280 <ferror@plt+0x2910>  // b.plast
  404260:	adrp	x0, 409000 <ferror@plt+0x7690>
  404264:	add	x0, x0, #0xd1d
  404268:	bl	401930 <gettext@plt>
  40426c:	ldr	x1, [sp, #24]
  404270:	bl	4018f0 <printf@plt>
  404274:	mov	w8, #0x8                   	// #8
  404278:	mov	w0, w8
  40427c:	bl	4015e0 <exit@plt>
  404280:	adrp	x8, 41b000 <ferror@plt+0x19690>
  404284:	add	x8, x8, #0x258
  404288:	ldr	w0, [x8]
  40428c:	ldr	x8, [sp, #56]
  404290:	mov	w1, w8
  404294:	bl	404510 <ferror@plt+0x2ba0>
  404298:	ldur	x9, [x29, #-16]
  40429c:	ldur	w8, [x29, #-20]
  4042a0:	mov	w10, w8
  4042a4:	str	w0, [x9, x10]
  4042a8:	ldur	w8, [x29, #-20]
  4042ac:	add	w8, w8, #0x4
  4042b0:	stur	w8, [x29, #-20]
  4042b4:	ldur	w8, [x29, #-44]
  4042b8:	cbnz	w8, 40418c <ferror@plt+0x281c>
  4042bc:	ldr	x0, [sp, #40]
  4042c0:	ldur	x8, [x29, #-56]
  4042c4:	ldur	w2, [x29, #-48]
  4042c8:	mov	w1, w8
  4042cc:	bl	403f54 <ferror@plt+0x25e4>
  4042d0:	ldr	x9, [sp, #56]
  4042d4:	add	x9, x9, #0x3
  4042d8:	and	x9, x9, #0xfffffffffffffffc
  4042dc:	str	x9, [sp, #56]
  4042e0:	ldr	x9, [sp, #56]
  4042e4:	ldur	x10, [x29, #-64]
  4042e8:	subs	x9, x9, x10
  4042ec:	str	x9, [sp, #72]
  4042f0:	ldr	x9, [sp, #72]
  4042f4:	ldur	x10, [x29, #-56]
  4042f8:	subs	x9, x9, x10
  4042fc:	str	x9, [sp, #48]
  404300:	adrp	x9, 41b000 <ferror@plt+0x19690>
  404304:	add	x9, x9, #0x294
  404308:	ldr	w8, [x9]
  40430c:	cbz	w8, 404344 <ferror@plt+0x29d4>
  404310:	adrp	x0, 409000 <ferror@plt+0x7690>
  404314:	add	x0, x0, #0xd51
  404318:	bl	401930 <gettext@plt>
  40431c:	ldr	x8, [sp, #48]
  404320:	mov	x9, #0x64                  	// #100
  404324:	mul	x8, x8, x9
  404328:	scvtf	d0, x8
  40432c:	ldur	x8, [x29, #-56]
  404330:	ucvtf	d1, x8
  404334:	fdiv	d0, d0, d1
  404338:	ldr	x1, [sp, #48]
  40433c:	ldur	x2, [x29, #-32]
  404340:	bl	4018f0 <printf@plt>
  404344:	ldr	x8, [sp, #56]
  404348:	stur	w8, [x29, #-4]
  40434c:	ldur	w0, [x29, #-4]
  404350:	ldp	x29, x30, [sp, #144]
  404354:	add	sp, sp, #0xa0
  404358:	ret
  40435c:	sub	sp, sp, #0x50
  404360:	stp	x29, x30, [sp, #64]
  404364:	add	x29, sp, #0x40
  404368:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40436c:	add	x8, x8, #0x298
  404370:	stur	x0, [x29, #-16]
  404374:	stur	w1, [x29, #-20]
  404378:	ldr	w9, [x8]
  40437c:	cbz	w9, 40449c <ferror@plt+0x2b2c>
  404380:	ldur	w8, [x29, #-20]
  404384:	subs	w9, w8, #0x1
  404388:	stur	w9, [x29, #-20]
  40438c:	mov	w9, #0x1                   	// #1
  404390:	stur	w9, [x29, #-24]
  404394:	cbz	w8, 40448c <ferror@plt+0x2b1c>
  404398:	ldur	x8, [x29, #-16]
  40439c:	ldrb	w9, [x8]
  4043a0:	mov	w10, #0x0                   	// #0
  4043a4:	stur	w10, [x29, #-28]
  4043a8:	cbnz	w9, 404484 <ferror@plt+0x2b14>
  4043ac:	ldur	w8, [x29, #-20]
  4043b0:	subs	w9, w8, #0x1
  4043b4:	stur	w9, [x29, #-20]
  4043b8:	mov	w9, #0x1                   	// #1
  4043bc:	str	w9, [sp, #32]
  4043c0:	cbz	w8, 40447c <ferror@plt+0x2b0c>
  4043c4:	ldur	x8, [x29, #-16]
  4043c8:	ldrb	w9, [x8, #1]
  4043cc:	mov	w10, #0x0                   	// #0
  4043d0:	str	w10, [sp, #28]
  4043d4:	cbnz	w9, 404474 <ferror@plt+0x2b04>
  4043d8:	ldur	w8, [x29, #-20]
  4043dc:	subs	w9, w8, #0x1
  4043e0:	stur	w9, [x29, #-20]
  4043e4:	mov	w9, #0x1                   	// #1
  4043e8:	str	w9, [sp, #24]
  4043ec:	cbz	w8, 40446c <ferror@plt+0x2afc>
  4043f0:	ldur	x8, [x29, #-16]
  4043f4:	ldrb	w9, [x8, #2]
  4043f8:	mov	w10, #0x0                   	// #0
  4043fc:	str	w10, [sp, #20]
  404400:	cbnz	w9, 404464 <ferror@plt+0x2af4>
  404404:	ldur	w8, [x29, #-20]
  404408:	subs	w9, w8, #0x1
  40440c:	stur	w9, [x29, #-20]
  404410:	mov	w9, #0x1                   	// #1
  404414:	str	w9, [sp, #16]
  404418:	cbz	w8, 40445c <ferror@plt+0x2aec>
  40441c:	ldur	x8, [x29, #-16]
  404420:	ldrb	w9, [x8, #3]
  404424:	mov	w10, #0x0                   	// #0
  404428:	str	w10, [sp, #12]
  40442c:	cbnz	w9, 404454 <ferror@plt+0x2ae4>
  404430:	ldur	x0, [x29, #-16]
  404434:	ldur	x8, [x29, #-16]
  404438:	add	x1, x8, #0x4
  40443c:	ldur	w9, [x29, #-20]
  404440:	mov	w2, w9
  404444:	bl	4017c0 <memcmp@plt>
  404448:	cmp	w0, #0x0
  40444c:	cset	w9, eq  // eq = none
  404450:	str	w9, [sp, #12]
  404454:	ldr	w8, [sp, #12]
  404458:	str	w8, [sp, #16]
  40445c:	ldr	w8, [sp, #16]
  404460:	str	w8, [sp, #20]
  404464:	ldr	w8, [sp, #20]
  404468:	str	w8, [sp, #24]
  40446c:	ldr	w8, [sp, #24]
  404470:	str	w8, [sp, #28]
  404474:	ldr	w8, [sp, #28]
  404478:	str	w8, [sp, #32]
  40447c:	ldr	w8, [sp, #32]
  404480:	stur	w8, [x29, #-28]
  404484:	ldur	w8, [x29, #-28]
  404488:	stur	w8, [x29, #-24]
  40448c:	ldur	w8, [x29, #-24]
  404490:	and	w8, w8, #0x1
  404494:	stur	w8, [x29, #-4]
  404498:	b	4044a0 <ferror@plt+0x2b30>
  40449c:	stur	wzr, [x29, #-4]
  4044a0:	ldur	w0, [x29, #-4]
  4044a4:	ldp	x29, x30, [sp, #64]
  4044a8:	add	sp, sp, #0x50
  4044ac:	ret
  4044b0:	sub	sp, sp, #0x30
  4044b4:	stp	x29, x30, [sp, #32]
  4044b8:	add	x29, sp, #0x20
  4044bc:	stur	x0, [x29, #-8]
  4044c0:	str	x1, [sp, #16]
  4044c4:	str	x2, [sp, #8]
  4044c8:	ldr	x0, [sp, #16]
  4044cc:	bl	4015c0 <strlen@plt>
  4044d0:	add	x8, x0, #0x1
  4044d4:	str	x8, [sp]
  4044d8:	ldr	x8, [sp]
  4044dc:	ldr	x9, [sp, #8]
  4044e0:	cmp	x8, x9
  4044e4:	b.ls	4044f0 <ferror@plt+0x2b80>  // b.plast
  4044e8:	ldr	x8, [sp, #8]
  4044ec:	str	x8, [sp]
  4044f0:	ldur	x0, [x29, #-8]
  4044f4:	ldr	x1, [sp, #16]
  4044f8:	ldr	x2, [sp]
  4044fc:	bl	401590 <memcpy@plt>
  404500:	ldur	x0, [x29, #-8]
  404504:	ldp	x29, x30, [sp, #32]
  404508:	add	sp, sp, #0x30
  40450c:	ret
  404510:	sub	sp, sp, #0x20
  404514:	stp	x29, x30, [sp, #16]
  404518:	add	x29, sp, #0x10
  40451c:	stur	w0, [x29, #-4]
  404520:	str	w1, [sp, #8]
  404524:	ldur	w8, [x29, #-4]
  404528:	cbnz	w8, 404538 <ferror@plt+0x2bc8>
  40452c:	ldr	w8, [sp, #8]
  404530:	str	w8, [sp, #4]
  404534:	b	404544 <ferror@plt+0x2bd4>
  404538:	ldr	w0, [sp, #8]
  40453c:	bl	404558 <ferror@plt+0x2be8>
  404540:	str	w0, [sp, #4]
  404544:	ldr	w8, [sp, #4]
  404548:	mov	w0, w8
  40454c:	ldp	x29, x30, [sp, #16]
  404550:	add	sp, sp, #0x20
  404554:	ret
  404558:	sub	sp, sp, #0x10
  40455c:	str	w0, [sp, #12]
  404560:	ldr	w8, [sp, #12]
  404564:	and	w8, w8, #0xff000000
  404568:	ldr	w9, [sp, #12]
  40456c:	and	w9, w9, #0xff0000
  404570:	lsr	w9, w9, #8
  404574:	orr	w8, w9, w8, lsr #24
  404578:	ldr	w9, [sp, #12]
  40457c:	and	w9, w9, #0xff00
  404580:	orr	w8, w8, w9, lsl #8
  404584:	ldr	w9, [sp, #12]
  404588:	and	w9, w9, #0xff
  40458c:	orr	w0, w8, w9, lsl #24
  404590:	add	sp, sp, #0x10
  404594:	ret
  404598:	sub	sp, sp, #0x20
  40459c:	stp	x29, x30, [sp, #16]
  4045a0:	add	x29, sp, #0x10
  4045a4:	stur	w0, [x29, #-4]
  4045a8:	str	x1, [sp]
  4045ac:	ldur	w8, [x29, #-4]
  4045b0:	cbz	w8, 404654 <ferror@plt+0x2ce4>
  4045b4:	ldr	x8, [sp]
  4045b8:	ldr	w0, [x8]
  4045bc:	bl	404558 <ferror@plt+0x2be8>
  4045c0:	ldr	x8, [sp]
  4045c4:	str	w0, [x8]
  4045c8:	ldr	x8, [sp]
  4045cc:	ldr	w0, [x8, #4]
  4045d0:	bl	404558 <ferror@plt+0x2be8>
  4045d4:	ldr	x8, [sp]
  4045d8:	str	w0, [x8, #4]
  4045dc:	ldr	x8, [sp]
  4045e0:	ldr	w0, [x8, #8]
  4045e4:	bl	404558 <ferror@plt+0x2be8>
  4045e8:	ldr	x8, [sp]
  4045ec:	str	w0, [x8, #8]
  4045f0:	ldr	x8, [sp]
  4045f4:	ldr	w0, [x8, #12]
  4045f8:	bl	404558 <ferror@plt+0x2be8>
  4045fc:	ldr	x8, [sp]
  404600:	str	w0, [x8, #12]
  404604:	ldr	x8, [sp]
  404608:	ldr	w0, [x8, #32]
  40460c:	bl	404558 <ferror@plt+0x2be8>
  404610:	ldr	x8, [sp]
  404614:	str	w0, [x8, #32]
  404618:	ldr	x8, [sp]
  40461c:	ldr	w0, [x8, #36]
  404620:	bl	404558 <ferror@plt+0x2be8>
  404624:	ldr	x8, [sp]
  404628:	str	w0, [x8, #36]
  40462c:	ldr	x8, [sp]
  404630:	ldr	w0, [x8, #40]
  404634:	bl	404558 <ferror@plt+0x2be8>
  404638:	ldr	x8, [sp]
  40463c:	str	w0, [x8, #40]
  404640:	ldr	x8, [sp]
  404644:	ldr	w0, [x8, #44]
  404648:	bl	404558 <ferror@plt+0x2be8>
  40464c:	ldr	x8, [sp]
  404650:	str	w0, [x8, #44]
  404654:	ldp	x29, x30, [sp, #16]
  404658:	add	sp, sp, #0x20
  40465c:	ret
  404660:	sub	sp, sp, #0x30
  404664:	stp	x29, x30, [sp, #32]
  404668:	add	x29, sp, #0x20
  40466c:	mov	w8, wzr
  404670:	stur	w0, [x29, #-4]
  404674:	str	x1, [sp, #16]
  404678:	str	x2, [sp, #8]
  40467c:	ldur	w0, [x29, #-4]
  404680:	ldr	x2, [sp, #16]
  404684:	ldr	x3, [sp, #8]
  404688:	mov	w1, w8
  40468c:	bl	40469c <ferror@plt+0x2d2c>
  404690:	ldp	x29, x30, [sp, #32]
  404694:	add	sp, sp, #0x30
  404698:	ret
  40469c:	sub	sp, sp, #0x30
  4046a0:	str	w0, [sp, #44]
  4046a4:	str	w1, [sp, #40]
  4046a8:	str	x2, [sp, #32]
  4046ac:	str	x3, [sp, #24]
  4046b0:	ldr	w8, [sp, #44]
  4046b4:	ldr	w9, [sp, #40]
  4046b8:	cmp	w8, w9
  4046bc:	b.ne	4046dc <ferror@plt+0x2d6c>  // b.any
  4046c0:	ldr	x8, [sp, #24]
  4046c4:	ldr	x9, [sp, #32]
  4046c8:	ldr	x10, [x9]
  4046cc:	ldr	w11, [x9, #8]
  4046d0:	str	x10, [x8]
  4046d4:	str	w11, [x8, #8]
  4046d8:	b	4048a0 <ferror@plt+0x2f30>
  4046dc:	ldr	x8, [sp, #32]
  4046e0:	str	x8, [sp]
  4046e4:	ldr	x8, [sp]
  4046e8:	ldrb	w9, [x8, #1]
  4046ec:	add	x8, sp, #0xc
  4046f0:	strb	w9, [sp, #12]
  4046f4:	ldr	x10, [sp]
  4046f8:	ldrb	w9, [x10]
  4046fc:	strb	w9, [x8, #1]
  404700:	ldr	x10, [sp]
  404704:	ldrb	w9, [x10, #3]
  404708:	strb	w9, [x8, #2]
  40470c:	ldr	x10, [sp]
  404710:	ldrb	w9, [x10, #2]
  404714:	strb	w9, [x8, #3]
  404718:	ldr	x10, [sp]
  40471c:	ldrb	w9, [x10, #6]
  404720:	strb	w9, [x8, #4]
  404724:	ldr	x10, [sp]
  404728:	ldrb	w9, [x10, #5]
  40472c:	strb	w9, [x8, #5]
  404730:	ldr	x10, [sp]
  404734:	ldrb	w9, [x10, #4]
  404738:	strb	w9, [x8, #6]
  40473c:	ldr	x10, [sp]
  404740:	ldrb	w9, [x10, #7]
  404744:	strb	w9, [x8, #7]
  404748:	ldr	w9, [sp, #40]
  40474c:	cbz	w9, 4047f4 <ferror@plt+0x2e84>
  404750:	ldr	x8, [sp]
  404754:	ldrb	w9, [x8, #8]
  404758:	and	w9, w9, #0x3f
  40475c:	ldr	x8, [sp]
  404760:	ldrb	w10, [x8, #11]
  404764:	and	w10, w10, #0xc0
  404768:	mov	x8, #0x6                   	// #6
  40476c:	asr	w10, w10, #6
  404770:	orr	w9, w10, w9, lsl #2
  404774:	add	x11, sp, #0xc
  404778:	strb	w9, [x11, #8]
  40477c:	ldr	x12, [sp]
  404780:	ldrb	w9, [x12, #11]
  404784:	and	w9, w9, #0x3f
  404788:	ldr	x12, [sp]
  40478c:	ldrb	w10, [x12, #10]
  404790:	and	w10, w10, #0xc0
  404794:	mov	x0, x8
  404798:	asr	w10, w10, w0
  40479c:	orr	w9, w10, w9, lsl #2
  4047a0:	strb	w9, [x11, #9]
  4047a4:	ldr	x12, [sp]
  4047a8:	ldrb	w9, [x12, #10]
  4047ac:	and	w9, w9, #0x3f
  4047b0:	ldr	x12, [sp]
  4047b4:	ldrb	w10, [x12, #9]
  4047b8:	and	w10, w10, #0xc0
  4047bc:	mov	x1, x8
  4047c0:	asr	w10, w10, w1
  4047c4:	orr	w9, w10, w9, lsl #2
  4047c8:	strb	w9, [x11, #10]
  4047cc:	ldr	x12, [sp]
  4047d0:	ldrb	w9, [x12, #9]
  4047d4:	and	w9, w9, #0x3f
  4047d8:	ldr	x12, [sp]
  4047dc:	ldrb	w10, [x12, #8]
  4047e0:	and	w10, w10, #0xc0
  4047e4:	asr	w8, w10, w8
  4047e8:	orr	w8, w8, w9, lsl #2
  4047ec:	strb	w8, [x11, #11]
  4047f0:	b	40488c <ferror@plt+0x2f1c>
  4047f4:	ldr	x8, [sp]
  4047f8:	ldrb	w9, [x8, #8]
  4047fc:	mov	w10, #0xfd                  	// #253
  404800:	and	w9, w9, w10
  404804:	ldr	x8, [sp]
  404808:	ldrb	w11, [x8, #11]
  40480c:	and	w11, w11, #0x3
  404810:	lsl	w11, w11, #6
  404814:	orr	w9, w11, w9, asr #2
  404818:	add	x8, sp, #0xc
  40481c:	strb	w9, [x8, #8]
  404820:	ldr	x12, [sp]
  404824:	ldrb	w9, [x12, #11]
  404828:	and	w9, w9, w10
  40482c:	ldr	x12, [sp]
  404830:	ldrb	w11, [x12, #10]
  404834:	and	w11, w11, #0x3
  404838:	lsl	w11, w11, #6
  40483c:	orr	w9, w11, w9, asr #2
  404840:	strb	w9, [x8, #9]
  404844:	ldr	x12, [sp]
  404848:	ldrb	w9, [x12, #10]
  40484c:	and	w9, w9, w10
  404850:	ldr	x12, [sp]
  404854:	ldrb	w11, [x12, #9]
  404858:	and	w11, w11, #0x3
  40485c:	lsl	w11, w11, #6
  404860:	orr	w9, w11, w9, asr #2
  404864:	strb	w9, [x8, #10]
  404868:	ldr	x12, [sp]
  40486c:	ldrb	w9, [x12, #9]
  404870:	and	w9, w9, w10
  404874:	ldr	x12, [sp]
  404878:	ldrb	w10, [x12, #8]
  40487c:	and	w10, w10, #0x3
  404880:	lsl	w10, w10, #6
  404884:	orr	w9, w10, w9, asr #2
  404888:	strb	w9, [x8, #11]
  40488c:	ldr	x8, [sp, #24]
  404890:	ldur	x9, [sp, #12]
  404894:	ldr	w10, [sp, #20]
  404898:	str	x9, [x8]
  40489c:	str	w10, [x8, #8]
  4048a0:	add	sp, sp, #0x30
  4048a4:	ret
  4048a8:	sub	sp, sp, #0x30
  4048ac:	stp	x29, x30, [sp, #32]
  4048b0:	add	x29, sp, #0x20
  4048b4:	mov	w8, wzr
  4048b8:	stur	w0, [x29, #-4]
  4048bc:	str	x1, [sp, #16]
  4048c0:	str	x2, [sp, #8]
  4048c4:	ldur	w1, [x29, #-4]
  4048c8:	ldr	x2, [sp, #16]
  4048cc:	ldr	x3, [sp, #8]
  4048d0:	mov	w0, w8
  4048d4:	bl	40469c <ferror@plt+0x2d2c>
  4048d8:	ldp	x29, x30, [sp, #32]
  4048dc:	add	sp, sp, #0x30
  4048e0:	ret
  4048e4:	sub	sp, sp, #0x10
  4048e8:	mov	w8, #0x2301                	// #8961
  4048ec:	movk	w8, #0x6745, lsl #16
  4048f0:	mov	w9, #0xab89                	// #43913
  4048f4:	movk	w9, #0xefcd, lsl #16
  4048f8:	mov	w10, #0xdcfe                	// #56574
  4048fc:	movk	w10, #0x98ba, lsl #16
  404900:	mov	w11, #0x5476                	// #21622
  404904:	movk	w11, #0x1032, lsl #16
  404908:	str	x0, [sp, #8]
  40490c:	ldr	x12, [sp, #8]
  404910:	str	w8, [x12]
  404914:	ldr	x12, [sp, #8]
  404918:	str	w9, [x12, #4]
  40491c:	ldr	x12, [sp, #8]
  404920:	str	w10, [x12, #8]
  404924:	ldr	x12, [sp, #8]
  404928:	str	w11, [x12, #12]
  40492c:	ldr	x12, [sp, #8]
  404930:	str	wzr, [x12, #16]
  404934:	ldr	x12, [sp, #8]
  404938:	str	wzr, [x12, #20]
  40493c:	add	sp, sp, #0x10
  404940:	ret
  404944:	sub	sp, sp, #0x30
  404948:	stp	x29, x30, [sp, #32]
  40494c:	add	x29, sp, #0x20
  404950:	stur	x0, [x29, #-8]
  404954:	str	x1, [sp, #16]
  404958:	str	w2, [sp, #12]
  40495c:	ldur	x8, [x29, #-8]
  404960:	ldr	w9, [x8, #16]
  404964:	str	w9, [sp, #8]
  404968:	ldr	w9, [sp, #8]
  40496c:	ldr	w10, [sp, #12]
  404970:	add	w9, w9, w10, lsl #3
  404974:	ldur	x8, [x29, #-8]
  404978:	str	w9, [x8, #16]
  40497c:	ldr	w10, [sp, #8]
  404980:	cmp	w9, w10
  404984:	b.cs	404998 <ferror@plt+0x3028>  // b.hs, b.nlast
  404988:	ldur	x8, [x29, #-8]
  40498c:	ldr	w9, [x8, #20]
  404990:	add	w9, w9, #0x1
  404994:	str	w9, [x8, #20]
  404998:	ldr	w8, [sp, #12]
  40499c:	ldur	x9, [x29, #-8]
  4049a0:	ldr	w10, [x9, #20]
  4049a4:	add	w8, w10, w8, lsr #29
  4049a8:	str	w8, [x9, #20]
  4049ac:	ldr	w8, [sp, #8]
  4049b0:	lsr	w8, w8, #3
  4049b4:	and	w8, w8, #0x3f
  4049b8:	str	w8, [sp, #8]
  4049bc:	ldr	w8, [sp, #8]
  4049c0:	cbz	w8, 404a5c <ferror@plt+0x30ec>
  4049c4:	ldur	x8, [x29, #-8]
  4049c8:	add	x8, x8, #0x18
  4049cc:	ldr	w9, [sp, #8]
  4049d0:	mov	w10, w9
  4049d4:	add	x8, x8, x10
  4049d8:	str	x8, [sp]
  4049dc:	ldr	w9, [sp, #8]
  4049e0:	mov	w11, #0x40                  	// #64
  4049e4:	subs	w9, w11, w9
  4049e8:	str	w9, [sp, #8]
  4049ec:	ldr	w9, [sp, #12]
  4049f0:	ldr	w11, [sp, #8]
  4049f4:	cmp	w9, w11
  4049f8:	b.cs	404a14 <ferror@plt+0x30a4>  // b.hs, b.nlast
  4049fc:	ldr	x0, [sp]
  404a00:	ldr	x1, [sp, #16]
  404a04:	ldr	w8, [sp, #12]
  404a08:	mov	w2, w8
  404a0c:	bl	401590 <memcpy@plt>
  404a10:	b	404ac0 <ferror@plt+0x3150>
  404a14:	ldr	x0, [sp]
  404a18:	ldr	x1, [sp, #16]
  404a1c:	ldr	w8, [sp, #8]
  404a20:	mov	w2, w8
  404a24:	bl	401590 <memcpy@plt>
  404a28:	ldur	x0, [x29, #-8]
  404a2c:	ldur	x9, [x29, #-8]
  404a30:	add	x1, x9, #0x18
  404a34:	bl	404acc <ferror@plt+0x315c>
  404a38:	ldr	w8, [sp, #8]
  404a3c:	mov	w9, w8
  404a40:	ldr	x10, [sp, #16]
  404a44:	add	x9, x10, x9
  404a48:	str	x9, [sp, #16]
  404a4c:	ldr	w8, [sp, #8]
  404a50:	ldr	w11, [sp, #12]
  404a54:	subs	w8, w11, w8
  404a58:	str	w8, [sp, #12]
  404a5c:	ldr	w8, [sp, #12]
  404a60:	cmp	w8, #0x40
  404a64:	b.cc	404aa8 <ferror@plt+0x3138>  // b.lo, b.ul, b.last
  404a68:	ldur	x8, [x29, #-8]
  404a6c:	add	x0, x8, #0x18
  404a70:	ldr	x1, [sp, #16]
  404a74:	mov	x2, #0x40                  	// #64
  404a78:	bl	401590 <memcpy@plt>
  404a7c:	ldur	x0, [x29, #-8]
  404a80:	ldur	x8, [x29, #-8]
  404a84:	add	x1, x8, #0x18
  404a88:	bl	404acc <ferror@plt+0x315c>
  404a8c:	ldr	x8, [sp, #16]
  404a90:	add	x8, x8, #0x40
  404a94:	str	x8, [sp, #16]
  404a98:	ldr	w9, [sp, #12]
  404a9c:	subs	w9, w9, #0x40
  404aa0:	str	w9, [sp, #12]
  404aa4:	b	404a5c <ferror@plt+0x30ec>
  404aa8:	ldur	x8, [x29, #-8]
  404aac:	add	x0, x8, #0x18
  404ab0:	ldr	x1, [sp, #16]
  404ab4:	ldr	w9, [sp, #12]
  404ab8:	mov	w2, w9
  404abc:	bl	401590 <memcpy@plt>
  404ac0:	ldp	x29, x30, [sp, #32]
  404ac4:	add	sp, sp, #0x30
  404ac8:	ret
  404acc:	sub	sp, sp, #0x190
  404ad0:	stp	x29, x30, [sp, #304]
  404ad4:	stp	x28, x27, [sp, #320]
  404ad8:	stp	x26, x25, [sp, #336]
  404adc:	stp	x24, x23, [sp, #352]
  404ae0:	stp	x22, x21, [sp, #368]
  404ae4:	stp	x20, x19, [sp, #384]
  404ae8:	mov	w8, #0xa478                	// #42104
  404aec:	movk	w8, #0xd76a, lsl #16
  404af0:	mov	w9, #0xb756                	// #46934
  404af4:	movk	w9, #0xe8c7, lsl #16
  404af8:	mov	w10, #0x70db                	// #28891
  404afc:	movk	w10, #0x2420, lsl #16
  404b00:	mov	w11, #0xceee                	// #52974
  404b04:	movk	w11, #0xc1bd, lsl #16
  404b08:	mov	w12, #0xfaf                 	// #4015
  404b0c:	movk	w12, #0xf57c, lsl #16
  404b10:	mov	w13, #0xc62a                	// #50730
  404b14:	movk	w13, #0x4787, lsl #16
  404b18:	mov	w14, #0x4613                	// #17939
  404b1c:	movk	w14, #0xa830, lsl #16
  404b20:	mov	w15, #0x9501                	// #38145
  404b24:	movk	w15, #0xfd46, lsl #16
  404b28:	mov	w16, #0x98d8                	// #39128
  404b2c:	movk	w16, #0x6980, lsl #16
  404b30:	mov	w17, #0xf7af                	// #63407
  404b34:	movk	w17, #0x8b44, lsl #16
  404b38:	mov	w18, #0xffff5bb1            	// #-42063
  404b3c:	mov	w2, #0xd7be                	// #55230
  404b40:	movk	w2, #0x895c, lsl #16
  404b44:	mov	w3, #0x1122                	// #4386
  404b48:	movk	w3, #0x6b90, lsl #16
  404b4c:	mov	w4, #0x7193                	// #29075
  404b50:	movk	w4, #0xfd98, lsl #16
  404b54:	mov	w5, #0x438e                	// #17294
  404b58:	movk	w5, #0xa679, lsl #16
  404b5c:	mov	w6, #0x821                 	// #2081
  404b60:	movk	w6, #0x49b4, lsl #16
  404b64:	mov	w7, #0x2562                	// #9570
  404b68:	movk	w7, #0xf61e, lsl #16
  404b6c:	mov	w19, #0xb340                	// #45888
  404b70:	movk	w19, #0xc040, lsl #16
  404b74:	mov	w20, #0x5a51                	// #23121
  404b78:	movk	w20, #0x265e, lsl #16
  404b7c:	mov	w21, #0xc7aa                	// #51114
  404b80:	movk	w21, #0xe9b6, lsl #16
  404b84:	mov	w22, #0x105d                	// #4189
  404b88:	movk	w22, #0xd62f, lsl #16
  404b8c:	mov	w23, #0x1453                	// #5203
  404b90:	movk	w23, #0x244, lsl #16
  404b94:	mov	w24, #0xe681                	// #59009
  404b98:	movk	w24, #0xd8a1, lsl #16
  404b9c:	mov	w25, #0xfbc8                	// #64456
  404ba0:	movk	w25, #0xe7d3, lsl #16
  404ba4:	mov	w26, #0xcde6                	// #52710
  404ba8:	movk	w26, #0x21e1, lsl #16
  404bac:	mov	w27, #0x7d6                 	// #2006
  404bb0:	movk	w27, #0xc337, lsl #16
  404bb4:	mov	w28, #0xd87                 	// #3463
  404bb8:	movk	w28, #0xf4d5, lsl #16
  404bbc:	mov	w29, #0x14ed                	// #5357
  404bc0:	movk	w29, #0x455a, lsl #16
  404bc4:	mov	w30, #0xe905                	// #59653
  404bc8:	movk	w30, #0xa9e3, lsl #16
  404bcc:	str	w8, [sp, #268]
  404bd0:	mov	w8, #0xa3f8                	// #41976
  404bd4:	movk	w8, #0xfcef, lsl #16
  404bd8:	str	w8, [sp, #264]
  404bdc:	mov	w8, #0x2d9                 	// #729
  404be0:	movk	w8, #0x676f, lsl #16
  404be4:	str	w8, [sp, #260]
  404be8:	mov	w8, #0x4c8a                	// #19594
  404bec:	movk	w8, #0x8d2a, lsl #16
  404bf0:	str	w8, [sp, #256]
  404bf4:	mov	w8, #0x3942                	// #14658
  404bf8:	movk	w8, #0xfffa, lsl #16
  404bfc:	str	w8, [sp, #252]
  404c00:	mov	w8, #0xf681                	// #63105
  404c04:	movk	w8, #0x8771, lsl #16
  404c08:	str	w8, [sp, #248]
  404c0c:	mov	w8, #0x6122                	// #24866
  404c10:	movk	w8, #0x6d9d, lsl #16
  404c14:	str	w8, [sp, #244]
  404c18:	mov	w8, #0x380c                	// #14348
  404c1c:	movk	w8, #0xfde5, lsl #16
  404c20:	str	w8, [sp, #240]
  404c24:	mov	w8, #0xea44                	// #59972
  404c28:	movk	w8, #0xa4be, lsl #16
  404c2c:	str	w8, [sp, #236]
  404c30:	mov	w8, #0xcfa9                	// #53161
  404c34:	movk	w8, #0x4bde, lsl #16
  404c38:	str	w8, [sp, #232]
  404c3c:	mov	w8, #0x4b60                	// #19296
  404c40:	movk	w8, #0xf6bb, lsl #16
  404c44:	str	w8, [sp, #228]
  404c48:	mov	w8, #0xbc70                	// #48240
  404c4c:	movk	w8, #0xbebf, lsl #16
  404c50:	str	w8, [sp, #224]
  404c54:	mov	w8, #0x7ec6                	// #32454
  404c58:	movk	w8, #0x289b, lsl #16
  404c5c:	str	w8, [sp, #220]
  404c60:	mov	w8, #0x27fa                	// #10234
  404c64:	movk	w8, #0xeaa1, lsl #16
  404c68:	str	w8, [sp, #216]
  404c6c:	mov	w8, #0x3085                	// #12421
  404c70:	movk	w8, #0xd4ef, lsl #16
  404c74:	str	w8, [sp, #212]
  404c78:	mov	w8, #0x1d05                	// #7429
  404c7c:	movk	w8, #0x488, lsl #16
  404c80:	str	w8, [sp, #208]
  404c84:	mov	w8, #0xd039                	// #53305
  404c88:	movk	w8, #0xd9d4, lsl #16
  404c8c:	str	w8, [sp, #204]
  404c90:	mov	w8, #0x99e5                	// #39397
  404c94:	movk	w8, #0xe6db, lsl #16
  404c98:	str	w8, [sp, #200]
  404c9c:	mov	w8, #0x7cf8                	// #31992
  404ca0:	movk	w8, #0x1fa2, lsl #16
  404ca4:	str	w8, [sp, #196]
  404ca8:	mov	w8, #0x5665                	// #22117
  404cac:	movk	w8, #0xc4ac, lsl #16
  404cb0:	str	w8, [sp, #192]
  404cb4:	mov	w8, #0x2244                	// #8772
  404cb8:	movk	w8, #0xf429, lsl #16
  404cbc:	str	w8, [sp, #188]
  404cc0:	mov	w8, #0xff97                	// #65431
  404cc4:	movk	w8, #0x432a, lsl #16
  404cc8:	str	w8, [sp, #184]
  404ccc:	mov	w8, #0x23a7                	// #9127
  404cd0:	movk	w8, #0xab94, lsl #16
  404cd4:	str	w8, [sp, #180]
  404cd8:	mov	w8, #0xa039                	// #41017
  404cdc:	movk	w8, #0xfc93, lsl #16
  404ce0:	str	w8, [sp, #176]
  404ce4:	mov	w8, #0x59c3                	// #22979
  404ce8:	movk	w8, #0x655b, lsl #16
  404cec:	str	w8, [sp, #172]
  404cf0:	mov	w8, #0xcc92                	// #52370
  404cf4:	movk	w8, #0x8f0c, lsl #16
  404cf8:	str	w8, [sp, #168]
  404cfc:	mov	w8, #0xf47d                	// #62589
  404d00:	movk	w8, #0xffef, lsl #16
  404d04:	str	w8, [sp, #164]
  404d08:	mov	w8, #0x5dd1                	// #24017
  404d0c:	movk	w8, #0x8584, lsl #16
  404d10:	str	w8, [sp, #160]
  404d14:	mov	w8, #0x7e4f                	// #32335
  404d18:	movk	w8, #0x6fa8, lsl #16
  404d1c:	str	w8, [sp, #156]
  404d20:	mov	w8, #0xe6e0                	// #59104
  404d24:	movk	w8, #0xfe2c, lsl #16
  404d28:	str	w8, [sp, #152]
  404d2c:	mov	w8, #0x4314                	// #17172
  404d30:	movk	w8, #0xa301, lsl #16
  404d34:	str	w8, [sp, #148]
  404d38:	mov	w8, #0x11a1                	// #4513
  404d3c:	movk	w8, #0x4e08, lsl #16
  404d40:	str	w8, [sp, #144]
  404d44:	mov	w8, #0x7e82                	// #32386
  404d48:	movk	w8, #0xf753, lsl #16
  404d4c:	str	w8, [sp, #140]
  404d50:	mov	w8, #0xf235                	// #62005
  404d54:	movk	w8, #0xbd3a, lsl #16
  404d58:	str	w8, [sp, #136]
  404d5c:	mov	w8, #0xd2bb                	// #53947
  404d60:	movk	w8, #0x2ad7, lsl #16
  404d64:	str	w8, [sp, #132]
  404d68:	mov	w8, #0xd391                	// #54161
  404d6c:	movk	w8, #0xeb86, lsl #16
  404d70:	str	x0, [sp, #296]
  404d74:	str	x1, [sp, #288]
  404d78:	ldr	x0, [sp, #296]
  404d7c:	ldr	w0, [x0]
  404d80:	str	w0, [sp, #284]
  404d84:	ldr	x1, [sp, #296]
  404d88:	ldr	w0, [x1, #4]
  404d8c:	str	w0, [sp, #280]
  404d90:	ldr	x1, [sp, #296]
  404d94:	ldr	w0, [x1, #8]
  404d98:	str	w0, [sp, #276]
  404d9c:	ldr	x1, [sp, #296]
  404da0:	mov	x0, #0xc                   	// #12
  404da4:	ldr	w1, [x1, #12]
  404da8:	str	w1, [sp, #272]
  404dac:	ldr	w1, [sp, #272]
  404db0:	str	w8, [sp, #128]
  404db4:	ldr	w8, [sp, #280]
  404db8:	str	w8, [sp, #124]
  404dbc:	ldr	w8, [sp, #276]
  404dc0:	str	w8, [sp, #120]
  404dc4:	ldr	w8, [sp, #272]
  404dc8:	str	w8, [sp, #116]
  404dcc:	ldr	w8, [sp, #120]
  404dd0:	str	w9, [sp, #112]
  404dd4:	ldr	w9, [sp, #116]
  404dd8:	eor	w8, w8, w9
  404ddc:	ldr	w9, [sp, #124]
  404de0:	and	w8, w9, w8
  404de4:	eor	w8, w1, w8
  404de8:	ldr	x1, [sp, #288]
  404dec:	ldr	w1, [x1]
  404df0:	add	w8, w8, w1
  404df4:	ldr	w1, [sp, #268]
  404df8:	add	w8, w8, w1
  404dfc:	ldr	w9, [sp, #284]
  404e00:	add	w8, w9, w8
  404e04:	str	w8, [sp, #284]
  404e08:	ldr	w8, [sp, #284]
  404e0c:	ldr	w9, [sp, #284]
  404e10:	mov	x1, #0x19                  	// #25
  404e14:	lsr	w9, w9, #25
  404e18:	orr	w8, w9, w8, lsl #7
  404e1c:	str	w8, [sp, #284]
  404e20:	ldr	w8, [sp, #280]
  404e24:	ldr	w9, [sp, #284]
  404e28:	add	w8, w9, w8
  404e2c:	str	w8, [sp, #284]
  404e30:	ldr	w8, [sp, #276]
  404e34:	ldr	w9, [sp, #284]
  404e38:	str	w8, [sp, #108]
  404e3c:	ldr	w8, [sp, #280]
  404e40:	str	w8, [sp, #104]
  404e44:	ldr	w8, [sp, #276]
  404e48:	str	w8, [sp, #100]
  404e4c:	ldr	w8, [sp, #104]
  404e50:	str	w9, [sp, #96]
  404e54:	ldr	w9, [sp, #100]
  404e58:	eor	w8, w8, w9
  404e5c:	ldr	w9, [sp, #96]
  404e60:	and	w8, w9, w8
  404e64:	ldr	w9, [sp, #108]
  404e68:	eor	w8, w9, w8
  404e6c:	ldr	x9, [sp, #288]
  404e70:	ldr	w9, [x9, #4]
  404e74:	add	w8, w8, w9
  404e78:	ldr	w9, [sp, #112]
  404e7c:	add	w8, w8, w9
  404e80:	ldr	w9, [sp, #272]
  404e84:	add	w8, w9, w8
  404e88:	str	w8, [sp, #272]
  404e8c:	ldr	w8, [sp, #272]
  404e90:	ldr	w9, [sp, #272]
  404e94:	str	w8, [sp, #92]
  404e98:	mov	x8, #0x14                  	// #20
  404e9c:	str	x8, [sp, #80]
  404ea0:	lsr	w8, w9, w8
  404ea4:	ldr	w9, [sp, #92]
  404ea8:	orr	w8, w8, w9, lsl #12
  404eac:	str	w8, [sp, #272]
  404eb0:	ldr	w8, [sp, #284]
  404eb4:	ldr	w9, [sp, #272]
  404eb8:	add	w8, w9, w8
  404ebc:	str	w8, [sp, #272]
  404ec0:	ldr	w8, [sp, #280]
  404ec4:	ldr	w9, [sp, #272]
  404ec8:	str	w8, [sp, #76]
  404ecc:	ldr	w8, [sp, #284]
  404ed0:	str	w8, [sp, #72]
  404ed4:	ldr	w8, [sp, #280]
  404ed8:	str	w8, [sp, #68]
  404edc:	ldr	w8, [sp, #72]
  404ee0:	str	w9, [sp, #64]
  404ee4:	ldr	w9, [sp, #68]
  404ee8:	eor	w8, w8, w9
  404eec:	ldr	w9, [sp, #64]
  404ef0:	and	w8, w9, w8
  404ef4:	ldr	w9, [sp, #76]
  404ef8:	eor	w8, w9, w8
  404efc:	ldr	x9, [sp, #288]
  404f00:	ldr	w9, [x9, #8]
  404f04:	add	w8, w8, w9
  404f08:	add	w8, w8, w10
  404f0c:	ldr	w9, [sp, #276]
  404f10:	add	w8, w9, w8
  404f14:	str	w8, [sp, #276]
  404f18:	ldr	w8, [sp, #276]
  404f1c:	ldr	w9, [sp, #276]
  404f20:	mov	x10, #0xf                   	// #15
  404f24:	lsr	w9, w9, #15
  404f28:	orr	w8, w9, w8, lsl #17
  404f2c:	str	w8, [sp, #276]
  404f30:	ldr	w8, [sp, #272]
  404f34:	ldr	w9, [sp, #276]
  404f38:	add	w8, w9, w8
  404f3c:	str	w8, [sp, #276]
  404f40:	ldr	w8, [sp, #284]
  404f44:	ldr	w9, [sp, #276]
  404f48:	str	w8, [sp, #60]
  404f4c:	ldr	w8, [sp, #272]
  404f50:	str	w8, [sp, #56]
  404f54:	ldr	w8, [sp, #284]
  404f58:	str	w8, [sp, #52]
  404f5c:	ldr	w8, [sp, #56]
  404f60:	str	w9, [sp, #48]
  404f64:	ldr	w9, [sp, #52]
  404f68:	eor	w8, w8, w9
  404f6c:	ldr	w9, [sp, #48]
  404f70:	and	w8, w9, w8
  404f74:	ldr	w9, [sp, #60]
  404f78:	eor	w8, w9, w8
  404f7c:	ldr	x9, [sp, #288]
  404f80:	ldr	w9, [x9, #12]
  404f84:	add	w8, w8, w9
  404f88:	add	w8, w8, w11
  404f8c:	ldr	w9, [sp, #280]
  404f90:	add	w8, w9, w8
  404f94:	str	w8, [sp, #280]
  404f98:	ldr	w8, [sp, #280]
  404f9c:	ldr	w9, [sp, #280]
  404fa0:	mov	x11, #0xa                   	// #10
  404fa4:	lsr	w9, w9, #10
  404fa8:	orr	w8, w9, w8, lsl #22
  404fac:	str	w8, [sp, #280]
  404fb0:	ldr	w8, [sp, #276]
  404fb4:	ldr	w9, [sp, #280]
  404fb8:	add	w8, w9, w8
  404fbc:	str	w8, [sp, #280]
  404fc0:	ldr	w8, [sp, #272]
  404fc4:	ldr	w9, [sp, #280]
  404fc8:	str	w8, [sp, #44]
  404fcc:	ldr	w8, [sp, #276]
  404fd0:	str	w8, [sp, #40]
  404fd4:	ldr	w8, [sp, #272]
  404fd8:	str	w8, [sp, #36]
  404fdc:	ldr	w8, [sp, #40]
  404fe0:	str	w9, [sp, #32]
  404fe4:	ldr	w9, [sp, #36]
  404fe8:	eor	w8, w8, w9
  404fec:	ldr	w9, [sp, #32]
  404ff0:	and	w8, w9, w8
  404ff4:	ldr	w9, [sp, #44]
  404ff8:	eor	w8, w9, w8
  404ffc:	ldr	x9, [sp, #288]
  405000:	str	w8, [sp, #28]
  405004:	mov	x8, #0x10                  	// #16
  405008:	ldr	w9, [x9, #16]
  40500c:	str	x8, [sp, #16]
  405010:	ldr	w8, [sp, #28]
  405014:	add	w9, w8, w9
  405018:	add	w9, w9, w12
  40501c:	ldr	w12, [sp, #284]
  405020:	add	w9, w12, w9
  405024:	str	w9, [sp, #284]
  405028:	ldr	w9, [sp, #284]
  40502c:	ldr	w12, [sp, #284]
  405030:	mov	x8, x1
  405034:	lsr	w8, w12, w8
  405038:	orr	w8, w8, w9, lsl #7
  40503c:	str	w8, [sp, #284]
  405040:	ldr	w8, [sp, #280]
  405044:	ldr	w9, [sp, #284]
  405048:	add	w8, w9, w8
  40504c:	str	w8, [sp, #284]
  405050:	ldr	w8, [sp, #276]
  405054:	ldr	w9, [sp, #284]
  405058:	ldr	w12, [sp, #280]
  40505c:	str	w8, [sp, #12]
  405060:	ldr	w8, [sp, #276]
  405064:	eor	w8, w12, w8
  405068:	and	w8, w9, w8
  40506c:	ldr	w9, [sp, #12]
  405070:	eor	w8, w9, w8
  405074:	ldr	x12, [sp, #288]
  405078:	ldr	w12, [x12, #20]
  40507c:	add	w8, w8, w12
  405080:	add	w8, w8, w13
  405084:	ldr	w12, [sp, #272]
  405088:	add	w8, w12, w8
  40508c:	str	w8, [sp, #272]
  405090:	ldr	w8, [sp, #272]
  405094:	ldr	w12, [sp, #272]
  405098:	ldr	x13, [sp, #80]
  40509c:	lsr	w12, w12, w13
  4050a0:	orr	w8, w12, w8, lsl #12
  4050a4:	str	w8, [sp, #272]
  4050a8:	ldr	w8, [sp, #284]
  4050ac:	ldr	w12, [sp, #272]
  4050b0:	add	w8, w12, w8
  4050b4:	str	w8, [sp, #272]
  4050b8:	ldr	w8, [sp, #280]
  4050bc:	ldr	w12, [sp, #272]
  4050c0:	ldr	w13, [sp, #284]
  4050c4:	ldr	w9, [sp, #280]
  4050c8:	eor	w9, w13, w9
  4050cc:	and	w9, w12, w9
  4050d0:	eor	w8, w8, w9
  4050d4:	ldr	x9, [sp, #288]
  4050d8:	ldr	w12, [x9, #24]
  4050dc:	add	w8, w8, w12
  4050e0:	add	w8, w8, w14
  4050e4:	ldr	w12, [sp, #276]
  4050e8:	add	w8, w12, w8
  4050ec:	str	w8, [sp, #276]
  4050f0:	ldr	w8, [sp, #276]
  4050f4:	ldr	w12, [sp, #276]
  4050f8:	mov	x9, x10
  4050fc:	lsr	w9, w12, w9
  405100:	orr	w8, w9, w8, lsl #17
  405104:	str	w8, [sp, #276]
  405108:	ldr	w8, [sp, #272]
  40510c:	ldr	w9, [sp, #276]
  405110:	add	w8, w9, w8
  405114:	str	w8, [sp, #276]
  405118:	ldr	w8, [sp, #284]
  40511c:	ldr	w9, [sp, #276]
  405120:	ldr	w12, [sp, #272]
  405124:	ldr	w13, [sp, #284]
  405128:	eor	w12, w12, w13
  40512c:	and	w9, w9, w12
  405130:	eor	w8, w8, w9
  405134:	ldr	x9, [sp, #288]
  405138:	mov	x12, #0x1c                  	// #28
  40513c:	ldr	w13, [x9, #28]
  405140:	add	w8, w8, w13
  405144:	add	w8, w8, w15
  405148:	ldr	w13, [sp, #280]
  40514c:	add	w8, w13, w8
  405150:	str	w8, [sp, #280]
  405154:	ldr	w8, [sp, #280]
  405158:	ldr	w13, [sp, #280]
  40515c:	mov	x9, x11
  405160:	lsr	w9, w13, w9
  405164:	orr	w8, w9, w8, lsl #22
  405168:	str	w8, [sp, #280]
  40516c:	ldr	w8, [sp, #276]
  405170:	ldr	w9, [sp, #280]
  405174:	add	w8, w9, w8
  405178:	str	w8, [sp, #280]
  40517c:	ldr	w8, [sp, #272]
  405180:	ldr	w9, [sp, #280]
  405184:	ldr	w13, [sp, #276]
  405188:	ldr	w14, [sp, #272]
  40518c:	eor	w13, w13, w14
  405190:	and	w9, w9, w13
  405194:	eor	w8, w8, w9
  405198:	ldr	x9, [sp, #288]
  40519c:	ldr	w13, [x9, #32]
  4051a0:	add	w8, w8, w13
  4051a4:	add	w8, w8, w16
  4051a8:	ldr	w13, [sp, #284]
  4051ac:	add	w8, w13, w8
  4051b0:	str	w8, [sp, #284]
  4051b4:	ldr	w8, [sp, #284]
  4051b8:	ldr	w13, [sp, #284]
  4051bc:	mov	x9, x1
  4051c0:	lsr	w9, w13, w9
  4051c4:	orr	w8, w9, w8, lsl #7
  4051c8:	str	w8, [sp, #284]
  4051cc:	ldr	w8, [sp, #280]
  4051d0:	ldr	w9, [sp, #284]
  4051d4:	add	w8, w9, w8
  4051d8:	str	w8, [sp, #284]
  4051dc:	ldr	w8, [sp, #276]
  4051e0:	ldr	w9, [sp, #284]
  4051e4:	ldr	w13, [sp, #280]
  4051e8:	ldr	w14, [sp, #276]
  4051ec:	eor	w13, w13, w14
  4051f0:	and	w9, w9, w13
  4051f4:	eor	w8, w8, w9
  4051f8:	ldr	x9, [sp, #288]
  4051fc:	ldr	w13, [x9, #36]
  405200:	add	w8, w8, w13
  405204:	add	w8, w8, w17
  405208:	ldr	w13, [sp, #272]
  40520c:	add	w8, w13, w8
  405210:	str	w8, [sp, #272]
  405214:	ldr	w8, [sp, #272]
  405218:	ldr	w13, [sp, #272]
  40521c:	ldr	x9, [sp, #80]
  405220:	lsr	w9, w13, w9
  405224:	orr	w8, w9, w8, lsl #12
  405228:	str	w8, [sp, #272]
  40522c:	ldr	w8, [sp, #284]
  405230:	ldr	w9, [sp, #272]
  405234:	add	w8, w9, w8
  405238:	str	w8, [sp, #272]
  40523c:	ldr	w8, [sp, #280]
  405240:	ldr	w9, [sp, #272]
  405244:	ldr	w13, [sp, #284]
  405248:	ldr	w14, [sp, #280]
  40524c:	eor	w13, w13, w14
  405250:	and	w9, w9, w13
  405254:	eor	w8, w8, w9
  405258:	ldr	x9, [sp, #288]
  40525c:	ldr	w13, [x9, #40]
  405260:	add	w8, w8, w13
  405264:	add	w8, w8, w18
  405268:	ldr	w13, [sp, #276]
  40526c:	add	w8, w13, w8
  405270:	str	w8, [sp, #276]
  405274:	ldr	w8, [sp, #276]
  405278:	ldr	w13, [sp, #276]
  40527c:	mov	x9, x10
  405280:	lsr	w9, w13, w9
  405284:	orr	w8, w9, w8, lsl #17
  405288:	str	w8, [sp, #276]
  40528c:	ldr	w8, [sp, #272]
  405290:	ldr	w9, [sp, #276]
  405294:	add	w8, w9, w8
  405298:	str	w8, [sp, #276]
  40529c:	ldr	w8, [sp, #284]
  4052a0:	ldr	w9, [sp, #276]
  4052a4:	ldr	w13, [sp, #272]
  4052a8:	ldr	w14, [sp, #284]
  4052ac:	eor	w13, w13, w14
  4052b0:	and	w9, w9, w13
  4052b4:	eor	w8, w8, w9
  4052b8:	ldr	x9, [sp, #288]
  4052bc:	ldr	w13, [x9, #44]
  4052c0:	add	w8, w8, w13
  4052c4:	add	w8, w8, w2
  4052c8:	ldr	w13, [sp, #280]
  4052cc:	add	w8, w13, w8
  4052d0:	str	w8, [sp, #280]
  4052d4:	ldr	w8, [sp, #280]
  4052d8:	ldr	w13, [sp, #280]
  4052dc:	mov	x9, x11
  4052e0:	lsr	w9, w13, w9
  4052e4:	orr	w8, w9, w8, lsl #22
  4052e8:	str	w8, [sp, #280]
  4052ec:	ldr	w8, [sp, #276]
  4052f0:	ldr	w9, [sp, #280]
  4052f4:	add	w8, w9, w8
  4052f8:	str	w8, [sp, #280]
  4052fc:	ldr	w8, [sp, #272]
  405300:	ldr	w9, [sp, #280]
  405304:	ldr	w13, [sp, #276]
  405308:	ldr	w14, [sp, #272]
  40530c:	eor	w13, w13, w14
  405310:	and	w9, w9, w13
  405314:	eor	w8, w8, w9
  405318:	ldr	x9, [sp, #288]
  40531c:	ldr	w13, [x9, #48]
  405320:	add	w8, w8, w13
  405324:	add	w8, w8, w3
  405328:	ldr	w13, [sp, #284]
  40532c:	add	w8, w13, w8
  405330:	str	w8, [sp, #284]
  405334:	ldr	w8, [sp, #284]
  405338:	ldr	w13, [sp, #284]
  40533c:	lsr	w13, w13, w1
  405340:	orr	w8, w13, w8, lsl #7
  405344:	str	w8, [sp, #284]
  405348:	ldr	w8, [sp, #280]
  40534c:	ldr	w13, [sp, #284]
  405350:	add	w8, w13, w8
  405354:	str	w8, [sp, #284]
  405358:	ldr	w8, [sp, #276]
  40535c:	ldr	w13, [sp, #284]
  405360:	ldr	w14, [sp, #280]
  405364:	ldr	w15, [sp, #276]
  405368:	eor	w14, w14, w15
  40536c:	and	w13, w13, w14
  405370:	eor	w8, w8, w13
  405374:	ldr	x9, [sp, #288]
  405378:	ldr	w13, [x9, #52]
  40537c:	add	w8, w8, w13
  405380:	add	w8, w8, w4
  405384:	ldr	w13, [sp, #272]
  405388:	add	w8, w13, w8
  40538c:	str	w8, [sp, #272]
  405390:	ldr	w8, [sp, #272]
  405394:	ldr	w13, [sp, #272]
  405398:	ldr	x9, [sp, #80]
  40539c:	lsr	w9, w13, w9
  4053a0:	orr	w8, w9, w8, lsl #12
  4053a4:	str	w8, [sp, #272]
  4053a8:	ldr	w8, [sp, #284]
  4053ac:	ldr	w9, [sp, #272]
  4053b0:	add	w8, w9, w8
  4053b4:	str	w8, [sp, #272]
  4053b8:	ldr	w8, [sp, #280]
  4053bc:	ldr	w9, [sp, #272]
  4053c0:	ldr	w13, [sp, #284]
  4053c4:	ldr	w14, [sp, #280]
  4053c8:	eor	w13, w13, w14
  4053cc:	and	w9, w9, w13
  4053d0:	eor	w8, w8, w9
  4053d4:	ldr	x9, [sp, #288]
  4053d8:	ldr	w13, [x9, #56]
  4053dc:	add	w8, w8, w13
  4053e0:	add	w8, w8, w5
  4053e4:	ldr	w13, [sp, #276]
  4053e8:	add	w8, w13, w8
  4053ec:	str	w8, [sp, #276]
  4053f0:	ldr	w8, [sp, #276]
  4053f4:	ldr	w13, [sp, #276]
  4053f8:	lsr	w10, w13, w10
  4053fc:	orr	w8, w10, w8, lsl #17
  405400:	str	w8, [sp, #276]
  405404:	ldr	w8, [sp, #272]
  405408:	ldr	w10, [sp, #276]
  40540c:	add	w8, w10, w8
  405410:	str	w8, [sp, #276]
  405414:	ldr	w8, [sp, #284]
  405418:	ldr	w10, [sp, #276]
  40541c:	ldr	w13, [sp, #272]
  405420:	ldr	w14, [sp, #284]
  405424:	eor	w13, w13, w14
  405428:	and	w10, w10, w13
  40542c:	eor	w8, w8, w10
  405430:	ldr	x9, [sp, #288]
  405434:	ldr	w10, [x9, #60]
  405438:	add	w8, w8, w10
  40543c:	add	w8, w8, w6
  405440:	ldr	w10, [sp, #280]
  405444:	add	w8, w10, w8
  405448:	str	w8, [sp, #280]
  40544c:	ldr	w8, [sp, #280]
  405450:	ldr	w10, [sp, #280]
  405454:	lsr	w10, w10, w11
  405458:	orr	w8, w10, w8, lsl #22
  40545c:	str	w8, [sp, #280]
  405460:	ldr	w8, [sp, #276]
  405464:	ldr	w10, [sp, #280]
  405468:	add	w8, w10, w8
  40546c:	str	w8, [sp, #280]
  405470:	ldr	w8, [sp, #276]
  405474:	ldr	w10, [sp, #272]
  405478:	ldr	w11, [sp, #280]
  40547c:	ldr	w13, [sp, #276]
  405480:	eor	w11, w11, w13
  405484:	and	w10, w10, w11
  405488:	eor	w8, w8, w10
  40548c:	ldr	x9, [sp, #288]
  405490:	ldr	w10, [x9, #4]
  405494:	add	w8, w8, w10
  405498:	add	w8, w8, w7
  40549c:	ldr	w10, [sp, #284]
  4054a0:	add	w8, w10, w8
  4054a4:	str	w8, [sp, #284]
  4054a8:	ldr	w8, [sp, #284]
  4054ac:	ldr	w10, [sp, #284]
  4054b0:	mov	x9, #0x1b                  	// #27
  4054b4:	lsr	w10, w10, #27
  4054b8:	orr	w8, w10, w8, lsl #5
  4054bc:	str	w8, [sp, #284]
  4054c0:	ldr	w8, [sp, #280]
  4054c4:	ldr	w10, [sp, #284]
  4054c8:	add	w8, w10, w8
  4054cc:	str	w8, [sp, #284]
  4054d0:	ldr	w8, [sp, #280]
  4054d4:	ldr	w10, [sp, #276]
  4054d8:	ldr	w11, [sp, #284]
  4054dc:	ldr	w13, [sp, #280]
  4054e0:	eor	w11, w11, w13
  4054e4:	and	w10, w10, w11
  4054e8:	eor	w8, w8, w10
  4054ec:	ldr	x10, [sp, #288]
  4054f0:	ldr	w11, [x10, #24]
  4054f4:	add	w8, w8, w11
  4054f8:	add	w8, w8, w19
  4054fc:	ldr	w11, [sp, #272]
  405500:	add	w8, w11, w8
  405504:	str	w8, [sp, #272]
  405508:	ldr	w8, [sp, #272]
  40550c:	ldr	w11, [sp, #272]
  405510:	mov	x10, #0x17                  	// #23
  405514:	lsr	w11, w11, #23
  405518:	orr	w8, w11, w8, lsl #9
  40551c:	str	w8, [sp, #272]
  405520:	ldr	w8, [sp, #284]
  405524:	ldr	w11, [sp, #272]
  405528:	add	w8, w11, w8
  40552c:	str	w8, [sp, #272]
  405530:	ldr	w8, [sp, #284]
  405534:	ldr	w11, [sp, #280]
  405538:	ldr	w13, [sp, #272]
  40553c:	ldr	w14, [sp, #284]
  405540:	eor	w13, w13, w14
  405544:	and	w11, w11, w13
  405548:	eor	w8, w8, w11
  40554c:	ldr	x11, [sp, #288]
  405550:	ldr	w13, [x11, #44]
  405554:	add	w8, w8, w13
  405558:	add	w8, w8, w20
  40555c:	ldr	w13, [sp, #276]
  405560:	add	w8, w13, w8
  405564:	str	w8, [sp, #276]
  405568:	ldr	w8, [sp, #276]
  40556c:	ldr	w13, [sp, #276]
  405570:	mov	x11, #0x12                  	// #18
  405574:	lsr	w13, w13, #18
  405578:	orr	w8, w13, w8, lsl #14
  40557c:	str	w8, [sp, #276]
  405580:	ldr	w8, [sp, #272]
  405584:	ldr	w13, [sp, #276]
  405588:	add	w8, w13, w8
  40558c:	str	w8, [sp, #276]
  405590:	ldr	w8, [sp, #272]
  405594:	ldr	w13, [sp, #284]
  405598:	ldr	w14, [sp, #276]
  40559c:	ldr	w15, [sp, #272]
  4055a0:	eor	w14, w14, w15
  4055a4:	and	w13, w13, w14
  4055a8:	eor	w8, w8, w13
  4055ac:	ldr	x13, [sp, #288]
  4055b0:	ldr	w14, [x13]
  4055b4:	add	w8, w8, w14
  4055b8:	add	w8, w8, w21
  4055bc:	ldr	w14, [sp, #280]
  4055c0:	add	w8, w14, w8
  4055c4:	str	w8, [sp, #280]
  4055c8:	ldr	w8, [sp, #280]
  4055cc:	ldr	w14, [sp, #280]
  4055d0:	mov	x13, x0
  4055d4:	lsr	w13, w14, w13
  4055d8:	orr	w8, w13, w8, lsl #20
  4055dc:	str	w8, [sp, #280]
  4055e0:	ldr	w8, [sp, #276]
  4055e4:	ldr	w13, [sp, #280]
  4055e8:	add	w8, w13, w8
  4055ec:	str	w8, [sp, #280]
  4055f0:	ldr	w8, [sp, #276]
  4055f4:	ldr	w13, [sp, #272]
  4055f8:	ldr	w14, [sp, #280]
  4055fc:	ldr	w15, [sp, #276]
  405600:	eor	w14, w14, w15
  405604:	and	w13, w13, w14
  405608:	eor	w8, w8, w13
  40560c:	ldr	x13, [sp, #288]
  405610:	ldr	w14, [x13, #20]
  405614:	add	w8, w8, w14
  405618:	add	w8, w8, w22
  40561c:	ldr	w14, [sp, #284]
  405620:	add	w8, w14, w8
  405624:	str	w8, [sp, #284]
  405628:	ldr	w8, [sp, #284]
  40562c:	ldr	w14, [sp, #284]
  405630:	mov	x13, x9
  405634:	lsr	w13, w14, w13
  405638:	orr	w8, w13, w8, lsl #5
  40563c:	str	w8, [sp, #284]
  405640:	ldr	w8, [sp, #280]
  405644:	ldr	w13, [sp, #284]
  405648:	add	w8, w13, w8
  40564c:	str	w8, [sp, #284]
  405650:	ldr	w8, [sp, #280]
  405654:	ldr	w13, [sp, #276]
  405658:	ldr	w14, [sp, #284]
  40565c:	ldr	w15, [sp, #280]
  405660:	eor	w14, w14, w15
  405664:	and	w13, w13, w14
  405668:	eor	w8, w8, w13
  40566c:	ldr	x13, [sp, #288]
  405670:	ldr	w14, [x13, #40]
  405674:	add	w8, w8, w14
  405678:	add	w8, w8, w23
  40567c:	ldr	w14, [sp, #272]
  405680:	add	w8, w14, w8
  405684:	str	w8, [sp, #272]
  405688:	ldr	w8, [sp, #272]
  40568c:	ldr	w14, [sp, #272]
  405690:	mov	x13, x10
  405694:	lsr	w13, w14, w13
  405698:	orr	w8, w13, w8, lsl #9
  40569c:	str	w8, [sp, #272]
  4056a0:	ldr	w8, [sp, #284]
  4056a4:	ldr	w13, [sp, #272]
  4056a8:	add	w8, w13, w8
  4056ac:	str	w8, [sp, #272]
  4056b0:	ldr	w8, [sp, #284]
  4056b4:	ldr	w13, [sp, #280]
  4056b8:	ldr	w14, [sp, #272]
  4056bc:	ldr	w15, [sp, #284]
  4056c0:	eor	w14, w14, w15
  4056c4:	and	w13, w13, w14
  4056c8:	eor	w8, w8, w13
  4056cc:	ldr	x13, [sp, #288]
  4056d0:	ldr	w14, [x13, #60]
  4056d4:	add	w8, w8, w14
  4056d8:	add	w8, w8, w24
  4056dc:	ldr	w14, [sp, #276]
  4056e0:	add	w8, w14, w8
  4056e4:	str	w8, [sp, #276]
  4056e8:	ldr	w8, [sp, #276]
  4056ec:	ldr	w14, [sp, #276]
  4056f0:	mov	x13, x11
  4056f4:	lsr	w13, w14, w13
  4056f8:	orr	w8, w13, w8, lsl #14
  4056fc:	str	w8, [sp, #276]
  405700:	ldr	w8, [sp, #272]
  405704:	ldr	w13, [sp, #276]
  405708:	add	w8, w13, w8
  40570c:	str	w8, [sp, #276]
  405710:	ldr	w8, [sp, #272]
  405714:	ldr	w13, [sp, #284]
  405718:	ldr	w14, [sp, #276]
  40571c:	ldr	w15, [sp, #272]
  405720:	eor	w14, w14, w15
  405724:	and	w13, w13, w14
  405728:	eor	w8, w8, w13
  40572c:	ldr	x13, [sp, #288]
  405730:	ldr	w14, [x13, #16]
  405734:	add	w8, w8, w14
  405738:	add	w8, w8, w25
  40573c:	ldr	w14, [sp, #280]
  405740:	add	w8, w14, w8
  405744:	str	w8, [sp, #280]
  405748:	ldr	w8, [sp, #280]
  40574c:	ldr	w14, [sp, #280]
  405750:	mov	x13, x0
  405754:	lsr	w13, w14, w13
  405758:	orr	w8, w13, w8, lsl #20
  40575c:	str	w8, [sp, #280]
  405760:	ldr	w8, [sp, #276]
  405764:	ldr	w13, [sp, #280]
  405768:	add	w8, w13, w8
  40576c:	str	w8, [sp, #280]
  405770:	ldr	w8, [sp, #276]
  405774:	ldr	w13, [sp, #272]
  405778:	ldr	w14, [sp, #280]
  40577c:	ldr	w15, [sp, #276]
  405780:	eor	w14, w14, w15
  405784:	and	w13, w13, w14
  405788:	eor	w8, w8, w13
  40578c:	ldr	x13, [sp, #288]
  405790:	ldr	w14, [x13, #36]
  405794:	add	w8, w8, w14
  405798:	add	w8, w8, w26
  40579c:	ldr	w14, [sp, #284]
  4057a0:	add	w8, w14, w8
  4057a4:	str	w8, [sp, #284]
  4057a8:	ldr	w8, [sp, #284]
  4057ac:	ldr	w14, [sp, #284]
  4057b0:	mov	x13, x9
  4057b4:	lsr	w13, w14, w13
  4057b8:	orr	w8, w13, w8, lsl #5
  4057bc:	str	w8, [sp, #284]
  4057c0:	ldr	w8, [sp, #280]
  4057c4:	ldr	w13, [sp, #284]
  4057c8:	add	w8, w13, w8
  4057cc:	str	w8, [sp, #284]
  4057d0:	ldr	w8, [sp, #280]
  4057d4:	ldr	w13, [sp, #276]
  4057d8:	ldr	w14, [sp, #284]
  4057dc:	ldr	w15, [sp, #280]
  4057e0:	eor	w14, w14, w15
  4057e4:	and	w13, w13, w14
  4057e8:	eor	w8, w8, w13
  4057ec:	ldr	x13, [sp, #288]
  4057f0:	ldr	w14, [x13, #56]
  4057f4:	add	w8, w8, w14
  4057f8:	add	w8, w8, w27
  4057fc:	ldr	w14, [sp, #272]
  405800:	add	w8, w14, w8
  405804:	str	w8, [sp, #272]
  405808:	ldr	w8, [sp, #272]
  40580c:	ldr	w14, [sp, #272]
  405810:	mov	x13, x10
  405814:	lsr	w13, w14, w13
  405818:	orr	w8, w13, w8, lsl #9
  40581c:	str	w8, [sp, #272]
  405820:	ldr	w8, [sp, #284]
  405824:	ldr	w13, [sp, #272]
  405828:	add	w8, w13, w8
  40582c:	str	w8, [sp, #272]
  405830:	ldr	w8, [sp, #284]
  405834:	ldr	w13, [sp, #280]
  405838:	ldr	w14, [sp, #272]
  40583c:	ldr	w15, [sp, #284]
  405840:	eor	w14, w14, w15
  405844:	and	w13, w13, w14
  405848:	eor	w8, w8, w13
  40584c:	ldr	x13, [sp, #288]
  405850:	ldr	w14, [x13, #12]
  405854:	add	w8, w8, w14
  405858:	add	w8, w8, w28
  40585c:	ldr	w14, [sp, #276]
  405860:	add	w8, w14, w8
  405864:	str	w8, [sp, #276]
  405868:	ldr	w8, [sp, #276]
  40586c:	ldr	w14, [sp, #276]
  405870:	mov	x13, x11
  405874:	lsr	w13, w14, w13
  405878:	orr	w8, w13, w8, lsl #14
  40587c:	str	w8, [sp, #276]
  405880:	ldr	w8, [sp, #272]
  405884:	ldr	w13, [sp, #276]
  405888:	add	w8, w13, w8
  40588c:	str	w8, [sp, #276]
  405890:	ldr	w8, [sp, #272]
  405894:	ldr	w13, [sp, #284]
  405898:	ldr	w14, [sp, #276]
  40589c:	ldr	w15, [sp, #272]
  4058a0:	eor	w14, w14, w15
  4058a4:	and	w13, w13, w14
  4058a8:	eor	w8, w8, w13
  4058ac:	ldr	x13, [sp, #288]
  4058b0:	ldr	w14, [x13, #32]
  4058b4:	add	w8, w8, w14
  4058b8:	add	w8, w8, w29
  4058bc:	ldr	w14, [sp, #280]
  4058c0:	add	w8, w14, w8
  4058c4:	str	w8, [sp, #280]
  4058c8:	ldr	w8, [sp, #280]
  4058cc:	ldr	w14, [sp, #280]
  4058d0:	mov	x13, x0
  4058d4:	lsr	w13, w14, w13
  4058d8:	orr	w8, w13, w8, lsl #20
  4058dc:	str	w8, [sp, #280]
  4058e0:	ldr	w8, [sp, #276]
  4058e4:	ldr	w13, [sp, #280]
  4058e8:	add	w8, w13, w8
  4058ec:	str	w8, [sp, #280]
  4058f0:	ldr	w8, [sp, #276]
  4058f4:	ldr	w13, [sp, #272]
  4058f8:	ldr	w14, [sp, #280]
  4058fc:	ldr	w15, [sp, #276]
  405900:	eor	w14, w14, w15
  405904:	and	w13, w13, w14
  405908:	eor	w8, w8, w13
  40590c:	ldr	x13, [sp, #288]
  405910:	ldr	w14, [x13, #52]
  405914:	add	w8, w8, w14
  405918:	add	w8, w8, w30
  40591c:	ldr	w14, [sp, #284]
  405920:	add	w8, w14, w8
  405924:	str	w8, [sp, #284]
  405928:	ldr	w8, [sp, #284]
  40592c:	ldr	w14, [sp, #284]
  405930:	lsr	w9, w14, w9
  405934:	orr	w8, w9, w8, lsl #5
  405938:	str	w8, [sp, #284]
  40593c:	ldr	w8, [sp, #280]
  405940:	ldr	w9, [sp, #284]
  405944:	add	w8, w9, w8
  405948:	str	w8, [sp, #284]
  40594c:	ldr	w8, [sp, #280]
  405950:	ldr	w9, [sp, #276]
  405954:	ldr	w14, [sp, #284]
  405958:	ldr	w15, [sp, #280]
  40595c:	eor	w14, w14, w15
  405960:	and	w9, w9, w14
  405964:	eor	w8, w8, w9
  405968:	ldr	x13, [sp, #288]
  40596c:	ldr	w9, [x13, #8]
  405970:	add	w8, w8, w9
  405974:	ldr	w9, [sp, #264]
  405978:	add	w8, w8, w9
  40597c:	ldr	w14, [sp, #272]
  405980:	add	w8, w14, w8
  405984:	str	w8, [sp, #272]
  405988:	ldr	w8, [sp, #272]
  40598c:	ldr	w14, [sp, #272]
  405990:	lsr	w10, w14, w10
  405994:	orr	w8, w10, w8, lsl #9
  405998:	str	w8, [sp, #272]
  40599c:	ldr	w8, [sp, #284]
  4059a0:	ldr	w10, [sp, #272]
  4059a4:	add	w8, w10, w8
  4059a8:	str	w8, [sp, #272]
  4059ac:	ldr	w8, [sp, #284]
  4059b0:	ldr	w10, [sp, #280]
  4059b4:	ldr	w14, [sp, #272]
  4059b8:	ldr	w15, [sp, #284]
  4059bc:	eor	w14, w14, w15
  4059c0:	and	w10, w10, w14
  4059c4:	eor	w8, w8, w10
  4059c8:	ldr	x13, [sp, #288]
  4059cc:	ldr	w10, [x13, #28]
  4059d0:	add	w8, w8, w10
  4059d4:	ldr	w10, [sp, #260]
  4059d8:	add	w8, w8, w10
  4059dc:	ldr	w14, [sp, #276]
  4059e0:	add	w8, w14, w8
  4059e4:	str	w8, [sp, #276]
  4059e8:	ldr	w8, [sp, #276]
  4059ec:	ldr	w14, [sp, #276]
  4059f0:	lsr	w11, w14, w11
  4059f4:	orr	w8, w11, w8, lsl #14
  4059f8:	str	w8, [sp, #276]
  4059fc:	ldr	w8, [sp, #272]
  405a00:	ldr	w11, [sp, #276]
  405a04:	add	w8, w11, w8
  405a08:	str	w8, [sp, #276]
  405a0c:	ldr	w8, [sp, #272]
  405a10:	ldr	w11, [sp, #284]
  405a14:	ldr	w14, [sp, #276]
  405a18:	ldr	w15, [sp, #272]
  405a1c:	eor	w14, w14, w15
  405a20:	and	w11, w11, w14
  405a24:	eor	w8, w8, w11
  405a28:	ldr	x13, [sp, #288]
  405a2c:	ldr	w11, [x13, #48]
  405a30:	add	w8, w8, w11
  405a34:	ldr	w11, [sp, #256]
  405a38:	add	w8, w8, w11
  405a3c:	ldr	w14, [sp, #280]
  405a40:	add	w8, w14, w8
  405a44:	str	w8, [sp, #280]
  405a48:	ldr	w8, [sp, #280]
  405a4c:	ldr	w14, [sp, #280]
  405a50:	lsr	w14, w14, w0
  405a54:	orr	w8, w14, w8, lsl #20
  405a58:	str	w8, [sp, #280]
  405a5c:	ldr	w8, [sp, #276]
  405a60:	ldr	w14, [sp, #280]
  405a64:	add	w8, w14, w8
  405a68:	str	w8, [sp, #280]
  405a6c:	ldr	w8, [sp, #280]
  405a70:	ldr	w14, [sp, #276]
  405a74:	eor	w8, w8, w14
  405a78:	ldr	w14, [sp, #272]
  405a7c:	eor	w8, w8, w14
  405a80:	ldr	x13, [sp, #288]
  405a84:	ldr	w14, [x13, #20]
  405a88:	add	w8, w8, w14
  405a8c:	ldr	w14, [sp, #252]
  405a90:	add	w8, w8, w14
  405a94:	ldr	w15, [sp, #284]
  405a98:	add	w8, w15, w8
  405a9c:	str	w8, [sp, #284]
  405aa0:	ldr	w8, [sp, #284]
  405aa4:	ldr	w15, [sp, #284]
  405aa8:	mov	x13, x12
  405aac:	lsr	w13, w15, w13
  405ab0:	orr	w8, w13, w8, lsl #4
  405ab4:	str	w8, [sp, #284]
  405ab8:	ldr	w8, [sp, #280]
  405abc:	ldr	w13, [sp, #284]
  405ac0:	add	w8, w13, w8
  405ac4:	str	w8, [sp, #284]
  405ac8:	ldr	w8, [sp, #284]
  405acc:	ldr	w13, [sp, #280]
  405ad0:	eor	w8, w8, w13
  405ad4:	ldr	w13, [sp, #276]
  405ad8:	eor	w8, w8, w13
  405adc:	ldr	x13, [sp, #288]
  405ae0:	ldr	w15, [x13, #32]
  405ae4:	add	w8, w8, w15
  405ae8:	ldr	w15, [sp, #248]
  405aec:	add	w8, w8, w15
  405af0:	ldr	w16, [sp, #272]
  405af4:	add	w8, w16, w8
  405af8:	str	w8, [sp, #272]
  405afc:	ldr	w8, [sp, #272]
  405b00:	ldr	w16, [sp, #272]
  405b04:	mov	x13, #0x15                  	// #21
  405b08:	lsr	w16, w16, #21
  405b0c:	orr	w8, w16, w8, lsl #11
  405b10:	str	w8, [sp, #272]
  405b14:	ldr	w8, [sp, #284]
  405b18:	ldr	w16, [sp, #272]
  405b1c:	add	w8, w16, w8
  405b20:	str	w8, [sp, #272]
  405b24:	ldr	w8, [sp, #272]
  405b28:	ldr	w16, [sp, #284]
  405b2c:	eor	w8, w8, w16
  405b30:	ldr	w16, [sp, #280]
  405b34:	eor	w8, w8, w16
  405b38:	ldr	x16, [sp, #288]
  405b3c:	ldr	w17, [x16, #44]
  405b40:	add	w8, w8, w17
  405b44:	ldr	w17, [sp, #244]
  405b48:	add	w8, w8, w17
  405b4c:	ldr	w18, [sp, #276]
  405b50:	add	w8, w18, w8
  405b54:	str	w8, [sp, #276]
  405b58:	ldr	w8, [sp, #276]
  405b5c:	ldr	w18, [sp, #276]
  405b60:	ldr	x16, [sp, #16]
  405b64:	lsr	w16, w18, w16
  405b68:	orr	w8, w16, w8, lsl #16
  405b6c:	str	w8, [sp, #276]
  405b70:	ldr	w8, [sp, #272]
  405b74:	ldr	w16, [sp, #276]
  405b78:	add	w8, w16, w8
  405b7c:	str	w8, [sp, #276]
  405b80:	ldr	w8, [sp, #276]
  405b84:	ldr	w16, [sp, #272]
  405b88:	eor	w8, w8, w16
  405b8c:	ldr	w16, [sp, #284]
  405b90:	eor	w8, w8, w16
  405b94:	ldr	x16, [sp, #288]
  405b98:	ldr	w18, [x16, #56]
  405b9c:	add	w8, w8, w18
  405ba0:	ldr	w18, [sp, #240]
  405ba4:	add	w8, w8, w18
  405ba8:	ldr	w0, [sp, #280]
  405bac:	add	w8, w0, w8
  405bb0:	str	w8, [sp, #280]
  405bb4:	ldr	w8, [sp, #280]
  405bb8:	ldr	w0, [sp, #280]
  405bbc:	mov	x16, #0x9                   	// #9
  405bc0:	lsr	w0, w0, #9
  405bc4:	orr	w8, w0, w8, lsl #23
  405bc8:	str	w8, [sp, #280]
  405bcc:	ldr	w8, [sp, #276]
  405bd0:	ldr	w0, [sp, #280]
  405bd4:	add	w8, w0, w8
  405bd8:	str	w8, [sp, #280]
  405bdc:	ldr	w8, [sp, #280]
  405be0:	ldr	w0, [sp, #276]
  405be4:	eor	w8, w8, w0
  405be8:	ldr	w0, [sp, #272]
  405bec:	eor	w8, w8, w0
  405bf0:	ldr	x0, [sp, #288]
  405bf4:	ldr	w1, [x0, #4]
  405bf8:	add	w8, w8, w1
  405bfc:	ldr	w1, [sp, #236]
  405c00:	add	w8, w8, w1
  405c04:	ldr	w2, [sp, #284]
  405c08:	add	w8, w2, w8
  405c0c:	str	w8, [sp, #284]
  405c10:	ldr	w8, [sp, #284]
  405c14:	ldr	w2, [sp, #284]
  405c18:	mov	x0, x12
  405c1c:	lsr	w0, w2, w0
  405c20:	orr	w8, w0, w8, lsl #4
  405c24:	str	w8, [sp, #284]
  405c28:	ldr	w8, [sp, #280]
  405c2c:	ldr	w0, [sp, #284]
  405c30:	add	w8, w0, w8
  405c34:	str	w8, [sp, #284]
  405c38:	ldr	w8, [sp, #284]
  405c3c:	ldr	w0, [sp, #280]
  405c40:	eor	w8, w8, w0
  405c44:	ldr	w0, [sp, #276]
  405c48:	eor	w8, w8, w0
  405c4c:	ldr	x0, [sp, #288]
  405c50:	ldr	w2, [x0, #16]
  405c54:	add	w8, w8, w2
  405c58:	ldr	w2, [sp, #232]
  405c5c:	add	w8, w8, w2
  405c60:	ldr	w3, [sp, #272]
  405c64:	add	w8, w3, w8
  405c68:	str	w8, [sp, #272]
  405c6c:	ldr	w8, [sp, #272]
  405c70:	ldr	w3, [sp, #272]
  405c74:	mov	x0, x13
  405c78:	lsr	w0, w3, w0
  405c7c:	orr	w8, w0, w8, lsl #11
  405c80:	str	w8, [sp, #272]
  405c84:	ldr	w8, [sp, #284]
  405c88:	ldr	w0, [sp, #272]
  405c8c:	add	w8, w0, w8
  405c90:	str	w8, [sp, #272]
  405c94:	ldr	w8, [sp, #272]
  405c98:	ldr	w0, [sp, #284]
  405c9c:	eor	w8, w8, w0
  405ca0:	ldr	w0, [sp, #280]
  405ca4:	eor	w8, w8, w0
  405ca8:	ldr	x0, [sp, #288]
  405cac:	ldr	w3, [x0, #28]
  405cb0:	add	w8, w8, w3
  405cb4:	ldr	w3, [sp, #228]
  405cb8:	add	w8, w8, w3
  405cbc:	ldr	w4, [sp, #276]
  405cc0:	add	w8, w4, w8
  405cc4:	str	w8, [sp, #276]
  405cc8:	ldr	w8, [sp, #276]
  405ccc:	ldr	w4, [sp, #276]
  405cd0:	ldr	x0, [sp, #16]
  405cd4:	lsr	w0, w4, w0
  405cd8:	orr	w8, w0, w8, lsl #16
  405cdc:	str	w8, [sp, #276]
  405ce0:	ldr	w8, [sp, #272]
  405ce4:	ldr	w0, [sp, #276]
  405ce8:	add	w8, w0, w8
  405cec:	str	w8, [sp, #276]
  405cf0:	ldr	w8, [sp, #276]
  405cf4:	ldr	w0, [sp, #272]
  405cf8:	eor	w8, w8, w0
  405cfc:	ldr	w0, [sp, #284]
  405d00:	eor	w8, w8, w0
  405d04:	ldr	x0, [sp, #288]
  405d08:	ldr	w4, [x0, #40]
  405d0c:	add	w8, w8, w4
  405d10:	ldr	w4, [sp, #224]
  405d14:	add	w8, w8, w4
  405d18:	ldr	w5, [sp, #280]
  405d1c:	add	w8, w5, w8
  405d20:	str	w8, [sp, #280]
  405d24:	ldr	w8, [sp, #280]
  405d28:	ldr	w5, [sp, #280]
  405d2c:	mov	x0, x16
  405d30:	lsr	w0, w5, w0
  405d34:	orr	w8, w0, w8, lsl #23
  405d38:	str	w8, [sp, #280]
  405d3c:	ldr	w8, [sp, #276]
  405d40:	ldr	w0, [sp, #280]
  405d44:	add	w8, w0, w8
  405d48:	str	w8, [sp, #280]
  405d4c:	ldr	w8, [sp, #280]
  405d50:	ldr	w0, [sp, #276]
  405d54:	eor	w8, w8, w0
  405d58:	ldr	w0, [sp, #272]
  405d5c:	eor	w8, w8, w0
  405d60:	ldr	x0, [sp, #288]
  405d64:	ldr	w5, [x0, #52]
  405d68:	add	w8, w8, w5
  405d6c:	ldr	w5, [sp, #220]
  405d70:	add	w8, w8, w5
  405d74:	ldr	w6, [sp, #284]
  405d78:	add	w8, w6, w8
  405d7c:	str	w8, [sp, #284]
  405d80:	ldr	w8, [sp, #284]
  405d84:	ldr	w6, [sp, #284]
  405d88:	mov	x0, x12
  405d8c:	lsr	w0, w6, w0
  405d90:	orr	w8, w0, w8, lsl #4
  405d94:	str	w8, [sp, #284]
  405d98:	ldr	w8, [sp, #280]
  405d9c:	ldr	w0, [sp, #284]
  405da0:	add	w8, w0, w8
  405da4:	str	w8, [sp, #284]
  405da8:	ldr	w8, [sp, #284]
  405dac:	ldr	w0, [sp, #280]
  405db0:	eor	w8, w8, w0
  405db4:	ldr	w0, [sp, #276]
  405db8:	eor	w8, w8, w0
  405dbc:	ldr	x0, [sp, #288]
  405dc0:	ldr	w6, [x0]
  405dc4:	add	w8, w8, w6
  405dc8:	ldr	w6, [sp, #216]
  405dcc:	add	w8, w8, w6
  405dd0:	ldr	w7, [sp, #272]
  405dd4:	add	w8, w7, w8
  405dd8:	str	w8, [sp, #272]
  405ddc:	ldr	w8, [sp, #272]
  405de0:	ldr	w7, [sp, #272]
  405de4:	mov	x0, x13
  405de8:	lsr	w0, w7, w0
  405dec:	orr	w8, w0, w8, lsl #11
  405df0:	str	w8, [sp, #272]
  405df4:	ldr	w8, [sp, #284]
  405df8:	ldr	w0, [sp, #272]
  405dfc:	add	w8, w0, w8
  405e00:	str	w8, [sp, #272]
  405e04:	ldr	w8, [sp, #272]
  405e08:	ldr	w0, [sp, #284]
  405e0c:	eor	w8, w8, w0
  405e10:	ldr	w0, [sp, #280]
  405e14:	eor	w8, w8, w0
  405e18:	ldr	x0, [sp, #288]
  405e1c:	ldr	w7, [x0, #12]
  405e20:	add	w8, w8, w7
  405e24:	ldr	w7, [sp, #212]
  405e28:	add	w8, w8, w7
  405e2c:	ldr	w19, [sp, #276]
  405e30:	add	w8, w19, w8
  405e34:	str	w8, [sp, #276]
  405e38:	ldr	w8, [sp, #276]
  405e3c:	ldr	w19, [sp, #276]
  405e40:	ldr	x0, [sp, #16]
  405e44:	lsr	w0, w19, w0
  405e48:	orr	w8, w0, w8, lsl #16
  405e4c:	str	w8, [sp, #276]
  405e50:	ldr	w8, [sp, #272]
  405e54:	ldr	w0, [sp, #276]
  405e58:	add	w8, w0, w8
  405e5c:	str	w8, [sp, #276]
  405e60:	ldr	w8, [sp, #276]
  405e64:	ldr	w0, [sp, #272]
  405e68:	eor	w8, w8, w0
  405e6c:	ldr	w0, [sp, #284]
  405e70:	eor	w8, w8, w0
  405e74:	ldr	x0, [sp, #288]
  405e78:	ldr	w19, [x0, #24]
  405e7c:	add	w8, w8, w19
  405e80:	ldr	w19, [sp, #208]
  405e84:	add	w8, w8, w19
  405e88:	ldr	w20, [sp, #280]
  405e8c:	add	w8, w20, w8
  405e90:	str	w8, [sp, #280]
  405e94:	ldr	w8, [sp, #280]
  405e98:	ldr	w20, [sp, #280]
  405e9c:	mov	x0, x16
  405ea0:	lsr	w0, w20, w0
  405ea4:	orr	w8, w0, w8, lsl #23
  405ea8:	str	w8, [sp, #280]
  405eac:	ldr	w8, [sp, #276]
  405eb0:	ldr	w0, [sp, #280]
  405eb4:	add	w8, w0, w8
  405eb8:	str	w8, [sp, #280]
  405ebc:	ldr	w8, [sp, #280]
  405ec0:	ldr	w0, [sp, #276]
  405ec4:	eor	w8, w8, w0
  405ec8:	ldr	w0, [sp, #272]
  405ecc:	eor	w8, w8, w0
  405ed0:	ldr	x0, [sp, #288]
  405ed4:	ldr	w20, [x0, #36]
  405ed8:	add	w8, w8, w20
  405edc:	ldr	w20, [sp, #204]
  405ee0:	add	w8, w8, w20
  405ee4:	ldr	w21, [sp, #284]
  405ee8:	add	w8, w21, w8
  405eec:	str	w8, [sp, #284]
  405ef0:	ldr	w8, [sp, #284]
  405ef4:	ldr	w21, [sp, #284]
  405ef8:	lsr	w12, w21, w12
  405efc:	orr	w8, w12, w8, lsl #4
  405f00:	str	w8, [sp, #284]
  405f04:	ldr	w8, [sp, #280]
  405f08:	ldr	w12, [sp, #284]
  405f0c:	add	w8, w12, w8
  405f10:	str	w8, [sp, #284]
  405f14:	ldr	w8, [sp, #284]
  405f18:	ldr	w12, [sp, #280]
  405f1c:	eor	w8, w8, w12
  405f20:	ldr	w12, [sp, #276]
  405f24:	eor	w8, w8, w12
  405f28:	ldr	x0, [sp, #288]
  405f2c:	ldr	w12, [x0, #48]
  405f30:	add	w8, w8, w12
  405f34:	ldr	w12, [sp, #200]
  405f38:	add	w8, w8, w12
  405f3c:	ldr	w21, [sp, #272]
  405f40:	add	w8, w21, w8
  405f44:	str	w8, [sp, #272]
  405f48:	ldr	w8, [sp, #272]
  405f4c:	ldr	w21, [sp, #272]
  405f50:	lsr	w13, w21, w13
  405f54:	orr	w8, w13, w8, lsl #11
  405f58:	str	w8, [sp, #272]
  405f5c:	ldr	w8, [sp, #284]
  405f60:	ldr	w13, [sp, #272]
  405f64:	add	w8, w13, w8
  405f68:	str	w8, [sp, #272]
  405f6c:	ldr	w8, [sp, #272]
  405f70:	ldr	w13, [sp, #284]
  405f74:	eor	w8, w8, w13
  405f78:	ldr	w13, [sp, #280]
  405f7c:	eor	w8, w8, w13
  405f80:	ldr	x0, [sp, #288]
  405f84:	ldr	w13, [x0, #60]
  405f88:	add	w8, w8, w13
  405f8c:	ldr	w13, [sp, #196]
  405f90:	add	w8, w8, w13
  405f94:	ldr	w21, [sp, #276]
  405f98:	add	w8, w21, w8
  405f9c:	str	w8, [sp, #276]
  405fa0:	ldr	w8, [sp, #276]
  405fa4:	ldr	w21, [sp, #276]
  405fa8:	ldr	x0, [sp, #16]
  405fac:	lsr	w0, w21, w0
  405fb0:	orr	w8, w0, w8, lsl #16
  405fb4:	str	w8, [sp, #276]
  405fb8:	ldr	w8, [sp, #272]
  405fbc:	ldr	w0, [sp, #276]
  405fc0:	add	w8, w0, w8
  405fc4:	str	w8, [sp, #276]
  405fc8:	ldr	w8, [sp, #276]
  405fcc:	ldr	w0, [sp, #272]
  405fd0:	eor	w8, w8, w0
  405fd4:	ldr	w0, [sp, #284]
  405fd8:	eor	w8, w8, w0
  405fdc:	ldr	x0, [sp, #288]
  405fe0:	ldr	w21, [x0, #8]
  405fe4:	add	w8, w8, w21
  405fe8:	ldr	w21, [sp, #192]
  405fec:	add	w8, w8, w21
  405ff0:	ldr	w22, [sp, #280]
  405ff4:	add	w8, w22, w8
  405ff8:	str	w8, [sp, #280]
  405ffc:	ldr	w8, [sp, #280]
  406000:	ldr	w22, [sp, #280]
  406004:	lsr	w16, w22, w16
  406008:	orr	w8, w16, w8, lsl #23
  40600c:	str	w8, [sp, #280]
  406010:	ldr	w8, [sp, #276]
  406014:	ldr	w16, [sp, #280]
  406018:	add	w8, w16, w8
  40601c:	str	w8, [sp, #280]
  406020:	ldr	w8, [sp, #276]
  406024:	ldr	w16, [sp, #280]
  406028:	ldr	w22, [sp, #272]
  40602c:	orn	w16, w16, w22
  406030:	eor	w8, w8, w16
  406034:	ldr	x0, [sp, #288]
  406038:	ldr	w16, [x0]
  40603c:	add	w8, w8, w16
  406040:	ldr	w16, [sp, #188]
  406044:	add	w8, w8, w16
  406048:	ldr	w22, [sp, #284]
  40604c:	add	w8, w22, w8
  406050:	str	w8, [sp, #284]
  406054:	ldr	w8, [sp, #284]
  406058:	ldr	w22, [sp, #284]
  40605c:	mov	x0, #0x1a                  	// #26
  406060:	lsr	w22, w22, #26
  406064:	orr	w8, w22, w8, lsl #6
  406068:	str	w8, [sp, #284]
  40606c:	ldr	w8, [sp, #280]
  406070:	ldr	w22, [sp, #284]
  406074:	add	w8, w22, w8
  406078:	str	w8, [sp, #284]
  40607c:	ldr	w8, [sp, #280]
  406080:	ldr	w22, [sp, #284]
  406084:	ldr	w23, [sp, #276]
  406088:	orn	w22, w22, w23
  40608c:	eor	w8, w8, w22
  406090:	ldr	x22, [sp, #288]
  406094:	ldr	w23, [x22, #28]
  406098:	add	w8, w8, w23
  40609c:	ldr	w23, [sp, #184]
  4060a0:	add	w8, w8, w23
  4060a4:	ldr	w24, [sp, #272]
  4060a8:	add	w8, w24, w8
  4060ac:	str	w8, [sp, #272]
  4060b0:	ldr	w8, [sp, #272]
  4060b4:	ldr	w24, [sp, #272]
  4060b8:	mov	x22, #0x16                  	// #22
  4060bc:	lsr	w24, w24, #22
  4060c0:	orr	w8, w24, w8, lsl #10
  4060c4:	str	w8, [sp, #272]
  4060c8:	ldr	w8, [sp, #284]
  4060cc:	ldr	w24, [sp, #272]
  4060d0:	add	w8, w24, w8
  4060d4:	str	w8, [sp, #272]
  4060d8:	ldr	w8, [sp, #284]
  4060dc:	ldr	w24, [sp, #272]
  4060e0:	ldr	w25, [sp, #280]
  4060e4:	orn	w24, w24, w25
  4060e8:	eor	w8, w8, w24
  4060ec:	ldr	x24, [sp, #288]
  4060f0:	ldr	w25, [x24, #56]
  4060f4:	add	w8, w8, w25
  4060f8:	ldr	w25, [sp, #180]
  4060fc:	add	w8, w8, w25
  406100:	ldr	w26, [sp, #276]
  406104:	add	w8, w26, w8
  406108:	str	w8, [sp, #276]
  40610c:	ldr	w8, [sp, #276]
  406110:	ldr	w26, [sp, #276]
  406114:	mov	x24, #0x11                  	// #17
  406118:	lsr	w26, w26, #17
  40611c:	orr	w8, w26, w8, lsl #15
  406120:	str	w8, [sp, #276]
  406124:	ldr	w8, [sp, #272]
  406128:	ldr	w26, [sp, #276]
  40612c:	add	w8, w26, w8
  406130:	str	w8, [sp, #276]
  406134:	ldr	w8, [sp, #272]
  406138:	ldr	w26, [sp, #276]
  40613c:	ldr	w27, [sp, #284]
  406140:	orn	w26, w26, w27
  406144:	eor	w8, w8, w26
  406148:	ldr	x26, [sp, #288]
  40614c:	ldr	w27, [x26, #20]
  406150:	add	w8, w8, w27
  406154:	ldr	w27, [sp, #176]
  406158:	add	w8, w8, w27
  40615c:	ldr	w28, [sp, #280]
  406160:	add	w8, w28, w8
  406164:	str	w8, [sp, #280]
  406168:	ldr	w8, [sp, #280]
  40616c:	ldr	w28, [sp, #280]
  406170:	mov	x26, #0xb                   	// #11
  406174:	lsr	w28, w28, #11
  406178:	orr	w8, w28, w8, lsl #21
  40617c:	str	w8, [sp, #280]
  406180:	ldr	w8, [sp, #276]
  406184:	ldr	w28, [sp, #280]
  406188:	add	w8, w28, w8
  40618c:	str	w8, [sp, #280]
  406190:	ldr	w8, [sp, #276]
  406194:	ldr	w28, [sp, #280]
  406198:	ldr	w29, [sp, #272]
  40619c:	orn	w28, w28, w29
  4061a0:	eor	w8, w8, w28
  4061a4:	ldr	x28, [sp, #288]
  4061a8:	ldr	w29, [x28, #48]
  4061ac:	add	w8, w8, w29
  4061b0:	ldr	w29, [sp, #172]
  4061b4:	add	w8, w8, w29
  4061b8:	ldr	w30, [sp, #284]
  4061bc:	add	w8, w30, w8
  4061c0:	str	w8, [sp, #284]
  4061c4:	ldr	w8, [sp, #284]
  4061c8:	ldr	w30, [sp, #284]
  4061cc:	mov	x28, x0
  4061d0:	lsr	w28, w30, w28
  4061d4:	orr	w8, w28, w8, lsl #6
  4061d8:	str	w8, [sp, #284]
  4061dc:	ldr	w8, [sp, #280]
  4061e0:	ldr	w28, [sp, #284]
  4061e4:	add	w8, w28, w8
  4061e8:	str	w8, [sp, #284]
  4061ec:	ldr	w8, [sp, #280]
  4061f0:	ldr	w28, [sp, #284]
  4061f4:	ldr	w30, [sp, #276]
  4061f8:	orn	w28, w28, w30
  4061fc:	eor	w8, w8, w28
  406200:	ldr	x28, [sp, #288]
  406204:	ldr	w30, [x28, #12]
  406208:	add	w8, w8, w30
  40620c:	ldr	w30, [sp, #168]
  406210:	add	w8, w8, w30
  406214:	ldr	w28, [sp, #272]
  406218:	add	w8, w28, w8
  40621c:	str	w8, [sp, #272]
  406220:	ldr	w8, [sp, #272]
  406224:	ldr	w28, [sp, #272]
  406228:	mov	x1, x22
  40622c:	lsr	w1, w28, w1
  406230:	orr	w8, w1, w8, lsl #10
  406234:	str	w8, [sp, #272]
  406238:	ldr	w8, [sp, #284]
  40623c:	ldr	w1, [sp, #272]
  406240:	add	w8, w1, w8
  406244:	str	w8, [sp, #272]
  406248:	ldr	w8, [sp, #284]
  40624c:	ldr	w1, [sp, #272]
  406250:	ldr	w28, [sp, #280]
  406254:	orn	w1, w1, w28
  406258:	eor	w8, w8, w1
  40625c:	ldr	x1, [sp, #288]
  406260:	ldr	w28, [x1, #40]
  406264:	add	w8, w8, w28
  406268:	ldr	w28, [sp, #164]
  40626c:	add	w8, w8, w28
  406270:	ldr	w1, [sp, #276]
  406274:	add	w8, w1, w8
  406278:	str	w8, [sp, #276]
  40627c:	ldr	w8, [sp, #276]
  406280:	ldr	w1, [sp, #276]
  406284:	mov	x2, x24
  406288:	lsr	w1, w1, w2
  40628c:	orr	w8, w1, w8, lsl #15
  406290:	str	w8, [sp, #276]
  406294:	ldr	w8, [sp, #272]
  406298:	ldr	w1, [sp, #276]
  40629c:	add	w8, w1, w8
  4062a0:	str	w8, [sp, #276]
  4062a4:	ldr	w8, [sp, #272]
  4062a8:	ldr	w1, [sp, #276]
  4062ac:	ldr	w2, [sp, #284]
  4062b0:	orn	w1, w1, w2
  4062b4:	eor	w8, w8, w1
  4062b8:	ldr	x1, [sp, #288]
  4062bc:	ldr	w2, [x1, #4]
  4062c0:	add	w8, w8, w2
  4062c4:	ldr	w2, [sp, #160]
  4062c8:	add	w8, w8, w2
  4062cc:	ldr	w1, [sp, #280]
  4062d0:	add	w8, w1, w8
  4062d4:	str	w8, [sp, #280]
  4062d8:	ldr	w8, [sp, #280]
  4062dc:	ldr	w1, [sp, #280]
  4062e0:	mov	x2, x26
  4062e4:	lsr	w1, w1, w2
  4062e8:	orr	w8, w1, w8, lsl #21
  4062ec:	str	w8, [sp, #280]
  4062f0:	ldr	w8, [sp, #276]
  4062f4:	ldr	w1, [sp, #280]
  4062f8:	add	w8, w1, w8
  4062fc:	str	w8, [sp, #280]
  406300:	ldr	w8, [sp, #276]
  406304:	ldr	w1, [sp, #280]
  406308:	ldr	w2, [sp, #272]
  40630c:	orn	w1, w1, w2
  406310:	eor	w8, w8, w1
  406314:	ldr	x1, [sp, #288]
  406318:	ldr	w2, [x1, #32]
  40631c:	add	w8, w8, w2
  406320:	ldr	w2, [sp, #156]
  406324:	add	w8, w8, w2
  406328:	ldr	w1, [sp, #284]
  40632c:	add	w8, w1, w8
  406330:	str	w8, [sp, #284]
  406334:	ldr	w8, [sp, #284]
  406338:	ldr	w1, [sp, #284]
  40633c:	mov	x2, x0
  406340:	lsr	w1, w1, w2
  406344:	orr	w8, w1, w8, lsl #6
  406348:	str	w8, [sp, #284]
  40634c:	ldr	w8, [sp, #280]
  406350:	ldr	w1, [sp, #284]
  406354:	add	w8, w1, w8
  406358:	str	w8, [sp, #284]
  40635c:	ldr	w8, [sp, #280]
  406360:	ldr	w1, [sp, #284]
  406364:	ldr	w2, [sp, #276]
  406368:	orn	w1, w1, w2
  40636c:	eor	w8, w8, w1
  406370:	ldr	x1, [sp, #288]
  406374:	ldr	w2, [x1, #60]
  406378:	add	w8, w8, w2
  40637c:	ldr	w2, [sp, #152]
  406380:	add	w8, w8, w2
  406384:	ldr	w1, [sp, #272]
  406388:	add	w8, w1, w8
  40638c:	str	w8, [sp, #272]
  406390:	ldr	w8, [sp, #272]
  406394:	ldr	w1, [sp, #272]
  406398:	mov	x2, x22
  40639c:	lsr	w1, w1, w2
  4063a0:	orr	w8, w1, w8, lsl #10
  4063a4:	str	w8, [sp, #272]
  4063a8:	ldr	w8, [sp, #284]
  4063ac:	ldr	w1, [sp, #272]
  4063b0:	add	w8, w1, w8
  4063b4:	str	w8, [sp, #272]
  4063b8:	ldr	w8, [sp, #284]
  4063bc:	ldr	w1, [sp, #272]
  4063c0:	ldr	w2, [sp, #280]
  4063c4:	orn	w1, w1, w2
  4063c8:	eor	w8, w8, w1
  4063cc:	ldr	x1, [sp, #288]
  4063d0:	ldr	w2, [x1, #24]
  4063d4:	add	w8, w8, w2
  4063d8:	ldr	w2, [sp, #148]
  4063dc:	add	w8, w8, w2
  4063e0:	ldr	w1, [sp, #276]
  4063e4:	add	w8, w1, w8
  4063e8:	str	w8, [sp, #276]
  4063ec:	ldr	w8, [sp, #276]
  4063f0:	ldr	w1, [sp, #276]
  4063f4:	mov	x2, x24
  4063f8:	lsr	w1, w1, w2
  4063fc:	orr	w8, w1, w8, lsl #15
  406400:	str	w8, [sp, #276]
  406404:	ldr	w8, [sp, #272]
  406408:	ldr	w1, [sp, #276]
  40640c:	add	w8, w1, w8
  406410:	str	w8, [sp, #276]
  406414:	ldr	w8, [sp, #272]
  406418:	ldr	w1, [sp, #276]
  40641c:	ldr	w2, [sp, #284]
  406420:	orn	w1, w1, w2
  406424:	eor	w8, w8, w1
  406428:	ldr	x1, [sp, #288]
  40642c:	ldr	w2, [x1, #52]
  406430:	add	w8, w8, w2
  406434:	ldr	w2, [sp, #144]
  406438:	add	w8, w8, w2
  40643c:	ldr	w1, [sp, #280]
  406440:	add	w8, w1, w8
  406444:	str	w8, [sp, #280]
  406448:	ldr	w8, [sp, #280]
  40644c:	ldr	w1, [sp, #280]
  406450:	mov	x2, x26
  406454:	lsr	w1, w1, w2
  406458:	orr	w8, w1, w8, lsl #21
  40645c:	str	w8, [sp, #280]
  406460:	ldr	w8, [sp, #276]
  406464:	ldr	w1, [sp, #280]
  406468:	add	w8, w1, w8
  40646c:	str	w8, [sp, #280]
  406470:	ldr	w8, [sp, #276]
  406474:	ldr	w1, [sp, #280]
  406478:	ldr	w2, [sp, #272]
  40647c:	orn	w1, w1, w2
  406480:	eor	w8, w8, w1
  406484:	ldr	x1, [sp, #288]
  406488:	ldr	w2, [x1, #16]
  40648c:	add	w8, w8, w2
  406490:	ldr	w2, [sp, #140]
  406494:	add	w8, w8, w2
  406498:	ldr	w1, [sp, #284]
  40649c:	add	w8, w1, w8
  4064a0:	str	w8, [sp, #284]
  4064a4:	ldr	w8, [sp, #284]
  4064a8:	ldr	w1, [sp, #284]
  4064ac:	lsr	w0, w1, w0
  4064b0:	orr	w8, w0, w8, lsl #6
  4064b4:	str	w8, [sp, #284]
  4064b8:	ldr	w8, [sp, #280]
  4064bc:	ldr	w0, [sp, #284]
  4064c0:	add	w8, w0, w8
  4064c4:	str	w8, [sp, #284]
  4064c8:	ldr	w8, [sp, #280]
  4064cc:	ldr	w0, [sp, #284]
  4064d0:	ldr	w1, [sp, #276]
  4064d4:	orn	w0, w0, w1
  4064d8:	eor	w8, w8, w0
  4064dc:	ldr	x0, [sp, #288]
  4064e0:	ldr	w1, [x0, #44]
  4064e4:	add	w8, w8, w1
  4064e8:	ldr	w1, [sp, #136]
  4064ec:	add	w8, w8, w1
  4064f0:	ldr	w0, [sp, #272]
  4064f4:	add	w8, w0, w8
  4064f8:	str	w8, [sp, #272]
  4064fc:	ldr	w8, [sp, #272]
  406500:	ldr	w0, [sp, #272]
  406504:	lsr	w0, w0, w22
  406508:	orr	w8, w0, w8, lsl #10
  40650c:	str	w8, [sp, #272]
  406510:	ldr	w8, [sp, #284]
  406514:	ldr	w0, [sp, #272]
  406518:	add	w8, w0, w8
  40651c:	str	w8, [sp, #272]
  406520:	ldr	w8, [sp, #284]
  406524:	ldr	w0, [sp, #272]
  406528:	ldr	w22, [sp, #280]
  40652c:	orn	w0, w0, w22
  406530:	eor	w8, w8, w0
  406534:	ldr	x0, [sp, #288]
  406538:	ldr	w22, [x0, #8]
  40653c:	add	w8, w8, w22
  406540:	ldr	w22, [sp, #132]
  406544:	add	w8, w8, w22
  406548:	ldr	w0, [sp, #276]
  40654c:	add	w8, w0, w8
  406550:	str	w8, [sp, #276]
  406554:	ldr	w8, [sp, #276]
  406558:	ldr	w0, [sp, #276]
  40655c:	lsr	w0, w0, w24
  406560:	orr	w8, w0, w8, lsl #15
  406564:	str	w8, [sp, #276]
  406568:	ldr	w8, [sp, #272]
  40656c:	ldr	w0, [sp, #276]
  406570:	add	w8, w0, w8
  406574:	str	w8, [sp, #276]
  406578:	ldr	w8, [sp, #272]
  40657c:	ldr	w0, [sp, #276]
  406580:	ldr	w24, [sp, #284]
  406584:	orn	w0, w0, w24
  406588:	eor	w8, w8, w0
  40658c:	ldr	x0, [sp, #288]
  406590:	ldr	w24, [x0, #36]
  406594:	add	w8, w8, w24
  406598:	ldr	w24, [sp, #128]
  40659c:	add	w8, w8, w24
  4065a0:	ldr	w0, [sp, #280]
  4065a4:	add	w8, w0, w8
  4065a8:	str	w8, [sp, #280]
  4065ac:	ldr	w8, [sp, #280]
  4065b0:	ldr	w0, [sp, #280]
  4065b4:	lsr	w0, w0, w26
  4065b8:	orr	w8, w0, w8, lsl #21
  4065bc:	str	w8, [sp, #280]
  4065c0:	ldr	w8, [sp, #276]
  4065c4:	ldr	w0, [sp, #280]
  4065c8:	add	w8, w0, w8
  4065cc:	str	w8, [sp, #280]
  4065d0:	ldr	w8, [sp, #284]
  4065d4:	ldr	x0, [sp, #296]
  4065d8:	ldr	w26, [x0]
  4065dc:	add	w8, w26, w8
  4065e0:	str	w8, [x0]
  4065e4:	ldr	w8, [sp, #280]
  4065e8:	ldr	x0, [sp, #296]
  4065ec:	ldr	w26, [x0, #4]
  4065f0:	add	w8, w26, w8
  4065f4:	str	w8, [x0, #4]
  4065f8:	ldr	w8, [sp, #276]
  4065fc:	ldr	x0, [sp, #296]
  406600:	ldr	w26, [x0, #8]
  406604:	add	w8, w26, w8
  406608:	str	w8, [x0, #8]
  40660c:	ldr	w8, [sp, #272]
  406610:	ldr	x0, [sp, #296]
  406614:	ldr	w26, [x0, #12]
  406618:	add	w8, w26, w8
  40661c:	str	w8, [x0, #12]
  406620:	ldp	x20, x19, [sp, #384]
  406624:	ldp	x22, x21, [sp, #368]
  406628:	ldp	x24, x23, [sp, #352]
  40662c:	ldp	x26, x25, [sp, #336]
  406630:	ldp	x28, x27, [sp, #320]
  406634:	ldp	x29, x30, [sp, #304]
  406638:	add	sp, sp, #0x190
  40663c:	ret
  406640:	sub	sp, sp, #0x40
  406644:	stp	x29, x30, [sp, #48]
  406648:	add	x29, sp, #0x30
  40664c:	mov	w8, #0x3f                  	// #63
  406650:	mov	w9, #0x80                  	// #128
  406654:	stur	x0, [x29, #-8]
  406658:	stur	x1, [x29, #-16]
  40665c:	ldur	x10, [x29, #-16]
  406660:	ldr	w11, [x10, #16]
  406664:	lsr	w11, w11, #3
  406668:	and	w11, w11, #0x3f
  40666c:	stur	w11, [x29, #-20]
  406670:	ldur	x10, [x29, #-16]
  406674:	add	x10, x10, #0x18
  406678:	ldur	w11, [x29, #-20]
  40667c:	mov	w12, w11
  406680:	add	x10, x10, x12
  406684:	str	x10, [sp, #16]
  406688:	ldr	x10, [sp, #16]
  40668c:	add	x12, x10, #0x1
  406690:	str	x12, [sp, #16]
  406694:	strb	w9, [x10]
  406698:	ldur	w9, [x29, #-20]
  40669c:	subs	w8, w8, w9
  4066a0:	stur	w8, [x29, #-20]
  4066a4:	ldur	w8, [x29, #-20]
  4066a8:	cmp	w8, #0x8
  4066ac:	b.cs	4066f8 <ferror@plt+0x4d88>  // b.hs, b.nlast
  4066b0:	ldr	x0, [sp, #16]
  4066b4:	ldur	w8, [x29, #-20]
  4066b8:	mov	w2, w8
  4066bc:	mov	w8, wzr
  4066c0:	mov	w1, w8
  4066c4:	str	w8, [sp, #12]
  4066c8:	bl	401700 <memset@plt>
  4066cc:	ldur	x0, [x29, #-16]
  4066d0:	ldur	x9, [x29, #-16]
  4066d4:	add	x1, x9, #0x18
  4066d8:	bl	404acc <ferror@plt+0x315c>
  4066dc:	ldur	x9, [x29, #-16]
  4066e0:	add	x0, x9, #0x18
  4066e4:	ldr	w8, [sp, #12]
  4066e8:	mov	w1, w8
  4066ec:	mov	x2, #0x38                  	// #56
  4066f0:	bl	401700 <memset@plt>
  4066f4:	b	406718 <ferror@plt+0x4da8>
  4066f8:	ldr	x0, [sp, #16]
  4066fc:	ldur	w8, [x29, #-20]
  406700:	subs	w8, w8, #0x8
  406704:	mov	w9, w8
  406708:	ubfx	x2, x9, #0, #32
  40670c:	mov	w8, wzr
  406710:	mov	w1, w8
  406714:	bl	401700 <memset@plt>
  406718:	ldur	x8, [x29, #-16]
  40671c:	ldur	x9, [x29, #-16]
  406720:	ldr	w10, [x9, #16]
  406724:	str	w10, [x8, #80]
  406728:	ldur	x8, [x29, #-16]
  40672c:	ldur	x9, [x29, #-16]
  406730:	ldr	w10, [x9, #20]
  406734:	str	w10, [x8, #84]
  406738:	ldur	x0, [x29, #-16]
  40673c:	ldur	x8, [x29, #-16]
  406740:	add	x1, x8, #0x18
  406744:	bl	404acc <ferror@plt+0x315c>
  406748:	ldur	x8, [x29, #-8]
  40674c:	ldur	x9, [x29, #-16]
  406750:	ldr	q0, [x9]
  406754:	str	q0, [x8]
  406758:	ldur	x0, [x29, #-16]
  40675c:	mov	w10, wzr
  406760:	mov	w1, w10
  406764:	mov	x2, #0x58                  	// #88
  406768:	bl	401700 <memset@plt>
  40676c:	ldp	x29, x30, [sp, #48]
  406770:	add	sp, sp, #0x40
  406774:	ret
  406778:	sub	sp, sp, #0x10
  40677c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  406780:	add	x8, x8, #0x210
  406784:	str	w0, [sp, #12]
  406788:	ldr	w9, [sp, #12]
  40678c:	str	w9, [x8]
  406790:	add	sp, sp, #0x10
  406794:	ret
  406798:	sub	sp, sp, #0xd0
  40679c:	stp	x29, x30, [sp, #192]
  4067a0:	add	x29, sp, #0xc0
  4067a4:	mov	w8, #0x400                 	// #1024
  4067a8:	stur	x0, [x29, #-8]
  4067ac:	stur	x1, [x29, #-16]
  4067b0:	stur	x2, [x29, #-24]
  4067b4:	stur	xzr, [x29, #-56]
  4067b8:	stur	w8, [x29, #-60]
  4067bc:	stur	wzr, [x29, #-64]
  4067c0:	stur	wzr, [x29, #-68]
  4067c4:	stur	wzr, [x29, #-72]
  4067c8:	ldur	x9, [x29, #-16]
  4067cc:	str	xzr, [x9]
  4067d0:	ldur	x9, [x29, #-8]
  4067d4:	cbz	x9, 4067e4 <ferror@plt+0x4e74>
  4067d8:	ldur	x8, [x29, #-8]
  4067dc:	ldrb	w9, [x8]
  4067e0:	cbnz	w9, 4067f0 <ferror@plt+0x4e80>
  4067e4:	mov	w8, #0xffffffea            	// #-22
  4067e8:	stur	w8, [x29, #-64]
  4067ec:	b	406d18 <ferror@plt+0x53a8>
  4067f0:	ldur	x8, [x29, #-8]
  4067f4:	stur	x8, [x29, #-32]
  4067f8:	bl	401800 <__ctype_b_loc@plt>
  4067fc:	ldr	x8, [x0]
  406800:	ldur	x9, [x29, #-32]
  406804:	ldrb	w10, [x9]
  406808:	ldrh	w10, [x8, w10, sxtw #1]
  40680c:	and	w10, w10, #0x2000
  406810:	cbz	w10, 406824 <ferror@plt+0x4eb4>
  406814:	ldur	x8, [x29, #-32]
  406818:	add	x8, x8, #0x1
  40681c:	stur	x8, [x29, #-32]
  406820:	b	4067f8 <ferror@plt+0x4e88>
  406824:	ldur	x8, [x29, #-32]
  406828:	ldrsb	w9, [x8]
  40682c:	cmp	w9, #0x2d
  406830:	b.ne	406840 <ferror@plt+0x4ed0>  // b.any
  406834:	mov	w8, #0xffffffea            	// #-22
  406838:	stur	w8, [x29, #-64]
  40683c:	b	406d18 <ferror@plt+0x53a8>
  406840:	bl	401910 <__errno_location@plt>
  406844:	mov	w8, wzr
  406848:	str	wzr, [x0]
  40684c:	sub	x1, x29, #0x28
  406850:	mov	x9, xzr
  406854:	stur	x9, [x29, #-40]
  406858:	ldur	x0, [x29, #-8]
  40685c:	mov	w2, w8
  406860:	bl	401790 <strtoumax@plt>
  406864:	stur	x0, [x29, #-48]
  406868:	ldur	x9, [x29, #-40]
  40686c:	ldur	x10, [x29, #-8]
  406870:	cmp	x9, x10
  406874:	b.eq	40689c <ferror@plt+0x4f2c>  // b.none
  406878:	bl	401910 <__errno_location@plt>
  40687c:	ldr	w8, [x0]
  406880:	cbz	w8, 4068d4 <ferror@plt+0x4f64>
  406884:	ldur	x8, [x29, #-48]
  406888:	mov	x9, #0xffffffffffffffff    	// #-1
  40688c:	cmp	x8, x9
  406890:	b.eq	40689c <ferror@plt+0x4f2c>  // b.none
  406894:	ldur	x8, [x29, #-48]
  406898:	cbnz	x8, 4068d4 <ferror@plt+0x4f64>
  40689c:	bl	401910 <__errno_location@plt>
  4068a0:	ldr	w8, [x0]
  4068a4:	cbz	w8, 4068c0 <ferror@plt+0x4f50>
  4068a8:	bl	401910 <__errno_location@plt>
  4068ac:	ldr	w8, [x0]
  4068b0:	mov	w9, wzr
  4068b4:	subs	w8, w9, w8
  4068b8:	str	w8, [sp, #28]
  4068bc:	b	4068c8 <ferror@plt+0x4f58>
  4068c0:	mov	w8, #0xffffffea            	// #-22
  4068c4:	str	w8, [sp, #28]
  4068c8:	ldr	w8, [sp, #28]
  4068cc:	stur	w8, [x29, #-64]
  4068d0:	b	406d18 <ferror@plt+0x53a8>
  4068d4:	ldur	x8, [x29, #-40]
  4068d8:	cbz	x8, 4068e8 <ferror@plt+0x4f78>
  4068dc:	ldur	x8, [x29, #-40]
  4068e0:	ldrb	w9, [x8]
  4068e4:	cbnz	w9, 4068ec <ferror@plt+0x4f7c>
  4068e8:	b	406d0c <ferror@plt+0x539c>
  4068ec:	ldur	x8, [x29, #-40]
  4068f0:	stur	x8, [x29, #-32]
  4068f4:	ldur	x8, [x29, #-32]
  4068f8:	ldrsb	w9, [x8, #1]
  4068fc:	cmp	w9, #0x69
  406900:	b.ne	40693c <ferror@plt+0x4fcc>  // b.any
  406904:	ldur	x8, [x29, #-32]
  406908:	ldrsb	w9, [x8, #2]
  40690c:	cmp	w9, #0x42
  406910:	b.eq	406924 <ferror@plt+0x4fb4>  // b.none
  406914:	ldur	x8, [x29, #-32]
  406918:	ldrsb	w9, [x8, #2]
  40691c:	cmp	w9, #0x62
  406920:	b.ne	40693c <ferror@plt+0x4fcc>  // b.any
  406924:	ldur	x8, [x29, #-32]
  406928:	ldrb	w9, [x8, #3]
  40692c:	cbnz	w9, 40693c <ferror@plt+0x4fcc>
  406930:	mov	w8, #0x400                 	// #1024
  406934:	stur	w8, [x29, #-60]
  406938:	b	406b50 <ferror@plt+0x51e0>
  40693c:	ldur	x8, [x29, #-32]
  406940:	ldrsb	w9, [x8, #1]
  406944:	cmp	w9, #0x42
  406948:	b.eq	40695c <ferror@plt+0x4fec>  // b.none
  40694c:	ldur	x8, [x29, #-32]
  406950:	ldrsb	w9, [x8, #1]
  406954:	cmp	w9, #0x62
  406958:	b.ne	406974 <ferror@plt+0x5004>  // b.any
  40695c:	ldur	x8, [x29, #-32]
  406960:	ldrb	w9, [x8, #2]
  406964:	cbnz	w9, 406974 <ferror@plt+0x5004>
  406968:	mov	w8, #0x3e8                 	// #1000
  40696c:	stur	w8, [x29, #-60]
  406970:	b	406b50 <ferror@plt+0x51e0>
  406974:	ldur	x8, [x29, #-32]
  406978:	ldrb	w9, [x8, #1]
  40697c:	cbz	w9, 406b50 <ferror@plt+0x51e0>
  406980:	bl	401670 <localeconv@plt>
  406984:	stur	x0, [x29, #-88]
  406988:	ldur	x8, [x29, #-88]
  40698c:	cbz	x8, 4069a0 <ferror@plt+0x5030>
  406990:	ldur	x8, [x29, #-88]
  406994:	ldr	x8, [x8]
  406998:	str	x8, [sp, #16]
  40699c:	b	4069a8 <ferror@plt+0x5038>
  4069a0:	mov	x8, xzr
  4069a4:	str	x8, [sp, #16]
  4069a8:	ldr	x8, [sp, #16]
  4069ac:	str	x8, [sp, #96]
  4069b0:	ldr	x8, [sp, #96]
  4069b4:	cbz	x8, 4069c8 <ferror@plt+0x5058>
  4069b8:	ldr	x0, [sp, #96]
  4069bc:	bl	4015c0 <strlen@plt>
  4069c0:	str	x0, [sp, #8]
  4069c4:	b	4069d0 <ferror@plt+0x5060>
  4069c8:	mov	x8, xzr
  4069cc:	str	x8, [sp, #8]
  4069d0:	ldr	x8, [sp, #8]
  4069d4:	str	x8, [sp, #88]
  4069d8:	ldur	x8, [x29, #-56]
  4069dc:	cbnz	x8, 406b44 <ferror@plt+0x51d4>
  4069e0:	ldur	x8, [x29, #-32]
  4069e4:	ldrsb	w9, [x8]
  4069e8:	cbz	w9, 406b44 <ferror@plt+0x51d4>
  4069ec:	ldr	x8, [sp, #96]
  4069f0:	cbz	x8, 406b44 <ferror@plt+0x51d4>
  4069f4:	ldr	x0, [sp, #96]
  4069f8:	ldur	x1, [x29, #-32]
  4069fc:	ldr	x2, [sp, #88]
  406a00:	bl	4016c0 <strncmp@plt>
  406a04:	cbnz	w0, 406b44 <ferror@plt+0x51d4>
  406a08:	ldur	x8, [x29, #-32]
  406a0c:	ldr	x9, [sp, #88]
  406a10:	add	x8, x8, x9
  406a14:	str	x8, [sp, #80]
  406a18:	ldr	x8, [sp, #80]
  406a1c:	stur	x8, [x29, #-32]
  406a20:	ldur	x8, [x29, #-32]
  406a24:	ldrsb	w9, [x8]
  406a28:	cmp	w9, #0x30
  406a2c:	b.ne	406a4c <ferror@plt+0x50dc>  // b.any
  406a30:	ldur	w8, [x29, #-72]
  406a34:	add	w8, w8, #0x1
  406a38:	stur	w8, [x29, #-72]
  406a3c:	ldur	x8, [x29, #-32]
  406a40:	add	x8, x8, #0x1
  406a44:	stur	x8, [x29, #-32]
  406a48:	b	406a20 <ferror@plt+0x50b0>
  406a4c:	ldur	x8, [x29, #-32]
  406a50:	str	x8, [sp, #80]
  406a54:	bl	401800 <__ctype_b_loc@plt>
  406a58:	ldr	x8, [x0]
  406a5c:	ldr	x9, [sp, #80]
  406a60:	ldrsb	x9, [x9]
  406a64:	ldrh	w10, [x8, x9, lsl #1]
  406a68:	and	w10, w10, #0x800
  406a6c:	cbz	w10, 406b08 <ferror@plt+0x5198>
  406a70:	bl	401910 <__errno_location@plt>
  406a74:	mov	w8, wzr
  406a78:	str	wzr, [x0]
  406a7c:	sub	x1, x29, #0x28
  406a80:	mov	x9, xzr
  406a84:	stur	x9, [x29, #-40]
  406a88:	ldr	x0, [sp, #80]
  406a8c:	mov	w2, w8
  406a90:	bl	401790 <strtoumax@plt>
  406a94:	stur	x0, [x29, #-56]
  406a98:	ldur	x9, [x29, #-40]
  406a9c:	ldr	x10, [sp, #80]
  406aa0:	cmp	x9, x10
  406aa4:	b.eq	406acc <ferror@plt+0x515c>  // b.none
  406aa8:	bl	401910 <__errno_location@plt>
  406aac:	ldr	w8, [x0]
  406ab0:	cbz	w8, 406b04 <ferror@plt+0x5194>
  406ab4:	ldur	x8, [x29, #-56]
  406ab8:	mov	x9, #0xffffffffffffffff    	// #-1
  406abc:	cmp	x8, x9
  406ac0:	b.eq	406acc <ferror@plt+0x515c>  // b.none
  406ac4:	ldur	x8, [x29, #-56]
  406ac8:	cbnz	x8, 406b04 <ferror@plt+0x5194>
  406acc:	bl	401910 <__errno_location@plt>
  406ad0:	ldr	w8, [x0]
  406ad4:	cbz	w8, 406af0 <ferror@plt+0x5180>
  406ad8:	bl	401910 <__errno_location@plt>
  406adc:	ldr	w8, [x0]
  406ae0:	mov	w9, wzr
  406ae4:	subs	w8, w9, w8
  406ae8:	str	w8, [sp, #4]
  406aec:	b	406af8 <ferror@plt+0x5188>
  406af0:	mov	w8, #0xffffffea            	// #-22
  406af4:	str	w8, [sp, #4]
  406af8:	ldr	w8, [sp, #4]
  406afc:	stur	w8, [x29, #-64]
  406b00:	b	406d18 <ferror@plt+0x53a8>
  406b04:	b	406b10 <ferror@plt+0x51a0>
  406b08:	ldur	x8, [x29, #-32]
  406b0c:	stur	x8, [x29, #-40]
  406b10:	ldur	x8, [x29, #-56]
  406b14:	cbz	x8, 406b38 <ferror@plt+0x51c8>
  406b18:	ldur	x8, [x29, #-40]
  406b1c:	cbz	x8, 406b2c <ferror@plt+0x51bc>
  406b20:	ldur	x8, [x29, #-40]
  406b24:	ldrb	w9, [x8]
  406b28:	cbnz	w9, 406b38 <ferror@plt+0x51c8>
  406b2c:	mov	w8, #0xffffffea            	// #-22
  406b30:	stur	w8, [x29, #-64]
  406b34:	b	406d18 <ferror@plt+0x53a8>
  406b38:	ldur	x8, [x29, #-40]
  406b3c:	stur	x8, [x29, #-32]
  406b40:	b	4068f4 <ferror@plt+0x4f84>
  406b44:	mov	w8, #0xffffffea            	// #-22
  406b48:	stur	w8, [x29, #-64]
  406b4c:	b	406d18 <ferror@plt+0x53a8>
  406b50:	adrp	x8, 41b000 <ferror@plt+0x19690>
  406b54:	add	x8, x8, #0x218
  406b58:	ldr	x0, [x8]
  406b5c:	ldur	x8, [x29, #-32]
  406b60:	ldrsb	w1, [x8]
  406b64:	bl	401880 <strchr@plt>
  406b68:	stur	x0, [x29, #-80]
  406b6c:	ldur	x8, [x29, #-80]
  406b70:	cbz	x8, 406b94 <ferror@plt+0x5224>
  406b74:	ldur	x8, [x29, #-80]
  406b78:	adrp	x9, 41b000 <ferror@plt+0x19690>
  406b7c:	add	x9, x9, #0x218
  406b80:	ldr	x9, [x9]
  406b84:	subs	x8, x8, x9
  406b88:	add	x8, x8, #0x1
  406b8c:	stur	w8, [x29, #-68]
  406b90:	b	406be4 <ferror@plt+0x5274>
  406b94:	adrp	x8, 41b000 <ferror@plt+0x19690>
  406b98:	add	x8, x8, #0x220
  406b9c:	ldr	x0, [x8]
  406ba0:	ldur	x8, [x29, #-32]
  406ba4:	ldrsb	w1, [x8]
  406ba8:	bl	401880 <strchr@plt>
  406bac:	stur	x0, [x29, #-80]
  406bb0:	ldur	x8, [x29, #-80]
  406bb4:	cbz	x8, 406bd8 <ferror@plt+0x5268>
  406bb8:	ldur	x8, [x29, #-80]
  406bbc:	adrp	x9, 41b000 <ferror@plt+0x19690>
  406bc0:	add	x9, x9, #0x220
  406bc4:	ldr	x9, [x9]
  406bc8:	subs	x8, x8, x9
  406bcc:	add	x8, x8, #0x1
  406bd0:	stur	w8, [x29, #-68]
  406bd4:	b	406be4 <ferror@plt+0x5274>
  406bd8:	mov	w8, #0xffffffea            	// #-22
  406bdc:	stur	w8, [x29, #-64]
  406be0:	b	406d18 <ferror@plt+0x53a8>
  406be4:	ldur	w1, [x29, #-60]
  406be8:	ldur	w2, [x29, #-68]
  406bec:	sub	x0, x29, #0x30
  406bf0:	bl	406d54 <ferror@plt+0x53e4>
  406bf4:	stur	w0, [x29, #-64]
  406bf8:	ldur	x8, [x29, #-24]
  406bfc:	cbz	x8, 406c0c <ferror@plt+0x529c>
  406c00:	ldur	w8, [x29, #-68]
  406c04:	ldur	x9, [x29, #-24]
  406c08:	str	w8, [x9]
  406c0c:	ldur	x8, [x29, #-56]
  406c10:	cbz	x8, 406d0c <ferror@plt+0x539c>
  406c14:	ldur	w8, [x29, #-68]
  406c18:	cbz	w8, 406d0c <ferror@plt+0x539c>
  406c1c:	mov	x8, #0xa                   	// #10
  406c20:	str	x8, [sp, #64]
  406c24:	mov	x8, #0x1                   	// #1
  406c28:	str	x8, [sp, #56]
  406c2c:	add	x0, sp, #0x30
  406c30:	str	x8, [sp, #48]
  406c34:	ldur	w1, [x29, #-60]
  406c38:	ldur	w2, [x29, #-68]
  406c3c:	bl	406d54 <ferror@plt+0x53e4>
  406c40:	ldr	x8, [sp, #64]
  406c44:	ldur	x9, [x29, #-56]
  406c48:	cmp	x8, x9
  406c4c:	b.cs	406c64 <ferror@plt+0x52f4>  // b.hs, b.nlast
  406c50:	ldr	x8, [sp, #64]
  406c54:	mov	x9, #0xa                   	// #10
  406c58:	mul	x8, x8, x9
  406c5c:	str	x8, [sp, #64]
  406c60:	b	406c40 <ferror@plt+0x52d0>
  406c64:	str	wzr, [sp, #76]
  406c68:	ldr	w8, [sp, #76]
  406c6c:	ldur	w9, [x29, #-72]
  406c70:	cmp	w8, w9
  406c74:	b.ge	406c98 <ferror@plt+0x5328>  // b.tcont
  406c78:	ldr	x8, [sp, #64]
  406c7c:	mov	x9, #0xa                   	// #10
  406c80:	mul	x8, x8, x9
  406c84:	str	x8, [sp, #64]
  406c88:	ldr	w8, [sp, #76]
  406c8c:	add	w8, w8, #0x1
  406c90:	str	w8, [sp, #76]
  406c94:	b	406c68 <ferror@plt+0x52f8>
  406c98:	ldur	x8, [x29, #-56]
  406c9c:	mov	x9, #0xa                   	// #10
  406ca0:	udiv	x10, x8, x9
  406ca4:	mul	x10, x10, x9
  406ca8:	subs	x8, x8, x10
  406cac:	str	w8, [sp, #44]
  406cb0:	ldr	x10, [sp, #64]
  406cb4:	ldr	x11, [sp, #56]
  406cb8:	udiv	x10, x10, x11
  406cbc:	str	x10, [sp, #32]
  406cc0:	ldur	x10, [x29, #-56]
  406cc4:	udiv	x10, x10, x9
  406cc8:	stur	x10, [x29, #-56]
  406ccc:	ldr	x10, [sp, #56]
  406cd0:	mul	x9, x10, x9
  406cd4:	str	x9, [sp, #56]
  406cd8:	ldr	w8, [sp, #44]
  406cdc:	cbz	w8, 406d04 <ferror@plt+0x5394>
  406ce0:	ldr	x8, [sp, #48]
  406ce4:	ldr	x9, [sp, #32]
  406ce8:	ldr	w10, [sp, #44]
  406cec:	mov	w11, w10
  406cf0:	udiv	x9, x9, x11
  406cf4:	udiv	x8, x8, x9
  406cf8:	ldur	x9, [x29, #-48]
  406cfc:	add	x8, x9, x8
  406d00:	stur	x8, [x29, #-48]
  406d04:	ldur	x8, [x29, #-56]
  406d08:	cbnz	x8, 406c98 <ferror@plt+0x5328>
  406d0c:	ldur	x8, [x29, #-48]
  406d10:	ldur	x9, [x29, #-16]
  406d14:	str	x8, [x9]
  406d18:	ldur	w8, [x29, #-64]
  406d1c:	cmp	w8, #0x0
  406d20:	cset	w8, ge  // ge = tcont
  406d24:	tbnz	w8, #0, 406d44 <ferror@plt+0x53d4>
  406d28:	ldur	w8, [x29, #-64]
  406d2c:	mov	w9, wzr
  406d30:	subs	w8, w9, w8
  406d34:	str	w8, [sp]
  406d38:	bl	401910 <__errno_location@plt>
  406d3c:	ldr	w8, [sp]
  406d40:	str	w8, [x0]
  406d44:	ldur	w0, [x29, #-64]
  406d48:	ldp	x29, x30, [sp, #192]
  406d4c:	add	sp, sp, #0xd0
  406d50:	ret
  406d54:	sub	sp, sp, #0x20
  406d58:	str	x0, [sp, #16]
  406d5c:	str	w1, [sp, #12]
  406d60:	str	w2, [sp, #8]
  406d64:	ldr	w8, [sp, #8]
  406d68:	subs	w9, w8, #0x1
  406d6c:	str	w9, [sp, #8]
  406d70:	cbz	w8, 406db4 <ferror@plt+0x5444>
  406d74:	ldrsw	x8, [sp, #12]
  406d78:	mov	x9, #0xffffffffffffffff    	// #-1
  406d7c:	udiv	x8, x9, x8
  406d80:	ldr	x9, [sp, #16]
  406d84:	ldr	x9, [x9]
  406d88:	cmp	x8, x9
  406d8c:	b.cs	406d9c <ferror@plt+0x542c>  // b.hs, b.nlast
  406d90:	mov	w8, #0xffffffde            	// #-34
  406d94:	str	w8, [sp, #28]
  406d98:	b	406db8 <ferror@plt+0x5448>
  406d9c:	ldrsw	x8, [sp, #12]
  406da0:	ldr	x9, [sp, #16]
  406da4:	ldr	x10, [x9]
  406da8:	mul	x8, x10, x8
  406dac:	str	x8, [x9]
  406db0:	b	406d64 <ferror@plt+0x53f4>
  406db4:	str	wzr, [sp, #28]
  406db8:	ldr	w0, [sp, #28]
  406dbc:	add	sp, sp, #0x20
  406dc0:	ret
  406dc4:	sub	sp, sp, #0x20
  406dc8:	stp	x29, x30, [sp, #16]
  406dcc:	add	x29, sp, #0x10
  406dd0:	mov	x8, xzr
  406dd4:	str	x0, [sp, #8]
  406dd8:	str	x1, [sp]
  406ddc:	ldr	x0, [sp, #8]
  406de0:	ldr	x1, [sp]
  406de4:	mov	x2, x8
  406de8:	bl	406798 <ferror@plt+0x4e28>
  406dec:	ldp	x29, x30, [sp, #16]
  406df0:	add	sp, sp, #0x20
  406df4:	ret
  406df8:	sub	sp, sp, #0x30
  406dfc:	stp	x29, x30, [sp, #32]
  406e00:	add	x29, sp, #0x20
  406e04:	stur	x0, [x29, #-8]
  406e08:	str	x1, [sp, #16]
  406e0c:	ldur	x8, [x29, #-8]
  406e10:	str	x8, [sp, #8]
  406e14:	ldr	x8, [sp, #8]
  406e18:	mov	w9, #0x0                   	// #0
  406e1c:	str	w9, [sp, #4]
  406e20:	cbz	x8, 406e58 <ferror@plt+0x54e8>
  406e24:	ldr	x8, [sp, #8]
  406e28:	ldrsb	w9, [x8]
  406e2c:	mov	w10, #0x0                   	// #0
  406e30:	str	w10, [sp, #4]
  406e34:	cbz	w9, 406e58 <ferror@plt+0x54e8>
  406e38:	bl	401800 <__ctype_b_loc@plt>
  406e3c:	ldr	x8, [x0]
  406e40:	ldr	x9, [sp, #8]
  406e44:	ldrb	w10, [x9]
  406e48:	ldrh	w10, [x8, w10, sxtw #1]
  406e4c:	tst	w10, #0x800
  406e50:	cset	w10, ne  // ne = any
  406e54:	str	w10, [sp, #4]
  406e58:	ldr	w8, [sp, #4]
  406e5c:	tbnz	w8, #0, 406e64 <ferror@plt+0x54f4>
  406e60:	b	406e74 <ferror@plt+0x5504>
  406e64:	ldr	x8, [sp, #8]
  406e68:	add	x8, x8, #0x1
  406e6c:	str	x8, [sp, #8]
  406e70:	b	406e14 <ferror@plt+0x54a4>
  406e74:	ldr	x8, [sp, #16]
  406e78:	cbz	x8, 406e88 <ferror@plt+0x5518>
  406e7c:	ldr	x8, [sp, #8]
  406e80:	ldr	x9, [sp, #16]
  406e84:	str	x8, [x9]
  406e88:	ldr	x8, [sp, #8]
  406e8c:	mov	w9, #0x0                   	// #0
  406e90:	str	w9, [sp]
  406e94:	cbz	x8, 406ec8 <ferror@plt+0x5558>
  406e98:	ldr	x8, [sp, #8]
  406e9c:	ldur	x9, [x29, #-8]
  406ea0:	mov	w10, #0x0                   	// #0
  406ea4:	cmp	x8, x9
  406ea8:	str	w10, [sp]
  406eac:	b.ls	406ec8 <ferror@plt+0x5558>  // b.plast
  406eb0:	ldr	x8, [sp, #8]
  406eb4:	ldrb	w9, [x8]
  406eb8:	cmp	w9, #0x0
  406ebc:	cset	w9, ne  // ne = any
  406ec0:	eor	w9, w9, #0x1
  406ec4:	str	w9, [sp]
  406ec8:	ldr	w8, [sp]
  406ecc:	and	w0, w8, #0x1
  406ed0:	ldp	x29, x30, [sp, #32]
  406ed4:	add	sp, sp, #0x30
  406ed8:	ret
  406edc:	sub	sp, sp, #0x30
  406ee0:	stp	x29, x30, [sp, #32]
  406ee4:	add	x29, sp, #0x20
  406ee8:	stur	x0, [x29, #-8]
  406eec:	str	x1, [sp, #16]
  406ef0:	ldur	x8, [x29, #-8]
  406ef4:	str	x8, [sp, #8]
  406ef8:	ldr	x8, [sp, #8]
  406efc:	mov	w9, #0x0                   	// #0
  406f00:	str	w9, [sp, #4]
  406f04:	cbz	x8, 406f3c <ferror@plt+0x55cc>
  406f08:	ldr	x8, [sp, #8]
  406f0c:	ldrsb	w9, [x8]
  406f10:	mov	w10, #0x0                   	// #0
  406f14:	str	w10, [sp, #4]
  406f18:	cbz	w9, 406f3c <ferror@plt+0x55cc>
  406f1c:	bl	401800 <__ctype_b_loc@plt>
  406f20:	ldr	x8, [x0]
  406f24:	ldr	x9, [sp, #8]
  406f28:	ldrb	w10, [x9]
  406f2c:	ldrh	w10, [x8, w10, sxtw #1]
  406f30:	tst	w10, #0x1000
  406f34:	cset	w10, ne  // ne = any
  406f38:	str	w10, [sp, #4]
  406f3c:	ldr	w8, [sp, #4]
  406f40:	tbnz	w8, #0, 406f48 <ferror@plt+0x55d8>
  406f44:	b	406f58 <ferror@plt+0x55e8>
  406f48:	ldr	x8, [sp, #8]
  406f4c:	add	x8, x8, #0x1
  406f50:	str	x8, [sp, #8]
  406f54:	b	406ef8 <ferror@plt+0x5588>
  406f58:	ldr	x8, [sp, #16]
  406f5c:	cbz	x8, 406f6c <ferror@plt+0x55fc>
  406f60:	ldr	x8, [sp, #8]
  406f64:	ldr	x9, [sp, #16]
  406f68:	str	x8, [x9]
  406f6c:	ldr	x8, [sp, #8]
  406f70:	mov	w9, #0x0                   	// #0
  406f74:	str	w9, [sp]
  406f78:	cbz	x8, 406fac <ferror@plt+0x563c>
  406f7c:	ldr	x8, [sp, #8]
  406f80:	ldur	x9, [x29, #-8]
  406f84:	mov	w10, #0x0                   	// #0
  406f88:	cmp	x8, x9
  406f8c:	str	w10, [sp]
  406f90:	b.ls	406fac <ferror@plt+0x563c>  // b.plast
  406f94:	ldr	x8, [sp, #8]
  406f98:	ldrb	w9, [x8]
  406f9c:	cmp	w9, #0x0
  406fa0:	cset	w9, ne  // ne = any
  406fa4:	eor	w9, w9, #0x1
  406fa8:	str	w9, [sp]
  406fac:	ldr	w8, [sp]
  406fb0:	and	w0, w8, #0x1
  406fb4:	ldp	x29, x30, [sp, #32]
  406fb8:	add	sp, sp, #0x30
  406fbc:	ret
  406fc0:	sub	sp, sp, #0x150
  406fc4:	stp	x29, x30, [sp, #304]
  406fc8:	str	x28, [sp, #320]
  406fcc:	add	x29, sp, #0x130
  406fd0:	str	q7, [sp, #160]
  406fd4:	str	q6, [sp, #144]
  406fd8:	str	q5, [sp, #128]
  406fdc:	str	q4, [sp, #112]
  406fe0:	str	q3, [sp, #96]
  406fe4:	str	q2, [sp, #80]
  406fe8:	str	q1, [sp, #64]
  406fec:	str	q0, [sp, #48]
  406ff0:	stur	x7, [x29, #-80]
  406ff4:	stur	x6, [x29, #-88]
  406ff8:	stur	x5, [x29, #-96]
  406ffc:	stur	x4, [x29, #-104]
  407000:	stur	x3, [x29, #-112]
  407004:	stur	x2, [x29, #-120]
  407008:	stur	x0, [x29, #-16]
  40700c:	stur	x1, [x29, #-24]
  407010:	mov	w8, #0xffffff80            	// #-128
  407014:	stur	w8, [x29, #-44]
  407018:	mov	w8, #0xffffffd0            	// #-48
  40701c:	stur	w8, [x29, #-48]
  407020:	add	x9, sp, #0x30
  407024:	add	x9, x9, #0x80
  407028:	stur	x9, [x29, #-56]
  40702c:	sub	x9, x29, #0x78
  407030:	add	x9, x9, #0x30
  407034:	stur	x9, [x29, #-64]
  407038:	add	x9, x29, #0x20
  40703c:	stur	x9, [x29, #-72]
  407040:	b	407044 <ferror@plt+0x56d4>
  407044:	sub	x8, x29, #0x48
  407048:	add	x8, x8, #0x18
  40704c:	ldur	w9, [x29, #-48]
  407050:	mov	w10, w9
  407054:	str	x8, [sp, #40]
  407058:	str	w10, [sp, #36]
  40705c:	tbz	w9, #31, 407094 <ferror@plt+0x5724>
  407060:	b	407064 <ferror@plt+0x56f4>
  407064:	ldr	w8, [sp, #36]
  407068:	add	w9, w8, #0x8
  40706c:	ldr	x10, [sp, #40]
  407070:	str	w9, [x10]
  407074:	subs	w9, w9, #0x0
  407078:	b.gt	407094 <ferror@plt+0x5724>
  40707c:	b	407080 <ferror@plt+0x5710>
  407080:	ldur	x8, [x29, #-64]
  407084:	ldr	w9, [sp, #36]
  407088:	add	x8, x8, w9, sxtw
  40708c:	str	x8, [sp, #24]
  407090:	b	4070a8 <ferror@plt+0x5738>
  407094:	ldur	x8, [x29, #-72]
  407098:	add	x9, x8, #0x8
  40709c:	stur	x9, [x29, #-72]
  4070a0:	str	x8, [sp, #24]
  4070a4:	b	4070a8 <ferror@plt+0x5738>
  4070a8:	ldr	x8, [sp, #24]
  4070ac:	ldr	x8, [x8]
  4070b0:	stur	x8, [x29, #-32]
  4070b4:	ldur	x8, [x29, #-32]
  4070b8:	cbnz	x8, 4070c4 <ferror@plt+0x5754>
  4070bc:	b	4070c0 <ferror@plt+0x5750>
  4070c0:	b	407198 <ferror@plt+0x5828>
  4070c4:	sub	x8, x29, #0x48
  4070c8:	add	x8, x8, #0x18
  4070cc:	ldur	w9, [x29, #-48]
  4070d0:	mov	w10, w9
  4070d4:	str	x8, [sp, #16]
  4070d8:	str	w10, [sp, #12]
  4070dc:	tbz	w9, #31, 407114 <ferror@plt+0x57a4>
  4070e0:	b	4070e4 <ferror@plt+0x5774>
  4070e4:	ldr	w8, [sp, #12]
  4070e8:	add	w9, w8, #0x8
  4070ec:	ldr	x10, [sp, #16]
  4070f0:	str	w9, [x10]
  4070f4:	subs	w9, w9, #0x0
  4070f8:	b.gt	407114 <ferror@plt+0x57a4>
  4070fc:	b	407100 <ferror@plt+0x5790>
  407100:	ldur	x8, [x29, #-64]
  407104:	ldr	w9, [sp, #12]
  407108:	add	x8, x8, w9, sxtw
  40710c:	str	x8, [sp]
  407110:	b	407128 <ferror@plt+0x57b8>
  407114:	ldur	x8, [x29, #-72]
  407118:	add	x9, x8, #0x8
  40711c:	stur	x9, [x29, #-72]
  407120:	str	x8, [sp]
  407124:	b	407128 <ferror@plt+0x57b8>
  407128:	ldr	x8, [sp]
  40712c:	ldr	x8, [x8]
  407130:	stur	x8, [x29, #-40]
  407134:	ldur	x8, [x29, #-40]
  407138:	cbnz	x8, 407144 <ferror@plt+0x57d4>
  40713c:	b	407140 <ferror@plt+0x57d0>
  407140:	b	407198 <ferror@plt+0x5828>
  407144:	ldur	x0, [x29, #-16]
  407148:	ldur	x1, [x29, #-32]
  40714c:	bl	4017e0 <strcmp@plt>
  407150:	cbnz	w0, 407164 <ferror@plt+0x57f4>
  407154:	b	407158 <ferror@plt+0x57e8>
  407158:	mov	w8, #0x1                   	// #1
  40715c:	stur	w8, [x29, #-4]
  407160:	b	4071b4 <ferror@plt+0x5844>
  407164:	ldur	x0, [x29, #-16]
  407168:	ldur	x1, [x29, #-40]
  40716c:	bl	4017e0 <strcmp@plt>
  407170:	cbnz	w0, 407184 <ferror@plt+0x5814>
  407174:	b	407178 <ferror@plt+0x5808>
  407178:	mov	w8, wzr
  40717c:	stur	w8, [x29, #-4]
  407180:	b	4071b4 <ferror@plt+0x5844>
  407184:	b	407188 <ferror@plt+0x5818>
  407188:	b	40718c <ferror@plt+0x581c>
  40718c:	mov	w8, #0x1                   	// #1
  407190:	cbnz	w8, 407044 <ferror@plt+0x56d4>
  407194:	b	407198 <ferror@plt+0x5828>
  407198:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40719c:	ldr	w0, [x8, #528]
  4071a0:	ldur	x2, [x29, #-24]
  4071a4:	ldur	x3, [x29, #-16]
  4071a8:	adrp	x1, 409000 <ferror@plt+0x7690>
  4071ac:	add	x1, x1, #0xd98
  4071b0:	bl	4018d0 <errx@plt>
  4071b4:	ldur	w0, [x29, #-4]
  4071b8:	ldr	x28, [sp, #320]
  4071bc:	ldp	x29, x30, [sp, #304]
  4071c0:	add	sp, sp, #0x150
  4071c4:	ret
  4071c8:	sub	sp, sp, #0x20
  4071cc:	str	x0, [sp, #16]
  4071d0:	str	x1, [sp, #8]
  4071d4:	str	w2, [sp, #4]
  4071d8:	ldr	x8, [sp, #8]
  4071dc:	subs	x9, x8, #0x1
  4071e0:	str	x9, [sp, #8]
  4071e4:	mov	w10, #0x0                   	// #0
  4071e8:	str	w10, [sp]
  4071ec:	cbz	x8, 407204 <ferror@plt+0x5894>
  4071f0:	ldr	x8, [sp, #16]
  4071f4:	ldrsb	w9, [x8]
  4071f8:	cmp	w9, #0x0
  4071fc:	cset	w9, ne  // ne = any
  407200:	str	w9, [sp]
  407204:	ldr	w8, [sp]
  407208:	tbnz	w8, #0, 407210 <ferror@plt+0x58a0>
  40720c:	b	407248 <ferror@plt+0x58d8>
  407210:	ldr	x8, [sp, #16]
  407214:	ldrsb	w9, [x8]
  407218:	ldr	w10, [sp, #4]
  40721c:	lsl	w10, w10, #24
  407220:	asr	w10, w10, #24
  407224:	cmp	w9, w10
  407228:	b.ne	407238 <ferror@plt+0x58c8>  // b.any
  40722c:	ldr	x8, [sp, #16]
  407230:	str	x8, [sp, #24]
  407234:	b	407250 <ferror@plt+0x58e0>
  407238:	ldr	x8, [sp, #16]
  40723c:	add	x8, x8, #0x1
  407240:	str	x8, [sp, #16]
  407244:	b	4071d8 <ferror@plt+0x5868>
  407248:	mov	x8, xzr
  40724c:	str	x8, [sp, #24]
  407250:	ldr	x0, [sp, #24]
  407254:	add	sp, sp, #0x20
  407258:	ret
  40725c:	sub	sp, sp, #0x30
  407260:	stp	x29, x30, [sp, #32]
  407264:	add	x29, sp, #0x20
  407268:	mov	w8, #0xffff8000            	// #-32768
  40726c:	stur	x0, [x29, #-8]
  407270:	str	x1, [sp, #16]
  407274:	ldur	x0, [x29, #-8]
  407278:	ldr	x1, [sp, #16]
  40727c:	str	w8, [sp, #8]
  407280:	bl	4072e8 <ferror@plt+0x5978>
  407284:	str	w0, [sp, #12]
  407288:	ldr	w8, [sp, #12]
  40728c:	ldr	w9, [sp, #8]
  407290:	cmp	w8, w9
  407294:	b.lt	4072a8 <ferror@plt+0x5938>  // b.tstop
  407298:	ldr	w8, [sp, #12]
  40729c:	mov	w9, #0x7fff                	// #32767
  4072a0:	cmp	w8, w9
  4072a4:	b.le	4072d4 <ferror@plt+0x5964>
  4072a8:	bl	401910 <__errno_location@plt>
  4072ac:	mov	w8, #0x22                  	// #34
  4072b0:	str	w8, [x0]
  4072b4:	adrp	x9, 41b000 <ferror@plt+0x19690>
  4072b8:	add	x9, x9, #0x210
  4072bc:	ldr	w0, [x9]
  4072c0:	ldr	x2, [sp, #16]
  4072c4:	ldur	x3, [x29, #-8]
  4072c8:	adrp	x1, 409000 <ferror@plt+0x7690>
  4072cc:	add	x1, x1, #0xd98
  4072d0:	bl	401950 <err@plt>
  4072d4:	ldr	w8, [sp, #12]
  4072d8:	mov	w0, w8
  4072dc:	ldp	x29, x30, [sp, #32]
  4072e0:	add	sp, sp, #0x30
  4072e4:	ret
  4072e8:	sub	sp, sp, #0x30
  4072ec:	stp	x29, x30, [sp, #32]
  4072f0:	add	x29, sp, #0x20
  4072f4:	mov	x8, #0xffffffff80000000    	// #-2147483648
  4072f8:	stur	x0, [x29, #-8]
  4072fc:	str	x1, [sp, #16]
  407300:	ldur	x0, [x29, #-8]
  407304:	ldr	x1, [sp, #16]
  407308:	str	x8, [sp]
  40730c:	bl	407458 <ferror@plt+0x5ae8>
  407310:	str	x0, [sp, #8]
  407314:	ldr	x8, [sp, #8]
  407318:	ldr	x9, [sp]
  40731c:	cmp	x8, x9
  407320:	b.lt	407334 <ferror@plt+0x59c4>  // b.tstop
  407324:	ldr	x8, [sp, #8]
  407328:	mov	x9, #0x7fffffff            	// #2147483647
  40732c:	cmp	x8, x9
  407330:	b.le	407360 <ferror@plt+0x59f0>
  407334:	bl	401910 <__errno_location@plt>
  407338:	mov	w8, #0x22                  	// #34
  40733c:	str	w8, [x0]
  407340:	adrp	x9, 41b000 <ferror@plt+0x19690>
  407344:	add	x9, x9, #0x210
  407348:	ldr	w0, [x9]
  40734c:	ldr	x2, [sp, #16]
  407350:	ldur	x3, [x29, #-8]
  407354:	adrp	x1, 409000 <ferror@plt+0x7690>
  407358:	add	x1, x1, #0xd98
  40735c:	bl	401950 <err@plt>
  407360:	ldr	x8, [sp, #8]
  407364:	mov	w0, w8
  407368:	ldp	x29, x30, [sp, #32]
  40736c:	add	sp, sp, #0x30
  407370:	ret
  407374:	sub	sp, sp, #0x20
  407378:	stp	x29, x30, [sp, #16]
  40737c:	add	x29, sp, #0x10
  407380:	mov	w2, #0xa                   	// #10
  407384:	str	x0, [sp, #8]
  407388:	str	x1, [sp]
  40738c:	ldr	x0, [sp, #8]
  407390:	ldr	x1, [sp]
  407394:	bl	4073a4 <ferror@plt+0x5a34>
  407398:	ldp	x29, x30, [sp, #16]
  40739c:	add	sp, sp, #0x20
  4073a0:	ret
  4073a4:	sub	sp, sp, #0x30
  4073a8:	stp	x29, x30, [sp, #32]
  4073ac:	add	x29, sp, #0x20
  4073b0:	mov	w8, #0xffff                	// #65535
  4073b4:	stur	x0, [x29, #-8]
  4073b8:	str	x1, [sp, #16]
  4073bc:	str	w2, [sp, #12]
  4073c0:	ldur	x0, [x29, #-8]
  4073c4:	ldr	x1, [sp, #16]
  4073c8:	ldr	w2, [sp, #12]
  4073cc:	str	w8, [sp, #4]
  4073d0:	bl	40756c <ferror@plt+0x5bfc>
  4073d4:	str	w0, [sp, #8]
  4073d8:	ldr	w8, [sp, #8]
  4073dc:	ldr	w9, [sp, #4]
  4073e0:	cmp	w8, w9
  4073e4:	b.ls	407414 <ferror@plt+0x5aa4>  // b.plast
  4073e8:	bl	401910 <__errno_location@plt>
  4073ec:	mov	w8, #0x22                  	// #34
  4073f0:	str	w8, [x0]
  4073f4:	adrp	x9, 41b000 <ferror@plt+0x19690>
  4073f8:	add	x9, x9, #0x210
  4073fc:	ldr	w0, [x9]
  407400:	ldr	x2, [sp, #16]
  407404:	ldur	x3, [x29, #-8]
  407408:	adrp	x1, 409000 <ferror@plt+0x7690>
  40740c:	add	x1, x1, #0xd98
  407410:	bl	401950 <err@plt>
  407414:	ldr	w8, [sp, #8]
  407418:	mov	w0, w8
  40741c:	ldp	x29, x30, [sp, #32]
  407420:	add	sp, sp, #0x30
  407424:	ret
  407428:	sub	sp, sp, #0x20
  40742c:	stp	x29, x30, [sp, #16]
  407430:	add	x29, sp, #0x10
  407434:	mov	w2, #0x10                  	// #16
  407438:	str	x0, [sp, #8]
  40743c:	str	x1, [sp]
  407440:	ldr	x0, [sp, #8]
  407444:	ldr	x1, [sp]
  407448:	bl	4073a4 <ferror@plt+0x5a34>
  40744c:	ldp	x29, x30, [sp, #16]
  407450:	add	sp, sp, #0x20
  407454:	ret
  407458:	sub	sp, sp, #0x30
  40745c:	stp	x29, x30, [sp, #32]
  407460:	add	x29, sp, #0x20
  407464:	mov	x8, xzr
  407468:	stur	x0, [x29, #-8]
  40746c:	str	x1, [sp, #16]
  407470:	str	x8, [sp]
  407474:	bl	401910 <__errno_location@plt>
  407478:	str	wzr, [x0]
  40747c:	ldur	x8, [x29, #-8]
  407480:	cbz	x8, 407490 <ferror@plt+0x5b20>
  407484:	ldur	x8, [x29, #-8]
  407488:	ldrsb	w9, [x8]
  40748c:	cbnz	w9, 407494 <ferror@plt+0x5b24>
  407490:	b	4074ec <ferror@plt+0x5b7c>
  407494:	ldur	x0, [x29, #-8]
  407498:	mov	x1, sp
  40749c:	mov	w2, #0xa                   	// #10
  4074a0:	bl	401610 <strtoimax@plt>
  4074a4:	str	x0, [sp, #8]
  4074a8:	bl	401910 <__errno_location@plt>
  4074ac:	ldr	w8, [x0]
  4074b0:	cbnz	w8, 4074d8 <ferror@plt+0x5b68>
  4074b4:	ldur	x8, [x29, #-8]
  4074b8:	ldr	x9, [sp]
  4074bc:	cmp	x8, x9
  4074c0:	b.eq	4074d8 <ferror@plt+0x5b68>  // b.none
  4074c4:	ldr	x8, [sp]
  4074c8:	cbz	x8, 4074dc <ferror@plt+0x5b6c>
  4074cc:	ldr	x8, [sp]
  4074d0:	ldrsb	w9, [x8]
  4074d4:	cbz	w9, 4074dc <ferror@plt+0x5b6c>
  4074d8:	b	4074ec <ferror@plt+0x5b7c>
  4074dc:	ldr	x0, [sp, #8]
  4074e0:	ldp	x29, x30, [sp, #32]
  4074e4:	add	sp, sp, #0x30
  4074e8:	ret
  4074ec:	bl	401910 <__errno_location@plt>
  4074f0:	ldr	w8, [x0]
  4074f4:	cmp	w8, #0x22
  4074f8:	b.ne	40751c <ferror@plt+0x5bac>  // b.any
  4074fc:	adrp	x8, 41b000 <ferror@plt+0x19690>
  407500:	add	x8, x8, #0x210
  407504:	ldr	w0, [x8]
  407508:	ldr	x2, [sp, #16]
  40750c:	ldur	x3, [x29, #-8]
  407510:	adrp	x1, 409000 <ferror@plt+0x7690>
  407514:	add	x1, x1, #0xd98
  407518:	bl	401950 <err@plt>
  40751c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  407520:	add	x8, x8, #0x210
  407524:	ldr	w0, [x8]
  407528:	ldr	x2, [sp, #16]
  40752c:	ldur	x3, [x29, #-8]
  407530:	adrp	x1, 409000 <ferror@plt+0x7690>
  407534:	add	x1, x1, #0xd98
  407538:	bl	4018d0 <errx@plt>
  40753c:	sub	sp, sp, #0x20
  407540:	stp	x29, x30, [sp, #16]
  407544:	add	x29, sp, #0x10
  407548:	mov	w2, #0xa                   	// #10
  40754c:	str	x0, [sp, #8]
  407550:	str	x1, [sp]
  407554:	ldr	x0, [sp, #8]
  407558:	ldr	x1, [sp]
  40755c:	bl	40756c <ferror@plt+0x5bfc>
  407560:	ldp	x29, x30, [sp, #16]
  407564:	add	sp, sp, #0x20
  407568:	ret
  40756c:	sub	sp, sp, #0x40
  407570:	stp	x29, x30, [sp, #48]
  407574:	add	x29, sp, #0x30
  407578:	mov	x8, #0xffffffff            	// #4294967295
  40757c:	stur	x0, [x29, #-8]
  407580:	stur	x1, [x29, #-16]
  407584:	stur	w2, [x29, #-20]
  407588:	ldur	x0, [x29, #-8]
  40758c:	ldur	x1, [x29, #-16]
  407590:	ldur	w2, [x29, #-20]
  407594:	str	x8, [sp, #8]
  407598:	bl	407650 <ferror@plt+0x5ce0>
  40759c:	str	x0, [sp, #16]
  4075a0:	ldr	x8, [sp, #16]
  4075a4:	ldr	x9, [sp, #8]
  4075a8:	cmp	x8, x9
  4075ac:	b.ls	4075dc <ferror@plt+0x5c6c>  // b.plast
  4075b0:	bl	401910 <__errno_location@plt>
  4075b4:	mov	w8, #0x22                  	// #34
  4075b8:	str	w8, [x0]
  4075bc:	adrp	x9, 41b000 <ferror@plt+0x19690>
  4075c0:	add	x9, x9, #0x210
  4075c4:	ldr	w0, [x9]
  4075c8:	ldur	x2, [x29, #-16]
  4075cc:	ldur	x3, [x29, #-8]
  4075d0:	adrp	x1, 409000 <ferror@plt+0x7690>
  4075d4:	add	x1, x1, #0xd98
  4075d8:	bl	401950 <err@plt>
  4075dc:	ldr	x8, [sp, #16]
  4075e0:	mov	w0, w8
  4075e4:	ldp	x29, x30, [sp, #48]
  4075e8:	add	sp, sp, #0x40
  4075ec:	ret
  4075f0:	sub	sp, sp, #0x20
  4075f4:	stp	x29, x30, [sp, #16]
  4075f8:	add	x29, sp, #0x10
  4075fc:	mov	w2, #0x10                  	// #16
  407600:	str	x0, [sp, #8]
  407604:	str	x1, [sp]
  407608:	ldr	x0, [sp, #8]
  40760c:	ldr	x1, [sp]
  407610:	bl	40756c <ferror@plt+0x5bfc>
  407614:	ldp	x29, x30, [sp, #16]
  407618:	add	sp, sp, #0x20
  40761c:	ret
  407620:	sub	sp, sp, #0x20
  407624:	stp	x29, x30, [sp, #16]
  407628:	add	x29, sp, #0x10
  40762c:	mov	w2, #0xa                   	// #10
  407630:	str	x0, [sp, #8]
  407634:	str	x1, [sp]
  407638:	ldr	x0, [sp, #8]
  40763c:	ldr	x1, [sp]
  407640:	bl	407650 <ferror@plt+0x5ce0>
  407644:	ldp	x29, x30, [sp, #16]
  407648:	add	sp, sp, #0x20
  40764c:	ret
  407650:	sub	sp, sp, #0x40
  407654:	stp	x29, x30, [sp, #48]
  407658:	add	x29, sp, #0x30
  40765c:	mov	x8, xzr
  407660:	stur	x0, [x29, #-8]
  407664:	stur	x1, [x29, #-16]
  407668:	stur	w2, [x29, #-20]
  40766c:	str	x8, [sp, #8]
  407670:	bl	401910 <__errno_location@plt>
  407674:	str	wzr, [x0]
  407678:	ldur	x8, [x29, #-8]
  40767c:	cbz	x8, 40768c <ferror@plt+0x5d1c>
  407680:	ldur	x8, [x29, #-8]
  407684:	ldrsb	w9, [x8]
  407688:	cbnz	w9, 407690 <ferror@plt+0x5d20>
  40768c:	b	4076e8 <ferror@plt+0x5d78>
  407690:	ldur	x0, [x29, #-8]
  407694:	ldur	w2, [x29, #-20]
  407698:	add	x1, sp, #0x8
  40769c:	bl	401790 <strtoumax@plt>
  4076a0:	str	x0, [sp, #16]
  4076a4:	bl	401910 <__errno_location@plt>
  4076a8:	ldr	w8, [x0]
  4076ac:	cbnz	w8, 4076d4 <ferror@plt+0x5d64>
  4076b0:	ldur	x8, [x29, #-8]
  4076b4:	ldr	x9, [sp, #8]
  4076b8:	cmp	x8, x9
  4076bc:	b.eq	4076d4 <ferror@plt+0x5d64>  // b.none
  4076c0:	ldr	x8, [sp, #8]
  4076c4:	cbz	x8, 4076d8 <ferror@plt+0x5d68>
  4076c8:	ldr	x8, [sp, #8]
  4076cc:	ldrsb	w9, [x8]
  4076d0:	cbz	w9, 4076d8 <ferror@plt+0x5d68>
  4076d4:	b	4076e8 <ferror@plt+0x5d78>
  4076d8:	ldr	x0, [sp, #16]
  4076dc:	ldp	x29, x30, [sp, #48]
  4076e0:	add	sp, sp, #0x40
  4076e4:	ret
  4076e8:	bl	401910 <__errno_location@plt>
  4076ec:	ldr	w8, [x0]
  4076f0:	cmp	w8, #0x22
  4076f4:	b.ne	407718 <ferror@plt+0x5da8>  // b.any
  4076f8:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4076fc:	add	x8, x8, #0x210
  407700:	ldr	w0, [x8]
  407704:	ldur	x2, [x29, #-16]
  407708:	ldur	x3, [x29, #-8]
  40770c:	adrp	x1, 409000 <ferror@plt+0x7690>
  407710:	add	x1, x1, #0xd98
  407714:	bl	401950 <err@plt>
  407718:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40771c:	add	x8, x8, #0x210
  407720:	ldr	w0, [x8]
  407724:	ldur	x2, [x29, #-16]
  407728:	ldur	x3, [x29, #-8]
  40772c:	adrp	x1, 409000 <ferror@plt+0x7690>
  407730:	add	x1, x1, #0xd98
  407734:	bl	4018d0 <errx@plt>
  407738:	sub	sp, sp, #0x20
  40773c:	stp	x29, x30, [sp, #16]
  407740:	add	x29, sp, #0x10
  407744:	mov	w2, #0x10                  	// #16
  407748:	str	x0, [sp, #8]
  40774c:	str	x1, [sp]
  407750:	ldr	x0, [sp, #8]
  407754:	ldr	x1, [sp]
  407758:	bl	407650 <ferror@plt+0x5ce0>
  40775c:	ldp	x29, x30, [sp, #16]
  407760:	add	sp, sp, #0x20
  407764:	ret
  407768:	sub	sp, sp, #0x30
  40776c:	stp	x29, x30, [sp, #32]
  407770:	add	x29, sp, #0x20
  407774:	mov	x8, xzr
  407778:	stur	x0, [x29, #-8]
  40777c:	str	x1, [sp, #16]
  407780:	str	x8, [sp]
  407784:	bl	401910 <__errno_location@plt>
  407788:	str	wzr, [x0]
  40778c:	ldur	x8, [x29, #-8]
  407790:	cbz	x8, 4077a0 <ferror@plt+0x5e30>
  407794:	ldur	x8, [x29, #-8]
  407798:	ldrsb	w9, [x8]
  40779c:	cbnz	w9, 4077a4 <ferror@plt+0x5e34>
  4077a0:	b	4077f8 <ferror@plt+0x5e88>
  4077a4:	ldur	x0, [x29, #-8]
  4077a8:	mov	x1, sp
  4077ac:	bl	401620 <strtod@plt>
  4077b0:	str	d0, [sp, #8]
  4077b4:	bl	401910 <__errno_location@plt>
  4077b8:	ldr	w8, [x0]
  4077bc:	cbnz	w8, 4077e4 <ferror@plt+0x5e74>
  4077c0:	ldur	x8, [x29, #-8]
  4077c4:	ldr	x9, [sp]
  4077c8:	cmp	x8, x9
  4077cc:	b.eq	4077e4 <ferror@plt+0x5e74>  // b.none
  4077d0:	ldr	x8, [sp]
  4077d4:	cbz	x8, 4077e8 <ferror@plt+0x5e78>
  4077d8:	ldr	x8, [sp]
  4077dc:	ldrsb	w9, [x8]
  4077e0:	cbz	w9, 4077e8 <ferror@plt+0x5e78>
  4077e4:	b	4077f8 <ferror@plt+0x5e88>
  4077e8:	ldr	d0, [sp, #8]
  4077ec:	ldp	x29, x30, [sp, #32]
  4077f0:	add	sp, sp, #0x30
  4077f4:	ret
  4077f8:	bl	401910 <__errno_location@plt>
  4077fc:	ldr	w8, [x0]
  407800:	cmp	w8, #0x22
  407804:	b.ne	407828 <ferror@plt+0x5eb8>  // b.any
  407808:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40780c:	add	x8, x8, #0x210
  407810:	ldr	w0, [x8]
  407814:	ldr	x2, [sp, #16]
  407818:	ldur	x3, [x29, #-8]
  40781c:	adrp	x1, 409000 <ferror@plt+0x7690>
  407820:	add	x1, x1, #0xd98
  407824:	bl	401950 <err@plt>
  407828:	adrp	x8, 41b000 <ferror@plt+0x19690>
  40782c:	add	x8, x8, #0x210
  407830:	ldr	w0, [x8]
  407834:	ldr	x2, [sp, #16]
  407838:	ldur	x3, [x29, #-8]
  40783c:	adrp	x1, 409000 <ferror@plt+0x7690>
  407840:	add	x1, x1, #0xd98
  407844:	bl	4018d0 <errx@plt>
  407848:	sub	sp, sp, #0x30
  40784c:	stp	x29, x30, [sp, #32]
  407850:	add	x29, sp, #0x20
  407854:	mov	x8, xzr
  407858:	stur	x0, [x29, #-8]
  40785c:	str	x1, [sp, #16]
  407860:	str	x8, [sp]
  407864:	bl	401910 <__errno_location@plt>
  407868:	str	wzr, [x0]
  40786c:	ldur	x8, [x29, #-8]
  407870:	cbz	x8, 407880 <ferror@plt+0x5f10>
  407874:	ldur	x8, [x29, #-8]
  407878:	ldrsb	w9, [x8]
  40787c:	cbnz	w9, 407884 <ferror@plt+0x5f14>
  407880:	b	4078dc <ferror@plt+0x5f6c>
  407884:	ldur	x0, [x29, #-8]
  407888:	mov	x1, sp
  40788c:	mov	w2, #0xa                   	// #10
  407890:	bl	401820 <strtol@plt>
  407894:	str	x0, [sp, #8]
  407898:	bl	401910 <__errno_location@plt>
  40789c:	ldr	w8, [x0]
  4078a0:	cbnz	w8, 4078c8 <ferror@plt+0x5f58>
  4078a4:	ldur	x8, [x29, #-8]
  4078a8:	ldr	x9, [sp]
  4078ac:	cmp	x8, x9
  4078b0:	b.eq	4078c8 <ferror@plt+0x5f58>  // b.none
  4078b4:	ldr	x8, [sp]
  4078b8:	cbz	x8, 4078cc <ferror@plt+0x5f5c>
  4078bc:	ldr	x8, [sp]
  4078c0:	ldrsb	w9, [x8]
  4078c4:	cbz	w9, 4078cc <ferror@plt+0x5f5c>
  4078c8:	b	4078dc <ferror@plt+0x5f6c>
  4078cc:	ldr	x0, [sp, #8]
  4078d0:	ldp	x29, x30, [sp, #32]
  4078d4:	add	sp, sp, #0x30
  4078d8:	ret
  4078dc:	bl	401910 <__errno_location@plt>
  4078e0:	ldr	w8, [x0]
  4078e4:	cmp	w8, #0x22
  4078e8:	b.ne	40790c <ferror@plt+0x5f9c>  // b.any
  4078ec:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4078f0:	add	x8, x8, #0x210
  4078f4:	ldr	w0, [x8]
  4078f8:	ldr	x2, [sp, #16]
  4078fc:	ldur	x3, [x29, #-8]
  407900:	adrp	x1, 409000 <ferror@plt+0x7690>
  407904:	add	x1, x1, #0xd98
  407908:	bl	401950 <err@plt>
  40790c:	adrp	x8, 41b000 <ferror@plt+0x19690>
  407910:	add	x8, x8, #0x210
  407914:	ldr	w0, [x8]
  407918:	ldr	x2, [sp, #16]
  40791c:	ldur	x3, [x29, #-8]
  407920:	adrp	x1, 409000 <ferror@plt+0x7690>
  407924:	add	x1, x1, #0xd98
  407928:	bl	4018d0 <errx@plt>
  40792c:	sub	sp, sp, #0x30
  407930:	stp	x29, x30, [sp, #32]
  407934:	add	x29, sp, #0x20
  407938:	mov	x8, xzr
  40793c:	stur	x0, [x29, #-8]
  407940:	str	x1, [sp, #16]
  407944:	str	x8, [sp]
  407948:	bl	401910 <__errno_location@plt>
  40794c:	str	wzr, [x0]
  407950:	ldur	x8, [x29, #-8]
  407954:	cbz	x8, 407964 <ferror@plt+0x5ff4>
  407958:	ldur	x8, [x29, #-8]
  40795c:	ldrsb	w9, [x8]
  407960:	cbnz	w9, 407968 <ferror@plt+0x5ff8>
  407964:	b	4079c0 <ferror@plt+0x6050>
  407968:	ldur	x0, [x29, #-8]
  40796c:	mov	x1, sp
  407970:	mov	w2, #0xa                   	// #10
  407974:	bl	4015b0 <strtoul@plt>
  407978:	str	x0, [sp, #8]
  40797c:	bl	401910 <__errno_location@plt>
  407980:	ldr	w8, [x0]
  407984:	cbnz	w8, 4079ac <ferror@plt+0x603c>
  407988:	ldur	x8, [x29, #-8]
  40798c:	ldr	x9, [sp]
  407990:	cmp	x8, x9
  407994:	b.eq	4079ac <ferror@plt+0x603c>  // b.none
  407998:	ldr	x8, [sp]
  40799c:	cbz	x8, 4079b0 <ferror@plt+0x6040>
  4079a0:	ldr	x8, [sp]
  4079a4:	ldrsb	w9, [x8]
  4079a8:	cbz	w9, 4079b0 <ferror@plt+0x6040>
  4079ac:	b	4079c0 <ferror@plt+0x6050>
  4079b0:	ldr	x0, [sp, #8]
  4079b4:	ldp	x29, x30, [sp, #32]
  4079b8:	add	sp, sp, #0x30
  4079bc:	ret
  4079c0:	bl	401910 <__errno_location@plt>
  4079c4:	ldr	w8, [x0]
  4079c8:	cmp	w8, #0x22
  4079cc:	b.ne	4079f0 <ferror@plt+0x6080>  // b.any
  4079d0:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4079d4:	add	x8, x8, #0x210
  4079d8:	ldr	w0, [x8]
  4079dc:	ldr	x2, [sp, #16]
  4079e0:	ldur	x3, [x29, #-8]
  4079e4:	adrp	x1, 409000 <ferror@plt+0x7690>
  4079e8:	add	x1, x1, #0xd98
  4079ec:	bl	401950 <err@plt>
  4079f0:	adrp	x8, 41b000 <ferror@plt+0x19690>
  4079f4:	add	x8, x8, #0x210
  4079f8:	ldr	w0, [x8]
  4079fc:	ldr	x2, [sp, #16]
  407a00:	ldur	x3, [x29, #-8]
  407a04:	adrp	x1, 409000 <ferror@plt+0x7690>
  407a08:	add	x1, x1, #0xd98
  407a0c:	bl	4018d0 <errx@plt>
  407a10:	sub	sp, sp, #0x30
  407a14:	stp	x29, x30, [sp, #32]
  407a18:	add	x29, sp, #0x20
  407a1c:	add	x8, sp, #0x8
  407a20:	stur	x0, [x29, #-8]
  407a24:	str	x1, [sp, #16]
  407a28:	ldur	x0, [x29, #-8]
  407a2c:	mov	x1, x8
  407a30:	bl	406dc4 <ferror@plt+0x5454>
  407a34:	cbnz	w0, 407a48 <ferror@plt+0x60d8>
  407a38:	ldr	x0, [sp, #8]
  407a3c:	ldp	x29, x30, [sp, #32]
  407a40:	add	sp, sp, #0x30
  407a44:	ret
  407a48:	bl	401910 <__errno_location@plt>
  407a4c:	ldr	w8, [x0]
  407a50:	cbz	w8, 407a74 <ferror@plt+0x6104>
  407a54:	adrp	x8, 41b000 <ferror@plt+0x19690>
  407a58:	add	x8, x8, #0x210
  407a5c:	ldr	w0, [x8]
  407a60:	ldr	x2, [sp, #16]
  407a64:	ldur	x3, [x29, #-8]
  407a68:	adrp	x1, 409000 <ferror@plt+0x7690>
  407a6c:	add	x1, x1, #0xd98
  407a70:	bl	401950 <err@plt>
  407a74:	adrp	x8, 41b000 <ferror@plt+0x19690>
  407a78:	add	x8, x8, #0x210
  407a7c:	ldr	w0, [x8]
  407a80:	ldr	x2, [sp, #16]
  407a84:	ldur	x3, [x29, #-8]
  407a88:	adrp	x1, 409000 <ferror@plt+0x7690>
  407a8c:	add	x1, x1, #0xd98
  407a90:	bl	4018d0 <errx@plt>
  407a94:	sub	sp, sp, #0x40
  407a98:	stp	x29, x30, [sp, #48]
  407a9c:	add	x29, sp, #0x30
  407aa0:	mov	x8, #0x848000000000        	// #145685290680320
  407aa4:	movk	x8, #0x412e, lsl #48
  407aa8:	fmov	d0, x8
  407aac:	stur	x0, [x29, #-8]
  407ab0:	stur	x1, [x29, #-16]
  407ab4:	str	x2, [sp, #24]
  407ab8:	ldur	x0, [x29, #-8]
  407abc:	ldr	x1, [sp, #24]
  407ac0:	str	d0, [sp, #8]
  407ac4:	bl	407768 <ferror@plt+0x5df8>
  407ac8:	str	d0, [sp, #16]
  407acc:	ldr	d0, [sp, #16]
  407ad0:	fcvtzs	x8, d0
  407ad4:	ldur	x9, [x29, #-16]
  407ad8:	str	x8, [x9]
  407adc:	ldr	d0, [sp, #16]
  407ae0:	ldur	x8, [x29, #-16]
  407ae4:	ldr	x8, [x8]
  407ae8:	scvtf	d1, x8
  407aec:	fsub	d0, d0, d1
  407af0:	ldr	d1, [sp, #8]
  407af4:	fmul	d0, d0, d1
  407af8:	fcvtzs	x8, d0
  407afc:	ldur	x9, [x29, #-16]
  407b00:	str	x8, [x9, #8]
  407b04:	ldp	x29, x30, [sp, #48]
  407b08:	add	sp, sp, #0x40
  407b0c:	ret
  407b10:	sub	sp, sp, #0x20
  407b14:	mov	w8, #0x0                   	// #0
  407b18:	str	w0, [sp, #28]
  407b1c:	str	x1, [sp, #16]
  407b20:	strh	w8, [sp, #14]
  407b24:	ldr	w8, [sp, #28]
  407b28:	and	w8, w8, #0xf000
  407b2c:	cmp	w8, #0x4, lsl #12
  407b30:	b.ne	407b5c <ferror@plt+0x61ec>  // b.any
  407b34:	ldr	x8, [sp, #16]
  407b38:	ldrh	w9, [sp, #14]
  407b3c:	mov	w10, w9
  407b40:	mov	w9, w10
  407b44:	add	w9, w9, #0x1
  407b48:	strh	w9, [sp, #14]
  407b4c:	add	x8, x8, x10
  407b50:	mov	w9, #0x64                  	// #100
  407b54:	strb	w9, [x8]
  407b58:	b	407ca8 <ferror@plt+0x6338>
  407b5c:	ldr	w8, [sp, #28]
  407b60:	and	w8, w8, #0xf000
  407b64:	cmp	w8, #0xa, lsl #12
  407b68:	b.ne	407b94 <ferror@plt+0x6224>  // b.any
  407b6c:	ldr	x8, [sp, #16]
  407b70:	ldrh	w9, [sp, #14]
  407b74:	mov	w10, w9
  407b78:	mov	w9, w10
  407b7c:	add	w9, w9, #0x1
  407b80:	strh	w9, [sp, #14]
  407b84:	add	x8, x8, x10
  407b88:	mov	w9, #0x6c                  	// #108
  407b8c:	strb	w9, [x8]
  407b90:	b	407ca8 <ferror@plt+0x6338>
  407b94:	ldr	w8, [sp, #28]
  407b98:	and	w8, w8, #0xf000
  407b9c:	cmp	w8, #0x2, lsl #12
  407ba0:	b.ne	407bcc <ferror@plt+0x625c>  // b.any
  407ba4:	ldr	x8, [sp, #16]
  407ba8:	ldrh	w9, [sp, #14]
  407bac:	mov	w10, w9
  407bb0:	mov	w9, w10
  407bb4:	add	w9, w9, #0x1
  407bb8:	strh	w9, [sp, #14]
  407bbc:	add	x8, x8, x10
  407bc0:	mov	w9, #0x63                  	// #99
  407bc4:	strb	w9, [x8]
  407bc8:	b	407ca8 <ferror@plt+0x6338>
  407bcc:	ldr	w8, [sp, #28]
  407bd0:	and	w8, w8, #0xf000
  407bd4:	cmp	w8, #0x6, lsl #12
  407bd8:	b.ne	407c04 <ferror@plt+0x6294>  // b.any
  407bdc:	ldr	x8, [sp, #16]
  407be0:	ldrh	w9, [sp, #14]
  407be4:	mov	w10, w9
  407be8:	mov	w9, w10
  407bec:	add	w9, w9, #0x1
  407bf0:	strh	w9, [sp, #14]
  407bf4:	add	x8, x8, x10
  407bf8:	mov	w9, #0x62                  	// #98
  407bfc:	strb	w9, [x8]
  407c00:	b	407ca8 <ferror@plt+0x6338>
  407c04:	ldr	w8, [sp, #28]
  407c08:	and	w8, w8, #0xf000
  407c0c:	cmp	w8, #0xc, lsl #12
  407c10:	b.ne	407c3c <ferror@plt+0x62cc>  // b.any
  407c14:	ldr	x8, [sp, #16]
  407c18:	ldrh	w9, [sp, #14]
  407c1c:	mov	w10, w9
  407c20:	mov	w9, w10
  407c24:	add	w9, w9, #0x1
  407c28:	strh	w9, [sp, #14]
  407c2c:	add	x8, x8, x10
  407c30:	mov	w9, #0x73                  	// #115
  407c34:	strb	w9, [x8]
  407c38:	b	407ca8 <ferror@plt+0x6338>
  407c3c:	ldr	w8, [sp, #28]
  407c40:	and	w8, w8, #0xf000
  407c44:	cmp	w8, #0x1, lsl #12
  407c48:	b.ne	407c74 <ferror@plt+0x6304>  // b.any
  407c4c:	ldr	x8, [sp, #16]
  407c50:	ldrh	w9, [sp, #14]
  407c54:	mov	w10, w9
  407c58:	mov	w9, w10
  407c5c:	add	w9, w9, #0x1
  407c60:	strh	w9, [sp, #14]
  407c64:	add	x8, x8, x10
  407c68:	mov	w9, #0x70                  	// #112
  407c6c:	strb	w9, [x8]
  407c70:	b	407ca8 <ferror@plt+0x6338>
  407c74:	ldr	w8, [sp, #28]
  407c78:	and	w8, w8, #0xf000
  407c7c:	cmp	w8, #0x8, lsl #12
  407c80:	b.ne	407ca8 <ferror@plt+0x6338>  // b.any
  407c84:	ldr	x8, [sp, #16]
  407c88:	ldrh	w9, [sp, #14]
  407c8c:	mov	w10, w9
  407c90:	mov	w9, w10
  407c94:	add	w9, w9, #0x1
  407c98:	strh	w9, [sp, #14]
  407c9c:	add	x8, x8, x10
  407ca0:	mov	w9, #0x2d                  	// #45
  407ca4:	strb	w9, [x8]
  407ca8:	ldr	w8, [sp, #28]
  407cac:	mov	w9, #0x2d                  	// #45
  407cb0:	mov	w10, #0x72                  	// #114
  407cb4:	tst	w8, #0x100
  407cb8:	csel	w8, w10, w9, ne  // ne = any
  407cbc:	ldr	x11, [sp, #16]
  407cc0:	ldrh	w10, [sp, #14]
  407cc4:	mov	w12, w10
  407cc8:	mov	w10, w12
  407ccc:	add	w10, w10, #0x1
  407cd0:	strh	w10, [sp, #14]
  407cd4:	add	x11, x11, x12
  407cd8:	strb	w8, [x11]
  407cdc:	ldr	w8, [sp, #28]
  407ce0:	mov	w10, #0x77                  	// #119
  407ce4:	tst	w8, #0x80
  407ce8:	csel	w8, w10, w9, ne  // ne = any
  407cec:	ldr	x11, [sp, #16]
  407cf0:	ldrh	w9, [sp, #14]
  407cf4:	mov	w12, w9
  407cf8:	mov	w9, w12
  407cfc:	add	w9, w9, #0x1
  407d00:	strh	w9, [sp, #14]
  407d04:	add	x11, x11, x12
  407d08:	strb	w8, [x11]
  407d0c:	ldr	w8, [sp, #28]
  407d10:	and	w8, w8, #0x800
  407d14:	cbz	w8, 407d34 <ferror@plt+0x63c4>
  407d18:	ldr	w8, [sp, #28]
  407d1c:	mov	w9, #0x53                  	// #83
  407d20:	mov	w10, #0x73                  	// #115
  407d24:	tst	w8, #0x40
  407d28:	csel	w8, w10, w9, ne  // ne = any
  407d2c:	str	w8, [sp, #8]
  407d30:	b	407d4c <ferror@plt+0x63dc>
  407d34:	ldr	w8, [sp, #28]
  407d38:	mov	w9, #0x78                  	// #120
  407d3c:	mov	w10, #0x2d                  	// #45
  407d40:	tst	w8, #0x40
  407d44:	csel	w8, w9, w10, ne  // ne = any
  407d48:	str	w8, [sp, #8]
  407d4c:	ldr	w8, [sp, #8]
  407d50:	ldr	x9, [sp, #16]
  407d54:	ldrh	w10, [sp, #14]
  407d58:	mov	w11, w10
  407d5c:	mov	w10, w11
  407d60:	add	w10, w10, #0x1
  407d64:	strh	w10, [sp, #14]
  407d68:	add	x9, x9, x11
  407d6c:	strb	w8, [x9]
  407d70:	ldr	w8, [sp, #28]
  407d74:	mov	w10, #0x2d                  	// #45
  407d78:	mov	w12, #0x72                  	// #114
  407d7c:	tst	w8, #0x20
  407d80:	csel	w8, w12, w10, ne  // ne = any
  407d84:	ldr	x9, [sp, #16]
  407d88:	ldrh	w12, [sp, #14]
  407d8c:	mov	w11, w12
  407d90:	mov	w12, w11
  407d94:	add	w12, w12, #0x1
  407d98:	strh	w12, [sp, #14]
  407d9c:	add	x9, x9, x11
  407da0:	strb	w8, [x9]
  407da4:	ldr	w8, [sp, #28]
  407da8:	mov	w12, #0x77                  	// #119
  407dac:	tst	w8, #0x10
  407db0:	csel	w8, w12, w10, ne  // ne = any
  407db4:	ldr	x9, [sp, #16]
  407db8:	ldrh	w10, [sp, #14]
  407dbc:	mov	w11, w10
  407dc0:	mov	w10, w11
  407dc4:	add	w10, w10, #0x1
  407dc8:	strh	w10, [sp, #14]
  407dcc:	add	x9, x9, x11
  407dd0:	strb	w8, [x9]
  407dd4:	ldr	w8, [sp, #28]
  407dd8:	and	w8, w8, #0x400
  407ddc:	cbz	w8, 407dfc <ferror@plt+0x648c>
  407de0:	ldr	w8, [sp, #28]
  407de4:	mov	w9, #0x53                  	// #83
  407de8:	mov	w10, #0x73                  	// #115
  407dec:	tst	w8, #0x8
  407df0:	csel	w8, w10, w9, ne  // ne = any
  407df4:	str	w8, [sp, #4]
  407df8:	b	407e14 <ferror@plt+0x64a4>
  407dfc:	ldr	w8, [sp, #28]
  407e00:	mov	w9, #0x78                  	// #120
  407e04:	mov	w10, #0x2d                  	// #45
  407e08:	tst	w8, #0x8
  407e0c:	csel	w8, w9, w10, ne  // ne = any
  407e10:	str	w8, [sp, #4]
  407e14:	ldr	w8, [sp, #4]
  407e18:	ldr	x9, [sp, #16]
  407e1c:	ldrh	w10, [sp, #14]
  407e20:	mov	w11, w10
  407e24:	mov	w10, w11
  407e28:	add	w10, w10, #0x1
  407e2c:	strh	w10, [sp, #14]
  407e30:	add	x9, x9, x11
  407e34:	strb	w8, [x9]
  407e38:	ldr	w8, [sp, #28]
  407e3c:	mov	w10, #0x2d                  	// #45
  407e40:	mov	w12, #0x72                  	// #114
  407e44:	tst	w8, #0x4
  407e48:	csel	w8, w12, w10, ne  // ne = any
  407e4c:	ldr	x9, [sp, #16]
  407e50:	ldrh	w12, [sp, #14]
  407e54:	mov	w11, w12
  407e58:	mov	w12, w11
  407e5c:	add	w12, w12, #0x1
  407e60:	strh	w12, [sp, #14]
  407e64:	add	x9, x9, x11
  407e68:	strb	w8, [x9]
  407e6c:	ldr	w8, [sp, #28]
  407e70:	mov	w12, #0x77                  	// #119
  407e74:	tst	w8, #0x2
  407e78:	csel	w8, w12, w10, ne  // ne = any
  407e7c:	ldr	x9, [sp, #16]
  407e80:	ldrh	w10, [sp, #14]
  407e84:	mov	w11, w10
  407e88:	mov	w10, w11
  407e8c:	add	w10, w10, #0x1
  407e90:	strh	w10, [sp, #14]
  407e94:	add	x9, x9, x11
  407e98:	strb	w8, [x9]
  407e9c:	ldr	w8, [sp, #28]
  407ea0:	and	w8, w8, #0x200
  407ea4:	cbz	w8, 407ec4 <ferror@plt+0x6554>
  407ea8:	ldr	w8, [sp, #28]
  407eac:	mov	w9, #0x54                  	// #84
  407eb0:	mov	w10, #0x74                  	// #116
  407eb4:	tst	w8, #0x1
  407eb8:	csel	w8, w10, w9, ne  // ne = any
  407ebc:	str	w8, [sp]
  407ec0:	b	407edc <ferror@plt+0x656c>
  407ec4:	ldr	w8, [sp, #28]
  407ec8:	mov	w9, #0x78                  	// #120
  407ecc:	mov	w10, #0x2d                  	// #45
  407ed0:	tst	w8, #0x1
  407ed4:	csel	w8, w9, w10, ne  // ne = any
  407ed8:	str	w8, [sp]
  407edc:	ldr	w8, [sp]
  407ee0:	ldr	x9, [sp, #16]
  407ee4:	ldrh	w10, [sp, #14]
  407ee8:	mov	w11, w10
  407eec:	mov	w10, w11
  407ef0:	add	w10, w10, #0x1
  407ef4:	strh	w10, [sp, #14]
  407ef8:	add	x9, x9, x11
  407efc:	strb	w8, [x9]
  407f00:	ldr	x9, [sp, #16]
  407f04:	ldrh	w8, [sp, #14]
  407f08:	mov	w11, w8
  407f0c:	add	x9, x9, x11
  407f10:	mov	w8, #0x0                   	// #0
  407f14:	strb	w8, [x9]
  407f18:	ldr	x0, [sp, #16]
  407f1c:	add	sp, sp, #0x20
  407f20:	ret
  407f24:	sub	sp, sp, #0xb0
  407f28:	stp	x29, x30, [sp, #160]
  407f2c:	add	x29, sp, #0xa0
  407f30:	adrp	x8, 409000 <ferror@plt+0x7690>
  407f34:	add	x8, x8, #0xda1
  407f38:	sub	x9, x29, #0x4d
  407f3c:	stur	w0, [x29, #-4]
  407f40:	stur	x1, [x29, #-16]
  407f44:	stur	x8, [x29, #-72]
  407f48:	str	x9, [sp, #72]
  407f4c:	ldur	w10, [x29, #-4]
  407f50:	and	w10, w10, #0x2
  407f54:	cbz	w10, 407f6c <ferror@plt+0x65fc>
  407f58:	ldr	x8, [sp, #72]
  407f5c:	add	x9, x8, #0x1
  407f60:	str	x9, [sp, #72]
  407f64:	mov	w10, #0x20                  	// #32
  407f68:	strb	w10, [x8]
  407f6c:	ldur	x0, [x29, #-16]
  407f70:	bl	4081f8 <ferror@plt+0x6888>
  407f74:	stur	w0, [x29, #-56]
  407f78:	ldur	x8, [x29, #-72]
  407f7c:	ldur	w9, [x29, #-56]
  407f80:	str	x8, [sp, #40]
  407f84:	cbz	w9, 407f9c <ferror@plt+0x662c>
  407f88:	ldur	w8, [x29, #-56]
  407f8c:	mov	w9, #0xa                   	// #10
  407f90:	sdiv	w8, w8, w9
  407f94:	str	w8, [sp, #36]
  407f98:	b	407fa4 <ferror@plt+0x6634>
  407f9c:	mov	w8, wzr
  407fa0:	str	w8, [sp, #36]
  407fa4:	ldr	w8, [sp, #36]
  407fa8:	mov	w0, w8
  407fac:	sxtw	x9, w0
  407fb0:	ldr	x10, [sp, #40]
  407fb4:	add	x9, x10, x9
  407fb8:	ldrb	w8, [x9]
  407fbc:	strb	w8, [sp, #71]
  407fc0:	ldur	w8, [x29, #-56]
  407fc4:	cbz	w8, 407fe8 <ferror@plt+0x6678>
  407fc8:	ldur	x8, [x29, #-16]
  407fcc:	ldur	w9, [x29, #-56]
  407fd0:	mov	w10, w9
  407fd4:	mov	x11, #0x1                   	// #1
  407fd8:	lsl	x10, x11, x10
  407fdc:	udiv	x8, x8, x10
  407fe0:	str	x8, [sp, #24]
  407fe4:	b	407ff0 <ferror@plt+0x6680>
  407fe8:	ldur	x8, [x29, #-16]
  407fec:	str	x8, [sp, #24]
  407ff0:	ldr	x8, [sp, #24]
  407ff4:	stur	w8, [x29, #-52]
  407ff8:	ldur	w8, [x29, #-56]
  407ffc:	cbz	w8, 408028 <ferror@plt+0x66b8>
  408000:	ldur	x8, [x29, #-16]
  408004:	ldur	w9, [x29, #-56]
  408008:	mov	w10, w9
  40800c:	mov	x11, #0x1                   	// #1
  408010:	lsl	x10, x11, x10
  408014:	udiv	x11, x8, x10
  408018:	mul	x10, x11, x10
  40801c:	subs	x8, x8, x10
  408020:	str	x8, [sp, #16]
  408024:	b	408030 <ferror@plt+0x66c0>
  408028:	mov	x8, xzr
  40802c:	str	x8, [sp, #16]
  408030:	ldr	x8, [sp, #16]
  408034:	stur	x8, [x29, #-64]
  408038:	ldrb	w9, [sp, #71]
  40803c:	ldr	x8, [sp, #72]
  408040:	add	x10, x8, #0x1
  408044:	str	x10, [sp, #72]
  408048:	strb	w9, [x8]
  40804c:	ldur	w9, [x29, #-4]
  408050:	and	w9, w9, #0x1
  408054:	cbz	w9, 40808c <ferror@plt+0x671c>
  408058:	ldrsb	w8, [sp, #71]
  40805c:	cmp	w8, #0x42
  408060:	b.eq	40808c <ferror@plt+0x671c>  // b.none
  408064:	ldr	x8, [sp, #72]
  408068:	add	x9, x8, #0x1
  40806c:	str	x9, [sp, #72]
  408070:	mov	w10, #0x69                  	// #105
  408074:	strb	w10, [x8]
  408078:	ldr	x8, [sp, #72]
  40807c:	add	x9, x8, #0x1
  408080:	str	x9, [sp, #72]
  408084:	mov	w10, #0x42                  	// #66
  408088:	strb	w10, [x8]
  40808c:	ldr	x8, [sp, #72]
  408090:	mov	w9, #0x0                   	// #0
  408094:	strb	w9, [x8]
  408098:	ldur	x8, [x29, #-64]
  40809c:	cbz	x8, 408148 <ferror@plt+0x67d8>
  4080a0:	ldur	w8, [x29, #-4]
  4080a4:	and	w8, w8, #0x4
  4080a8:	cbz	w8, 408100 <ferror@plt+0x6790>
  4080ac:	ldur	x8, [x29, #-64]
  4080b0:	ldur	w9, [x29, #-56]
  4080b4:	subs	w9, w9, #0xa
  4080b8:	mov	x10, #0x1                   	// #1
  4080bc:	mov	w11, w9
  4080c0:	lsl	x10, x10, x11
  4080c4:	udiv	x8, x8, x10
  4080c8:	add	x8, x8, #0x5
  4080cc:	mov	x10, #0xa                   	// #10
  4080d0:	udiv	x8, x8, x10
  4080d4:	stur	x8, [x29, #-64]
  4080d8:	ldur	x8, [x29, #-64]
  4080dc:	udiv	x11, x8, x10
  4080e0:	mul	x10, x11, x10
  4080e4:	subs	x8, x8, x10
  4080e8:	cbnz	x8, 4080fc <ferror@plt+0x678c>
  4080ec:	ldur	x8, [x29, #-64]
  4080f0:	mov	x9, #0xa                   	// #10
  4080f4:	udiv	x8, x8, x9
  4080f8:	stur	x8, [x29, #-64]
  4080fc:	b	408148 <ferror@plt+0x67d8>
  408100:	ldur	x8, [x29, #-64]
  408104:	ldur	w9, [x29, #-56]
  408108:	subs	w9, w9, #0xa
  40810c:	mov	x10, #0x1                   	// #1
  408110:	mov	w11, w9
  408114:	lsl	x10, x10, x11
  408118:	udiv	x8, x8, x10
  40811c:	add	x8, x8, #0x32
  408120:	mov	x10, #0x64                  	// #100
  408124:	udiv	x8, x8, x10
  408128:	stur	x8, [x29, #-64]
  40812c:	ldur	x8, [x29, #-64]
  408130:	cmp	x8, #0xa
  408134:	b.ne	408148 <ferror@plt+0x67d8>  // b.any
  408138:	ldur	w8, [x29, #-52]
  40813c:	add	w8, w8, #0x1
  408140:	stur	w8, [x29, #-52]
  408144:	stur	xzr, [x29, #-64]
  408148:	ldur	x8, [x29, #-64]
  40814c:	cbz	x8, 4081c8 <ferror@plt+0x6858>
  408150:	bl	401670 <localeconv@plt>
  408154:	str	x0, [sp, #56]
  408158:	ldr	x8, [sp, #56]
  40815c:	cbz	x8, 408170 <ferror@plt+0x6800>
  408160:	ldr	x8, [sp, #56]
  408164:	ldr	x8, [x8]
  408168:	str	x8, [sp, #8]
  40816c:	b	408178 <ferror@plt+0x6808>
  408170:	mov	x8, xzr
  408174:	str	x8, [sp, #8]
  408178:	ldr	x8, [sp, #8]
  40817c:	str	x8, [sp, #48]
  408180:	ldr	x8, [sp, #48]
  408184:	cbz	x8, 408194 <ferror@plt+0x6824>
  408188:	ldr	x8, [sp, #48]
  40818c:	ldrb	w9, [x8]
  408190:	cbnz	w9, 4081a0 <ferror@plt+0x6830>
  408194:	adrp	x8, 409000 <ferror@plt+0x7690>
  408198:	add	x8, x8, #0x7bd
  40819c:	str	x8, [sp, #48]
  4081a0:	ldur	w3, [x29, #-52]
  4081a4:	ldr	x4, [sp, #48]
  4081a8:	ldur	x5, [x29, #-64]
  4081ac:	sub	x0, x29, #0x30
  4081b0:	mov	x1, #0x20                  	// #32
  4081b4:	adrp	x2, 409000 <ferror@plt+0x7690>
  4081b8:	add	x2, x2, #0xda9
  4081bc:	sub	x6, x29, #0x4d
  4081c0:	bl	401660 <snprintf@plt>
  4081c4:	b	4081e4 <ferror@plt+0x6874>
  4081c8:	ldur	w3, [x29, #-52]
  4081cc:	sub	x0, x29, #0x30
  4081d0:	mov	x1, #0x20                  	// #32
  4081d4:	adrp	x2, 409000 <ferror@plt+0x7690>
  4081d8:	add	x2, x2, #0xdb3
  4081dc:	sub	x4, x29, #0x4d
  4081e0:	bl	401660 <snprintf@plt>
  4081e4:	sub	x0, x29, #0x30
  4081e8:	bl	401750 <strdup@plt>
  4081ec:	ldp	x29, x30, [sp, #160]
  4081f0:	add	sp, sp, #0xb0
  4081f4:	ret
  4081f8:	sub	sp, sp, #0x10
  4081fc:	mov	w8, #0xa                   	// #10
  408200:	str	x0, [sp, #8]
  408204:	str	w8, [sp, #4]
  408208:	ldr	w8, [sp, #4]
  40820c:	cmp	w8, #0x3c
  408210:	b.gt	408244 <ferror@plt+0x68d4>
  408214:	ldr	x8, [sp, #8]
  408218:	ldr	w9, [sp, #4]
  40821c:	mov	w10, w9
  408220:	mov	x11, #0x1                   	// #1
  408224:	lsl	x10, x11, x10
  408228:	cmp	x8, x10
  40822c:	b.cs	408234 <ferror@plt+0x68c4>  // b.hs, b.nlast
  408230:	b	408244 <ferror@plt+0x68d4>
  408234:	ldr	w8, [sp, #4]
  408238:	add	w8, w8, #0xa
  40823c:	str	w8, [sp, #4]
  408240:	b	408208 <ferror@plt+0x6898>
  408244:	ldr	w8, [sp, #4]
  408248:	subs	w0, w8, #0xa
  40824c:	add	sp, sp, #0x10
  408250:	ret
  408254:	sub	sp, sp, #0x60
  408258:	stp	x29, x30, [sp, #80]
  40825c:	add	x29, sp, #0x50
  408260:	mov	x8, xzr
  408264:	stur	x0, [x29, #-16]
  408268:	stur	x1, [x29, #-24]
  40826c:	stur	x2, [x29, #-32]
  408270:	str	x3, [sp, #40]
  408274:	str	x8, [sp, #32]
  408278:	str	xzr, [sp, #16]
  40827c:	ldur	x8, [x29, #-16]
  408280:	cbz	x8, 4082a8 <ferror@plt+0x6938>
  408284:	ldur	x8, [x29, #-16]
  408288:	ldrb	w9, [x8]
  40828c:	cbz	w9, 4082a8 <ferror@plt+0x6938>
  408290:	ldur	x8, [x29, #-24]
  408294:	cbz	x8, 4082a8 <ferror@plt+0x6938>
  408298:	ldur	x8, [x29, #-32]
  40829c:	cbz	x8, 4082a8 <ferror@plt+0x6938>
  4082a0:	ldr	x8, [sp, #40]
  4082a4:	cbnz	x8, 4082b4 <ferror@plt+0x6944>
  4082a8:	mov	w8, #0xffffffff            	// #-1
  4082ac:	stur	w8, [x29, #-4]
  4082b0:	b	408408 <ferror@plt+0x6a98>
  4082b4:	ldur	x8, [x29, #-16]
  4082b8:	str	x8, [sp, #24]
  4082bc:	ldr	x8, [sp, #24]
  4082c0:	mov	w9, #0x0                   	// #0
  4082c4:	str	w9, [sp]
  4082c8:	cbz	x8, 4082e0 <ferror@plt+0x6970>
  4082cc:	ldr	x8, [sp, #24]
  4082d0:	ldrsb	w9, [x8]
  4082d4:	cmp	w9, #0x0
  4082d8:	cset	w9, ne  // ne = any
  4082dc:	str	w9, [sp]
  4082e0:	ldr	w8, [sp]
  4082e4:	tbnz	w8, #0, 4082ec <ferror@plt+0x697c>
  4082e8:	b	408400 <ferror@plt+0x6a90>
  4082ec:	mov	x8, xzr
  4082f0:	str	x8, [sp, #8]
  4082f4:	ldr	x8, [sp, #16]
  4082f8:	ldur	x9, [x29, #-32]
  4082fc:	cmp	x8, x9
  408300:	b.cc	408310 <ferror@plt+0x69a0>  // b.lo, b.ul, b.last
  408304:	mov	w8, #0xfffffffe            	// #-2
  408308:	stur	w8, [x29, #-4]
  40830c:	b	408408 <ferror@plt+0x6a98>
  408310:	ldr	x8, [sp, #32]
  408314:	cbnz	x8, 408320 <ferror@plt+0x69b0>
  408318:	ldr	x8, [sp, #24]
  40831c:	str	x8, [sp, #32]
  408320:	ldr	x8, [sp, #24]
  408324:	ldrsb	w9, [x8]
  408328:	cmp	w9, #0x2c
  40832c:	b.ne	408338 <ferror@plt+0x69c8>  // b.any
  408330:	ldr	x8, [sp, #24]
  408334:	str	x8, [sp, #8]
  408338:	ldr	x8, [sp, #24]
  40833c:	ldrsb	w9, [x8, #1]
  408340:	cbnz	w9, 408350 <ferror@plt+0x69e0>
  408344:	ldr	x8, [sp, #24]
  408348:	add	x8, x8, #0x1
  40834c:	str	x8, [sp, #8]
  408350:	ldr	x8, [sp, #32]
  408354:	cbz	x8, 408360 <ferror@plt+0x69f0>
  408358:	ldr	x8, [sp, #8]
  40835c:	cbnz	x8, 408364 <ferror@plt+0x69f4>
  408360:	b	4083f0 <ferror@plt+0x6a80>
  408364:	ldr	x8, [sp, #8]
  408368:	ldr	x9, [sp, #32]
  40836c:	cmp	x8, x9
  408370:	b.hi	408380 <ferror@plt+0x6a10>  // b.pmore
  408374:	mov	w8, #0xffffffff            	// #-1
  408378:	stur	w8, [x29, #-4]
  40837c:	b	408408 <ferror@plt+0x6a98>
  408380:	ldr	x8, [sp, #40]
  408384:	ldr	x0, [sp, #32]
  408388:	ldr	x9, [sp, #8]
  40838c:	ldr	x10, [sp, #32]
  408390:	subs	x1, x9, x10
  408394:	blr	x8
  408398:	str	w0, [sp, #4]
  40839c:	ldr	w11, [sp, #4]
  4083a0:	mov	w12, #0xffffffff            	// #-1
  4083a4:	cmp	w11, w12
  4083a8:	b.ne	4083b8 <ferror@plt+0x6a48>  // b.any
  4083ac:	mov	w8, #0xffffffff            	// #-1
  4083b0:	stur	w8, [x29, #-4]
  4083b4:	b	408408 <ferror@plt+0x6a98>
  4083b8:	ldr	w8, [sp, #4]
  4083bc:	ldur	x9, [x29, #-24]
  4083c0:	ldr	x10, [sp, #16]
  4083c4:	add	x11, x10, #0x1
  4083c8:	str	x11, [sp, #16]
  4083cc:	str	w8, [x9, x10, lsl #2]
  4083d0:	mov	x9, xzr
  4083d4:	str	x9, [sp, #32]
  4083d8:	ldr	x9, [sp, #8]
  4083dc:	cbz	x9, 4083f0 <ferror@plt+0x6a80>
  4083e0:	ldr	x8, [sp, #8]
  4083e4:	ldrb	w9, [x8]
  4083e8:	cbnz	w9, 4083f0 <ferror@plt+0x6a80>
  4083ec:	b	408400 <ferror@plt+0x6a90>
  4083f0:	ldr	x8, [sp, #24]
  4083f4:	add	x8, x8, #0x1
  4083f8:	str	x8, [sp, #24]
  4083fc:	b	4082bc <ferror@plt+0x694c>
  408400:	ldr	x8, [sp, #16]
  408404:	stur	w8, [x29, #-4]
  408408:	ldur	w0, [x29, #-4]
  40840c:	ldp	x29, x30, [sp, #80]
  408410:	add	sp, sp, #0x60
  408414:	ret
  408418:	sub	sp, sp, #0x50
  40841c:	stp	x29, x30, [sp, #64]
  408420:	add	x29, sp, #0x40
  408424:	stur	x0, [x29, #-16]
  408428:	stur	x1, [x29, #-24]
  40842c:	str	x2, [sp, #32]
  408430:	str	x3, [sp, #24]
  408434:	str	x4, [sp, #16]
  408438:	ldur	x8, [x29, #-16]
  40843c:	cbz	x8, 408468 <ferror@plt+0x6af8>
  408440:	ldur	x8, [x29, #-16]
  408444:	ldrb	w9, [x8]
  408448:	cbz	w9, 408468 <ferror@plt+0x6af8>
  40844c:	ldr	x8, [sp, #24]
  408450:	cbz	x8, 408468 <ferror@plt+0x6af8>
  408454:	ldr	x8, [sp, #24]
  408458:	ldr	x8, [x8]
  40845c:	ldr	x9, [sp, #32]
  408460:	cmp	x8, x9
  408464:	b.ls	408474 <ferror@plt+0x6b04>  // b.plast
  408468:	mov	w8, #0xffffffff            	// #-1
  40846c:	stur	w8, [x29, #-4]
  408470:	b	408508 <ferror@plt+0x6b98>
  408474:	ldur	x8, [x29, #-16]
  408478:	ldrsb	w9, [x8]
  40847c:	cmp	w9, #0x2b
  408480:	b.ne	408494 <ferror@plt+0x6b24>  // b.any
  408484:	ldur	x8, [x29, #-16]
  408488:	add	x8, x8, #0x1
  40848c:	str	x8, [sp, #8]
  408490:	b	4084a4 <ferror@plt+0x6b34>
  408494:	ldur	x8, [x29, #-16]
  408498:	str	x8, [sp, #8]
  40849c:	ldr	x8, [sp, #24]
  4084a0:	str	xzr, [x8]
  4084a4:	ldr	x0, [sp, #8]
  4084a8:	ldur	x8, [x29, #-24]
  4084ac:	ldr	x9, [sp, #24]
  4084b0:	ldr	x9, [x9]
  4084b4:	mov	x10, #0x4                   	// #4
  4084b8:	mul	x9, x10, x9
  4084bc:	add	x1, x8, x9
  4084c0:	ldr	x8, [sp, #32]
  4084c4:	ldr	x9, [sp, #24]
  4084c8:	ldr	x9, [x9]
  4084cc:	subs	x2, x8, x9
  4084d0:	ldr	x3, [sp, #16]
  4084d4:	bl	408254 <ferror@plt+0x68e4>
  4084d8:	str	w0, [sp, #4]
  4084dc:	ldr	w11, [sp, #4]
  4084e0:	cmp	w11, #0x0
  4084e4:	cset	w11, le
  4084e8:	tbnz	w11, #0, 408500 <ferror@plt+0x6b90>
  4084ec:	ldrsw	x8, [sp, #4]
  4084f0:	ldr	x9, [sp, #24]
  4084f4:	ldr	x10, [x9]
  4084f8:	add	x8, x10, x8
  4084fc:	str	x8, [x9]
  408500:	ldr	w8, [sp, #4]
  408504:	stur	w8, [x29, #-4]
  408508:	ldur	w0, [x29, #-4]
  40850c:	ldp	x29, x30, [sp, #64]
  408510:	add	sp, sp, #0x50
  408514:	ret
  408518:	sub	sp, sp, #0x50
  40851c:	stp	x29, x30, [sp, #64]
  408520:	add	x29, sp, #0x40
  408524:	mov	x8, xzr
  408528:	stur	x0, [x29, #-16]
  40852c:	stur	x1, [x29, #-24]
  408530:	str	x2, [sp, #32]
  408534:	str	x8, [sp, #24]
  408538:	ldur	x8, [x29, #-16]
  40853c:	cbz	x8, 408550 <ferror@plt+0x6be0>
  408540:	ldr	x8, [sp, #32]
  408544:	cbz	x8, 408550 <ferror@plt+0x6be0>
  408548:	ldur	x8, [x29, #-24]
  40854c:	cbnz	x8, 40855c <ferror@plt+0x6bec>
  408550:	mov	w8, #0xffffffea            	// #-22
  408554:	stur	w8, [x29, #-4]
  408558:	b	4086b8 <ferror@plt+0x6d48>
  40855c:	ldur	x8, [x29, #-16]
  408560:	str	x8, [sp, #16]
  408564:	ldr	x8, [sp, #16]
  408568:	mov	w9, #0x0                   	// #0
  40856c:	str	w9, [sp]
  408570:	cbz	x8, 408588 <ferror@plt+0x6c18>
  408574:	ldr	x8, [sp, #16]
  408578:	ldrsb	w9, [x8]
  40857c:	cmp	w9, #0x0
  408580:	cset	w9, ne  // ne = any
  408584:	str	w9, [sp]
  408588:	ldr	w8, [sp]
  40858c:	tbnz	w8, #0, 408594 <ferror@plt+0x6c24>
  408590:	b	4086b4 <ferror@plt+0x6d44>
  408594:	mov	x8, xzr
  408598:	str	x8, [sp, #8]
  40859c:	ldr	x8, [sp, #24]
  4085a0:	cbnz	x8, 4085ac <ferror@plt+0x6c3c>
  4085a4:	ldr	x8, [sp, #16]
  4085a8:	str	x8, [sp, #24]
  4085ac:	ldr	x8, [sp, #16]
  4085b0:	ldrsb	w9, [x8]
  4085b4:	cmp	w9, #0x2c
  4085b8:	b.ne	4085c4 <ferror@plt+0x6c54>  // b.any
  4085bc:	ldr	x8, [sp, #16]
  4085c0:	str	x8, [sp, #8]
  4085c4:	ldr	x8, [sp, #16]
  4085c8:	ldrsb	w9, [x8, #1]
  4085cc:	cbnz	w9, 4085dc <ferror@plt+0x6c6c>
  4085d0:	ldr	x8, [sp, #16]
  4085d4:	add	x8, x8, #0x1
  4085d8:	str	x8, [sp, #8]
  4085dc:	ldr	x8, [sp, #24]
  4085e0:	cbz	x8, 4085ec <ferror@plt+0x6c7c>
  4085e4:	ldr	x8, [sp, #8]
  4085e8:	cbnz	x8, 4085f0 <ferror@plt+0x6c80>
  4085ec:	b	4086a4 <ferror@plt+0x6d34>
  4085f0:	ldr	x8, [sp, #8]
  4085f4:	ldr	x9, [sp, #24]
  4085f8:	cmp	x8, x9
  4085fc:	b.hi	40860c <ferror@plt+0x6c9c>  // b.pmore
  408600:	mov	w8, #0xffffffff            	// #-1
  408604:	stur	w8, [x29, #-4]
  408608:	b	4086b8 <ferror@plt+0x6d48>
  40860c:	ldr	x8, [sp, #32]
  408610:	ldr	x0, [sp, #24]
  408614:	ldr	x9, [sp, #8]
  408618:	ldr	x10, [sp, #24]
  40861c:	subs	x1, x9, x10
  408620:	blr	x8
  408624:	str	w0, [sp, #4]
  408628:	ldr	w11, [sp, #4]
  40862c:	cmp	w11, #0x0
  408630:	cset	w11, ge  // ge = tcont
  408634:	tbnz	w11, #0, 408644 <ferror@plt+0x6cd4>
  408638:	ldr	w8, [sp, #4]
  40863c:	stur	w8, [x29, #-4]
  408640:	b	4086b8 <ferror@plt+0x6d48>
  408644:	ldr	w8, [sp, #4]
  408648:	mov	w9, #0x8                   	// #8
  40864c:	sdiv	w10, w8, w9
  408650:	mul	w10, w10, w9
  408654:	subs	w8, w8, w10
  408658:	mov	w10, #0x1                   	// #1
  40865c:	lsl	w8, w10, w8
  408660:	ldur	x11, [x29, #-24]
  408664:	ldr	w10, [sp, #4]
  408668:	sdiv	w9, w10, w9
  40866c:	mov	w0, w9
  408670:	sxtw	x12, w0
  408674:	add	x11, x11, x12
  408678:	ldrsb	w9, [x11]
  40867c:	orr	w8, w9, w8
  408680:	strb	w8, [x11]
  408684:	mov	x11, xzr
  408688:	str	x11, [sp, #24]
  40868c:	ldr	x11, [sp, #8]
  408690:	cbz	x11, 4086a4 <ferror@plt+0x6d34>
  408694:	ldr	x8, [sp, #8]
  408698:	ldrb	w9, [x8]
  40869c:	cbnz	w9, 4086a4 <ferror@plt+0x6d34>
  4086a0:	b	4086b4 <ferror@plt+0x6d44>
  4086a4:	ldr	x8, [sp, #16]
  4086a8:	add	x8, x8, #0x1
  4086ac:	str	x8, [sp, #16]
  4086b0:	b	408564 <ferror@plt+0x6bf4>
  4086b4:	stur	wzr, [x29, #-4]
  4086b8:	ldur	w0, [x29, #-4]
  4086bc:	ldp	x29, x30, [sp, #64]
  4086c0:	add	sp, sp, #0x50
  4086c4:	ret
  4086c8:	sub	sp, sp, #0x60
  4086cc:	stp	x29, x30, [sp, #80]
  4086d0:	add	x29, sp, #0x50
  4086d4:	mov	x8, xzr
  4086d8:	stur	x0, [x29, #-16]
  4086dc:	stur	x1, [x29, #-24]
  4086e0:	stur	x2, [x29, #-32]
  4086e4:	str	x8, [sp, #40]
  4086e8:	ldur	x8, [x29, #-16]
  4086ec:	cbz	x8, 408700 <ferror@plt+0x6d90>
  4086f0:	ldur	x8, [x29, #-32]
  4086f4:	cbz	x8, 408700 <ferror@plt+0x6d90>
  4086f8:	ldur	x8, [x29, #-24]
  4086fc:	cbnz	x8, 40870c <ferror@plt+0x6d9c>
  408700:	mov	w8, #0xffffffea            	// #-22
  408704:	stur	w8, [x29, #-4]
  408708:	b	40883c <ferror@plt+0x6ecc>
  40870c:	ldur	x8, [x29, #-16]
  408710:	str	x8, [sp, #32]
  408714:	ldr	x8, [sp, #32]
  408718:	mov	w9, #0x0                   	// #0
  40871c:	str	w9, [sp, #12]
  408720:	cbz	x8, 408738 <ferror@plt+0x6dc8>
  408724:	ldr	x8, [sp, #32]
  408728:	ldrsb	w9, [x8]
  40872c:	cmp	w9, #0x0
  408730:	cset	w9, ne  // ne = any
  408734:	str	w9, [sp, #12]
  408738:	ldr	w8, [sp, #12]
  40873c:	tbnz	w8, #0, 408744 <ferror@plt+0x6dd4>
  408740:	b	408838 <ferror@plt+0x6ec8>
  408744:	mov	x8, xzr
  408748:	str	x8, [sp, #24]
  40874c:	ldr	x8, [sp, #40]
  408750:	cbnz	x8, 40875c <ferror@plt+0x6dec>
  408754:	ldr	x8, [sp, #32]
  408758:	str	x8, [sp, #40]
  40875c:	ldr	x8, [sp, #32]
  408760:	ldrsb	w9, [x8]
  408764:	cmp	w9, #0x2c
  408768:	b.ne	408774 <ferror@plt+0x6e04>  // b.any
  40876c:	ldr	x8, [sp, #32]
  408770:	str	x8, [sp, #24]
  408774:	ldr	x8, [sp, #32]
  408778:	ldrsb	w9, [x8, #1]
  40877c:	cbnz	w9, 40878c <ferror@plt+0x6e1c>
  408780:	ldr	x8, [sp, #32]
  408784:	add	x8, x8, #0x1
  408788:	str	x8, [sp, #24]
  40878c:	ldr	x8, [sp, #40]
  408790:	cbz	x8, 40879c <ferror@plt+0x6e2c>
  408794:	ldr	x8, [sp, #24]
  408798:	cbnz	x8, 4087a0 <ferror@plt+0x6e30>
  40879c:	b	408828 <ferror@plt+0x6eb8>
  4087a0:	ldr	x8, [sp, #24]
  4087a4:	ldr	x9, [sp, #40]
  4087a8:	cmp	x8, x9
  4087ac:	b.hi	4087bc <ferror@plt+0x6e4c>  // b.pmore
  4087b0:	mov	w8, #0xffffffff            	// #-1
  4087b4:	stur	w8, [x29, #-4]
  4087b8:	b	40883c <ferror@plt+0x6ecc>
  4087bc:	ldur	x8, [x29, #-32]
  4087c0:	ldr	x0, [sp, #40]
  4087c4:	ldr	x9, [sp, #24]
  4087c8:	ldr	x10, [sp, #40]
  4087cc:	subs	x1, x9, x10
  4087d0:	blr	x8
  4087d4:	str	x0, [sp, #16]
  4087d8:	ldr	x8, [sp, #16]
  4087dc:	cmp	x8, #0x0
  4087e0:	cset	w11, ge  // ge = tcont
  4087e4:	tbnz	w11, #0, 4087f4 <ferror@plt+0x6e84>
  4087e8:	ldr	x8, [sp, #16]
  4087ec:	stur	w8, [x29, #-4]
  4087f0:	b	40883c <ferror@plt+0x6ecc>
  4087f4:	ldr	x8, [sp, #16]
  4087f8:	ldur	x9, [x29, #-24]
  4087fc:	ldr	x10, [x9]
  408800:	orr	x8, x10, x8
  408804:	str	x8, [x9]
  408808:	mov	x8, xzr
  40880c:	str	x8, [sp, #40]
  408810:	ldr	x8, [sp, #24]
  408814:	cbz	x8, 408828 <ferror@plt+0x6eb8>
  408818:	ldr	x8, [sp, #24]
  40881c:	ldrb	w9, [x8]
  408820:	cbnz	w9, 408828 <ferror@plt+0x6eb8>
  408824:	b	408838 <ferror@plt+0x6ec8>
  408828:	ldr	x8, [sp, #32]
  40882c:	add	x8, x8, #0x1
  408830:	str	x8, [sp, #32]
  408834:	b	408714 <ferror@plt+0x6da4>
  408838:	stur	wzr, [x29, #-4]
  40883c:	ldur	w0, [x29, #-4]
  408840:	ldp	x29, x30, [sp, #80]
  408844:	add	sp, sp, #0x60
  408848:	ret
  40884c:	sub	sp, sp, #0x50
  408850:	stp	x29, x30, [sp, #64]
  408854:	add	x29, sp, #0x40
  408858:	mov	x8, xzr
  40885c:	stur	x0, [x29, #-16]
  408860:	stur	x1, [x29, #-24]
  408864:	str	x2, [sp, #32]
  408868:	str	w3, [sp, #28]
  40886c:	str	x8, [sp, #16]
  408870:	ldur	x8, [x29, #-16]
  408874:	cbnz	x8, 408880 <ferror@plt+0x6f10>
  408878:	stur	wzr, [x29, #-4]
  40887c:	b	408a28 <ferror@plt+0x70b8>
  408880:	ldr	w8, [sp, #28]
  408884:	ldur	x9, [x29, #-24]
  408888:	str	w8, [x9]
  40888c:	ldr	x9, [sp, #32]
  408890:	str	w8, [x9]
  408894:	bl	401910 <__errno_location@plt>
  408898:	str	wzr, [x0]
  40889c:	ldur	x9, [x29, #-16]
  4088a0:	ldrsb	w8, [x9]
  4088a4:	cmp	w8, #0x3a
  4088a8:	b.ne	408910 <ferror@plt+0x6fa0>  // b.any
  4088ac:	ldur	x8, [x29, #-16]
  4088b0:	add	x8, x8, #0x1
  4088b4:	stur	x8, [x29, #-16]
  4088b8:	ldur	x0, [x29, #-16]
  4088bc:	add	x1, sp, #0x10
  4088c0:	mov	w2, #0xa                   	// #10
  4088c4:	bl	401820 <strtol@plt>
  4088c8:	ldr	x8, [sp, #32]
  4088cc:	str	w0, [x8]
  4088d0:	bl	401910 <__errno_location@plt>
  4088d4:	ldr	w9, [x0]
  4088d8:	cbnz	w9, 408900 <ferror@plt+0x6f90>
  4088dc:	ldr	x8, [sp, #16]
  4088e0:	cbz	x8, 408900 <ferror@plt+0x6f90>
  4088e4:	ldr	x8, [sp, #16]
  4088e8:	ldrsb	w9, [x8]
  4088ec:	cbnz	w9, 408900 <ferror@plt+0x6f90>
  4088f0:	ldr	x8, [sp, #16]
  4088f4:	ldur	x9, [x29, #-16]
  4088f8:	cmp	x8, x9
  4088fc:	b.ne	40890c <ferror@plt+0x6f9c>  // b.any
  408900:	mov	w8, #0xffffffff            	// #-1
  408904:	stur	w8, [x29, #-4]
  408908:	b	408a28 <ferror@plt+0x70b8>
  40890c:	b	408a24 <ferror@plt+0x70b4>
  408910:	ldur	x0, [x29, #-16]
  408914:	add	x1, sp, #0x10
  408918:	mov	w2, #0xa                   	// #10
  40891c:	bl	401820 <strtol@plt>
  408920:	ldur	x8, [x29, #-24]
  408924:	str	w0, [x8]
  408928:	ldr	x8, [sp, #32]
  40892c:	str	w0, [x8]
  408930:	bl	401910 <__errno_location@plt>
  408934:	ldr	w9, [x0]
  408938:	cbnz	w9, 408954 <ferror@plt+0x6fe4>
  40893c:	ldr	x8, [sp, #16]
  408940:	cbz	x8, 408954 <ferror@plt+0x6fe4>
  408944:	ldr	x8, [sp, #16]
  408948:	ldur	x9, [x29, #-16]
  40894c:	cmp	x8, x9
  408950:	b.ne	408960 <ferror@plt+0x6ff0>  // b.any
  408954:	mov	w8, #0xffffffff            	// #-1
  408958:	stur	w8, [x29, #-4]
  40895c:	b	408a28 <ferror@plt+0x70b8>
  408960:	ldr	x8, [sp, #16]
  408964:	ldrsb	w9, [x8]
  408968:	cmp	w9, #0x3a
  40896c:	b.ne	40898c <ferror@plt+0x701c>  // b.any
  408970:	ldr	x8, [sp, #16]
  408974:	ldrb	w9, [x8, #1]
  408978:	cbnz	w9, 40898c <ferror@plt+0x701c>
  40897c:	ldr	w8, [sp, #28]
  408980:	ldr	x9, [sp, #32]
  408984:	str	w8, [x9]
  408988:	b	408a24 <ferror@plt+0x70b4>
  40898c:	ldr	x8, [sp, #16]
  408990:	ldrsb	w9, [x8]
  408994:	cmp	w9, #0x2d
  408998:	b.eq	4089ac <ferror@plt+0x703c>  // b.none
  40899c:	ldr	x8, [sp, #16]
  4089a0:	ldrsb	w9, [x8]
  4089a4:	cmp	w9, #0x3a
  4089a8:	b.ne	408a24 <ferror@plt+0x70b4>  // b.any
  4089ac:	add	x1, sp, #0x10
  4089b0:	ldr	x8, [sp, #16]
  4089b4:	add	x8, x8, #0x1
  4089b8:	stur	x8, [x29, #-16]
  4089bc:	mov	x8, xzr
  4089c0:	str	x8, [sp, #16]
  4089c4:	str	x1, [sp, #8]
  4089c8:	bl	401910 <__errno_location@plt>
  4089cc:	str	wzr, [x0]
  4089d0:	ldur	x0, [x29, #-16]
  4089d4:	ldr	x1, [sp, #8]
  4089d8:	mov	w2, #0xa                   	// #10
  4089dc:	bl	401820 <strtol@plt>
  4089e0:	ldr	x8, [sp, #32]
  4089e4:	str	w0, [x8]
  4089e8:	bl	401910 <__errno_location@plt>
  4089ec:	ldr	w9, [x0]
  4089f0:	cbnz	w9, 408a18 <ferror@plt+0x70a8>
  4089f4:	ldr	x8, [sp, #16]
  4089f8:	cbz	x8, 408a18 <ferror@plt+0x70a8>
  4089fc:	ldr	x8, [sp, #16]
  408a00:	ldrsb	w9, [x8]
  408a04:	cbnz	w9, 408a18 <ferror@plt+0x70a8>
  408a08:	ldr	x8, [sp, #16]
  408a0c:	ldur	x9, [x29, #-16]
  408a10:	cmp	x8, x9
  408a14:	b.ne	408a24 <ferror@plt+0x70b4>  // b.any
  408a18:	mov	w8, #0xffffffff            	// #-1
  408a1c:	stur	w8, [x29, #-4]
  408a20:	b	408a28 <ferror@plt+0x70b8>
  408a24:	stur	wzr, [x29, #-4]
  408a28:	ldur	w0, [x29, #-4]
  408a2c:	ldp	x29, x30, [sp, #64]
  408a30:	add	sp, sp, #0x50
  408a34:	ret
  408a38:	sub	sp, sp, #0x50
  408a3c:	stp	x29, x30, [sp, #64]
  408a40:	add	x29, sp, #0x40
  408a44:	stur	x0, [x29, #-16]
  408a48:	stur	x1, [x29, #-24]
  408a4c:	ldur	x8, [x29, #-16]
  408a50:	mov	w9, #0x0                   	// #0
  408a54:	str	w9, [sp, #4]
  408a58:	cbz	x8, 408a6c <ferror@plt+0x70fc>
  408a5c:	ldur	x8, [x29, #-24]
  408a60:	cmp	x8, #0x0
  408a64:	cset	w9, ne  // ne = any
  408a68:	str	w9, [sp, #4]
  408a6c:	ldr	w8, [sp, #4]
  408a70:	tbnz	w8, #0, 408a78 <ferror@plt+0x7108>
  408a74:	b	408b64 <ferror@plt+0x71f4>
  408a78:	ldur	x0, [x29, #-16]
  408a7c:	add	x1, sp, #0x20
  408a80:	bl	408b78 <ferror@plt+0x7208>
  408a84:	str	x0, [sp, #16]
  408a88:	ldur	x0, [x29, #-24]
  408a8c:	add	x1, sp, #0x18
  408a90:	bl	408b78 <ferror@plt+0x7208>
  408a94:	str	x0, [sp, #8]
  408a98:	ldr	x8, [sp, #32]
  408a9c:	ldr	x9, [sp, #24]
  408aa0:	add	x8, x8, x9
  408aa4:	cbnz	x8, 408ab4 <ferror@plt+0x7144>
  408aa8:	mov	w8, #0x1                   	// #1
  408aac:	stur	w8, [x29, #-4]
  408ab0:	b	408b68 <ferror@plt+0x71f8>
  408ab4:	ldr	x8, [sp, #32]
  408ab8:	ldr	x9, [sp, #24]
  408abc:	add	x8, x8, x9
  408ac0:	cmp	x8, #0x1
  408ac4:	b.ne	408b04 <ferror@plt+0x7194>  // b.any
  408ac8:	ldr	x8, [sp, #16]
  408acc:	cbz	x8, 408ae0 <ferror@plt+0x7170>
  408ad0:	ldr	x8, [sp, #16]
  408ad4:	ldrsb	w9, [x8]
  408ad8:	cmp	w9, #0x2f
  408adc:	b.eq	408af8 <ferror@plt+0x7188>  // b.none
  408ae0:	ldr	x8, [sp, #8]
  408ae4:	cbz	x8, 408b04 <ferror@plt+0x7194>
  408ae8:	ldr	x8, [sp, #8]
  408aec:	ldrsb	w9, [x8]
  408af0:	cmp	w9, #0x2f
  408af4:	b.ne	408b04 <ferror@plt+0x7194>  // b.any
  408af8:	mov	w8, #0x1                   	// #1
  408afc:	stur	w8, [x29, #-4]
  408b00:	b	408b68 <ferror@plt+0x71f8>
  408b04:	ldr	x8, [sp, #16]
  408b08:	cbz	x8, 408b14 <ferror@plt+0x71a4>
  408b0c:	ldr	x8, [sp, #8]
  408b10:	cbnz	x8, 408b18 <ferror@plt+0x71a8>
  408b14:	b	408b64 <ferror@plt+0x71f4>
  408b18:	ldr	x8, [sp, #32]
  408b1c:	ldr	x9, [sp, #24]
  408b20:	cmp	x8, x9
  408b24:	b.ne	408b3c <ferror@plt+0x71cc>  // b.any
  408b28:	ldr	x0, [sp, #16]
  408b2c:	ldr	x1, [sp, #8]
  408b30:	ldr	x2, [sp, #32]
  408b34:	bl	4016c0 <strncmp@plt>
  408b38:	cbz	w0, 408b40 <ferror@plt+0x71d0>
  408b3c:	b	408b64 <ferror@plt+0x71f4>
  408b40:	ldr	x8, [sp, #16]
  408b44:	ldr	x9, [sp, #32]
  408b48:	add	x8, x8, x9
  408b4c:	stur	x8, [x29, #-16]
  408b50:	ldr	x8, [sp, #8]
  408b54:	ldr	x9, [sp, #24]
  408b58:	add	x8, x8, x9
  408b5c:	stur	x8, [x29, #-24]
  408b60:	b	408a4c <ferror@plt+0x70dc>
  408b64:	stur	wzr, [x29, #-4]
  408b68:	ldur	w0, [x29, #-4]
  408b6c:	ldp	x29, x30, [sp, #64]
  408b70:	add	sp, sp, #0x50
  408b74:	ret
  408b78:	sub	sp, sp, #0x30
  408b7c:	str	x0, [sp, #32]
  408b80:	str	x1, [sp, #24]
  408b84:	ldr	x8, [sp, #32]
  408b88:	str	x8, [sp, #16]
  408b8c:	ldr	x8, [sp, #24]
  408b90:	str	xzr, [x8]
  408b94:	ldr	x8, [sp, #16]
  408b98:	mov	w9, #0x0                   	// #0
  408b9c:	str	w9, [sp, #4]
  408ba0:	cbz	x8, 408bd0 <ferror@plt+0x7260>
  408ba4:	ldr	x8, [sp, #16]
  408ba8:	ldrsb	w9, [x8]
  408bac:	mov	w10, #0x0                   	// #0
  408bb0:	cmp	w9, #0x2f
  408bb4:	str	w10, [sp, #4]
  408bb8:	b.ne	408bd0 <ferror@plt+0x7260>  // b.any
  408bbc:	ldr	x8, [sp, #16]
  408bc0:	ldrsb	w9, [x8, #1]
  408bc4:	cmp	w9, #0x2f
  408bc8:	cset	w9, eq  // eq = none
  408bcc:	str	w9, [sp, #4]
  408bd0:	ldr	w8, [sp, #4]
  408bd4:	tbnz	w8, #0, 408bdc <ferror@plt+0x726c>
  408bd8:	b	408bec <ferror@plt+0x727c>
  408bdc:	ldr	x8, [sp, #16]
  408be0:	add	x8, x8, #0x1
  408be4:	str	x8, [sp, #16]
  408be8:	b	408b94 <ferror@plt+0x7224>
  408bec:	ldr	x8, [sp, #16]
  408bf0:	cbz	x8, 408c00 <ferror@plt+0x7290>
  408bf4:	ldr	x8, [sp, #16]
  408bf8:	ldrb	w9, [x8]
  408bfc:	cbnz	w9, 408c0c <ferror@plt+0x729c>
  408c00:	mov	x8, xzr
  408c04:	str	x8, [sp, #40]
  408c08:	b	408c80 <ferror@plt+0x7310>
  408c0c:	ldr	x8, [sp, #24]
  408c10:	mov	x9, #0x1                   	// #1
  408c14:	str	x9, [x8]
  408c18:	ldr	x8, [sp, #16]
  408c1c:	add	x8, x8, #0x1
  408c20:	str	x8, [sp, #8]
  408c24:	ldr	x8, [sp, #8]
  408c28:	ldrsb	w9, [x8]
  408c2c:	mov	w10, #0x0                   	// #0
  408c30:	str	w10, [sp]
  408c34:	cbz	w9, 408c4c <ferror@plt+0x72dc>
  408c38:	ldr	x8, [sp, #8]
  408c3c:	ldrsb	w9, [x8]
  408c40:	cmp	w9, #0x2f
  408c44:	cset	w9, ne  // ne = any
  408c48:	str	w9, [sp]
  408c4c:	ldr	w8, [sp]
  408c50:	tbnz	w8, #0, 408c58 <ferror@plt+0x72e8>
  408c54:	b	408c78 <ferror@plt+0x7308>
  408c58:	ldr	x8, [sp, #24]
  408c5c:	ldr	x9, [x8]
  408c60:	add	x9, x9, #0x1
  408c64:	str	x9, [x8]
  408c68:	ldr	x8, [sp, #8]
  408c6c:	add	x8, x8, #0x1
  408c70:	str	x8, [sp, #8]
  408c74:	b	408c24 <ferror@plt+0x72b4>
  408c78:	ldr	x8, [sp, #16]
  408c7c:	str	x8, [sp, #40]
  408c80:	ldr	x0, [sp, #40]
  408c84:	add	sp, sp, #0x30
  408c88:	ret
  408c8c:	sub	sp, sp, #0x40
  408c90:	stp	x29, x30, [sp, #48]
  408c94:	add	x29, sp, #0x30
  408c98:	stur	x0, [x29, #-16]
  408c9c:	str	x1, [sp, #24]
  408ca0:	str	x2, [sp, #16]
  408ca4:	ldur	x8, [x29, #-16]
  408ca8:	cbnz	x8, 408cc8 <ferror@plt+0x7358>
  408cac:	ldr	x8, [sp, #24]
  408cb0:	cbnz	x8, 408cc8 <ferror@plt+0x7358>
  408cb4:	adrp	x0, 409000 <ferror@plt+0x7690>
  408cb8:	add	x0, x0, #0xd50
  408cbc:	bl	401750 <strdup@plt>
  408cc0:	stur	x0, [x29, #-8]
  408cc4:	b	408dfc <ferror@plt+0x748c>
  408cc8:	ldur	x8, [x29, #-16]
  408ccc:	cbnz	x8, 408ce4 <ferror@plt+0x7374>
  408cd0:	ldr	x0, [sp, #24]
  408cd4:	ldr	x1, [sp, #16]
  408cd8:	bl	401860 <strndup@plt>
  408cdc:	stur	x0, [x29, #-8]
  408ce0:	b	408dfc <ferror@plt+0x748c>
  408ce4:	ldr	x8, [sp, #24]
  408ce8:	cbnz	x8, 408cfc <ferror@plt+0x738c>
  408cec:	ldur	x0, [x29, #-16]
  408cf0:	bl	401750 <strdup@plt>
  408cf4:	stur	x0, [x29, #-8]
  408cf8:	b	408dfc <ferror@plt+0x748c>
  408cfc:	ldur	x8, [x29, #-16]
  408d00:	cbz	x8, 408d08 <ferror@plt+0x7398>
  408d04:	b	408d28 <ferror@plt+0x73b8>
  408d08:	adrp	x0, 409000 <ferror@plt+0x7690>
  408d0c:	add	x0, x0, #0xcd6
  408d10:	adrp	x1, 409000 <ferror@plt+0x7690>
  408d14:	add	x1, x1, #0xdb8
  408d18:	mov	w2, #0x383                 	// #899
  408d1c:	adrp	x3, 409000 <ferror@plt+0x7690>
  408d20:	add	x3, x3, #0xdc7
  408d24:	bl	401900 <__assert_fail@plt>
  408d28:	ldr	x8, [sp, #24]
  408d2c:	cbz	x8, 408d34 <ferror@plt+0x73c4>
  408d30:	b	408d54 <ferror@plt+0x73e4>
  408d34:	adrp	x0, 409000 <ferror@plt+0x7690>
  408d38:	add	x0, x0, #0xdfc
  408d3c:	adrp	x1, 409000 <ferror@plt+0x7690>
  408d40:	add	x1, x1, #0xdb8
  408d44:	mov	w2, #0x384                 	// #900
  408d48:	adrp	x3, 409000 <ferror@plt+0x7690>
  408d4c:	add	x3, x3, #0xdc7
  408d50:	bl	401900 <__assert_fail@plt>
  408d54:	ldur	x0, [x29, #-16]
  408d58:	bl	4015c0 <strlen@plt>
  408d5c:	str	x0, [sp, #8]
  408d60:	ldr	x8, [sp, #16]
  408d64:	ldr	x9, [sp, #8]
  408d68:	mov	x10, #0xffffffffffffffff    	// #-1
  408d6c:	subs	x9, x10, x9
  408d70:	cmp	x8, x9
  408d74:	b.ls	408d84 <ferror@plt+0x7414>  // b.plast
  408d78:	mov	x8, xzr
  408d7c:	stur	x8, [x29, #-8]
  408d80:	b	408dfc <ferror@plt+0x748c>
  408d84:	ldr	x8, [sp, #8]
  408d88:	ldr	x9, [sp, #16]
  408d8c:	add	x8, x8, x9
  408d90:	add	x0, x8, #0x1
  408d94:	bl	4016a0 <malloc@plt>
  408d98:	str	x0, [sp]
  408d9c:	ldr	x8, [sp]
  408da0:	cbnz	x8, 408db0 <ferror@plt+0x7440>
  408da4:	mov	x8, xzr
  408da8:	stur	x8, [x29, #-8]
  408dac:	b	408dfc <ferror@plt+0x748c>
  408db0:	ldr	x0, [sp]
  408db4:	ldur	x1, [x29, #-16]
  408db8:	ldr	x2, [sp, #8]
  408dbc:	bl	401590 <memcpy@plt>
  408dc0:	ldr	x8, [sp]
  408dc4:	ldr	x9, [sp, #8]
  408dc8:	add	x0, x8, x9
  408dcc:	ldr	x1, [sp, #24]
  408dd0:	ldr	x2, [sp, #16]
  408dd4:	bl	401590 <memcpy@plt>
  408dd8:	ldr	x8, [sp]
  408ddc:	ldr	x9, [sp, #8]
  408de0:	ldr	x10, [sp, #16]
  408de4:	add	x9, x9, x10
  408de8:	add	x8, x8, x9
  408dec:	mov	w11, #0x0                   	// #0
  408df0:	strb	w11, [x8]
  408df4:	ldr	x8, [sp]
  408df8:	stur	x8, [x29, #-8]
  408dfc:	ldur	x0, [x29, #-8]
  408e00:	ldp	x29, x30, [sp, #48]
  408e04:	add	sp, sp, #0x40
  408e08:	ret
  408e0c:	sub	sp, sp, #0x40
  408e10:	stp	x29, x30, [sp, #48]
  408e14:	add	x29, sp, #0x30
  408e18:	stur	x0, [x29, #-8]
  408e1c:	stur	x1, [x29, #-16]
  408e20:	ldur	x0, [x29, #-8]
  408e24:	ldur	x1, [x29, #-16]
  408e28:	ldur	x8, [x29, #-16]
  408e2c:	str	x0, [sp, #24]
  408e30:	str	x1, [sp, #16]
  408e34:	cbz	x8, 408e48 <ferror@plt+0x74d8>
  408e38:	ldur	x0, [x29, #-16]
  408e3c:	bl	4015c0 <strlen@plt>
  408e40:	str	x0, [sp, #8]
  408e44:	b	408e50 <ferror@plt+0x74e0>
  408e48:	mov	x8, xzr
  408e4c:	str	x8, [sp, #8]
  408e50:	ldr	x8, [sp, #8]
  408e54:	ldr	x0, [sp, #24]
  408e58:	ldr	x1, [sp, #16]
  408e5c:	mov	x2, x8
  408e60:	bl	408c8c <ferror@plt+0x731c>
  408e64:	ldp	x29, x30, [sp, #48]
  408e68:	add	sp, sp, #0x40
  408e6c:	ret
  408e70:	sub	sp, sp, #0x140
  408e74:	stp	x29, x30, [sp, #288]
  408e78:	str	x28, [sp, #304]
  408e7c:	add	x29, sp, #0x120
  408e80:	sub	x8, x29, #0x38
  408e84:	str	q7, [sp, #112]
  408e88:	str	q6, [sp, #96]
  408e8c:	str	q5, [sp, #80]
  408e90:	str	q4, [sp, #64]
  408e94:	str	q3, [sp, #48]
  408e98:	str	q2, [sp, #32]
  408e9c:	str	q1, [sp, #16]
  408ea0:	str	q0, [sp]
  408ea4:	str	x7, [sp, #168]
  408ea8:	str	x6, [sp, #160]
  408eac:	str	x5, [sp, #152]
  408eb0:	str	x4, [sp, #144]
  408eb4:	str	x3, [sp, #136]
  408eb8:	str	x2, [sp, #128]
  408ebc:	stur	x0, [x29, #-16]
  408ec0:	stur	x1, [x29, #-24]
  408ec4:	mov	w9, #0xffffff80            	// #-128
  408ec8:	stur	w9, [x29, #-28]
  408ecc:	mov	w9, #0xffffffd0            	// #-48
  408ed0:	stur	w9, [x29, #-32]
  408ed4:	mov	x10, sp
  408ed8:	add	x10, x10, #0x80
  408edc:	stur	x10, [x29, #-40]
  408ee0:	add	x10, sp, #0x80
  408ee4:	add	x10, x10, #0x30
  408ee8:	stur	x10, [x29, #-48]
  408eec:	add	x10, x29, #0x20
  408ef0:	stur	x10, [x29, #-56]
  408ef4:	ldur	x1, [x29, #-24]
  408ef8:	ldr	q0, [x8]
  408efc:	ldr	q1, [x8, #16]
  408f00:	stur	q1, [x29, #-96]
  408f04:	stur	q0, [x29, #-112]
  408f08:	sub	x0, x29, #0x40
  408f0c:	sub	x2, x29, #0x70
  408f10:	bl	401850 <vasprintf@plt>
  408f14:	stur	w0, [x29, #-76]
  408f18:	ldur	w9, [x29, #-76]
  408f1c:	tbz	w9, #31, 408f30 <ferror@plt+0x75c0>
  408f20:	b	408f24 <ferror@plt+0x75b4>
  408f24:	mov	x8, xzr
  408f28:	stur	x8, [x29, #-8]
  408f2c:	b	408f58 <ferror@plt+0x75e8>
  408f30:	ldur	x0, [x29, #-16]
  408f34:	ldur	x1, [x29, #-64]
  408f38:	ldursw	x2, [x29, #-76]
  408f3c:	bl	408c8c <ferror@plt+0x731c>
  408f40:	stur	x0, [x29, #-72]
  408f44:	ldur	x0, [x29, #-64]
  408f48:	bl	401830 <free@plt>
  408f4c:	ldur	x8, [x29, #-72]
  408f50:	stur	x8, [x29, #-8]
  408f54:	b	408f58 <ferror@plt+0x75e8>
  408f58:	ldur	x0, [x29, #-8]
  408f5c:	ldr	x28, [sp, #304]
  408f60:	ldp	x29, x30, [sp, #288]
  408f64:	add	sp, sp, #0x140
  408f68:	ret
  408f6c:	sub	sp, sp, #0x50
  408f70:	stp	x29, x30, [sp, #64]
  408f74:	add	x29, sp, #0x40
  408f78:	stur	x0, [x29, #-16]
  408f7c:	stur	x1, [x29, #-24]
  408f80:	str	x2, [sp, #32]
  408f84:	str	w3, [sp, #28]
  408f88:	ldur	x8, [x29, #-16]
  408f8c:	ldr	x8, [x8]
  408f90:	str	x8, [sp, #16]
  408f94:	ldr	x8, [sp, #16]
  408f98:	ldrb	w9, [x8]
  408f9c:	cbnz	w9, 408fe0 <ferror@plt+0x7670>
  408fa0:	ldur	x8, [x29, #-16]
  408fa4:	ldr	x8, [x8]
  408fa8:	ldrsb	w9, [x8]
  408fac:	cbnz	w9, 408fb4 <ferror@plt+0x7644>
  408fb0:	b	408fd4 <ferror@plt+0x7664>
  408fb4:	adrp	x0, 409000 <ferror@plt+0x7690>
  408fb8:	add	x0, x0, #0xe03
  408fbc:	adrp	x1, 409000 <ferror@plt+0x7690>
  408fc0:	add	x1, x1, #0xdb8
  408fc4:	mov	w2, #0x3c6                 	// #966
  408fc8:	adrp	x3, 409000 <ferror@plt+0x7690>
  408fcc:	add	x3, x3, #0xe13
  408fd0:	bl	401900 <__assert_fail@plt>
  408fd4:	mov	x8, xzr
  408fd8:	stur	x8, [x29, #-8]
  408fdc:	b	4091d0 <ferror@plt+0x7860>
  408fe0:	ldr	x0, [sp, #16]
  408fe4:	ldr	x1, [sp, #32]
  408fe8:	bl	401870 <strspn@plt>
  408fec:	ldr	x8, [sp, #16]
  408ff0:	add	x8, x8, x0
  408ff4:	str	x8, [sp, #16]
  408ff8:	ldr	x8, [sp, #16]
  408ffc:	ldrb	w9, [x8]
  409000:	cbnz	w9, 40901c <ferror@plt+0x76ac>
  409004:	ldr	x8, [sp, #16]
  409008:	ldur	x9, [x29, #-16]
  40900c:	str	x8, [x9]
  409010:	mov	x8, xzr
  409014:	stur	x8, [x29, #-8]
  409018:	b	4091d0 <ferror@plt+0x7860>
  40901c:	ldr	w8, [sp, #28]
  409020:	cbz	w8, 40911c <ferror@plt+0x77ac>
  409024:	ldr	x8, [sp, #16]
  409028:	ldrsb	w1, [x8]
  40902c:	adrp	x0, 409000 <ferror@plt+0x7690>
  409030:	add	x0, x0, #0xe51
  409034:	bl	401880 <strchr@plt>
  409038:	cbz	x0, 40911c <ferror@plt+0x77ac>
  40903c:	ldr	x8, [sp, #16]
  409040:	ldrb	w9, [x8]
  409044:	add	x8, sp, #0xe
  409048:	strb	w9, [sp, #14]
  40904c:	mov	w9, #0x0                   	// #0
  409050:	strb	w9, [x8, #1]
  409054:	ldr	x10, [sp, #16]
  409058:	add	x0, x10, #0x1
  40905c:	mov	x1, x8
  409060:	bl	4091e0 <ferror@plt+0x7870>
  409064:	ldur	x8, [x29, #-24]
  409068:	str	x0, [x8]
  40906c:	ldr	x8, [sp, #16]
  409070:	ldur	x10, [x29, #-24]
  409074:	ldr	x10, [x10]
  409078:	add	x10, x10, #0x1
  40907c:	ldrsb	w9, [x8, x10]
  409080:	cbz	w9, 4090dc <ferror@plt+0x776c>
  409084:	ldr	x8, [sp, #16]
  409088:	ldur	x9, [x29, #-24]
  40908c:	ldr	x9, [x9]
  409090:	add	x9, x9, #0x1
  409094:	ldrsb	w10, [x8, x9]
  409098:	ldrsb	w11, [sp, #14]
  40909c:	cmp	w10, w11
  4090a0:	b.ne	4090dc <ferror@plt+0x776c>  // b.any
  4090a4:	ldr	x8, [sp, #16]
  4090a8:	ldur	x9, [x29, #-24]
  4090ac:	ldr	x9, [x9]
  4090b0:	add	x9, x9, #0x2
  4090b4:	ldrsb	w10, [x8, x9]
  4090b8:	cbz	w10, 4090f4 <ferror@plt+0x7784>
  4090bc:	ldr	x0, [sp, #32]
  4090c0:	ldr	x8, [sp, #16]
  4090c4:	ldur	x9, [x29, #-24]
  4090c8:	ldr	x9, [x9]
  4090cc:	add	x9, x9, #0x2
  4090d0:	ldrsb	w1, [x8, x9]
  4090d4:	bl	401880 <strchr@plt>
  4090d8:	cbnz	x0, 4090f4 <ferror@plt+0x7784>
  4090dc:	ldr	x8, [sp, #16]
  4090e0:	ldur	x9, [x29, #-16]
  4090e4:	str	x8, [x9]
  4090e8:	mov	x8, xzr
  4090ec:	stur	x8, [x29, #-8]
  4090f0:	b	4091d0 <ferror@plt+0x7860>
  4090f4:	ldr	x8, [sp, #16]
  4090f8:	add	x9, x8, #0x1
  4090fc:	str	x9, [sp, #16]
  409100:	ldur	x9, [x29, #-24]
  409104:	ldr	x9, [x9]
  409108:	add	x8, x8, x9
  40910c:	add	x8, x8, #0x2
  409110:	ldur	x9, [x29, #-16]
  409114:	str	x8, [x9]
  409118:	b	4091c8 <ferror@plt+0x7858>
  40911c:	ldr	w8, [sp, #28]
  409120:	cbz	w8, 40919c <ferror@plt+0x782c>
  409124:	ldr	x0, [sp, #16]
  409128:	ldr	x1, [sp, #32]
  40912c:	bl	4091e0 <ferror@plt+0x7870>
  409130:	ldur	x8, [x29, #-24]
  409134:	str	x0, [x8]
  409138:	ldr	x8, [sp, #16]
  40913c:	ldur	x9, [x29, #-24]
  409140:	ldr	x9, [x9]
  409144:	ldrsb	w10, [x8, x9]
  409148:	cbz	w10, 409180 <ferror@plt+0x7810>
  40914c:	ldr	x0, [sp, #32]
  409150:	ldr	x8, [sp, #16]
  409154:	ldur	x9, [x29, #-24]
  409158:	ldr	x9, [x9]
  40915c:	ldrsb	w1, [x8, x9]
  409160:	bl	401880 <strchr@plt>
  409164:	cbnz	x0, 409180 <ferror@plt+0x7810>
  409168:	ldr	x8, [sp, #16]
  40916c:	ldur	x9, [x29, #-16]
  409170:	str	x8, [x9]
  409174:	mov	x8, xzr
  409178:	stur	x8, [x29, #-8]
  40917c:	b	4091d0 <ferror@plt+0x7860>
  409180:	ldr	x8, [sp, #16]
  409184:	ldur	x9, [x29, #-24]
  409188:	ldr	x9, [x9]
  40918c:	add	x8, x8, x9
  409190:	ldur	x9, [x29, #-16]
  409194:	str	x8, [x9]
  409198:	b	4091c8 <ferror@plt+0x7858>
  40919c:	ldr	x0, [sp, #16]
  4091a0:	ldr	x1, [sp, #32]
  4091a4:	bl	4018e0 <strcspn@plt>
  4091a8:	ldur	x8, [x29, #-24]
  4091ac:	str	x0, [x8]
  4091b0:	ldr	x8, [sp, #16]
  4091b4:	ldur	x9, [x29, #-24]
  4091b8:	ldr	x9, [x9]
  4091bc:	add	x8, x8, x9
  4091c0:	ldur	x9, [x29, #-16]
  4091c4:	str	x8, [x9]
  4091c8:	ldr	x8, [sp, #16]
  4091cc:	stur	x8, [x29, #-8]
  4091d0:	ldur	x0, [x29, #-8]
  4091d4:	ldp	x29, x30, [sp, #64]
  4091d8:	add	sp, sp, #0x50
  4091dc:	ret
  4091e0:	sub	sp, sp, #0x30
  4091e4:	stp	x29, x30, [sp, #32]
  4091e8:	add	x29, sp, #0x20
  4091ec:	stur	x0, [x29, #-8]
  4091f0:	str	x1, [sp, #16]
  4091f4:	str	wzr, [sp, #12]
  4091f8:	str	wzr, [sp, #8]
  4091fc:	ldur	x8, [x29, #-8]
  409200:	ldrsw	x9, [sp, #8]
  409204:	add	x8, x8, x9
  409208:	ldrb	w10, [x8]
  40920c:	cbz	w10, 40926c <ferror@plt+0x78fc>
  409210:	ldr	w8, [sp, #12]
  409214:	cbz	w8, 409220 <ferror@plt+0x78b0>
  409218:	str	wzr, [sp, #12]
  40921c:	b	40925c <ferror@plt+0x78ec>
  409220:	ldur	x8, [x29, #-8]
  409224:	ldrsw	x9, [sp, #8]
  409228:	ldrsb	w10, [x8, x9]
  40922c:	cmp	w10, #0x5c
  409230:	b.ne	409240 <ferror@plt+0x78d0>  // b.any
  409234:	mov	w8, #0x1                   	// #1
  409238:	str	w8, [sp, #12]
  40923c:	b	40925c <ferror@plt+0x78ec>
  409240:	ldr	x0, [sp, #16]
  409244:	ldur	x8, [x29, #-8]
  409248:	ldrsw	x9, [sp, #8]
  40924c:	ldrsb	w1, [x8, x9]
  409250:	bl	401880 <strchr@plt>
  409254:	cbz	x0, 40925c <ferror@plt+0x78ec>
  409258:	b	40926c <ferror@plt+0x78fc>
  40925c:	ldr	w8, [sp, #8]
  409260:	add	w8, w8, #0x1
  409264:	str	w8, [sp, #8]
  409268:	b	4091fc <ferror@plt+0x788c>
  40926c:	ldr	w8, [sp, #8]
  409270:	ldr	w9, [sp, #12]
  409274:	subs	w8, w8, w9
  409278:	mov	w0, w8
  40927c:	sxtw	x0, w0
  409280:	ldp	x29, x30, [sp, #32]
  409284:	add	sp, sp, #0x30
  409288:	ret
  40928c:	sub	sp, sp, #0x30
  409290:	stp	x29, x30, [sp, #32]
  409294:	add	x29, sp, #0x20
  409298:	mov	w8, #0x1                   	// #1
  40929c:	str	x0, [sp, #16]
  4092a0:	str	w8, [sp, #8]
  4092a4:	ldr	x0, [sp, #16]
  4092a8:	bl	4016f0 <fgetc@plt>
  4092ac:	str	w0, [sp, #12]
  4092b0:	mov	w8, #0xffffffff            	// #-1
  4092b4:	cmp	w0, w8
  4092b8:	b.ne	4092c8 <ferror@plt+0x7958>  // b.any
  4092bc:	mov	w8, #0x1                   	// #1
  4092c0:	stur	w8, [x29, #-4]
  4092c4:	b	4092e4 <ferror@plt+0x7974>
  4092c8:	ldr	w8, [sp, #12]
  4092cc:	cmp	w8, #0xa
  4092d0:	b.ne	4092dc <ferror@plt+0x796c>  // b.any
  4092d4:	stur	wzr, [x29, #-4]
  4092d8:	b	4092e4 <ferror@plt+0x7974>
  4092dc:	ldr	w8, [sp, #8]
  4092e0:	tbnz	w8, #0, 4092a4 <ferror@plt+0x7934>
  4092e4:	ldur	w0, [x29, #-4]
  4092e8:	ldp	x29, x30, [sp, #32]
  4092ec:	add	sp, sp, #0x30
  4092f0:	ret
  4092f4:	nop
  4092f8:	stp	x29, x30, [sp, #-64]!
  4092fc:	mov	x29, sp
  409300:	stp	x19, x20, [sp, #16]
  409304:	adrp	x20, 41a000 <ferror@plt+0x18690>
  409308:	add	x20, x20, #0xde0
  40930c:	stp	x21, x22, [sp, #32]
  409310:	adrp	x21, 41a000 <ferror@plt+0x18690>
  409314:	add	x21, x21, #0xdd8
  409318:	sub	x20, x20, x21
  40931c:	mov	w22, w0
  409320:	stp	x23, x24, [sp, #48]
  409324:	mov	x23, x1
  409328:	mov	x24, x2
  40932c:	bl	401550 <memcpy@plt-0x40>
  409330:	cmp	xzr, x20, asr #3
  409334:	b.eq	409360 <ferror@plt+0x79f0>  // b.none
  409338:	asr	x20, x20, #3
  40933c:	mov	x19, #0x0                   	// #0
  409340:	ldr	x3, [x21, x19, lsl #3]
  409344:	mov	x2, x24
  409348:	add	x19, x19, #0x1
  40934c:	mov	x1, x23
  409350:	mov	w0, w22
  409354:	blr	x3
  409358:	cmp	x20, x19
  40935c:	b.ne	409340 <ferror@plt+0x79d0>  // b.any
  409360:	ldp	x19, x20, [sp, #16]
  409364:	ldp	x21, x22, [sp, #32]
  409368:	ldp	x23, x24, [sp, #48]
  40936c:	ldp	x29, x30, [sp], #64
  409370:	ret
  409374:	nop
  409378:	ret
  40937c:	nop
  409380:	adrp	x2, 41b000 <ferror@plt+0x19690>
  409384:	mov	x1, #0x0                   	// #0
  409388:	ldr	x2, [x2, #512]
  40938c:	b	401640 <__cxa_atexit@plt>
  409390:	mov	x2, x1
  409394:	mov	x1, x0
  409398:	mov	w0, #0x0                   	// #0
  40939c:	b	401920 <__xstat@plt>
  4093a0:	mov	x2, x1
  4093a4:	mov	x1, x0
  4093a8:	mov	w0, #0x0                   	// #0
  4093ac:	b	4018b0 <__lxstat@plt>

Disassembly of section .fini:

00000000004093b0 <.fini>:
  4093b0:	stp	x29, x30, [sp, #-16]!
  4093b4:	mov	x29, sp
  4093b8:	ldp	x29, x30, [sp], #16
  4093bc:	ret
