

Microchip MPLAB XC8 Assembler V2.31 build 20201012212115 
                                                                                               Sun Aug 01 16:41:33 2021

Microchip MPLAB XC8 C Compiler v2.31 (Free license) build 20201012212115 Og1 
     1                           	processor	16F887
     2                           	pagewidth 120
     3                           	opt	flic
     4                           	psect	cinit,global,class=CODE,merge=1,delta=2
     5                           	psect	bssCOMMON,global,class=COMMON,space=1,delta=1,noexec
     6                           	psect	cstackCOMMON,global,class=COMMON,space=1,delta=1,noexec
     7                           	psect	maintext,global,class=CODE,split=1,delta=2
     8                           	psect	text1,local,class=CODE,merge=1,delta=2
     9                           	psect	text2,local,class=CODE,merge=1,delta=2
    10                           	psect	text3,local,class=CODE,merge=1,delta=2
    11                           	psect	text4,local,class=CODE,merge=1,delta=2
    12                           	psect	text5,local,class=CODE,merge=1,delta=2
    13                           	psect	text6,local,class=CODE,merge=1,delta=2
    14                           	psect	text7,local,class=CODE,merge=1,delta=2
    15                           	psect	text8,local,class=CODE,merge=1,delta=2
    16                           	psect	intentry,global,class=CODE,delta=2
    17                           	psect	config,global,abs,ovrld,class=CONFIG,space=4,delta=2,noexec
    18                           	dabs	1,0x7E,2
    19  0000                     
    20                           ; Version 2.20
    21                           ; Generated 12/02/2020 GMT
    22                           ; 
    23                           ; Copyright Â© 2020, Microchip Technology Inc. and its subsidiaries ("Microchip")
    24                           ; All rights reserved.
    25                           ; 
    26                           ; This software is developed by Microchip Technology Inc. and its subsidiaries ("Microch
      +                          ip").
    27                           ; 
    28                           ; Redistribution and use in source and binary forms, with or without modification, are
    29                           ; permitted provided that the following conditions are met:
    30                           ; 
    31                           ;     1. Redistributions of source code must retain the above copyright notice, this lis
      +                          t of
    32                           ;        conditions and the following disclaimer.
    33                           ; 
    34                           ;     2. Redistributions in binary form must reproduce the above copyright notice, this 
      +                          list
    35                           ;        of conditions and the following disclaimer in the documentation and/or other
    36                           ;        materials provided with the distribution.
    37                           ; 
    38                           ;     3. Microchip's name may not be used to endorse or promote products derived from th
      +                          is
    39                           ;        software without specific prior written permission.
    40                           ; 
    41                           ; THIS SOFTWARE IS PROVIDED BY MICROCHIP "AS IS" AND ANY EXPRESS OR IMPLIED WARRANTIES,
    42                           ; INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES OF MERCHANTABILITY AND FITNESS F
      +                          OR
    43                           ; PURPOSE ARE DISCLAIMED.  IN NO EVENT SHALL MICROCHIP BE LIABLE FOR ANY DIRECT, INDIREC
      +                          T,
    44                           ; INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING BUT NOT LIMITED TO
    45                           ; PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE, DATA OR PROFITS; OR BUSINESS
    46                           ; INTERRUPTION) HOWSOEVER CAUSED AND ON ANY THEORY OF LIABILITY, WHETHER IN CONTRACT, ST
      +                          RICT
    47                           ; LIABILITY, OR TORT (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE U
      +                          SE OF
    48                           ; THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
    49                           ; 
    50                           ; 
    51                           ; Code-generator required, PIC16F887 Definitions
    52                           ; 
    53                           ; SFR Addresses
    54  0000                     	;# 
    55  0001                     	;# 
    56  0002                     	;# 
    57  0003                     	;# 
    58  0004                     	;# 
    59  0005                     	;# 
    60  0006                     	;# 
    61  0007                     	;# 
    62  0008                     	;# 
    63  0009                     	;# 
    64  000A                     	;# 
    65  000B                     	;# 
    66  000C                     	;# 
    67  000D                     	;# 
    68  000E                     	;# 
    69  000E                     	;# 
    70  000F                     	;# 
    71  0010                     	;# 
    72  0011                     	;# 
    73  0012                     	;# 
    74  0013                     	;# 
    75  0014                     	;# 
    76  0015                     	;# 
    77  0015                     	;# 
    78  0016                     	;# 
    79  0017                     	;# 
    80  0018                     	;# 
    81  0019                     	;# 
    82  001A                     	;# 
    83  001B                     	;# 
    84  001B                     	;# 
    85  001C                     	;# 
    86  001D                     	;# 
    87  001E                     	;# 
    88  001F                     	;# 
    89  0081                     	;# 
    90  0085                     	;# 
    91  0086                     	;# 
    92  0087                     	;# 
    93  0088                     	;# 
    94  0089                     	;# 
    95  008C                     	;# 
    96  008D                     	;# 
    97  008E                     	;# 
    98  008F                     	;# 
    99  0090                     	;# 
   100  0091                     	;# 
   101  0092                     	;# 
   102  0093                     	;# 
   103  0093                     	;# 
   104  0093                     	;# 
   105  0094                     	;# 
   106  0095                     	;# 
   107  0096                     	;# 
   108  0097                     	;# 
   109  0098                     	;# 
   110  0099                     	;# 
   111  009A                     	;# 
   112  009B                     	;# 
   113  009C                     	;# 
   114  009D                     	;# 
   115  009E                     	;# 
   116  009F                     	;# 
   117  0105                     	;# 
   118  0107                     	;# 
   119  0108                     	;# 
   120  0109                     	;# 
   121  010C                     	;# 
   122  010C                     	;# 
   123  010D                     	;# 
   124  010E                     	;# 
   125  010F                     	;# 
   126  0185                     	;# 
   127  0187                     	;# 
   128  0188                     	;# 
   129  0189                     	;# 
   130  018C                     	;# 
   131  018D                     	;# 
   132  0000                     	;# 
   133  0001                     	;# 
   134  0002                     	;# 
   135  0003                     	;# 
   136  0004                     	;# 
   137  0005                     	;# 
   138  0006                     	;# 
   139  0007                     	;# 
   140  0008                     	;# 
   141  0009                     	;# 
   142  000A                     	;# 
   143  000B                     	;# 
   144  000C                     	;# 
   145  000D                     	;# 
   146  000E                     	;# 
   147  000E                     	;# 
   148  000F                     	;# 
   149  0010                     	;# 
   150  0011                     	;# 
   151  0012                     	;# 
   152  0013                     	;# 
   153  0014                     	;# 
   154  0015                     	;# 
   155  0015                     	;# 
   156  0016                     	;# 
   157  0017                     	;# 
   158  0018                     	;# 
   159  0019                     	;# 
   160  001A                     	;# 
   161  001B                     	;# 
   162  001B                     	;# 
   163  001C                     	;# 
   164  001D                     	;# 
   165  001E                     	;# 
   166  001F                     	;# 
   167  0081                     	;# 
   168  0085                     	;# 
   169  0086                     	;# 
   170  0087                     	;# 
   171  0088                     	;# 
   172  0089                     	;# 
   173  008C                     	;# 
   174  008D                     	;# 
   175  008E                     	;# 
   176  008F                     	;# 
   177  0090                     	;# 
   178  0091                     	;# 
   179  0092                     	;# 
   180  0093                     	;# 
   181  0093                     	;# 
   182  0093                     	;# 
   183  0094                     	;# 
   184  0095                     	;# 
   185  0096                     	;# 
   186  0097                     	;# 
   187  0098                     	;# 
   188  0099                     	;# 
   189  009A                     	;# 
   190  009B                     	;# 
   191  009C                     	;# 
   192  009D                     	;# 
   193  009E                     	;# 
   194  009F                     	;# 
   195  0105                     	;# 
   196  0107                     	;# 
   197  0108                     	;# 
   198  0109                     	;# 
   199  010C                     	;# 
   200  010C                     	;# 
   201  010D                     	;# 
   202  010E                     	;# 
   203  010F                     	;# 
   204  0185                     	;# 
   205  0187                     	;# 
   206  0188                     	;# 
   207  0189                     	;# 
   208  018C                     	;# 
   209  018D                     	;# 
   210  0000                     	;# 
   211  0001                     	;# 
   212  0002                     	;# 
   213  0003                     	;# 
   214  0004                     	;# 
   215  0005                     	;# 
   216  0006                     	;# 
   217  0007                     	;# 
   218  0008                     	;# 
   219  0009                     	;# 
   220  000A                     	;# 
   221  000B                     	;# 
   222  000C                     	;# 
   223  000D                     	;# 
   224  000E                     	;# 
   225  000E                     	;# 
   226  000F                     	;# 
   227  0010                     	;# 
   228  0011                     	;# 
   229  0012                     	;# 
   230  0013                     	;# 
   231  0014                     	;# 
   232  0015                     	;# 
   233  0015                     	;# 
   234  0016                     	;# 
   235  0017                     	;# 
   236  0018                     	;# 
   237  0019                     	;# 
   238  001A                     	;# 
   239  001B                     	;# 
   240  001B                     	;# 
   241  001C                     	;# 
   242  001D                     	;# 
   243  001E                     	;# 
   244  001F                     	;# 
   245  0081                     	;# 
   246  0085                     	;# 
   247  0086                     	;# 
   248  0087                     	;# 
   249  0088                     	;# 
   250  0089                     	;# 
   251  008C                     	;# 
   252  008D                     	;# 
   253  008E                     	;# 
   254  008F                     	;# 
   255  0090                     	;# 
   256  0091                     	;# 
   257  0092                     	;# 
   258  0093                     	;# 
   259  0093                     	;# 
   260  0093                     	;# 
   261  0094                     	;# 
   262  0095                     	;# 
   263  0096                     	;# 
   264  0097                     	;# 
   265  0098                     	;# 
   266  0099                     	;# 
   267  009A                     	;# 
   268  009B                     	;# 
   269  009C                     	;# 
   270  009D                     	;# 
   271  009E                     	;# 
   272  009F                     	;# 
   273  0105                     	;# 
   274  0107                     	;# 
   275  0108                     	;# 
   276  0109                     	;# 
   277  010C                     	;# 
   278  010C                     	;# 
   279  010D                     	;# 
   280  010E                     	;# 
   281  010F                     	;# 
   282  0185                     	;# 
   283  0187                     	;# 
   284  0188                     	;# 
   285  0189                     	;# 
   286  018C                     	;# 
   287  018D                     	;# 
   288  0000                     	;# 
   289  0001                     	;# 
   290  0002                     	;# 
   291  0003                     	;# 
   292  0004                     	;# 
   293  0005                     	;# 
   294  0006                     	;# 
   295  0007                     	;# 
   296  0008                     	;# 
   297  0009                     	;# 
   298  000A                     	;# 
   299  000B                     	;# 
   300  000C                     	;# 
   301  000D                     	;# 
   302  000E                     	;# 
   303  000E                     	;# 
   304  000F                     	;# 
   305  0010                     	;# 
   306  0011                     	;# 
   307  0012                     	;# 
   308  0013                     	;# 
   309  0014                     	;# 
   310  0015                     	;# 
   311  0015                     	;# 
   312  0016                     	;# 
   313  0017                     	;# 
   314  0018                     	;# 
   315  0019                     	;# 
   316  001A                     	;# 
   317  001B                     	;# 
   318  001B                     	;# 
   319  001C                     	;# 
   320  001D                     	;# 
   321  001E                     	;# 
   322  001F                     	;# 
   323  0081                     	;# 
   324  0085                     	;# 
   325  0086                     	;# 
   326  0087                     	;# 
   327  0088                     	;# 
   328  0089                     	;# 
   329  008C                     	;# 
   330  008D                     	;# 
   331  008E                     	;# 
   332  008F                     	;# 
   333  0090                     	;# 
   334  0091                     	;# 
   335  0092                     	;# 
   336  0093                     	;# 
   337  0093                     	;# 
   338  0093                     	;# 
   339  0094                     	;# 
   340  0095                     	;# 
   341  0096                     	;# 
   342  0097                     	;# 
   343  0098                     	;# 
   344  0099                     	;# 
   345  009A                     	;# 
   346  009B                     	;# 
   347  009C                     	;# 
   348  009D                     	;# 
   349  009E                     	;# 
   350  009F                     	;# 
   351  0105                     	;# 
   352  0107                     	;# 
   353  0108                     	;# 
   354  0109                     	;# 
   355  010C                     	;# 
   356  010C                     	;# 
   357  010D                     	;# 
   358  010E                     	;# 
   359  010F                     	;# 
   360  0185                     	;# 
   361  0187                     	;# 
   362  0188                     	;# 
   363  0189                     	;# 
   364  018C                     	;# 
   365  018D                     	;# 
   366  0000                     	;# 
   367  0001                     	;# 
   368  0002                     	;# 
   369  0003                     	;# 
   370  0004                     	;# 
   371  0005                     	;# 
   372  0006                     	;# 
   373  0007                     	;# 
   374  0008                     	;# 
   375  0009                     	;# 
   376  000A                     	;# 
   377  000B                     	;# 
   378  000C                     	;# 
   379  000D                     	;# 
   380  000E                     	;# 
   381  000E                     	;# 
   382  000F                     	;# 
   383  0010                     	;# 
   384  0011                     	;# 
   385  0012                     	;# 
   386  0013                     	;# 
   387  0014                     	;# 
   388  0015                     	;# 
   389  0015                     	;# 
   390  0016                     	;# 
   391  0017                     	;# 
   392  0018                     	;# 
   393  0019                     	;# 
   394  001A                     	;# 
   395  001B                     	;# 
   396  001B                     	;# 
   397  001C                     	;# 
   398  001D                     	;# 
   399  001E                     	;# 
   400  001F                     	;# 
   401  0081                     	;# 
   402  0085                     	;# 
   403  0086                     	;# 
   404  0087                     	;# 
   405  0088                     	;# 
   406  0089                     	;# 
   407  008C                     	;# 
   408  008D                     	;# 
   409  008E                     	;# 
   410  008F                     	;# 
   411  0090                     	;# 
   412  0091                     	;# 
   413  0092                     	;# 
   414  0093                     	;# 
   415  0093                     	;# 
   416  0093                     	;# 
   417  0094                     	;# 
   418  0095                     	;# 
   419  0096                     	;# 
   420  0097                     	;# 
   421  0098                     	;# 
   422  0099                     	;# 
   423  009A                     	;# 
   424  009B                     	;# 
   425  009C                     	;# 
   426  009D                     	;# 
   427  009E                     	;# 
   428  009F                     	;# 
   429  0105                     	;# 
   430  0107                     	;# 
   431  0108                     	;# 
   432  0109                     	;# 
   433  010C                     	;# 
   434  010C                     	;# 
   435  010D                     	;# 
   436  010E                     	;# 
   437  010F                     	;# 
   438  0185                     	;# 
   439  0187                     	;# 
   440  0188                     	;# 
   441  0189                     	;# 
   442  018C                     	;# 
   443  018D                     	;# 
   444  0000                     	;# 
   445  0001                     	;# 
   446  0002                     	;# 
   447  0003                     	;# 
   448  0004                     	;# 
   449  0005                     	;# 
   450  0006                     	;# 
   451  0007                     	;# 
   452  0008                     	;# 
   453  0009                     	;# 
   454  000A                     	;# 
   455  000B                     	;# 
   456  000C                     	;# 
   457  000D                     	;# 
   458  000E                     	;# 
   459  000E                     	;# 
   460  000F                     	;# 
   461  0010                     	;# 
   462  0011                     	;# 
   463  0012                     	;# 
   464  0013                     	;# 
   465  0014                     	;# 
   466  0015                     	;# 
   467  0015                     	;# 
   468  0016                     	;# 
   469  0017                     	;# 
   470  0018                     	;# 
   471  0019                     	;# 
   472  001A                     	;# 
   473  001B                     	;# 
   474  001B                     	;# 
   475  001C                     	;# 
   476  001D                     	;# 
   477  001E                     	;# 
   478  001F                     	;# 
   479  0081                     	;# 
   480  0085                     	;# 
   481  0086                     	;# 
   482  0087                     	;# 
   483  0088                     	;# 
   484  0089                     	;# 
   485  008C                     	;# 
   486  008D                     	;# 
   487  008E                     	;# 
   488  008F                     	;# 
   489  0090                     	;# 
   490  0091                     	;# 
   491  0092                     	;# 
   492  0093                     	;# 
   493  0093                     	;# 
   494  0093                     	;# 
   495  0094                     	;# 
   496  0095                     	;# 
   497  0096                     	;# 
   498  0097                     	;# 
   499  0098                     	;# 
   500  0099                     	;# 
   501  009A                     	;# 
   502  009B                     	;# 
   503  009C                     	;# 
   504  009D                     	;# 
   505  009E                     	;# 
   506  009F                     	;# 
   507  0105                     	;# 
   508  0107                     	;# 
   509  0108                     	;# 
   510  0109                     	;# 
   511  010C                     	;# 
   512  010C                     	;# 
   513  010D                     	;# 
   514  010E                     	;# 
   515  010F                     	;# 
   516  0185                     	;# 
   517  0187                     	;# 
   518  0188                     	;# 
   519  0189                     	;# 
   520  018C                     	;# 
   521  018D                     	;# 
   522  0013                     _SSPBUF	set	19
   523  0014                     _SSPCON	set	20
   524  001F                     _ADCON0bits	set	31
   525  0018                     _RCSTAbits	set	24
   526  000C                     _PIR1bits	set	12
   527  0008                     _PORTD	set	8
   528  0006                     _PORTB	set	6
   529  0007                     _PORTCbits	set	7
   530  0001                     _TMR0	set	1
   531  000B                     _INTCONbits	set	11
   532  0094                     _SSPSTATbits	set	148
   533  0094                     _SSPSTAT	set	148
   534  009F                     _ADCON1bits	set	159
   535  009A                     _SPBRGH	set	154
   536  0099                     _SPBRG	set	153
   537  008F                     _OSCCONbits	set	143
   538  008C                     _PIE1bits	set	140
   539  0081                     _OPTION_REGbits	set	129
   540  0088                     _TRISD	set	136
   541  0087                     _TRISCbits	set	135
   542  0086                     _TRISB	set	134
   543  043B                     _TRISC3	set	1083
   544  0187                     _BAUDCTLbits	set	391
   545  0189                     _ANSELH	set	393
   546  0188                     _ANSEL	set	392
   547                           
   548                           	psect	cinit
   549  000F                     start_initialization:	
   550                           ; #config settings
   551                           
   552  000F                     __initialization:
   553                           
   554                           ; Clear objects allocated to COMMON
   555  000F  01F9               	clrf	__pbssCOMMON& (0+127)
   556  0010                     end_of_initialization:	
   557                           ;End of C runtime variable initialization code
   558                           
   559  0010                     __end_of__initialization:
   560  0010  0183               	clrf	3
   561  0011  120A  118A  2814   	ljmp	_main	;jump to C main() function
   562                           
   563                           	psect	bssCOMMON
   564  0079                     __pbssCOMMON:
   565  0079                     _cuenta1_timer0:
   566  0079                     	ds	1
   567                           
   568                           	psect	cstackCOMMON
   569  0070                     __pcstackCOMMON:
   570  0070                     ?_setup:
   571  0070                     ?_spiWrite:	
   572                           ; 1 bytes @ 0x0
   573                           
   574  0070                     ?_spiRead:	
   575                           ; 1 bytes @ 0x0
   576                           
   577  0070                     ?_osc_config:	
   578                           ; 1 bytes @ 0x0
   579                           
   580  0070                     ?_uart_config:	
   581                           ; 1 bytes @ 0x0
   582                           
   583  0070                     ?_isr:	
   584                           ; 1 bytes @ 0x0
   585                           
   586  0070                     ??_isr:	
   587                           ; 1 bytes @ 0x0
   588                           
   589  0070                     ?_main:	
   590                           ; 1 bytes @ 0x0
   591                           
   592  0070                     ?_spiReceiveWait:	
   593                           ; 1 bytes @ 0x0
   594                           
   595                           
   596                           ; 1 bytes @ 0x0
   597  0070                     	ds	3
   598  0073                     ??_spiWrite:
   599  0073                     ??_spiRead:	
   600                           ; 1 bytes @ 0x3
   601                           
   602  0073                     ??_osc_config:	
   603                           ; 1 bytes @ 0x3
   604                           
   605  0073                     ??_uart_config:	
   606                           ; 1 bytes @ 0x3
   607                           
   608  0073                     ?_spiInit:	
   609                           ; 1 bytes @ 0x3
   610                           
   611  0073                     ??_spiReceiveWait:	
   612                           ; 1 bytes @ 0x3
   613                           
   614  0073                     spiInit@sDataSample:	
   615                           ; 1 bytes @ 0x3
   616                           
   617  0073                     spiWrite@dat:	
   618                           ; 1 bytes @ 0x3
   619                           
   620                           
   621                           ; 1 bytes @ 0x3
   622  0073                     	ds	1
   623  0074                     spiInit@sClockIdle:
   624                           
   625                           ; 1 bytes @ 0x4
   626  0074                     	ds	1
   627  0075                     osc_config@freq:
   628  0075                     spiInit@sTransmitEdge:	
   629                           ; 1 bytes @ 0x5
   630                           
   631                           
   632                           ; 1 bytes @ 0x5
   633  0075                     	ds	1
   634  0076                     ??_spiInit:
   635  0076                     spiInit@sType:	
   636                           ; 1 bytes @ 0x6
   637                           
   638                           
   639                           ; 1 bytes @ 0x6
   640  0076                     	ds	1
   641  0077                     ??_setup:
   642  0077                     ??_main:	
   643                           ; 1 bytes @ 0x7
   644                           
   645                           
   646                           ; 1 bytes @ 0x7
   647  0077                     	ds	2
   648                           
   649                           	psect	maintext
   650  0014                     __pmaintext:	
   651 ;;
   652 ;;Main: autosize = 0, tempsize = 2, incstack = 0, save=0
   653 ;;
   654 ;; *************** function _main *****************
   655 ;; Defined at:
   656 ;;		line 80 in file "Main_maestro.c"
   657 ;; Parameters:    Size  Location     Type
   658 ;;		None
   659 ;; Auto vars:     Size  Location     Type
   660 ;;		None
   661 ;; Return value:  Size  Location     Type
   662 ;;                  1    wreg      void 
   663 ;; Registers used:
   664 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   665 ;; Tracked objects:
   666 ;;		On entry : B00/0
   667 ;;		On exit  : 0/0
   668 ;;		Unchanged: 0/0
   669 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   670 ;;      Params:         0       0       0       0       0
   671 ;;      Locals:         0       0       0       0       0
   672 ;;      Temps:          2       0       0       0       0
   673 ;;      Totals:         2       0       0       0       0
   674 ;;Total ram usage:        2 bytes
   675 ;; Hardware stack levels required when called:    3
   676 ;; This function calls:
   677 ;;		_setup
   678 ;;		_spiRead
   679 ;;		_spiWrite
   680 ;; This function is called by:
   681 ;;		Startup code after reset
   682 ;; This function uses a non-reentrant model
   683 ;;
   684                           
   685                           
   686                           ;psect for function _main
   687  0014                     _main:
   688  0014                     l955:	
   689                           ;incstack = 0
   690                           ; Regs used in _main: [wreg-fsr0h+status,2+status,0+pclath+cstack]
   691                           
   692                           
   693                           ;Main_maestro.c: 82:     setup();
   694  0014  120A  118A  205D  120A  118A  	fcall	_setup
   695  0019  283B               	goto	l965
   696  001A                     l53:	
   697                           ;Main_maestro.c: 86:         {;Main_maestro.c: 87:             case(0):
   698                           
   699                           
   700                           ;Main_maestro.c: 88:                 PORTCbits.RC2=0;
   701  001A  1283               	bcf	3,5	;RP0=0, select bank0
   702  001B  1303               	bcf	3,6	;RP1=0, select bank0
   703  001C  1107               	bcf	7,2	;volatile
   704                           
   705                           ;Main_maestro.c: 89:                 break;
   706  001D  2851               	goto	l967
   707  001E                     l957:
   708                           
   709                           ;Main_maestro.c: 92:                 spiWrite(PORTB);
   710  001E  1283               	bcf	3,5	;RP0=0, select bank0
   711  001F  1303               	bcf	3,6	;RP1=0, select bank0
   712  0020  0806               	movf	6,w	;volatile
   713  0021  120A  118A  2116  120A  118A  	fcall	_spiWrite
   714                           
   715                           ;Main_maestro.c: 93:                 PORTD=spiRead();
   716  0026  120A  118A  2106  120A  118A  	fcall	_spiRead
   717  002B  1283               	bcf	3,5	;RP0=0, select bank0
   718  002C  1303               	bcf	3,6	;RP1=0, select bank0
   719  002D  0088               	movwf	8	;volatile
   720                           
   721                           ;Main_maestro.c: 95:                 break;
   722  002E  2851               	goto	l967
   723  002F                     l56:	
   724                           ;Main_maestro.c: 97:             case(4):
   725                           
   726                           
   727                           ;Main_maestro.c: 98:                 PORTCbits.RC2=1;
   728  002F  1283               	bcf	3,5	;RP0=0, select bank0
   729  0030  1303               	bcf	3,6	;RP1=0, select bank0
   730  0031  1507               	bsf	7,2	;volatile
   731                           
   732                           ;Main_maestro.c: 99:                 break;
   733  0032  2851               	goto	l967
   734  0033                     l959:
   735                           
   736                           ;Main_maestro.c: 102:                 PORTB++;
   737  0033  3001               	movlw	1
   738  0034  00F7               	movwf	??_main
   739  0035  0877               	movf	??_main,w
   740  0036  1283               	bcf	3,5	;RP0=0, select bank0
   741  0037  1303               	bcf	3,6	;RP1=0, select bank0
   742  0038  0786               	addwf	6,f	;volatile
   743  0039                     l961:
   744                           
   745                           ;Main_maestro.c: 103:                 cuenta1_timer0=0;
   746  0039  01F9               	clrf	_cuenta1_timer0
   747                           
   748                           ;Main_maestro.c: 104:                 break;
   749  003A  2851               	goto	l967
   750  003B                     l965:
   751  003B  0879               	movf	_cuenta1_timer0,w
   752  003C  00F7               	movwf	??_main
   753  003D  01F8               	clrf	??_main+1
   754                           
   755                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
   756                           ; Switch size 1, requested type "simple"
   757                           ; Number of cases is 1, Range of values is 0 to 0
   758                           ; switch strategies available:
   759                           ; Name         Instructions Cycles
   760                           ; simple_byte            4     3 (average)
   761                           ; direct_byte           11     8 (fixed)
   762                           ; jumptable            260     6 (fixed)
   763                           ;	Chosen strategy is simple_byte
   764  003E  0878               	movf	??_main+1,w
   765  003F  3A00               	xorlw	0	; case 0
   766  0040  1903               	skipnz
   767  0041  2843               	goto	l1015
   768  0042  2851               	goto	l967
   769  0043                     l1015:
   770                           
   771                           ; Switch size 1, requested type "simple"
   772                           ; Number of cases is 4, Range of values is 0 to 249
   773                           ; switch strategies available:
   774                           ; Name         Instructions Cycles
   775                           ; simple_byte           13     7 (average)
   776                           ; jumptable            260     6 (fixed)
   777                           ;	Chosen strategy is simple_byte
   778  0043  0877               	movf	??_main,w
   779  0044  3A00               	xorlw	0	; case 0
   780  0045  1903               	skipnz
   781  0046  281A               	goto	l53
   782  0047  3A02               	xorlw	2	; case 2
   783  0048  1903               	skipnz
   784  0049  281E               	goto	l957
   785  004A  3A06               	xorlw	6	; case 4
   786  004B  1903               	skipnz
   787  004C  282F               	goto	l56
   788  004D  3AFD               	xorlw	253	; case 249
   789  004E  1903               	skipnz
   790  004F  2833               	goto	l959
   791  0050  2851               	goto	l967
   792  0051                     l967:
   793                           
   794                           ;Main_maestro.c: 107:         if (PORTB==0xff)
   795  0051  1283               	bcf	3,5	;RP0=0, select bank0
   796  0052  1303               	bcf	3,6	;RP1=0, select bank0
   797  0053  0A06               	incf	6,w	;volatile
   798  0054  1D03               	btfss	3,2
   799  0055  2857               	goto	u61
   800  0056  2858               	goto	u60
   801  0057                     u61:
   802  0057  283B               	goto	l965
   803  0058                     u60:
   804  0058                     l969:
   805                           
   806                           ;Main_maestro.c: 108:             PORTB=0;
   807  0058  0186               	clrf	6	;volatile
   808  0059  283B               	goto	l965
   809  005A  120A  118A  280C   	ljmp	start
   810  005D                     __end_of_main:
   811                           
   812                           	psect	text1
   813  0116                     __ptext1:	
   814 ;; *************** function _spiWrite *****************
   815 ;; Defined at:
   816 ;;		line 43 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   817 ;; Parameters:    Size  Location     Type
   818 ;;  dat             1    wreg     unsigned char 
   819 ;; Auto vars:     Size  Location     Type
   820 ;;  dat             1    3[COMMON] unsigned char 
   821 ;; Return value:  Size  Location     Type
   822 ;;                  1    wreg      void 
   823 ;; Registers used:
   824 ;;		wreg
   825 ;; Tracked objects:
   826 ;;		On entry : 0/0
   827 ;;		On exit  : 0/0
   828 ;;		Unchanged: 0/0
   829 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   830 ;;      Params:         0       0       0       0       0
   831 ;;      Locals:         1       0       0       0       0
   832 ;;      Temps:          0       0       0       0       0
   833 ;;      Totals:         1       0       0       0       0
   834 ;;Total ram usage:        1 bytes
   835 ;; Hardware stack levels used:    1
   836 ;; Hardware stack levels required when called:    1
   837 ;; This function calls:
   838 ;;		Nothing
   839 ;; This function is called by:
   840 ;;		_main
   841 ;; This function uses a non-reentrant model
   842 ;;
   843                           
   844                           
   845                           ;psect for function _spiWrite
   846  0116                     _spiWrite:
   847                           
   848                           ;incstack = 0
   849                           ; Regs used in _spiWrite: [wreg]
   850                           ;spiWrite@dat stored from wreg
   851  0116  00F3               	movwf	spiWrite@dat
   852  0117                     l813:
   853                           
   854                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 43: vo
      +                          id spiWrite(char dat);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X
      +                          /SPI_config.c: 44: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/
      +                          SPI_config.c: 45:     SSPBUF = dat;
   855  0117  0873               	movf	spiWrite@dat,w
   856  0118  1283               	bcf	3,5	;RP0=0, select bank0
   857  0119  1303               	bcf	3,6	;RP1=0, select bank0
   858  011A  0093               	movwf	19	;volatile
   859  011B                     l121:
   860  011B  0008               	return
   861  011C                     __end_of_spiWrite:
   862                           
   863                           	psect	text2
   864  0106                     __ptext2:	
   865 ;; *************** function _spiRead *****************
   866 ;; Defined at:
   867 ;;		line 56 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   868 ;; Parameters:    Size  Location     Type
   869 ;;		None
   870 ;; Auto vars:     Size  Location     Type
   871 ;;		None
   872 ;; Return value:  Size  Location     Type
   873 ;;                  1    wreg      unsigned char 
   874 ;; Registers used:
   875 ;;		wreg, status,2, status,0, pclath, cstack
   876 ;; Tracked objects:
   877 ;;		On entry : 0/0
   878 ;;		On exit  : 0/0
   879 ;;		Unchanged: 0/0
   880 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   881 ;;      Params:         0       0       0       0       0
   882 ;;      Locals:         0       0       0       0       0
   883 ;;      Temps:          0       0       0       0       0
   884 ;;      Totals:         0       0       0       0       0
   885 ;;Total ram usage:        0 bytes
   886 ;; Hardware stack levels used:    1
   887 ;; Hardware stack levels required when called:    2
   888 ;; This function calls:
   889 ;;		_spiReceiveWait
   890 ;; This function is called by:
   891 ;;		_main
   892 ;; This function uses a non-reentrant model
   893 ;;
   894                           
   895                           
   896                           ;psect for function _spiRead
   897  0106                     _spiRead:
   898  0106                     l815:	
   899                           ;incstack = 0
   900                           ; Regs used in _spiRead: [wreg+status,2+status,0+pclath+cstack]
   901                           
   902                           
   903                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 58:   
      +                            spiReceiveWait();
   904  0106  120A  118A  210F  120A  118A  	fcall	_spiReceiveWait
   905  010B                     l817:
   906                           
   907                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 59:   
      +                            return(SSPBUF);
   908  010B  1283               	bcf	3,5	;RP0=0, select bank0
   909  010C  1303               	bcf	3,6	;RP1=0, select bank0
   910  010D  0813               	movf	19,w	;volatile
   911  010E                     l129:
   912  010E  0008               	return
   913  010F                     __end_of_spiRead:
   914                           
   915                           	psect	text3
   916  010F                     __ptext3:	
   917 ;; *************** function _spiReceiveWait *****************
   918 ;; Defined at:
   919 ;;		line 38 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
   920 ;; Parameters:    Size  Location     Type
   921 ;;		None
   922 ;; Auto vars:     Size  Location     Type
   923 ;;		None
   924 ;; Return value:  Size  Location     Type
   925 ;;                  1    wreg      void 
   926 ;; Registers used:
   927 ;;		None
   928 ;; Tracked objects:
   929 ;;		On entry : 0/0
   930 ;;		On exit  : 0/0
   931 ;;		Unchanged: 0/0
   932 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   933 ;;      Params:         0       0       0       0       0
   934 ;;      Locals:         0       0       0       0       0
   935 ;;      Temps:          0       0       0       0       0
   936 ;;      Totals:         0       0       0       0       0
   937 ;;Total ram usage:        0 bytes
   938 ;; Hardware stack levels used:    1
   939 ;; Hardware stack levels required when called:    1
   940 ;; This function calls:
   941 ;;		Nothing
   942 ;; This function is called by:
   943 ;;		_spiRead
   944 ;; This function uses a non-reentrant model
   945 ;;
   946                           
   947                           
   948                           ;psect for function _spiReceiveWait
   949  010F                     _spiReceiveWait:
   950  010F                     l769:	
   951                           ;incstack = 0
   952                           ; Regs used in _spiReceiveWait: []
   953                           
   954  010F                     l115:	
   955                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 40:   
      +                            while ( !SSPSTATbits.BF );
   956                           
   957  010F  1683               	bsf	3,5	;RP0=1, select bank1
   958  0110  1303               	bcf	3,6	;RP1=0, select bank1
   959  0111  1C14               	btfss	20,0	;volatile
   960  0112  2914               	goto	u21
   961  0113  2915               	goto	u20
   962  0114                     u21:
   963  0114  290F               	goto	l115
   964  0115                     u20:
   965  0115                     l118:
   966  0115  0008               	return
   967  0116                     __end_of_spiReceiveWait:
   968                           
   969                           	psect	text4
   970  005D                     __ptext4:	
   971 ;; *************** function _setup *****************
   972 ;; Defined at:
   973 ;;		line 114 in file "Main_maestro.c"
   974 ;; Parameters:    Size  Location     Type
   975 ;;		None
   976 ;; Auto vars:     Size  Location     Type
   977 ;;		None
   978 ;; Return value:  Size  Location     Type
   979 ;;                  1    wreg      void 
   980 ;; Registers used:
   981 ;;		wreg, fsr0l, fsr0h, status,2, status,0, pclath, cstack
   982 ;; Tracked objects:
   983 ;;		On entry : 0/0
   984 ;;		On exit  : 0/0
   985 ;;		Unchanged: 0/0
   986 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
   987 ;;      Params:         0       0       0       0       0
   988 ;;      Locals:         0       0       0       0       0
   989 ;;      Temps:          0       0       0       0       0
   990 ;;      Totals:         0       0       0       0       0
   991 ;;Total ram usage:        0 bytes
   992 ;; Hardware stack levels used:    1
   993 ;; Hardware stack levels required when called:    2
   994 ;; This function calls:
   995 ;;		_osc_config
   996 ;;		_spiInit
   997 ;;		_uart_config
   998 ;; This function is called by:
   999 ;;		_main
  1000 ;; This function uses a non-reentrant model
  1001 ;;
  1002                           
  1003                           
  1004                           ;psect for function _setup
  1005  005D                     _setup:
  1006  005D                     l913:	
  1007                           ;incstack = 0
  1008                           ; Regs used in _setup: [wreg-fsr0h+status,2+status,0+pclath+cstack]
  1009                           
  1010                           
  1011                           ;Main_maestro.c: 117:     ANSEL=0;
  1012  005D  1683               	bsf	3,5	;RP0=1, select bank3
  1013  005E  1703               	bsf	3,6	;RP1=1, select bank3
  1014  005F  0188               	clrf	8	;volatile
  1015                           
  1016                           ;Main_maestro.c: 118:     ANSELH=0;
  1017  0060  0189               	clrf	9	;volatile
  1018                           
  1019                           ;Main_maestro.c: 121:     TRISB=0;
  1020  0061  1683               	bsf	3,5	;RP0=1, select bank1
  1021  0062  1303               	bcf	3,6	;RP1=0, select bank1
  1022  0063  0186               	clrf	6	;volatile
  1023  0064                     l915:
  1024                           
  1025                           ;Main_maestro.c: 122:     TRISCbits.TRISC2=0;
  1026  0064  1107               	bcf	7,2	;volatile
  1027  0065                     l917:
  1028                           
  1029                           ;Main_maestro.c: 123:     TRISCbits.TRISC3=0;
  1030  0065  1187               	bcf	7,3	;volatile
  1031  0066                     l919:
  1032                           
  1033                           ;Main_maestro.c: 124:     TRISCbits.TRISC4=1;
  1034  0066  1607               	bsf	7,4	;volatile
  1035                           
  1036                           ;Main_maestro.c: 125:     TRISD=0;
  1037  0067  0188               	clrf	8	;volatile
  1038                           
  1039                           ;Main_maestro.c: 128:     PORTB=0;
  1040  0068  1283               	bcf	3,5	;RP0=0, select bank0
  1041  0069  1303               	bcf	3,6	;RP1=0, select bank0
  1042  006A  0186               	clrf	6	;volatile
  1043  006B                     l921:
  1044                           
  1045                           ;Main_maestro.c: 129:     PORTCbits.RC2=1;
  1046  006B  1507               	bsf	7,2	;volatile
  1047                           
  1048                           ;Main_maestro.c: 130:     PORTD=0;
  1049  006C  0188               	clrf	8	;volatile
  1050  006D                     l923:
  1051                           
  1052                           ;Main_maestro.c: 133:     OPTION_REGbits.T0CS = 0;
  1053  006D  1683               	bsf	3,5	;RP0=1, select bank1
  1054  006E  1303               	bcf	3,6	;RP1=0, select bank1
  1055  006F  1281               	bcf	1,5	;volatile
  1056  0070                     l925:
  1057                           
  1058                           ;Main_maestro.c: 134:     OPTION_REGbits.T0SE = 0;
  1059  0070  1201               	bcf	1,4	;volatile
  1060  0071                     l927:
  1061                           
  1062                           ;Main_maestro.c: 135:     OPTION_REGbits.PSA = 0;
  1063  0071  1181               	bcf	1,3	;volatile
  1064  0072                     l929:
  1065                           
  1066                           ;Main_maestro.c: 136:     OPTION_REGbits.PS2 = 1;
  1067  0072  1501               	bsf	1,2	;volatile
  1068  0073                     l931:
  1069                           
  1070                           ;Main_maestro.c: 137:     OPTION_REGbits.PS1 = 1;
  1071  0073  1481               	bsf	1,1	;volatile
  1072  0074                     l933:
  1073                           
  1074                           ;Main_maestro.c: 138:     OPTION_REGbits.PS0 = 1;
  1075  0074  1401               	bsf	1,0	;volatile
  1076  0075                     l935:
  1077                           
  1078                           ;Main_maestro.c: 139:     TMR0 = 255;
  1079  0075  30FF               	movlw	255
  1080  0076  1283               	bcf	3,5	;RP0=0, select bank0
  1081  0077  1303               	bcf	3,6	;RP1=0, select bank0
  1082  0078  0081               	movwf	1	;volatile
  1083  0079                     l937:
  1084                           
  1085                           ;Main_maestro.c: 143:     osc_config(4);
  1086  0079  3004               	movlw	4
  1087  007A  120A  118A  2097  120A  118A  	fcall	_osc_config
  1088  007F                     l939:
  1089                           
  1090                           ;Main_maestro.c: 144:     uart_config();
  1091  007F  120A  118A  20F8  120A  118A  	fcall	_uart_config
  1092  0084                     l941:
  1093                           
  1094                           ;Main_maestro.c: 145:     spiInit(SPI_MASTER_OSC_DIV4, SPI_DATA_SAMPLE_MIDDLE, SPI_CLOCK
      +                          _IDLE_LOW, SPI_IDLE_2_ACTIVE);
  1095  0084  01F3               	clrf	spiInit@sDataSample
  1096  0085  01F4               	clrf	spiInit@sClockIdle
  1097  0086  01F5               	clrf	spiInit@sTransmitEdge
  1098  0087  3020               	movlw	32
  1099  0088  120A  118A  20CE  120A  118A  	fcall	_spiInit
  1100  008D                     l943:
  1101                           
  1102                           ;Main_maestro.c: 147:     INTCONbits.GIE=1;
  1103  008D  178B               	bsf	11,7	;volatile
  1104  008E                     l945:
  1105                           
  1106                           ;Main_maestro.c: 148:     PIE1bits.TMR1IE=1;
  1107  008E  1683               	bsf	3,5	;RP0=1, select bank1
  1108  008F  1303               	bcf	3,6	;RP1=0, select bank1
  1109  0090  140C               	bsf	12,0	;volatile
  1110  0091                     l947:
  1111                           
  1112                           ;Main_maestro.c: 149:     INTCONbits.T0IE=1;
  1113  0091  168B               	bsf	11,5	;volatile
  1114  0092                     l949:
  1115                           
  1116                           ;Main_maestro.c: 150:     INTCONbits.T0IF=0;
  1117  0092  110B               	bcf	11,2	;volatile
  1118  0093                     l951:
  1119                           
  1120                           ;Main_maestro.c: 153:     PIR1bits.TMR1IF=0;
  1121  0093  1283               	bcf	3,5	;RP0=0, select bank0
  1122  0094  1303               	bcf	3,6	;RP1=0, select bank0
  1123  0095  100C               	bcf	12,0	;volatile
  1124  0096                     l64:
  1125  0096  0008               	return
  1126  0097                     __end_of_setup:
  1127                           
  1128                           	psect	text5
  1129  00F8                     __ptext5:	
  1130 ;; *************** function _uart_config *****************
  1131 ;; Defined at:
  1132 ;;		line 19 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c"
  1133 ;; Parameters:    Size  Location     Type
  1134 ;;		None
  1135 ;; Auto vars:     Size  Location     Type
  1136 ;;		None
  1137 ;; Return value:  Size  Location     Type
  1138 ;;                  1    wreg      void 
  1139 ;; Registers used:
  1140 ;;		wreg, status,2
  1141 ;; Tracked objects:
  1142 ;;		On entry : 0/0
  1143 ;;		On exit  : 0/0
  1144 ;;		Unchanged: 0/0
  1145 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1146 ;;      Params:         0       0       0       0       0
  1147 ;;      Locals:         0       0       0       0       0
  1148 ;;      Temps:          0       0       0       0       0
  1149 ;;      Totals:         0       0       0       0       0
  1150 ;;Total ram usage:        0 bytes
  1151 ;; Hardware stack levels used:    1
  1152 ;; Hardware stack levels required when called:    1
  1153 ;; This function calls:
  1154 ;;		Nothing
  1155 ;; This function is called by:
  1156 ;;		_setup
  1157 ;; This function uses a non-reentrant model
  1158 ;;
  1159                           
  1160                           
  1161                           ;psect for function _uart_config
  1162  00F8                     _uart_config:
  1163  00F8                     l747:	
  1164                           ;incstack = 0
  1165                           ; Regs used in _uart_config: [wreg+status,2]
  1166                           
  1167                           
  1168                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 23:  
      +                             BAUDCTLbits.BRG16 = 1;
  1169  00F8  1683               	bsf	3,5	;RP0=1, select bank3
  1170  00F9  1703               	bsf	3,6	;RP1=1, select bank3
  1171  00FA  1587               	bsf	7,3	;volatile
  1172  00FB                     l749:
  1173                           
  1174                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 24:  
      +                             SPBRG = 103;
  1175  00FB  3067               	movlw	103
  1176  00FC  1683               	bsf	3,5	;RP0=1, select bank1
  1177  00FD  1303               	bcf	3,6	;RP1=0, select bank1
  1178  00FE  0099               	movwf	25	;volatile
  1179  00FF                     l751:
  1180                           
  1181                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 25:  
      +                             SPBRGH = 0;
  1182  00FF  019A               	clrf	26	;volatile
  1183  0100                     l753:
  1184                           
  1185                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 27:  
      +                             RCSTAbits.SPEN = 1;
  1186  0100  1283               	bcf	3,5	;RP0=0, select bank0
  1187  0101  1303               	bcf	3,6	;RP1=0, select bank0
  1188  0102  1798               	bsf	24,7	;volatile
  1189  0103                     l755:
  1190                           
  1191                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 28:  
      +                             RCSTAbits.RX9 = 0;
  1192  0103  1318               	bcf	24,6	;volatile
  1193  0104                     l757:
  1194                           
  1195                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab2.1_ED2/lab2.1_ED2.X/UART_CONFIG.c: 30:  
      +                             RCSTAbits.CREN = 1;
  1196  0104  1618               	bsf	24,4	;volatile
  1197  0105                     l86:
  1198  0105  0008               	return
  1199  0106                     __end_of_uart_config:
  1200                           
  1201                           	psect	text6
  1202  00CE                     __ptext6:	
  1203 ;; *************** function _spiInit *****************
  1204 ;; Defined at:
  1205 ;;		line 21 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c"
  1206 ;; Parameters:    Size  Location     Type
  1207 ;;  sType           1    wreg     enum E1292
  1208 ;;  sDataSample     1    3[COMMON] enum E1300
  1209 ;;  sClockIdle      1    4[COMMON] enum E1304
  1210 ;;  sTransmitEdg    1    5[COMMON] enum E1308
  1211 ;; Auto vars:     Size  Location     Type
  1212 ;;  sType           1    6[COMMON] enum E1292
  1213 ;; Return value:  Size  Location     Type
  1214 ;;                  1    wreg      void 
  1215 ;; Registers used:
  1216 ;;		wreg, status,2, status,0
  1217 ;; Tracked objects:
  1218 ;;		On entry : 0/0
  1219 ;;		On exit  : 0/0
  1220 ;;		Unchanged: 0/0
  1221 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1222 ;;      Params:         3       0       0       0       0
  1223 ;;      Locals:         1       0       0       0       0
  1224 ;;      Temps:          0       0       0       0       0
  1225 ;;      Totals:         4       0       0       0       0
  1226 ;;Total ram usage:        4 bytes
  1227 ;; Hardware stack levels used:    1
  1228 ;; Hardware stack levels required when called:    1
  1229 ;; This function calls:
  1230 ;;		Nothing
  1231 ;; This function is called by:
  1232 ;;		_setup
  1233 ;; This function uses a non-reentrant model
  1234 ;;
  1235                           
  1236                           
  1237                           ;psect for function _spiInit
  1238  00CE                     _spiInit:
  1239                           
  1240                           ;incstack = 0
  1241                           ; Regs used in _spiInit: [wreg+status,2+status,0]
  1242                           ;spiInit@sType stored from wreg
  1243  00CE  00F6               	movwf	spiInit@sType
  1244  00CF                     l903:
  1245                           
  1246                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 21: vo
      +                          id spiInit(Spi_Type sType, Spi_Data_Sample sDataSample, Spi_Clock_Idle sClockIdle, Spi_T
      +                          ransmit_Edge sTransmitEdge);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/SPI_config.c: 22: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/SPI_config.c: 23:     TRISCbits.TRISC5 = 0;
  1247  00CF  1683               	bsf	3,5	;RP0=1, select bank1
  1248  00D0  1303               	bcf	3,6	;RP1=0, select bank1
  1249  00D1  1287               	bcf	7,5	;volatile
  1250                           
  1251                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 24:   
      +                            if(sType & 0b00000100)
  1252  00D2  1D76               	btfss	spiInit@sType,2
  1253  00D3  28D5               	goto	u51
  1254  00D4  28D6               	goto	u50
  1255  00D5                     u51:
  1256  00D5  28DA               	goto	l909
  1257  00D6                     u50:
  1258  00D6                     l905:
  1259                           
  1260                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 25:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 26:
      +                                   SSPSTAT = sTransmitEdge;
  1261  00D6  0875               	movf	spiInit@sTransmitEdge,w
  1262  00D7  0094               	movwf	20	;volatile
  1263  00D8                     l907:
  1264                           
  1265                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 27:   
      +                                TRISC3 = 1;
  1266  00D8  1587               	bsf	7,3	;volatile
  1267                           
  1268                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 28:   
      +                            }
  1269  00D9  28DE               	goto	l111
  1270  00DA                     l909:
  1271                           
  1272                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 30:   
      +                            {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 31:
      +                                   SSPSTAT = sDataSample | sTransmitEdge;
  1273  00DA  0873               	movf	spiInit@sDataSample,w
  1274  00DB  0475               	iorwf	spiInit@sTransmitEdge,w
  1275  00DC  0094               	movwf	20	;volatile
  1276  00DD                     l911:
  1277                           
  1278                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 32:   
      +                                TRISC3 = 0;
  1279  00DD  1187               	bcf	7,3	;volatile
  1280  00DE                     l111:	
  1281                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 33:   
      +                            }
  1282                           
  1283                           
  1284                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/SPI_config.c: 35:   
      +                            SSPCON = sType | sClockIdle;
  1285  00DE  0876               	movf	spiInit@sType,w
  1286  00DF  0474               	iorwf	spiInit@sClockIdle,w
  1287  00E0  1283               	bcf	3,5	;RP0=0, select bank0
  1288  00E1  1303               	bcf	3,6	;RP1=0, select bank0
  1289  00E2  0094               	movwf	20	;volatile
  1290  00E3                     l112:
  1291  00E3  0008               	return
  1292  00E4                     __end_of_spiInit:
  1293                           
  1294                           	psect	text7
  1295  0097                     __ptext7:	
  1296 ;; *************** function _osc_config *****************
  1297 ;; Defined at:
  1298 ;;		line 16 in file "C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c"
  1299 ;; Parameters:    Size  Location     Type
  1300 ;;  freq            1    wreg     unsigned char 
  1301 ;; Auto vars:     Size  Location     Type
  1302 ;;  freq            1    5[COMMON] unsigned char 
  1303 ;; Return value:  Size  Location     Type
  1304 ;;                  1    wreg      void 
  1305 ;; Registers used:
  1306 ;;		wreg, fsr0l, fsr0h, status,2, status,0
  1307 ;; Tracked objects:
  1308 ;;		On entry : 0/0
  1309 ;;		On exit  : 0/0
  1310 ;;		Unchanged: 0/0
  1311 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1312 ;;      Params:         0       0       0       0       0
  1313 ;;      Locals:         1       0       0       0       0
  1314 ;;      Temps:          2       0       0       0       0
  1315 ;;      Totals:         3       0       0       0       0
  1316 ;;Total ram usage:        3 bytes
  1317 ;; Hardware stack levels used:    1
  1318 ;; Hardware stack levels required when called:    1
  1319 ;; This function calls:
  1320 ;;		Nothing
  1321 ;; This function is called by:
  1322 ;;		_setup
  1323 ;; This function uses a non-reentrant model
  1324 ;;
  1325                           
  1326                           
  1327                           ;psect for function _osc_config
  1328  0097                     _osc_config:
  1329                           
  1330                           ;incstack = 0
  1331                           ; Regs used in _osc_config: [wreg-fsr0h+status,2+status,0]
  1332                           ;osc_config@freq stored from wreg
  1333  0097  00F5               	movwf	osc_config@freq
  1334  0098                     l721:
  1335                           
  1336                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 16: vo
      +                          id osc_config(uint8_t freq);C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Mae
      +                          stro.X/Osc_config.c: 17: {;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maes
      +                          tro.X/Osc_config.c: 18:     switch(freq)
  1337  0098  28B7               	goto	l741
  1338  0099                     l723:
  1339                           
  1340                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 21:   
      +                                    OSCCONbits.IRCF=0b100;
  1341  0099  1683               	bsf	3,5	;RP0=1, select bank1
  1342  009A  1303               	bcf	3,6	;RP1=0, select bank1
  1343  009B  080F               	movf	15,w	;volatile
  1344  009C  398F               	andlw	-113
  1345  009D  3840               	iorlw	64
  1346  009E  008F               	movwf	15	;volatile
  1347  009F                     l725:
  1348                           
  1349                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 22:   
      +                                    OSCCONbits.SCS=1;
  1350  009F  140F               	bsf	15,0	;volatile
  1351                           
  1352                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 23:   
      +                                    break;
  1353  00A0  28CD               	goto	l75
  1354  00A1                     l727:
  1355                           
  1356                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 26:   
      +                                    OSCCONbits.IRCF=0b101;
  1357  00A1  1683               	bsf	3,5	;RP0=1, select bank1
  1358  00A2  1303               	bcf	3,6	;RP1=0, select bank1
  1359  00A3  080F               	movf	15,w	;volatile
  1360  00A4  398F               	andlw	-113
  1361  00A5  3850               	iorlw	80
  1362  00A6  008F               	movwf	15	;volatile
  1363  00A7                     l729:
  1364                           
  1365                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 27:   
      +                                    OSCCONbits.SCS=1;
  1366  00A7  140F               	bsf	15,0	;volatile
  1367                           
  1368                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 28:   
      +                                    break;
  1369  00A8  28CD               	goto	l75
  1370  00A9                     l731:
  1371                           
  1372                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 31:   
      +                                    OSCCONbits.IRCF=0b110;
  1373  00A9  1683               	bsf	3,5	;RP0=1, select bank1
  1374  00AA  1303               	bcf	3,6	;RP1=0, select bank1
  1375  00AB  080F               	movf	15,w	;volatile
  1376  00AC  398F               	andlw	-113
  1377  00AD  3860               	iorlw	96
  1378  00AE  008F               	movwf	15	;volatile
  1379  00AF                     l733:
  1380                           
  1381                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 32:   
      +                                    OSCCONbits.SCS=1;
  1382  00AF  140F               	bsf	15,0	;volatile
  1383                           
  1384                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 33:   
      +                                    break;
  1385  00B0  28CD               	goto	l75
  1386  00B1                     l735:
  1387                           
  1388                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 36:   
      +                                    OSCCONbits.IRCF=0b111;
  1389  00B1  3070               	movlw	112
  1390  00B2  1683               	bsf	3,5	;RP0=1, select bank1
  1391  00B3  1303               	bcf	3,6	;RP1=0, select bank1
  1392  00B4  048F               	iorwf	15,f	;volatile
  1393  00B5                     l737:
  1394                           
  1395                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 37:   
      +                                    OSCCONbits.SCS=1;
  1396  00B5  140F               	bsf	15,0	;volatile
  1397                           
  1398                           ;C:/Users/Andy Bonilla/Documents/GitHub/ED2/Lab3_ED2/Lab3_Maestro.X/Osc_config.c: 38:   
      +                                    break;
  1399  00B6  28CD               	goto	l75
  1400  00B7                     l741:
  1401  00B7  0875               	movf	osc_config@freq,w
  1402  00B8  00F3               	movwf	??_osc_config
  1403  00B9  01F4               	clrf	??_osc_config+1
  1404                           
  1405                           ; Switch on 2 bytes has been partitioned into a top level switch of size 1, and 1 sub-sw
      +                          itches
  1406                           ; Switch size 1, requested type "simple"
  1407                           ; Number of cases is 1, Range of values is 0 to 0
  1408                           ; switch strategies available:
  1409                           ; Name         Instructions Cycles
  1410                           ; simple_byte            4     3 (average)
  1411                           ; direct_byte           11     8 (fixed)
  1412                           ; jumptable            260     6 (fixed)
  1413                           ;	Chosen strategy is simple_byte
  1414  00BA  0874               	movf	??_osc_config+1,w
  1415  00BB  3A00               	xorlw	0	; case 0
  1416  00BC  1903               	skipnz
  1417  00BD  28BF               	goto	l1017
  1418  00BE  28CD               	goto	l75
  1419  00BF                     l1017:
  1420                           
  1421                           ; Switch size 1, requested type "simple"
  1422                           ; Number of cases is 4, Range of values is 1 to 8
  1423                           ; switch strategies available:
  1424                           ; Name         Instructions Cycles
  1425                           ; simple_byte           13     7 (average)
  1426                           ; direct_byte           35    11 (fixed)
  1427                           ; jumptable            263     9 (fixed)
  1428                           ;	Chosen strategy is simple_byte
  1429  00BF  0873               	movf	??_osc_config,w
  1430  00C0  3A01               	xorlw	1	; case 1
  1431  00C1  1903               	skipnz
  1432  00C2  2899               	goto	l723
  1433  00C3  3A03               	xorlw	3	; case 2
  1434  00C4  1903               	skipnz
  1435  00C5  28A1               	goto	l727
  1436  00C6  3A06               	xorlw	6	; case 4
  1437  00C7  1903               	skipnz
  1438  00C8  28A9               	goto	l731
  1439  00C9  3A0C               	xorlw	12	; case 8
  1440  00CA  1903               	skipnz
  1441  00CB  28B1               	goto	l735
  1442  00CC  28CD               	goto	l75
  1443  00CD                     l75:
  1444  00CD  0008               	return
  1445  00CE                     __end_of_osc_config:
  1446                           
  1447                           	psect	text8
  1448  00E4                     __ptext8:	
  1449 ;; *************** function _isr *****************
  1450 ;; Defined at:
  1451 ;;		line 56 in file "Main_maestro.c"
  1452 ;; Parameters:    Size  Location     Type
  1453 ;;		None
  1454 ;; Auto vars:     Size  Location     Type
  1455 ;;		None
  1456 ;; Return value:  Size  Location     Type
  1457 ;;                  1    wreg      void 
  1458 ;; Registers used:
  1459 ;;		wreg, status,2, status,0
  1460 ;; Tracked objects:
  1461 ;;		On entry : 0/0
  1462 ;;		On exit  : 0/0
  1463 ;;		Unchanged: 0/0
  1464 ;; Data sizes:     COMMON   BANK0   BANK1   BANK3   BANK2
  1465 ;;      Params:         0       0       0       0       0
  1466 ;;      Locals:         0       0       0       0       0
  1467 ;;      Temps:          3       0       0       0       0
  1468 ;;      Totals:         3       0       0       0       0
  1469 ;;Total ram usage:        3 bytes
  1470 ;; Hardware stack levels used:    1
  1471 ;; This function calls:
  1472 ;;		Nothing
  1473 ;; This function is called by:
  1474 ;;		Interrupt level 1
  1475 ;; This function uses a non-reentrant model
  1476 ;;
  1477                           
  1478                           
  1479                           ;psect for function _isr
  1480  00E4                     _isr:
  1481  00E4                     i1l821:
  1482                           
  1483                           ;Main_maestro.c: 59:     if (INTCONbits.T0IF==1)
  1484  00E4  1D0B               	btfss	11,2	;volatile
  1485  00E5  28E7               	goto	u3_21
  1486  00E6  28E8               	goto	u3_20
  1487  00E7                     u3_21:
  1488  00E7  28F1               	goto	i1l46
  1489  00E8                     u3_20:
  1490  00E8                     i1l823:
  1491                           
  1492                           ;Main_maestro.c: 60:     {;Main_maestro.c: 61:         cuenta1_timer0++;
  1493  00E8  3001               	movlw	1
  1494  00E9  00F0               	movwf	??_isr
  1495  00EA  0870               	movf	??_isr,w
  1496  00EB  07F9               	addwf	_cuenta1_timer0,f
  1497  00EC                     i1l825:
  1498                           
  1499                           ;Main_maestro.c: 63:         INTCONbits.T0IF=0;
  1500  00EC  110B               	bcf	11,2	;volatile
  1501  00ED                     i1l827:
  1502                           
  1503                           ;Main_maestro.c: 64:         TMR0 = 255;
  1504  00ED  30FF               	movlw	255
  1505  00EE  1283               	bcf	3,5	;RP0=0, select bank0
  1506  00EF  1303               	bcf	3,6	;RP1=0, select bank0
  1507  00F0  0081               	movwf	1	;volatile
  1508  00F1                     i1l46:
  1509  00F1  0872               	movf	??_isr+2,w
  1510  00F2  008A               	movwf	10
  1511  00F3  0E71               	swapf	??_isr+1,w
  1512  00F4  0083               	movwf	3
  1513  00F5  0EFE               	swapf	btemp,f
  1514  00F6  0E7E               	swapf	btemp,w
  1515  00F7  0009               	retfie
  1516  00F8                     __end_of_isr:
  1517  007E                     btemp	set	126	;btemp
  1518  007E                     wtemp0	set	126
  1519                           
  1520                           	psect	intentry
  1521  0004                     __pintentry:	
  1522                           ;incstack = 0
  1523                           ; Regs used in _isr: [wreg+status,2+status,0]
  1524                           
  1525  0004                     interrupt_function:
  1526  007E                     saved_w	set	btemp
  1527  0004  00FE               	movwf	btemp
  1528  0005  0E03               	swapf	3,w
  1529  0006  00F1               	movwf	??_isr+1
  1530  0007  080A               	movf	10,w
  1531  0008  00F2               	movwf	??_isr+2
  1532  0009  120A  118A  28E4   	ljmp	_isr
  1533                           
  1534                           	psect	config
  1535                           
  1536                           ;Config register CONFIG1 @ 0x2007
  1537                           ;	Oscillator Selection bits
  1538                           ;	FOSC = INTRC_NOCLKOUT, INTOSCIO oscillator: I/O function on RA6/OSC2/CLKOUT pin, I/O f
      +                          unction on RA7/OSC1/CLKIN
  1539                           ;	Watchdog Timer Enable bit
  1540                           ;	WDTE = OFF, WDT disabled and can be enabled by SWDTEN bit of the WDTCON register
  1541                           ;	Power-up Timer Enable bit
  1542                           ;	PWRTE = OFF, PWRT disabled
  1543                           ;	RE3/MCLR pin function select bit
  1544                           ;	MCLRE = OFF, RE3/MCLR pin function is digital input, MCLR internally tied to VDD
  1545                           ;	Code Protection bit
  1546                           ;	CP = OFF, Program memory code protection is disabled
  1547                           ;	Data Code Protection bit
  1548                           ;	CPD = OFF, Data memory code protection is disabled
  1549                           ;	Brown Out Reset Selection bits
  1550                           ;	BOREN = OFF, BOR disabled
  1551                           ;	Internal External Switchover bit
  1552                           ;	IESO = OFF, Internal/External Switchover mode is disabled
  1553                           ;	Fail-Safe Clock Monitor Enabled bit
  1554                           ;	FCMEN = OFF, Fail-Safe Clock Monitor is disabled
  1555                           ;	Low Voltage Programming Enable bit
  1556                           ;	LVP = OFF, RB3 pin has digital I/O, HV on MCLR must be used for programming
  1557                           ;	In-Circuit Debugger Mode bit
  1558                           ;	DEBUG = 0x1, unprogrammed default
  1559  2007                     	org	8199
  1560  2007  20D4               	dw	8404
  1561                           
  1562                           ;Config register CONFIG2 @ 0x2008
  1563                           ;	Brown-out Reset Selection bit
  1564                           ;	BOR4V = BOR40V, Brown-out Reset set to 4.0V
  1565                           ;	Flash Program Memory Self Write Enable bits
  1566                           ;	WRT = OFF, Write protection off
  1567  2008                     	org	8200
  1568  2008  3FFF               	dw	16383

Data Sizes:
    Strings     0
    Constant    0
    Data        0
    BSS         1
    Persistent  0
    Stack       0

Auto Spaces:
    Space          Size  Autos    Used
    COMMON           14      9      10
    BANK0            80      0       0
    BANK1            80      0       0
    BANK3            96      0       0
    BANK2            96      0       0

Pointer List with Targets:

    None.

Critical Paths under _main in COMMON

    _setup->_spiInit

Critical Paths under _isr in COMMON

    None.

Critical Paths under _main in BANK0

    None.

Critical Paths under _isr in BANK0

    None.

Critical Paths under _main in BANK1

    None.

Critical Paths under _isr in BANK1

    None.

Critical Paths under _main in BANK3

    None.

Critical Paths under _isr in BANK3

    None.

Critical Paths under _main in BANK2

    None.

Critical Paths under _isr in BANK2

    None.

Call Graph Tables:

 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (0) _main                                                 2     2      0     390
                                              7 COMMON     2     2      0
                              _setup
                            _spiRead
                           _spiWrite
 ---------------------------------------------------------------------------------
 (1) _spiWrite                                             1     1      0      15
                                              3 COMMON     1     1      0
 ---------------------------------------------------------------------------------
 (1) _spiRead                                              0     0      0       0
                     _spiReceiveWait
 ---------------------------------------------------------------------------------
 (2) _spiReceiveWait                                       0     0      0       0
 ---------------------------------------------------------------------------------
 (1) _setup                                                0     0      0     375
                         _osc_config
                            _spiInit
                        _uart_config
 ---------------------------------------------------------------------------------
 (2) _uart_config                                          0     0      0       0
 ---------------------------------------------------------------------------------
 (2) _spiInit                                              4     1      3     360
                                              3 COMMON     4     1      3
 ---------------------------------------------------------------------------------
 (2) _osc_config                                           3     3      0      15
                                              3 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 2
 ---------------------------------------------------------------------------------
 (Depth) Function   	        Calls       Base Space   Used Autos Params    Refs
 ---------------------------------------------------------------------------------
 (3) _isr                                                  3     3      0       0
                                              0 COMMON     3     3      0
 ---------------------------------------------------------------------------------
 Estimated maximum stack depth 3
 ---------------------------------------------------------------------------------

 Call Graph Graphs:

 _main (ROOT)
   _setup
     _osc_config
     _spiInit
     _uart_config
   _spiRead
     _spiReceiveWait
   _spiWrite

 _isr (ROOT)

 Address spaces:
Name               Size   Autos  Total    Cost      Usage
BITCOMMON            E      0       0       0        0.0%
EEDATA             100      0       0       0        0.0%
NULL                 0      0       0       0        0.0%
CODE                 0      0       0       0        0.0%
COMMON               E      9       A       1       71.4%
BITSFR0              0      0       0       1        0.0%
SFR0                 0      0       0       1        0.0%
BITSFR1              0      0       0       2        0.0%
SFR1                 0      0       0       2        0.0%
STACK                0      0       0       2        0.0%
ABS                  0      0       A       3        0.0%
BITBANK0            50      0       0       4        0.0%
BITSFR3              0      0       0       4        0.0%
SFR3                 0      0       0       4        0.0%
BANK0               50      0       0       5        0.0%
BITSFR2              0      0       0       5        0.0%
SFR2                 0      0       0       5        0.0%
BITBANK1            50      0       0       6        0.0%
BANK1               50      0       0       7        0.0%
BITBANK3            60      0       0       8        0.0%
BANK3               60      0       0       9        0.0%
BITBANK2            60      0       0      10        0.0%
BANK2               60      0       0      11        0.0%
DATA                 0      0       A      12        0.0%


Microchip Technology PIC Macro Assembler V2.31 build 20201012212115 
Symbol Table                                                                                   Sun Aug 01 16:41:33 2021

            _SSPSTATbits 0094                       l53 001A                       l64 0096  
                     l56 002F                       l75 00CD                       l86 0105  
                     u20 0115                       u21 0114                       u50 00D6  
                     u51 00D5                       u60 0058                       u61 0057  
                    l111 00DE                      l112 00E3                      l121 011B  
                    l115 010F                      l118 0115                      l129 010E  
                    l721 0098                      l731 00A9                      l723 0099  
                    l733 00AF                      l725 009F                      l741 00B7  
                    l813 0117                      l735 00B1                      l727 00A1  
                    l911 00DD                      l903 00CF                      l751 00FF  
                    l815 0106                      l737 00B5                      l729 00A7  
                    l905 00D6                      l753 0100                      l921 006B  
                    l913 005D                      l817 010B                      l907 00D8  
                    l755 0103                      l747 00F8                      l931 0073  
                    l923 006D                      l915 0064                      l909 00DA  
                    l757 0104                      l749 00FB                      l941 0084  
                    l933 0074                      l925 0070                      l917 0065  
                    l951 0093                      l943 008D                      l935 0075  
                    l927 0071                      l919 0066                      l945 008E  
                    l937 0079                      l929 0072                      l769 010F  
                    l961 0039                      l947 0091                      l939 007F  
                    l955 0014                      l949 0092                      l957 001E  
                    l965 003B                      l959 0033                      l967 0051  
                    l969 0058                      _isr 00E4                     l1015 0043  
                   l1017 00BF                     ?_isr 0070                     i1l46 00F1  
                   _TMR0 0001                     u3_20 00E8                     u3_21 00E7  
                   _main 0014           _cuenta1_timer0 0079                     btemp 007E  
                   start 000C           osc_config@freq 0075                    ??_isr 0070  
                  ?_main 0070                    _ANSEL 0188                    i1l821 00E4  
                  i1l823 00E8                    i1l825 00EC                    i1l827 00ED  
                  _SPBRG 0099                    _PORTB 0006                    _PORTD 0008  
                  _TRISB 0086                    _TRISD 0088                    _setup 005D  
                  pclath 000A          __end_of_spiInit 00E4          __end_of_spiRead 010F  
                  status 0003                    wtemp0 007E          __initialization 000F  
           __end_of_main 005D                   ??_main 0077                   ?_setup 0070  
                 _ANSELH 0189                   _SPBRGH 009A                   _TRISC3 043B  
                 _SSPCON 0014                   _SSPBUF 0013             ?_uart_config 0070  
                 saved_w 007E         __end_of_spiWrite 011C                ??_spiInit 0076  
              ??_spiRead 0073  __end_of__initialization 0010           __pcstackCOMMON 0070  
          __end_of_setup 0097           _OPTION_REGbits 0081                  ??_setup 0077  
             __pmaintext 0014               __pintentry 0004  __size_of_spiReceiveWait 0007  
                _SSPSTAT 0094                ?_spiWrite 0070                  __ptext1 0116  
                __ptext2 0106                  __ptext3 010F                  __ptext4 005D  
                __ptext5 00F8                  __ptext6 00CE                  __ptext7 0097  
                __ptext8 00E4             __size_of_isr 0014     __size_of_uart_config 000E  
                _spiInit 00CE                  _spiRead 0106     end_of_initialization 0010  
             _osc_config 0097                _RCSTAbits 0018               ??_spiWrite 0073  
              _PORTCbits 0007                _TRISCbits 0087              spiWrite@dat 0073  
         _spiReceiveWait 010F              _BAUDCTLbits 0187      start_initialization 000F  
            __end_of_isr 00F8              ?_osc_config 0070   __end_of_spiReceiveWait 0116  
            __pbssCOMMON 0079                ___latbits 0002          ?_spiReceiveWait 0070  
      __size_of_spiWrite 0006      __size_of_osc_config 0037                 ?_spiInit 0073  
               ?_spiRead 0070           __size_of_setup 003A     spiInit@sTransmitEdge 0075  
      interrupt_function 0004                 _PIE1bits 008C       spiInit@sDataSample 0073  
               _PIR1bits 000C               _ADCON0bits 001F               _ADCON1bits 009F  
          ??_uart_config 0073      __end_of_uart_config 0106         __size_of_spiInit 0016  
       __size_of_spiRead 0009             ??_osc_config 0073            __size_of_main 0049  
               _spiWrite 0116             spiInit@sType 0076        spiInit@sClockIdle 0074  
             _INTCONbits 000B       __end_of_osc_config 00CE                 intlevel1 0000  
       ??_spiReceiveWait 0073               _OSCCONbits 008F              _uart_config 00F8  
