
LAB3-4.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   0000010c  08000000  08000000  00001000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         0000325c  0800010c  0800010c  0000110c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000024  08003368  08003368  00004368  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  0800338c  0800338c  00005018  2**0
                  CONTENTS
  4 .ARM          00000000  0800338c  0800338c  00005018  2**0
                  CONTENTS
  5 .preinit_array 00000000  0800338c  0800338c  00005018  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  0800338c  0800338c  0000438c  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  7 .fini_array   00000004  08003390  08003390  00004390  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  8 .data         00000018  20000000  08003394  00005000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          000004d0  20000018  080033ac  00005018  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  200004e8  080033ac  000054e8  2**0
                  ALLOC
 11 .ARM.attributes 00000029  00000000  00000000  00005018  2**0
                  CONTENTS, READONLY
 12 .debug_info   00008c5c  00000000  00000000  00005041  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00001f23  00000000  00000000  0000dc9d  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00000ae8  00000000  00000000  0000fbc0  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_rnglists 0000082f  00000000  00000000  000106a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00018327  00000000  00000000  00010ed7  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   0000e4ba  00000000  00000000  000291fe  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    00085efc  00000000  00000000  000376b8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000043  00000000  00000000  000bd5b4  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00002a04  00000000  00000000  000bd5f8  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_line_str 00000054  00000000  00000000  000bfffc  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

0800010c <__do_global_dtors_aux>:
 800010c:	b510      	push	{r4, lr}
 800010e:	4c05      	ldr	r4, [pc, #20]	@ (8000124 <__do_global_dtors_aux+0x18>)
 8000110:	7823      	ldrb	r3, [r4, #0]
 8000112:	b933      	cbnz	r3, 8000122 <__do_global_dtors_aux+0x16>
 8000114:	4b04      	ldr	r3, [pc, #16]	@ (8000128 <__do_global_dtors_aux+0x1c>)
 8000116:	b113      	cbz	r3, 800011e <__do_global_dtors_aux+0x12>
 8000118:	4804      	ldr	r0, [pc, #16]	@ (800012c <__do_global_dtors_aux+0x20>)
 800011a:	f3af 8000 	nop.w
 800011e:	2301      	movs	r3, #1
 8000120:	7023      	strb	r3, [r4, #0]
 8000122:	bd10      	pop	{r4, pc}
 8000124:	20000018 	.word	0x20000018
 8000128:	00000000 	.word	0x00000000
 800012c:	08003350 	.word	0x08003350

08000130 <frame_dummy>:
 8000130:	b508      	push	{r3, lr}
 8000132:	4b03      	ldr	r3, [pc, #12]	@ (8000140 <frame_dummy+0x10>)
 8000134:	b11b      	cbz	r3, 800013e <frame_dummy+0xe>
 8000136:	4903      	ldr	r1, [pc, #12]	@ (8000144 <frame_dummy+0x14>)
 8000138:	4803      	ldr	r0, [pc, #12]	@ (8000148 <frame_dummy+0x18>)
 800013a:	f3af 8000 	nop.w
 800013e:	bd08      	pop	{r3, pc}
 8000140:	00000000 	.word	0x00000000
 8000144:	2000001c 	.word	0x2000001c
 8000148:	08003350 	.word	0x08003350

0800014c <isButtonPressed>:
int KeyReg1[MAX_BUTTON] = { NORMAL_STATE };
int KeyReg2[MAX_BUTTON] = { NORMAL_STATE };
int KeyReg3[MAX_BUTTON] = { NORMAL_STATE }; // trạng thái ổn định trước đó
int button_flag[MAX_BUTTON];

int isButtonPressed(int index) {
 800014c:	b480      	push	{r7}
 800014e:	b083      	sub	sp, #12
 8000150:	af00      	add	r7, sp, #0
 8000152:	6078      	str	r0, [r7, #4]
	if (button_flag[index] == 1) {
 8000154:	4a09      	ldr	r2, [pc, #36]	@ (800017c <isButtonPressed+0x30>)
 8000156:	687b      	ldr	r3, [r7, #4]
 8000158:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800015c:	2b01      	cmp	r3, #1
 800015e:	d106      	bne.n	800016e <isButtonPressed+0x22>
		button_flag[index] = 0;
 8000160:	4a06      	ldr	r2, [pc, #24]	@ (800017c <isButtonPressed+0x30>)
 8000162:	687b      	ldr	r3, [r7, #4]
 8000164:	2100      	movs	r1, #0
 8000166:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 800016a:	2301      	movs	r3, #1
 800016c:	e000      	b.n	8000170 <isButtonPressed+0x24>
	}
	return 0;
 800016e:	2300      	movs	r3, #0
}
 8000170:	4618      	mov	r0, r3
 8000172:	370c      	adds	r7, #12
 8000174:	46bd      	mov	sp, r7
 8000176:	bc80      	pop	{r7}
 8000178:	4770      	bx	lr
 800017a:	bf00      	nop
 800017c:	200000d4 	.word	0x200000d4

08000180 <subKeyProcess>:

void subKeyProcess(int index) {
 8000180:	b580      	push	{r7, lr}
 8000182:	b082      	sub	sp, #8
 8000184:	af00      	add	r7, sp, #0
 8000186:	6078      	str	r0, [r7, #4]
	button_flag[index] = 1;
 8000188:	4a06      	ldr	r2, [pc, #24]	@ (80001a4 <subKeyProcess+0x24>)
 800018a:	687b      	ldr	r3, [r7, #4]
 800018c:	2101      	movs	r1, #1
 800018e:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
 8000192:	2110      	movs	r1, #16
 8000194:	4804      	ldr	r0, [pc, #16]	@ (80001a8 <subKeyProcess+0x28>)
 8000196:	f002 f8dc 	bl	8002352 <HAL_GPIO_TogglePin>
}
 800019a:	bf00      	nop
 800019c:	3708      	adds	r7, #8
 800019e:	46bd      	mov	sp, r7
 80001a0:	bd80      	pop	{r7, pc}
 80001a2:	bf00      	nop
 80001a4:	200000d4 	.word	0x200000d4
 80001a8:	40010800 	.word	0x40010800

080001ac <getKeyInput>:

void getKeyInput() {
 80001ac:	b580      	push	{r7, lr}
 80001ae:	b082      	sub	sp, #8
 80001b0:	af00      	add	r7, sp, #0
	KeyReg0[0] = KeyReg1[0];
 80001b2:	4b36      	ldr	r3, [pc, #216]	@ (800028c <getKeyInput+0xe0>)
 80001b4:	681b      	ldr	r3, [r3, #0]
 80001b6:	4a36      	ldr	r2, [pc, #216]	@ (8000290 <getKeyInput+0xe4>)
 80001b8:	6013      	str	r3, [r2, #0]
	KeyReg1[0] = KeyReg2[0];
 80001ba:	4b36      	ldr	r3, [pc, #216]	@ (8000294 <getKeyInput+0xe8>)
 80001bc:	681b      	ldr	r3, [r3, #0]
 80001be:	4a33      	ldr	r2, [pc, #204]	@ (800028c <getKeyInput+0xe0>)
 80001c0:	6013      	str	r3, [r2, #0]
	KeyReg2[0] = HAL_GPIO_ReadPin(Button_1_GPIO_Port, Button_1_Pin);
 80001c2:	2102      	movs	r1, #2
 80001c4:	4834      	ldr	r0, [pc, #208]	@ (8000298 <getKeyInput+0xec>)
 80001c6:	f002 f895 	bl	80022f4 <HAL_GPIO_ReadPin>
 80001ca:	4603      	mov	r3, r0
 80001cc:	461a      	mov	r2, r3
 80001ce:	4b31      	ldr	r3, [pc, #196]	@ (8000294 <getKeyInput+0xe8>)
 80001d0:	601a      	str	r2, [r3, #0]

	KeyReg0[1] = KeyReg1[1];
 80001d2:	4b2e      	ldr	r3, [pc, #184]	@ (800028c <getKeyInput+0xe0>)
 80001d4:	685b      	ldr	r3, [r3, #4]
 80001d6:	4a2e      	ldr	r2, [pc, #184]	@ (8000290 <getKeyInput+0xe4>)
 80001d8:	6053      	str	r3, [r2, #4]
	KeyReg1[1] = KeyReg2[1];
 80001da:	4b2e      	ldr	r3, [pc, #184]	@ (8000294 <getKeyInput+0xe8>)
 80001dc:	685b      	ldr	r3, [r3, #4]
 80001de:	4a2b      	ldr	r2, [pc, #172]	@ (800028c <getKeyInput+0xe0>)
 80001e0:	6053      	str	r3, [r2, #4]
	KeyReg2[1] = HAL_GPIO_ReadPin(Button_2_GPIO_Port, Button_2_Pin);
 80001e2:	2104      	movs	r1, #4
 80001e4:	482c      	ldr	r0, [pc, #176]	@ (8000298 <getKeyInput+0xec>)
 80001e6:	f002 f885 	bl	80022f4 <HAL_GPIO_ReadPin>
 80001ea:	4603      	mov	r3, r0
 80001ec:	461a      	mov	r2, r3
 80001ee:	4b29      	ldr	r3, [pc, #164]	@ (8000294 <getKeyInput+0xe8>)
 80001f0:	605a      	str	r2, [r3, #4]

	KeyReg0[2] = KeyReg1[2];
 80001f2:	4b26      	ldr	r3, [pc, #152]	@ (800028c <getKeyInput+0xe0>)
 80001f4:	689b      	ldr	r3, [r3, #8]
 80001f6:	4a26      	ldr	r2, [pc, #152]	@ (8000290 <getKeyInput+0xe4>)
 80001f8:	6093      	str	r3, [r2, #8]
	KeyReg1[2] = KeyReg2[2];
 80001fa:	4b26      	ldr	r3, [pc, #152]	@ (8000294 <getKeyInput+0xe8>)
 80001fc:	689b      	ldr	r3, [r3, #8]
 80001fe:	4a23      	ldr	r2, [pc, #140]	@ (800028c <getKeyInput+0xe0>)
 8000200:	6093      	str	r3, [r2, #8]
	KeyReg2[2] = HAL_GPIO_ReadPin(Button_3_GPIO_Port, Button_3_Pin);
 8000202:	2108      	movs	r1, #8
 8000204:	4824      	ldr	r0, [pc, #144]	@ (8000298 <getKeyInput+0xec>)
 8000206:	f002 f875 	bl	80022f4 <HAL_GPIO_ReadPin>
 800020a:	4603      	mov	r3, r0
 800020c:	461a      	mov	r2, r3
 800020e:	4b21      	ldr	r3, [pc, #132]	@ (8000294 <getKeyInput+0xe8>)
 8000210:	609a      	str	r2, [r3, #8]
	for (int i = 0; i < MAX_BUTTON; i++) {
 8000212:	2300      	movs	r3, #0
 8000214:	607b      	str	r3, [r7, #4]
 8000216:	e031      	b.n	800027c <getKeyInput+0xd0>
		if ((KeyReg0[i] == KeyReg1[i]) && (KeyReg1[i] == KeyReg2[i])) {
 8000218:	4a1d      	ldr	r2, [pc, #116]	@ (8000290 <getKeyInput+0xe4>)
 800021a:	687b      	ldr	r3, [r7, #4]
 800021c:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000220:	491a      	ldr	r1, [pc, #104]	@ (800028c <getKeyInput+0xe0>)
 8000222:	687b      	ldr	r3, [r7, #4]
 8000224:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000228:	429a      	cmp	r2, r3
 800022a:	d124      	bne.n	8000276 <getKeyInput+0xca>
 800022c:	4a17      	ldr	r2, [pc, #92]	@ (800028c <getKeyInput+0xe0>)
 800022e:	687b      	ldr	r3, [r7, #4]
 8000230:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000234:	4917      	ldr	r1, [pc, #92]	@ (8000294 <getKeyInput+0xe8>)
 8000236:	687b      	ldr	r3, [r7, #4]
 8000238:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 800023c:	429a      	cmp	r2, r3
 800023e:	d11a      	bne.n	8000276 <getKeyInput+0xca>
			if (KeyReg3[i] != KeyReg2[i]) {
 8000240:	4a16      	ldr	r2, [pc, #88]	@ (800029c <getKeyInput+0xf0>)
 8000242:	687b      	ldr	r3, [r7, #4]
 8000244:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 8000248:	4912      	ldr	r1, [pc, #72]	@ (8000294 <getKeyInput+0xe8>)
 800024a:	687b      	ldr	r3, [r7, #4]
 800024c:	f851 3023 	ldr.w	r3, [r1, r3, lsl #2]
 8000250:	429a      	cmp	r2, r3
 8000252:	d010      	beq.n	8000276 <getKeyInput+0xca>
				KeyReg3[i] = KeyReg2[i];
 8000254:	4a0f      	ldr	r2, [pc, #60]	@ (8000294 <getKeyInput+0xe8>)
 8000256:	687b      	ldr	r3, [r7, #4]
 8000258:	f852 2023 	ldr.w	r2, [r2, r3, lsl #2]
 800025c:	490f      	ldr	r1, [pc, #60]	@ (800029c <getKeyInput+0xf0>)
 800025e:	687b      	ldr	r3, [r7, #4]
 8000260:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

				if (KeyReg2[i] == PRESSED_STATE) {
 8000264:	4a0b      	ldr	r2, [pc, #44]	@ (8000294 <getKeyInput+0xe8>)
 8000266:	687b      	ldr	r3, [r7, #4]
 8000268:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 800026c:	2b01      	cmp	r3, #1
 800026e:	d102      	bne.n	8000276 <getKeyInput+0xca>
					//TODO
					subKeyProcess(i);
 8000270:	6878      	ldr	r0, [r7, #4]
 8000272:	f7ff ff85 	bl	8000180 <subKeyProcess>
	for (int i = 0; i < MAX_BUTTON; i++) {
 8000276:	687b      	ldr	r3, [r7, #4]
 8000278:	3301      	adds	r3, #1
 800027a:	607b      	str	r3, [r7, #4]
 800027c:	687b      	ldr	r3, [r7, #4]
 800027e:	2b09      	cmp	r3, #9
 8000280:	ddca      	ble.n	8000218 <getKeyInput+0x6c>

				}
			}
		}
	}
}
 8000282:	bf00      	nop
 8000284:	bf00      	nop
 8000286:	3708      	adds	r7, #8
 8000288:	46bd      	mov	sp, r7
 800028a:	bd80      	pop	{r7, pc}
 800028c:	2000005c 	.word	0x2000005c
 8000290:	20000034 	.word	0x20000034
 8000294:	20000084 	.word	0x20000084
 8000298:	40010800 	.word	0x40010800
 800029c:	200000ac 	.word	0x200000ac

080002a0 <scanLEDs>:
 *      Author: admin
 */

#include"fsm_automatic.h"
#include"led7_segment.h"
void scanLEDs(int time_1, int time_2) {
 80002a0:	b580      	push	{r7, lr}
 80002a2:	b082      	sub	sp, #8
 80002a4:	af00      	add	r7, sp, #0
 80002a6:	6078      	str	r0, [r7, #4]
 80002a8:	6039      	str	r1, [r7, #0]
	updateClockBuffer(time_1, time_2);
 80002aa:	6839      	ldr	r1, [r7, #0]
 80002ac:	6878      	ldr	r0, [r7, #4]
 80002ae:	f000 fc81 	bl	8000bb4 <updateClockBuffer>
	update7SEG_2(index_led_2++ % 2);
 80002b2:	4b11      	ldr	r3, [pc, #68]	@ (80002f8 <scanLEDs+0x58>)
 80002b4:	681b      	ldr	r3, [r3, #0]
 80002b6:	1c5a      	adds	r2, r3, #1
 80002b8:	490f      	ldr	r1, [pc, #60]	@ (80002f8 <scanLEDs+0x58>)
 80002ba:	600a      	str	r2, [r1, #0]
 80002bc:	2b00      	cmp	r3, #0
 80002be:	f003 0301 	and.w	r3, r3, #1
 80002c2:	bfb8      	it	lt
 80002c4:	425b      	neglt	r3, r3
 80002c6:	4618      	mov	r0, r3
 80002c8:	f000 fce8 	bl	8000c9c <update7SEG_2>
	update7SEG_1(index_led_1++ % 2);
 80002cc:	4b0b      	ldr	r3, [pc, #44]	@ (80002fc <scanLEDs+0x5c>)
 80002ce:	681b      	ldr	r3, [r3, #0]
 80002d0:	1c5a      	adds	r2, r3, #1
 80002d2:	490a      	ldr	r1, [pc, #40]	@ (80002fc <scanLEDs+0x5c>)
 80002d4:	600a      	str	r2, [r1, #0]
 80002d6:	2b00      	cmp	r3, #0
 80002d8:	f003 0301 	and.w	r3, r3, #1
 80002dc:	bfb8      	it	lt
 80002de:	425b      	neglt	r3, r3
 80002e0:	4618      	mov	r0, r3
 80002e2:	f000 fca3 	bl	8000c2c <update7SEG_1>
	setTimer(3, 25);
 80002e6:	2119      	movs	r1, #25
 80002e8:	2003      	movs	r0, #3
 80002ea:	f001 fbdd 	bl	8001aa8 <setTimer>
}
 80002ee:	bf00      	nop
 80002f0:	3708      	adds	r7, #8
 80002f2:	46bd      	mov	sp, r7
 80002f4:	bd80      	pop	{r7, pc}
 80002f6:	bf00      	nop
 80002f8:	20000118 	.word	0x20000118
 80002fc:	20000114 	.word	0x20000114

08000300 <fsm_automatic_run>:

void fsm_automatic_run() {
 8000300:	b580      	push	{r7, lr}
 8000302:	af00      	add	r7, sp, #0

	if (isTimerExpired(0) == 1) {
 8000304:	2000      	movs	r0, #0
 8000306:	f001 fbe7 	bl	8001ad8 <isTimerExpired>
 800030a:	4603      	mov	r3, r0
 800030c:	2b01      	cmp	r3, #1
 800030e:	d107      	bne.n	8000320 <fsm_automatic_run+0x20>
		HAL_GPIO_TogglePin(LED_RED_GPIO_Port, LED_RED_Pin);
 8000310:	2120      	movs	r1, #32
 8000312:	4887      	ldr	r0, [pc, #540]	@ (8000530 <fsm_automatic_run+0x230>)
 8000314:	f002 f81d 	bl	8002352 <HAL_GPIO_TogglePin>
		setTimer(0, 100);
 8000318:	2164      	movs	r1, #100	@ 0x64
 800031a:	2000      	movs	r0, #0
 800031c:	f001 fbc4 	bl	8001aa8 <setTimer>
	}

	switch (status) {
 8000320:	4b84      	ldr	r3, [pc, #528]	@ (8000534 <fsm_automatic_run+0x234>)
 8000322:	681b      	ldr	r3, [r3, #0]
 8000324:	3b01      	subs	r3, #1
 8000326:	2b04      	cmp	r3, #4
 8000328:	f200 81d9 	bhi.w	80006de <fsm_automatic_run+0x3de>
 800032c:	a201      	add	r2, pc, #4	@ (adr r2, 8000334 <fsm_automatic_run+0x34>)
 800032e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000332:	bf00      	nop
 8000334:	08000349 	.word	0x08000349
 8000338:	080003a1 	.word	0x080003a1
 800033c:	08000465 	.word	0x08000465
 8000340:	08000555 	.word	0x08000555
 8000344:	08000617 	.word	0x08000617
	case INIT:

		TIME_RED = 5;
 8000348:	4b7b      	ldr	r3, [pc, #492]	@ (8000538 <fsm_automatic_run+0x238>)
 800034a:	2205      	movs	r2, #5
 800034c:	601a      	str	r2, [r3, #0]
		TIME_YELLOW = 2;
 800034e:	4b7b      	ldr	r3, [pc, #492]	@ (800053c <fsm_automatic_run+0x23c>)
 8000350:	2202      	movs	r2, #2
 8000352:	601a      	str	r2, [r3, #0]
		TIME_GREEN = 3;
 8000354:	4b7a      	ldr	r3, [pc, #488]	@ (8000540 <fsm_automatic_run+0x240>)
 8000356:	2203      	movs	r2, #3
 8000358:	601a      	str	r2, [r3, #0]
		status = RED_GREEN;
 800035a:	4b76      	ldr	r3, [pc, #472]	@ (8000534 <fsm_automatic_run+0x234>)
 800035c:	2202      	movs	r2, #2
 800035e:	601a      	str	r2, [r3, #0]

		time_1 = TIME_GREEN - 1;
 8000360:	4b77      	ldr	r3, [pc, #476]	@ (8000540 <fsm_automatic_run+0x240>)
 8000362:	681b      	ldr	r3, [r3, #0]
 8000364:	3b01      	subs	r3, #1
 8000366:	4a77      	ldr	r2, [pc, #476]	@ (8000544 <fsm_automatic_run+0x244>)
 8000368:	6013      	str	r3, [r2, #0]
		time_2 = TIME_RED - 1;
 800036a:	4b73      	ldr	r3, [pc, #460]	@ (8000538 <fsm_automatic_run+0x238>)
 800036c:	681b      	ldr	r3, [r3, #0]
 800036e:	3b01      	subs	r3, #1
 8000370:	4a75      	ldr	r2, [pc, #468]	@ (8000548 <fsm_automatic_run+0x248>)
 8000372:	6013      	str	r3, [r2, #0]
		setTimer(0, 100); //timer DOT
 8000374:	2164      	movs	r1, #100	@ 0x64
 8000376:	2000      	movs	r0, #0
 8000378:	f001 fb96 	bl	8001aa8 <setTimer>
		setTimer(1, TIME_GREEN * 100);
 800037c:	4b70      	ldr	r3, [pc, #448]	@ (8000540 <fsm_automatic_run+0x240>)
 800037e:	681b      	ldr	r3, [r3, #0]
 8000380:	2264      	movs	r2, #100	@ 0x64
 8000382:	fb02 f303 	mul.w	r3, r2, r3
 8000386:	4619      	mov	r1, r3
 8000388:	2001      	movs	r0, #1
 800038a:	f001 fb8d 	bl	8001aa8 <setTimer>
		setTimer(2, 100); // timer second
 800038e:	2164      	movs	r1, #100	@ 0x64
 8000390:	2002      	movs	r0, #2
 8000392:	f001 fb89 	bl	8001aa8 <setTimer>
		setTimer(3, 1); // timer scan
 8000396:	2101      	movs	r1, #1
 8000398:	2003      	movs	r0, #3
 800039a:	f001 fb85 	bl	8001aa8 <setTimer>
		break;
 800039e:	e1a7      	b.n	80006f0 <fsm_automatic_run+0x3f0>
	case RED_GREEN:

		turnOn_RED1();
 80003a0:	f001 fbe4 	bl	8001b6c <turnOn_RED1>
		turnOn_GREEN2();
 80003a4:	f001 fc3c 	bl	8001c20 <turnOn_GREEN2>
		if (isTimerExpired(3) == 1) {
 80003a8:	2003      	movs	r0, #3
 80003aa:	f001 fb95 	bl	8001ad8 <isTimerExpired>
 80003ae:	4603      	mov	r3, r0
 80003b0:	2b01      	cmp	r3, #1
 80003b2:	d107      	bne.n	80003c4 <fsm_automatic_run+0xc4>
			scanLEDs(time_1, time_2);
 80003b4:	4b63      	ldr	r3, [pc, #396]	@ (8000544 <fsm_automatic_run+0x244>)
 80003b6:	681b      	ldr	r3, [r3, #0]
 80003b8:	4a63      	ldr	r2, [pc, #396]	@ (8000548 <fsm_automatic_run+0x248>)
 80003ba:	6812      	ldr	r2, [r2, #0]
 80003bc:	4611      	mov	r1, r2
 80003be:	4618      	mov	r0, r3
 80003c0:	f7ff ff6e 	bl	80002a0 <scanLEDs>
		}
		if (isTimerExpired(2) == 1) {
 80003c4:	2002      	movs	r0, #2
 80003c6:	f001 fb87 	bl	8001ad8 <isTimerExpired>
 80003ca:	4603      	mov	r3, r0
 80003cc:	2b01      	cmp	r3, #1
 80003ce:	d10d      	bne.n	80003ec <fsm_automatic_run+0xec>
			time_1--;
 80003d0:	4b5c      	ldr	r3, [pc, #368]	@ (8000544 <fsm_automatic_run+0x244>)
 80003d2:	681b      	ldr	r3, [r3, #0]
 80003d4:	3b01      	subs	r3, #1
 80003d6:	4a5b      	ldr	r2, [pc, #364]	@ (8000544 <fsm_automatic_run+0x244>)
 80003d8:	6013      	str	r3, [r2, #0]
			time_2--;
 80003da:	4b5b      	ldr	r3, [pc, #364]	@ (8000548 <fsm_automatic_run+0x248>)
 80003dc:	681b      	ldr	r3, [r3, #0]
 80003de:	3b01      	subs	r3, #1
 80003e0:	4a59      	ldr	r2, [pc, #356]	@ (8000548 <fsm_automatic_run+0x248>)
 80003e2:	6013      	str	r3, [r2, #0]
			setTimer(2, 100);
 80003e4:	2164      	movs	r1, #100	@ 0x64
 80003e6:	2002      	movs	r0, #2
 80003e8:	f001 fb5e 	bl	8001aa8 <setTimer>
		}

		if (isTimerExpired(1) == 1) {
 80003ec:	2001      	movs	r0, #1
 80003ee:	f001 fb73 	bl	8001ad8 <isTimerExpired>
 80003f2:	4603      	mov	r3, r0
 80003f4:	2b01      	cmp	r3, #1
 80003f6:	d110      	bne.n	800041a <fsm_automatic_run+0x11a>
			status = RED_YELLOW;
 80003f8:	4b4e      	ldr	r3, [pc, #312]	@ (8000534 <fsm_automatic_run+0x234>)
 80003fa:	2203      	movs	r2, #3
 80003fc:	601a      	str	r2, [r3, #0]
			time_1 = TIME_YELLOW - 1;
 80003fe:	4b4f      	ldr	r3, [pc, #316]	@ (800053c <fsm_automatic_run+0x23c>)
 8000400:	681b      	ldr	r3, [r3, #0]
 8000402:	3b01      	subs	r3, #1
 8000404:	4a4f      	ldr	r2, [pc, #316]	@ (8000544 <fsm_automatic_run+0x244>)
 8000406:	6013      	str	r3, [r2, #0]
			setTimer(1, TIME_YELLOW * 100);
 8000408:	4b4c      	ldr	r3, [pc, #304]	@ (800053c <fsm_automatic_run+0x23c>)
 800040a:	681b      	ldr	r3, [r3, #0]
 800040c:	2264      	movs	r2, #100	@ 0x64
 800040e:	fb02 f303 	mul.w	r3, r2, r3
 8000412:	4619      	mov	r1, r3
 8000414:	2001      	movs	r0, #1
 8000416:	f001 fb47 	bl	8001aa8 <setTimer>

		}
//		if (isTimerExpired(3) == 1) {
//			scanLEDs(time_1, time_2);
//		}
		if (isButtonPressed(0) == 1) {
 800041a:	2000      	movs	r0, #0
 800041c:	f7ff fe96 	bl	800014c <isButtonPressed>
 8000420:	4603      	mov	r3, r0
 8000422:	2b01      	cmp	r3, #1
 8000424:	d10d      	bne.n	8000442 <fsm_automatic_run+0x142>
			status = SET_RED;
 8000426:	4b43      	ldr	r3, [pc, #268]	@ (8000534 <fsm_automatic_run+0x234>)
 8000428:	2210      	movs	r2, #16
 800042a:	601a      	str	r2, [r3, #0]
			setTimer(1, 1000);
 800042c:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 8000430:	2001      	movs	r0, #1
 8000432:	f001 fb39 	bl	8001aa8 <setTimer>
			setTimer(6, 50); // toggle led
 8000436:	2132      	movs	r1, #50	@ 0x32
 8000438:	2006      	movs	r0, #6
 800043a:	f001 fb35 	bl	8001aa8 <setTimer>
			turnOff();
 800043e:	f001 fc1f 	bl	8001c80 <turnOff>
		}
		if (isButtonPressed(1) == 1) {
 8000442:	2001      	movs	r0, #1
 8000444:	f7ff fe82 	bl	800014c <isButtonPressed>
 8000448:	4603      	mov	r3, r0
 800044a:	2b01      	cmp	r3, #1
 800044c:	f040 8149 	bne.w	80006e2 <fsm_automatic_run+0x3e2>
			status = MANUAL;
 8000450:	4b38      	ldr	r3, [pc, #224]	@ (8000534 <fsm_automatic_run+0x234>)
 8000452:	2208      	movs	r2, #8
 8000454:	601a      	str	r2, [r3, #0]
			status_1 = MAN_RED_1;
 8000456:	4b3d      	ldr	r3, [pc, #244]	@ (800054c <fsm_automatic_run+0x24c>)
 8000458:	220c      	movs	r2, #12
 800045a:	601a      	str	r2, [r3, #0]
			status_2 = MAN_RED_2;
 800045c:	4b3c      	ldr	r3, [pc, #240]	@ (8000550 <fsm_automatic_run+0x250>)
 800045e:	2209      	movs	r2, #9
 8000460:	601a      	str	r2, [r3, #0]

		}

		break;
 8000462:	e13e      	b.n	80006e2 <fsm_automatic_run+0x3e2>
	case RED_YELLOW:
		turnOn_YELLOW2();
 8000464:	f001 fbf4 	bl	8001c50 <turnOn_YELLOW2>
		if (isTimerExpired(3) == 1) {
 8000468:	2003      	movs	r0, #3
 800046a:	f001 fb35 	bl	8001ad8 <isTimerExpired>
 800046e:	4603      	mov	r3, r0
 8000470:	2b01      	cmp	r3, #1
 8000472:	d107      	bne.n	8000484 <fsm_automatic_run+0x184>
			scanLEDs(time_1, time_2);
 8000474:	4b33      	ldr	r3, [pc, #204]	@ (8000544 <fsm_automatic_run+0x244>)
 8000476:	681b      	ldr	r3, [r3, #0]
 8000478:	4a33      	ldr	r2, [pc, #204]	@ (8000548 <fsm_automatic_run+0x248>)
 800047a:	6812      	ldr	r2, [r2, #0]
 800047c:	4611      	mov	r1, r2
 800047e:	4618      	mov	r0, r3
 8000480:	f7ff ff0e 	bl	80002a0 <scanLEDs>
		}
		if (isTimerExpired(2) == 1) {
 8000484:	2002      	movs	r0, #2
 8000486:	f001 fb27 	bl	8001ad8 <isTimerExpired>
 800048a:	4603      	mov	r3, r0
 800048c:	2b01      	cmp	r3, #1
 800048e:	d10d      	bne.n	80004ac <fsm_automatic_run+0x1ac>
			time_1--;
 8000490:	4b2c      	ldr	r3, [pc, #176]	@ (8000544 <fsm_automatic_run+0x244>)
 8000492:	681b      	ldr	r3, [r3, #0]
 8000494:	3b01      	subs	r3, #1
 8000496:	4a2b      	ldr	r2, [pc, #172]	@ (8000544 <fsm_automatic_run+0x244>)
 8000498:	6013      	str	r3, [r2, #0]
			time_2--;
 800049a:	4b2b      	ldr	r3, [pc, #172]	@ (8000548 <fsm_automatic_run+0x248>)
 800049c:	681b      	ldr	r3, [r3, #0]
 800049e:	3b01      	subs	r3, #1
 80004a0:	4a29      	ldr	r2, [pc, #164]	@ (8000548 <fsm_automatic_run+0x248>)
 80004a2:	6013      	str	r3, [r2, #0]
			setTimer(2, 100);
 80004a4:	2164      	movs	r1, #100	@ 0x64
 80004a6:	2002      	movs	r0, #2
 80004a8:	f001 fafe 	bl	8001aa8 <setTimer>
		}

		if (isTimerExpired(1) == 1) {
 80004ac:	2001      	movs	r0, #1
 80004ae:	f001 fb13 	bl	8001ad8 <isTimerExpired>
 80004b2:	4603      	mov	r3, r0
 80004b4:	2b01      	cmp	r3, #1
 80004b6:	d115      	bne.n	80004e4 <fsm_automatic_run+0x1e4>
			status = GREEN_RED;
 80004b8:	4b1e      	ldr	r3, [pc, #120]	@ (8000534 <fsm_automatic_run+0x234>)
 80004ba:	2204      	movs	r2, #4
 80004bc:	601a      	str	r2, [r3, #0]
			time_1 = TIME_RED - 1;
 80004be:	4b1e      	ldr	r3, [pc, #120]	@ (8000538 <fsm_automatic_run+0x238>)
 80004c0:	681b      	ldr	r3, [r3, #0]
 80004c2:	3b01      	subs	r3, #1
 80004c4:	4a1f      	ldr	r2, [pc, #124]	@ (8000544 <fsm_automatic_run+0x244>)
 80004c6:	6013      	str	r3, [r2, #0]
			time_2 = TIME_GREEN - 1;
 80004c8:	4b1d      	ldr	r3, [pc, #116]	@ (8000540 <fsm_automatic_run+0x240>)
 80004ca:	681b      	ldr	r3, [r3, #0]
 80004cc:	3b01      	subs	r3, #1
 80004ce:	4a1e      	ldr	r2, [pc, #120]	@ (8000548 <fsm_automatic_run+0x248>)
 80004d0:	6013      	str	r3, [r2, #0]
			setTimer(1, TIME_GREEN * 100);
 80004d2:	4b1b      	ldr	r3, [pc, #108]	@ (8000540 <fsm_automatic_run+0x240>)
 80004d4:	681b      	ldr	r3, [r3, #0]
 80004d6:	2264      	movs	r2, #100	@ 0x64
 80004d8:	fb02 f303 	mul.w	r3, r2, r3
 80004dc:	4619      	mov	r1, r3
 80004de:	2001      	movs	r0, #1
 80004e0:	f001 fae2 	bl	8001aa8 <setTimer>

		}

		if (isButtonPressed(0) == 1) {
 80004e4:	2000      	movs	r0, #0
 80004e6:	f7ff fe31 	bl	800014c <isButtonPressed>
 80004ea:	4603      	mov	r3, r0
 80004ec:	2b01      	cmp	r3, #1
 80004ee:	d10d      	bne.n	800050c <fsm_automatic_run+0x20c>
			status = SET_RED;
 80004f0:	4b10      	ldr	r3, [pc, #64]	@ (8000534 <fsm_automatic_run+0x234>)
 80004f2:	2210      	movs	r2, #16
 80004f4:	601a      	str	r2, [r3, #0]
			setTimer(1, 1000);
 80004f6:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80004fa:	2001      	movs	r0, #1
 80004fc:	f001 fad4 	bl	8001aa8 <setTimer>
			setTimer(6, 50);
 8000500:	2132      	movs	r1, #50	@ 0x32
 8000502:	2006      	movs	r0, #6
 8000504:	f001 fad0 	bl	8001aa8 <setTimer>
			turnOff();
 8000508:	f001 fbba 	bl	8001c80 <turnOff>
		}
		if (isButtonPressed(1) == 1) {
 800050c:	2001      	movs	r0, #1
 800050e:	f7ff fe1d 	bl	800014c <isButtonPressed>
 8000512:	4603      	mov	r3, r0
 8000514:	2b01      	cmp	r3, #1
 8000516:	f040 80e6 	bne.w	80006e6 <fsm_automatic_run+0x3e6>
			status = MANUAL;
 800051a:	4b06      	ldr	r3, [pc, #24]	@ (8000534 <fsm_automatic_run+0x234>)
 800051c:	2208      	movs	r2, #8
 800051e:	601a      	str	r2, [r3, #0]
			status_1 = MAN_RED_1;
 8000520:	4b0a      	ldr	r3, [pc, #40]	@ (800054c <fsm_automatic_run+0x24c>)
 8000522:	220c      	movs	r2, #12
 8000524:	601a      	str	r2, [r3, #0]
			status_2 = MAN_RED_2;
 8000526:	4b0a      	ldr	r3, [pc, #40]	@ (8000550 <fsm_automatic_run+0x250>)
 8000528:	2209      	movs	r2, #9
 800052a:	601a      	str	r2, [r3, #0]

		}

		break;
 800052c:	e0db      	b.n	80006e6 <fsm_automatic_run+0x3e6>
 800052e:	bf00      	nop
 8000530:	40010800 	.word	0x40010800
 8000534:	200000fc 	.word	0x200000fc
 8000538:	20000000 	.word	0x20000000
 800053c:	20000004 	.word	0x20000004
 8000540:	20000008 	.word	0x20000008
 8000544:	20000108 	.word	0x20000108
 8000548:	2000010c 	.word	0x2000010c
 800054c:	20000100 	.word	0x20000100
 8000550:	20000104 	.word	0x20000104
	case GREEN_RED:
		turnOn_GREEN1();
 8000554:	f001 fb20 	bl	8001b98 <turnOn_GREEN1>
		turnOn_RED2();
 8000558:	f001 fb4a 	bl	8001bf0 <turnOn_RED2>
		if (isTimerExpired(3) == 1) {
 800055c:	2003      	movs	r0, #3
 800055e:	f001 fabb 	bl	8001ad8 <isTimerExpired>
 8000562:	4603      	mov	r3, r0
 8000564:	2b01      	cmp	r3, #1
 8000566:	d107      	bne.n	8000578 <fsm_automatic_run+0x278>
			scanLEDs(time_1, time_2);
 8000568:	4b62      	ldr	r3, [pc, #392]	@ (80006f4 <fsm_automatic_run+0x3f4>)
 800056a:	681b      	ldr	r3, [r3, #0]
 800056c:	4a62      	ldr	r2, [pc, #392]	@ (80006f8 <fsm_automatic_run+0x3f8>)
 800056e:	6812      	ldr	r2, [r2, #0]
 8000570:	4611      	mov	r1, r2
 8000572:	4618      	mov	r0, r3
 8000574:	f7ff fe94 	bl	80002a0 <scanLEDs>
		}
		if (isTimerExpired(2) == 1) {
 8000578:	2002      	movs	r0, #2
 800057a:	f001 faad 	bl	8001ad8 <isTimerExpired>
 800057e:	4603      	mov	r3, r0
 8000580:	2b01      	cmp	r3, #1
 8000582:	d10d      	bne.n	80005a0 <fsm_automatic_run+0x2a0>
			time_1--;
 8000584:	4b5b      	ldr	r3, [pc, #364]	@ (80006f4 <fsm_automatic_run+0x3f4>)
 8000586:	681b      	ldr	r3, [r3, #0]
 8000588:	3b01      	subs	r3, #1
 800058a:	4a5a      	ldr	r2, [pc, #360]	@ (80006f4 <fsm_automatic_run+0x3f4>)
 800058c:	6013      	str	r3, [r2, #0]
			time_2--;
 800058e:	4b5a      	ldr	r3, [pc, #360]	@ (80006f8 <fsm_automatic_run+0x3f8>)
 8000590:	681b      	ldr	r3, [r3, #0]
 8000592:	3b01      	subs	r3, #1
 8000594:	4a58      	ldr	r2, [pc, #352]	@ (80006f8 <fsm_automatic_run+0x3f8>)
 8000596:	6013      	str	r3, [r2, #0]
			setTimer(2, 100);
 8000598:	2164      	movs	r1, #100	@ 0x64
 800059a:	2002      	movs	r0, #2
 800059c:	f001 fa84 	bl	8001aa8 <setTimer>
		}

		if (isTimerExpired(1) == 1) {
 80005a0:	2001      	movs	r0, #1
 80005a2:	f001 fa99 	bl	8001ad8 <isTimerExpired>
 80005a6:	4603      	mov	r3, r0
 80005a8:	2b01      	cmp	r3, #1
 80005aa:	d110      	bne.n	80005ce <fsm_automatic_run+0x2ce>
			status = YELLOW_RED;
 80005ac:	4b53      	ldr	r3, [pc, #332]	@ (80006fc <fsm_automatic_run+0x3fc>)
 80005ae:	2205      	movs	r2, #5
 80005b0:	601a      	str	r2, [r3, #0]
			time_2 = TIME_YELLOW - 1;
 80005b2:	4b53      	ldr	r3, [pc, #332]	@ (8000700 <fsm_automatic_run+0x400>)
 80005b4:	681b      	ldr	r3, [r3, #0]
 80005b6:	3b01      	subs	r3, #1
 80005b8:	4a4f      	ldr	r2, [pc, #316]	@ (80006f8 <fsm_automatic_run+0x3f8>)
 80005ba:	6013      	str	r3, [r2, #0]
			setTimer(1, TIME_YELLOW * 100);
 80005bc:	4b50      	ldr	r3, [pc, #320]	@ (8000700 <fsm_automatic_run+0x400>)
 80005be:	681b      	ldr	r3, [r3, #0]
 80005c0:	2264      	movs	r2, #100	@ 0x64
 80005c2:	fb02 f303 	mul.w	r3, r2, r3
 80005c6:	4619      	mov	r1, r3
 80005c8:	2001      	movs	r0, #1
 80005ca:	f001 fa6d 	bl	8001aa8 <setTimer>

		}

		if (isButtonPressed(0) == 1) {
 80005ce:	2000      	movs	r0, #0
 80005d0:	f7ff fdbc 	bl	800014c <isButtonPressed>
 80005d4:	4603      	mov	r3, r0
 80005d6:	2b01      	cmp	r3, #1
 80005d8:	d10d      	bne.n	80005f6 <fsm_automatic_run+0x2f6>
			status = SET_RED;
 80005da:	4b48      	ldr	r3, [pc, #288]	@ (80006fc <fsm_automatic_run+0x3fc>)
 80005dc:	2210      	movs	r2, #16
 80005de:	601a      	str	r2, [r3, #0]
			setTimer(1, 1000);
 80005e0:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80005e4:	2001      	movs	r0, #1
 80005e6:	f001 fa5f 	bl	8001aa8 <setTimer>
			setTimer(6, 50);
 80005ea:	2132      	movs	r1, #50	@ 0x32
 80005ec:	2006      	movs	r0, #6
 80005ee:	f001 fa5b 	bl	8001aa8 <setTimer>
			turnOff();
 80005f2:	f001 fb45 	bl	8001c80 <turnOff>
		}
		if (isButtonPressed(1) == 1) {
 80005f6:	2001      	movs	r0, #1
 80005f8:	f7ff fda8 	bl	800014c <isButtonPressed>
 80005fc:	4603      	mov	r3, r0
 80005fe:	2b01      	cmp	r3, #1
 8000600:	d173      	bne.n	80006ea <fsm_automatic_run+0x3ea>
			status = MANUAL;
 8000602:	4b3e      	ldr	r3, [pc, #248]	@ (80006fc <fsm_automatic_run+0x3fc>)
 8000604:	2208      	movs	r2, #8
 8000606:	601a      	str	r2, [r3, #0]
			status_1 = MAN_RED_1;
 8000608:	4b3e      	ldr	r3, [pc, #248]	@ (8000704 <fsm_automatic_run+0x404>)
 800060a:	220c      	movs	r2, #12
 800060c:	601a      	str	r2, [r3, #0]
			status_2 = MAN_RED_2;
 800060e:	4b3e      	ldr	r3, [pc, #248]	@ (8000708 <fsm_automatic_run+0x408>)
 8000610:	2209      	movs	r2, #9
 8000612:	601a      	str	r2, [r3, #0]

		}

		break;
 8000614:	e069      	b.n	80006ea <fsm_automatic_run+0x3ea>
	case YELLOW_RED:
		turnOn_YELLOW1();
 8000616:	f001 fad5 	bl	8001bc4 <turnOn_YELLOW1>
		if (isTimerExpired(3) == 1) {
 800061a:	2003      	movs	r0, #3
 800061c:	f001 fa5c 	bl	8001ad8 <isTimerExpired>
 8000620:	4603      	mov	r3, r0
 8000622:	2b01      	cmp	r3, #1
 8000624:	d107      	bne.n	8000636 <fsm_automatic_run+0x336>
			scanLEDs(time_1, time_2);
 8000626:	4b33      	ldr	r3, [pc, #204]	@ (80006f4 <fsm_automatic_run+0x3f4>)
 8000628:	681b      	ldr	r3, [r3, #0]
 800062a:	4a33      	ldr	r2, [pc, #204]	@ (80006f8 <fsm_automatic_run+0x3f8>)
 800062c:	6812      	ldr	r2, [r2, #0]
 800062e:	4611      	mov	r1, r2
 8000630:	4618      	mov	r0, r3
 8000632:	f7ff fe35 	bl	80002a0 <scanLEDs>
		}
		if (isTimerExpired(2) == 1) {
 8000636:	2002      	movs	r0, #2
 8000638:	f001 fa4e 	bl	8001ad8 <isTimerExpired>
 800063c:	4603      	mov	r3, r0
 800063e:	2b01      	cmp	r3, #1
 8000640:	d10d      	bne.n	800065e <fsm_automatic_run+0x35e>
			time_1--;
 8000642:	4b2c      	ldr	r3, [pc, #176]	@ (80006f4 <fsm_automatic_run+0x3f4>)
 8000644:	681b      	ldr	r3, [r3, #0]
 8000646:	3b01      	subs	r3, #1
 8000648:	4a2a      	ldr	r2, [pc, #168]	@ (80006f4 <fsm_automatic_run+0x3f4>)
 800064a:	6013      	str	r3, [r2, #0]
			time_2--;
 800064c:	4b2a      	ldr	r3, [pc, #168]	@ (80006f8 <fsm_automatic_run+0x3f8>)
 800064e:	681b      	ldr	r3, [r3, #0]
 8000650:	3b01      	subs	r3, #1
 8000652:	4a29      	ldr	r2, [pc, #164]	@ (80006f8 <fsm_automatic_run+0x3f8>)
 8000654:	6013      	str	r3, [r2, #0]
			setTimer(2, 100);
 8000656:	2164      	movs	r1, #100	@ 0x64
 8000658:	2002      	movs	r0, #2
 800065a:	f001 fa25 	bl	8001aa8 <setTimer>
		}

		if (isTimerExpired(1) == 1) {
 800065e:	2001      	movs	r0, #1
 8000660:	f001 fa3a 	bl	8001ad8 <isTimerExpired>
 8000664:	4603      	mov	r3, r0
 8000666:	2b01      	cmp	r3, #1
 8000668:	d115      	bne.n	8000696 <fsm_automatic_run+0x396>
			status = RED_GREEN;
 800066a:	4b24      	ldr	r3, [pc, #144]	@ (80006fc <fsm_automatic_run+0x3fc>)
 800066c:	2202      	movs	r2, #2
 800066e:	601a      	str	r2, [r3, #0]
			time_1 = TIME_GREEN - 1;
 8000670:	4b26      	ldr	r3, [pc, #152]	@ (800070c <fsm_automatic_run+0x40c>)
 8000672:	681b      	ldr	r3, [r3, #0]
 8000674:	3b01      	subs	r3, #1
 8000676:	4a1f      	ldr	r2, [pc, #124]	@ (80006f4 <fsm_automatic_run+0x3f4>)
 8000678:	6013      	str	r3, [r2, #0]
			time_2 = TIME_RED - 1;
 800067a:	4b25      	ldr	r3, [pc, #148]	@ (8000710 <fsm_automatic_run+0x410>)
 800067c:	681b      	ldr	r3, [r3, #0]
 800067e:	3b01      	subs	r3, #1
 8000680:	4a1d      	ldr	r2, [pc, #116]	@ (80006f8 <fsm_automatic_run+0x3f8>)
 8000682:	6013      	str	r3, [r2, #0]
			setTimer(1, TIME_GREEN * 100);
 8000684:	4b21      	ldr	r3, [pc, #132]	@ (800070c <fsm_automatic_run+0x40c>)
 8000686:	681b      	ldr	r3, [r3, #0]
 8000688:	2264      	movs	r2, #100	@ 0x64
 800068a:	fb02 f303 	mul.w	r3, r2, r3
 800068e:	4619      	mov	r1, r3
 8000690:	2001      	movs	r0, #1
 8000692:	f001 fa09 	bl	8001aa8 <setTimer>

		}

		if (isButtonPressed(0) == 1) {
 8000696:	2000      	movs	r0, #0
 8000698:	f7ff fd58 	bl	800014c <isButtonPressed>
 800069c:	4603      	mov	r3, r0
 800069e:	2b01      	cmp	r3, #1
 80006a0:	d10d      	bne.n	80006be <fsm_automatic_run+0x3be>
			status = SET_RED;
 80006a2:	4b16      	ldr	r3, [pc, #88]	@ (80006fc <fsm_automatic_run+0x3fc>)
 80006a4:	2210      	movs	r2, #16
 80006a6:	601a      	str	r2, [r3, #0]
			setTimer(1, 1000);
 80006a8:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80006ac:	2001      	movs	r0, #1
 80006ae:	f001 f9fb 	bl	8001aa8 <setTimer>
			setTimer(6, 50);
 80006b2:	2132      	movs	r1, #50	@ 0x32
 80006b4:	2006      	movs	r0, #6
 80006b6:	f001 f9f7 	bl	8001aa8 <setTimer>
			turnOff();
 80006ba:	f001 fae1 	bl	8001c80 <turnOff>
		}
		if (isButtonPressed(1) == 1) {
 80006be:	2001      	movs	r0, #1
 80006c0:	f7ff fd44 	bl	800014c <isButtonPressed>
 80006c4:	4603      	mov	r3, r0
 80006c6:	2b01      	cmp	r3, #1
 80006c8:	d111      	bne.n	80006ee <fsm_automatic_run+0x3ee>
			status = MANUAL;
 80006ca:	4b0c      	ldr	r3, [pc, #48]	@ (80006fc <fsm_automatic_run+0x3fc>)
 80006cc:	2208      	movs	r2, #8
 80006ce:	601a      	str	r2, [r3, #0]
			status_1 = MAN_RED_1;
 80006d0:	4b0c      	ldr	r3, [pc, #48]	@ (8000704 <fsm_automatic_run+0x404>)
 80006d2:	220c      	movs	r2, #12
 80006d4:	601a      	str	r2, [r3, #0]
			status_2 = MAN_RED_2;
 80006d6:	4b0c      	ldr	r3, [pc, #48]	@ (8000708 <fsm_automatic_run+0x408>)
 80006d8:	2209      	movs	r2, #9
 80006da:	601a      	str	r2, [r3, #0]
		}
		break;
 80006dc:	e007      	b.n	80006ee <fsm_automatic_run+0x3ee>
	default:
		break;
 80006de:	bf00      	nop
 80006e0:	e006      	b.n	80006f0 <fsm_automatic_run+0x3f0>
		break;
 80006e2:	bf00      	nop
 80006e4:	e004      	b.n	80006f0 <fsm_automatic_run+0x3f0>
		break;
 80006e6:	bf00      	nop
 80006e8:	e002      	b.n	80006f0 <fsm_automatic_run+0x3f0>
		break;
 80006ea:	bf00      	nop
 80006ec:	e000      	b.n	80006f0 <fsm_automatic_run+0x3f0>
		break;
 80006ee:	bf00      	nop
	}
}
 80006f0:	bf00      	nop
 80006f2:	bd80      	pop	{r7, pc}
 80006f4:	20000108 	.word	0x20000108
 80006f8:	2000010c 	.word	0x2000010c
 80006fc:	200000fc 	.word	0x200000fc
 8000700:	20000004 	.word	0x20000004
 8000704:	20000100 	.word	0x20000100
 8000708:	20000104 	.word	0x20000104
 800070c:	20000008 	.word	0x20000008
 8000710:	20000000 	.word	0x20000000

08000714 <fsm_manual_run>:
 *  Created on: Oct 27, 2024
 *      Author: admin
 */
#include"fsm_manual.h"

void fsm_manual_run() {
 8000714:	b580      	push	{r7, lr}
 8000716:	af00      	add	r7, sp, #0
	switch (status) {
 8000718:	4b7f      	ldr	r3, [pc, #508]	@ (8000918 <fsm_manual_run+0x204>)
 800071a:	681b      	ldr	r3, [r3, #0]
 800071c:	2b08      	cmp	r3, #8
 800071e:	d003      	beq.n	8000728 <fsm_manual_run+0x14>
 8000720:	2b0f      	cmp	r3, #15
 8000722:	f000 80db 	beq.w	80008dc <fsm_manual_run+0x1c8>
		setTimer(2, 100);
		setTimer(1, TIME_GREEN * 100);

		break;
	default:
		break;
 8000726:	e0f5      	b.n	8000914 <fsm_manual_run+0x200>
		switch (status_1) {
 8000728:	4b7c      	ldr	r3, [pc, #496]	@ (800091c <fsm_manual_run+0x208>)
 800072a:	681b      	ldr	r3, [r3, #0]
 800072c:	2b0e      	cmp	r3, #14
 800072e:	d025      	beq.n	800077c <fsm_manual_run+0x68>
 8000730:	2b0e      	cmp	r3, #14
 8000732:	dc64      	bgt.n	80007fe <fsm_manual_run+0xea>
 8000734:	2b0c      	cmp	r3, #12
 8000736:	d002      	beq.n	800073e <fsm_manual_run+0x2a>
 8000738:	2b0d      	cmp	r3, #13
 800073a:	d03e      	beq.n	80007ba <fsm_manual_run+0xa6>
 800073c:	e05f      	b.n	80007fe <fsm_manual_run+0xea>
			turnOn_RED1();
 800073e:	f001 fa15 	bl	8001b6c <turnOn_RED1>
			if (isButtonPressed(1) == 1) {
 8000742:	2001      	movs	r0, #1
 8000744:	f7ff fd02 	bl	800014c <isButtonPressed>
 8000748:	4603      	mov	r3, r0
 800074a:	2b01      	cmp	r3, #1
 800074c:	d102      	bne.n	8000754 <fsm_manual_run+0x40>
				status_1 = MAN_YELLOW_1;
 800074e:	4b73      	ldr	r3, [pc, #460]	@ (800091c <fsm_manual_run+0x208>)
 8000750:	220e      	movs	r2, #14
 8000752:	601a      	str	r2, [r3, #0]
			if (isTimerExpired(3) == 1) {
 8000754:	2003      	movs	r0, #3
 8000756:	f001 f9bf 	bl	8001ad8 <isTimerExpired>
 800075a:	4603      	mov	r3, r0
 800075c:	2b01      	cmp	r3, #1
 800075e:	d103      	bne.n	8000768 <fsm_manual_run+0x54>
				scanLEDs(99, 99);
 8000760:	2163      	movs	r1, #99	@ 0x63
 8000762:	2063      	movs	r0, #99	@ 0x63
 8000764:	f7ff fd9c 	bl	80002a0 <scanLEDs>
			if (isButtonPressed(0) == 1) {
 8000768:	2000      	movs	r0, #0
 800076a:	f7ff fcef 	bl	800014c <isButtonPressed>
 800076e:	4603      	mov	r3, r0
 8000770:	2b01      	cmp	r3, #1
 8000772:	d141      	bne.n	80007f8 <fsm_manual_run+0xe4>
				status = READY;
 8000774:	4b68      	ldr	r3, [pc, #416]	@ (8000918 <fsm_manual_run+0x204>)
 8000776:	220f      	movs	r2, #15
 8000778:	601a      	str	r2, [r3, #0]
			break;
 800077a:	e03d      	b.n	80007f8 <fsm_manual_run+0xe4>
			turnOn_YELLOW1();
 800077c:	f001 fa22 	bl	8001bc4 <turnOn_YELLOW1>
			if (isButtonPressed(1) == 1) {
 8000780:	2001      	movs	r0, #1
 8000782:	f7ff fce3 	bl	800014c <isButtonPressed>
 8000786:	4603      	mov	r3, r0
 8000788:	2b01      	cmp	r3, #1
 800078a:	d102      	bne.n	8000792 <fsm_manual_run+0x7e>
				status_1 = MAN_GREEN_1;
 800078c:	4b63      	ldr	r3, [pc, #396]	@ (800091c <fsm_manual_run+0x208>)
 800078e:	220d      	movs	r2, #13
 8000790:	601a      	str	r2, [r3, #0]
			if (isButtonPressed(0) == 1) {
 8000792:	2000      	movs	r0, #0
 8000794:	f7ff fcda 	bl	800014c <isButtonPressed>
 8000798:	4603      	mov	r3, r0
 800079a:	2b01      	cmp	r3, #1
 800079c:	d102      	bne.n	80007a4 <fsm_manual_run+0x90>
				status = READY;
 800079e:	4b5e      	ldr	r3, [pc, #376]	@ (8000918 <fsm_manual_run+0x204>)
 80007a0:	220f      	movs	r2, #15
 80007a2:	601a      	str	r2, [r3, #0]
			if (isTimerExpired(3) == 1) {
 80007a4:	2003      	movs	r0, #3
 80007a6:	f001 f997 	bl	8001ad8 <isTimerExpired>
 80007aa:	4603      	mov	r3, r0
 80007ac:	2b01      	cmp	r3, #1
 80007ae:	d125      	bne.n	80007fc <fsm_manual_run+0xe8>
				scanLEDs(99, 99);
 80007b0:	2163      	movs	r1, #99	@ 0x63
 80007b2:	2063      	movs	r0, #99	@ 0x63
 80007b4:	f7ff fd74 	bl	80002a0 <scanLEDs>
			break;
 80007b8:	e020      	b.n	80007fc <fsm_manual_run+0xe8>
			turnOn_GREEN1();
 80007ba:	f001 f9ed 	bl	8001b98 <turnOn_GREEN1>
			if (isButtonPressed(1) == 1) {
 80007be:	2001      	movs	r0, #1
 80007c0:	f7ff fcc4 	bl	800014c <isButtonPressed>
 80007c4:	4603      	mov	r3, r0
 80007c6:	2b01      	cmp	r3, #1
 80007c8:	d102      	bne.n	80007d0 <fsm_manual_run+0xbc>
				status_1 = MAN_RED_1;
 80007ca:	4b54      	ldr	r3, [pc, #336]	@ (800091c <fsm_manual_run+0x208>)
 80007cc:	220c      	movs	r2, #12
 80007ce:	601a      	str	r2, [r3, #0]
			if (isButtonPressed(0) == 1) {
 80007d0:	2000      	movs	r0, #0
 80007d2:	f7ff fcbb 	bl	800014c <isButtonPressed>
 80007d6:	4603      	mov	r3, r0
 80007d8:	2b01      	cmp	r3, #1
 80007da:	d102      	bne.n	80007e2 <fsm_manual_run+0xce>
				status = READY;
 80007dc:	4b4e      	ldr	r3, [pc, #312]	@ (8000918 <fsm_manual_run+0x204>)
 80007de:	220f      	movs	r2, #15
 80007e0:	601a      	str	r2, [r3, #0]
			if (isTimerExpired(3) == 1) {
 80007e2:	2003      	movs	r0, #3
 80007e4:	f001 f978 	bl	8001ad8 <isTimerExpired>
 80007e8:	4603      	mov	r3, r0
 80007ea:	2b01      	cmp	r3, #1
 80007ec:	d107      	bne.n	80007fe <fsm_manual_run+0xea>
				scanLEDs(99, 99);
 80007ee:	2163      	movs	r1, #99	@ 0x63
 80007f0:	2063      	movs	r0, #99	@ 0x63
 80007f2:	f7ff fd55 	bl	80002a0 <scanLEDs>
 80007f6:	e002      	b.n	80007fe <fsm_manual_run+0xea>
			break;
 80007f8:	bf00      	nop
 80007fa:	e000      	b.n	80007fe <fsm_manual_run+0xea>
			break;
 80007fc:	bf00      	nop
		switch (status_2) {
 80007fe:	4b48      	ldr	r3, [pc, #288]	@ (8000920 <fsm_manual_run+0x20c>)
 8000800:	681b      	ldr	r3, [r3, #0]
 8000802:	2b0b      	cmp	r3, #11
 8000804:	d026      	beq.n	8000854 <fsm_manual_run+0x140>
 8000806:	2b0b      	cmp	r3, #11
 8000808:	f300 8083 	bgt.w	8000912 <fsm_manual_run+0x1fe>
 800080c:	2b09      	cmp	r3, #9
 800080e:	d002      	beq.n	8000816 <fsm_manual_run+0x102>
 8000810:	2b0a      	cmp	r3, #10
 8000812:	d03e      	beq.n	8000892 <fsm_manual_run+0x17e>
		break;
 8000814:	e07d      	b.n	8000912 <fsm_manual_run+0x1fe>
			turnOn_RED2();
 8000816:	f001 f9eb 	bl	8001bf0 <turnOn_RED2>
			if (isButtonPressed(2) == 1) {
 800081a:	2002      	movs	r0, #2
 800081c:	f7ff fc96 	bl	800014c <isButtonPressed>
 8000820:	4603      	mov	r3, r0
 8000822:	2b01      	cmp	r3, #1
 8000824:	d102      	bne.n	800082c <fsm_manual_run+0x118>
				status_2 = MAN_YELLOW_2;
 8000826:	4b3e      	ldr	r3, [pc, #248]	@ (8000920 <fsm_manual_run+0x20c>)
 8000828:	220b      	movs	r2, #11
 800082a:	601a      	str	r2, [r3, #0]
			if (isTimerExpired(3) == 1) {
 800082c:	2003      	movs	r0, #3
 800082e:	f001 f953 	bl	8001ad8 <isTimerExpired>
 8000832:	4603      	mov	r3, r0
 8000834:	2b01      	cmp	r3, #1
 8000836:	d103      	bne.n	8000840 <fsm_manual_run+0x12c>
				scanLEDs(99, 99);
 8000838:	2163      	movs	r1, #99	@ 0x63
 800083a:	2063      	movs	r0, #99	@ 0x63
 800083c:	f7ff fd30 	bl	80002a0 <scanLEDs>
			if (isButtonPressed(0) == 1) {
 8000840:	2000      	movs	r0, #0
 8000842:	f7ff fc83 	bl	800014c <isButtonPressed>
 8000846:	4603      	mov	r3, r0
 8000848:	2b01      	cmp	r3, #1
 800084a:	d141      	bne.n	80008d0 <fsm_manual_run+0x1bc>
				status = READY;
 800084c:	4b32      	ldr	r3, [pc, #200]	@ (8000918 <fsm_manual_run+0x204>)
 800084e:	220f      	movs	r2, #15
 8000850:	601a      	str	r2, [r3, #0]
			break;
 8000852:	e03d      	b.n	80008d0 <fsm_manual_run+0x1bc>
			turnOn_YELLOW2();
 8000854:	f001 f9fc 	bl	8001c50 <turnOn_YELLOW2>
			if (isButtonPressed(2) == 1) {
 8000858:	2002      	movs	r0, #2
 800085a:	f7ff fc77 	bl	800014c <isButtonPressed>
 800085e:	4603      	mov	r3, r0
 8000860:	2b01      	cmp	r3, #1
 8000862:	d102      	bne.n	800086a <fsm_manual_run+0x156>
				status_2 = MAN_GREEN_2;
 8000864:	4b2e      	ldr	r3, [pc, #184]	@ (8000920 <fsm_manual_run+0x20c>)
 8000866:	220a      	movs	r2, #10
 8000868:	601a      	str	r2, [r3, #0]
			if (isTimerExpired(3) == 1) {
 800086a:	2003      	movs	r0, #3
 800086c:	f001 f934 	bl	8001ad8 <isTimerExpired>
 8000870:	4603      	mov	r3, r0
 8000872:	2b01      	cmp	r3, #1
 8000874:	d103      	bne.n	800087e <fsm_manual_run+0x16a>
				scanLEDs(99, 5);
 8000876:	2105      	movs	r1, #5
 8000878:	2063      	movs	r0, #99	@ 0x63
 800087a:	f7ff fd11 	bl	80002a0 <scanLEDs>
			if (isButtonPressed(0) == 1) {
 800087e:	2000      	movs	r0, #0
 8000880:	f7ff fc64 	bl	800014c <isButtonPressed>
 8000884:	4603      	mov	r3, r0
 8000886:	2b01      	cmp	r3, #1
 8000888:	d124      	bne.n	80008d4 <fsm_manual_run+0x1c0>
				status = READY;
 800088a:	4b23      	ldr	r3, [pc, #140]	@ (8000918 <fsm_manual_run+0x204>)
 800088c:	220f      	movs	r2, #15
 800088e:	601a      	str	r2, [r3, #0]
			break;
 8000890:	e020      	b.n	80008d4 <fsm_manual_run+0x1c0>
			turnOn_GREEN2();
 8000892:	f001 f9c5 	bl	8001c20 <turnOn_GREEN2>
			if (isButtonPressed(2) == 1) {
 8000896:	2002      	movs	r0, #2
 8000898:	f7ff fc58 	bl	800014c <isButtonPressed>
 800089c:	4603      	mov	r3, r0
 800089e:	2b01      	cmp	r3, #1
 80008a0:	d102      	bne.n	80008a8 <fsm_manual_run+0x194>
				status_2 = MAN_RED_2;
 80008a2:	4b1f      	ldr	r3, [pc, #124]	@ (8000920 <fsm_manual_run+0x20c>)
 80008a4:	2209      	movs	r2, #9
 80008a6:	601a      	str	r2, [r3, #0]
			if (isTimerExpired(3) == 1) {
 80008a8:	2003      	movs	r0, #3
 80008aa:	f001 f915 	bl	8001ad8 <isTimerExpired>
 80008ae:	4603      	mov	r3, r0
 80008b0:	2b01      	cmp	r3, #1
 80008b2:	d103      	bne.n	80008bc <fsm_manual_run+0x1a8>
				scanLEDs(99, 5);
 80008b4:	2105      	movs	r1, #5
 80008b6:	2063      	movs	r0, #99	@ 0x63
 80008b8:	f7ff fcf2 	bl	80002a0 <scanLEDs>
			if (isButtonPressed(0) == 1) {
 80008bc:	2000      	movs	r0, #0
 80008be:	f7ff fc45 	bl	800014c <isButtonPressed>
 80008c2:	4603      	mov	r3, r0
 80008c4:	2b01      	cmp	r3, #1
 80008c6:	d107      	bne.n	80008d8 <fsm_manual_run+0x1c4>
				status = READY;
 80008c8:	4b13      	ldr	r3, [pc, #76]	@ (8000918 <fsm_manual_run+0x204>)
 80008ca:	220f      	movs	r2, #15
 80008cc:	601a      	str	r2, [r3, #0]
			break;
 80008ce:	e003      	b.n	80008d8 <fsm_manual_run+0x1c4>
			break;
 80008d0:	bf00      	nop
 80008d2:	e01e      	b.n	8000912 <fsm_manual_run+0x1fe>
			break;
 80008d4:	bf00      	nop
 80008d6:	e01c      	b.n	8000912 <fsm_manual_run+0x1fe>
			break;
 80008d8:	bf00      	nop
		break;
 80008da:	e01a      	b.n	8000912 <fsm_manual_run+0x1fe>
		status = RED_GREEN;
 80008dc:	4b0e      	ldr	r3, [pc, #56]	@ (8000918 <fsm_manual_run+0x204>)
 80008de:	2202      	movs	r2, #2
 80008e0:	601a      	str	r2, [r3, #0]
		time_1 = TIME_GREEN - 1;
 80008e2:	4b10      	ldr	r3, [pc, #64]	@ (8000924 <fsm_manual_run+0x210>)
 80008e4:	681b      	ldr	r3, [r3, #0]
 80008e6:	3b01      	subs	r3, #1
 80008e8:	4a0f      	ldr	r2, [pc, #60]	@ (8000928 <fsm_manual_run+0x214>)
 80008ea:	6013      	str	r3, [r2, #0]
		time_2 = TIME_RED - 1;
 80008ec:	4b0f      	ldr	r3, [pc, #60]	@ (800092c <fsm_manual_run+0x218>)
 80008ee:	681b      	ldr	r3, [r3, #0]
 80008f0:	3b01      	subs	r3, #1
 80008f2:	4a0f      	ldr	r2, [pc, #60]	@ (8000930 <fsm_manual_run+0x21c>)
 80008f4:	6013      	str	r3, [r2, #0]
		setTimer(2, 100);
 80008f6:	2164      	movs	r1, #100	@ 0x64
 80008f8:	2002      	movs	r0, #2
 80008fa:	f001 f8d5 	bl	8001aa8 <setTimer>
		setTimer(1, TIME_GREEN * 100);
 80008fe:	4b09      	ldr	r3, [pc, #36]	@ (8000924 <fsm_manual_run+0x210>)
 8000900:	681b      	ldr	r3, [r3, #0]
 8000902:	2264      	movs	r2, #100	@ 0x64
 8000904:	fb02 f303 	mul.w	r3, r2, r3
 8000908:	4619      	mov	r1, r3
 800090a:	2001      	movs	r0, #1
 800090c:	f001 f8cc 	bl	8001aa8 <setTimer>
		break;
 8000910:	e000      	b.n	8000914 <fsm_manual_run+0x200>
		break;
 8000912:	bf00      	nop
	}
}
 8000914:	bf00      	nop
 8000916:	bd80      	pop	{r7, pc}
 8000918:	200000fc 	.word	0x200000fc
 800091c:	20000100 	.word	0x20000100
 8000920:	20000104 	.word	0x20000104
 8000924:	20000008 	.word	0x20000008
 8000928:	20000108 	.word	0x20000108
 800092c:	20000000 	.word	0x20000000
 8000930:	2000010c 	.word	0x2000010c

08000934 <fsm_setting>:
 *      Author: admin
 */

#include"fsm_setting.h"

void fsm_setting() {
 8000934:	b580      	push	{r7, lr}
 8000936:	af00      	add	r7, sp, #0
	switch (status) {
 8000938:	4b96      	ldr	r3, [pc, #600]	@ (8000b94 <fsm_setting+0x260>)
 800093a:	681b      	ldr	r3, [r3, #0]
 800093c:	3b10      	subs	r3, #16
 800093e:	2b04      	cmp	r3, #4
 8000940:	f200 811c 	bhi.w	8000b7c <fsm_setting+0x248>
 8000944:	a201      	add	r2, pc, #4	@ (adr r2, 800094c <fsm_setting+0x18>)
 8000946:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800094a:	bf00      	nop
 800094c:	08000961 	.word	0x08000961
 8000950:	080009f1 	.word	0x080009f1
 8000954:	08000acf 	.word	0x08000acf
 8000958:	08000b7d 	.word	0x08000b7d
 800095c:	08000b55 	.word	0x08000b55

	case SET_RED:

		if (isTimerExpired(6) == 1) {
 8000960:	2006      	movs	r0, #6
 8000962:	f001 f8b9 	bl	8001ad8 <isTimerExpired>
 8000966:	4603      	mov	r3, r0
 8000968:	2b01      	cmp	r3, #1
 800096a:	d10c      	bne.n	8000986 <fsm_setting+0x52>
			HAL_GPIO_TogglePin(LED_1_GPIO_Port, LED_1_Pin);
 800096c:	2140      	movs	r1, #64	@ 0x40
 800096e:	488a      	ldr	r0, [pc, #552]	@ (8000b98 <fsm_setting+0x264>)
 8000970:	f001 fcef 	bl	8002352 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_4_GPIO_Port, LED_4_Pin);
 8000974:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8000978:	4887      	ldr	r0, [pc, #540]	@ (8000b98 <fsm_setting+0x264>)
 800097a:	f001 fcea 	bl	8002352 <HAL_GPIO_TogglePin>
			setTimer(6, 50);
 800097e:	2132      	movs	r1, #50	@ 0x32
 8000980:	2006      	movs	r0, #6
 8000982:	f001 f891 	bl	8001aa8 <setTimer>
		}

		if (isButtonPressed(0) == 1) {
 8000986:	2000      	movs	r0, #0
 8000988:	f7ff fbe0 	bl	800014c <isButtonPressed>
 800098c:	4603      	mov	r3, r0
 800098e:	2b01      	cmp	r3, #1
 8000990:	d107      	bne.n	80009a2 <fsm_setting+0x6e>
			status = SET_YELLOW;
 8000992:	4b80      	ldr	r3, [pc, #512]	@ (8000b94 <fsm_setting+0x260>)
 8000994:	2212      	movs	r2, #18
 8000996:	601a      	str	r2, [r3, #0]
			turnOff();
 8000998:	f001 f972 	bl	8001c80 <turnOff>
			count = 0;
 800099c:	4b7f      	ldr	r3, [pc, #508]	@ (8000b9c <fsm_setting+0x268>)
 800099e:	2200      	movs	r2, #0
 80009a0:	601a      	str	r2, [r3, #0]

		}
		if (isTimerExpired(3) == 1) {
 80009a2:	2003      	movs	r0, #3
 80009a4:	f001 f898 	bl	8001ad8 <isTimerExpired>
 80009a8:	4603      	mov	r3, r0
 80009aa:	2b01      	cmp	r3, #1
 80009ac:	d105      	bne.n	80009ba <fsm_setting+0x86>

			scanLEDs(count, 2);
 80009ae:	4b7b      	ldr	r3, [pc, #492]	@ (8000b9c <fsm_setting+0x268>)
 80009b0:	681b      	ldr	r3, [r3, #0]
 80009b2:	2102      	movs	r1, #2
 80009b4:	4618      	mov	r0, r3
 80009b6:	f7ff fc73 	bl	80002a0 <scanLEDs>
		}
		if (isButtonPressed(1) == 1) {
 80009ba:	2001      	movs	r0, #1
 80009bc:	f7ff fbc6 	bl	800014c <isButtonPressed>
 80009c0:	4603      	mov	r3, r0
 80009c2:	2b01      	cmp	r3, #1
 80009c4:	d104      	bne.n	80009d0 <fsm_setting+0x9c>
			count++;
 80009c6:	4b75      	ldr	r3, [pc, #468]	@ (8000b9c <fsm_setting+0x268>)
 80009c8:	681b      	ldr	r3, [r3, #0]
 80009ca:	3301      	adds	r3, #1
 80009cc:	4a73      	ldr	r2, [pc, #460]	@ (8000b9c <fsm_setting+0x268>)
 80009ce:	6013      	str	r3, [r2, #0]

		}
		if (isButtonPressed(2) == 1) {
 80009d0:	2002      	movs	r0, #2
 80009d2:	f7ff fbbb 	bl	800014c <isButtonPressed>
 80009d6:	4603      	mov	r3, r0
 80009d8:	2b01      	cmp	r3, #1
 80009da:	f040 80d1 	bne.w	8000b80 <fsm_setting+0x24c>
			TIME_RED = count;
 80009de:	4b6f      	ldr	r3, [pc, #444]	@ (8000b9c <fsm_setting+0x268>)
 80009e0:	681b      	ldr	r3, [r3, #0]
 80009e2:	4a6f      	ldr	r2, [pc, #444]	@ (8000ba0 <fsm_setting+0x26c>)
 80009e4:	6013      	str	r3, [r2, #0]
			time_1 = count;
 80009e6:	4b6d      	ldr	r3, [pc, #436]	@ (8000b9c <fsm_setting+0x268>)
 80009e8:	681b      	ldr	r3, [r3, #0]
 80009ea:	4a6e      	ldr	r2, [pc, #440]	@ (8000ba4 <fsm_setting+0x270>)
 80009ec:	6013      	str	r3, [r2, #0]
		}
		break;
 80009ee:	e0c7      	b.n	8000b80 <fsm_setting+0x24c>
	case SET_GREEN:

		if (isTimerExpired(6) == 1) {
 80009f0:	2006      	movs	r0, #6
 80009f2:	f001 f871 	bl	8001ad8 <isTimerExpired>
 80009f6:	4603      	mov	r3, r0
 80009f8:	2b01      	cmp	r3, #1
 80009fa:	d10d      	bne.n	8000a18 <fsm_setting+0xe4>
			HAL_GPIO_TogglePin(LED_6_GPIO_Port, LED_6_Pin);
 80009fc:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8000a00:	4865      	ldr	r0, [pc, #404]	@ (8000b98 <fsm_setting+0x264>)
 8000a02:	f001 fca6 	bl	8002352 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_3_GPIO_Port, LED_3_Pin);
 8000a06:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8000a0a:	4863      	ldr	r0, [pc, #396]	@ (8000b98 <fsm_setting+0x264>)
 8000a0c:	f001 fca1 	bl	8002352 <HAL_GPIO_TogglePin>
			setTimer(6, 50);
 8000a10:	2132      	movs	r1, #50	@ 0x32
 8000a12:	2006      	movs	r0, #6
 8000a14:	f001 f848 	bl	8001aa8 <setTimer>
		}

		if (isTimerExpired(3) == 1) {
 8000a18:	2003      	movs	r0, #3
 8000a1a:	f001 f85d 	bl	8001ad8 <isTimerExpired>
 8000a1e:	4603      	mov	r3, r0
 8000a20:	2b01      	cmp	r3, #1
 8000a22:	d105      	bne.n	8000a30 <fsm_setting+0xfc>
			scanLEDs(count, 4);
 8000a24:	4b5d      	ldr	r3, [pc, #372]	@ (8000b9c <fsm_setting+0x268>)
 8000a26:	681b      	ldr	r3, [r3, #0]
 8000a28:	2104      	movs	r1, #4
 8000a2a:	4618      	mov	r0, r3
 8000a2c:	f7ff fc38 	bl	80002a0 <scanLEDs>
		}

		if (isButtonPressed(1) == 1) {
 8000a30:	2001      	movs	r0, #1
 8000a32:	f7ff fb8b 	bl	800014c <isButtonPressed>
 8000a36:	4603      	mov	r3, r0
 8000a38:	2b01      	cmp	r3, #1
 8000a3a:	d104      	bne.n	8000a46 <fsm_setting+0x112>
			count++;
 8000a3c:	4b57      	ldr	r3, [pc, #348]	@ (8000b9c <fsm_setting+0x268>)
 8000a3e:	681b      	ldr	r3, [r3, #0]
 8000a40:	3301      	adds	r3, #1
 8000a42:	4a56      	ldr	r2, [pc, #344]	@ (8000b9c <fsm_setting+0x268>)
 8000a44:	6013      	str	r3, [r2, #0]

		}
		if (isButtonPressed(2) == 1) {
 8000a46:	2002      	movs	r0, #2
 8000a48:	f7ff fb80 	bl	800014c <isButtonPressed>
 8000a4c:	4603      	mov	r3, r0
 8000a4e:	2b01      	cmp	r3, #1
 8000a50:	d107      	bne.n	8000a62 <fsm_setting+0x12e>
			TIME_GREEN = count;
 8000a52:	4b52      	ldr	r3, [pc, #328]	@ (8000b9c <fsm_setting+0x268>)
 8000a54:	681b      	ldr	r3, [r3, #0]
 8000a56:	4a54      	ldr	r2, [pc, #336]	@ (8000ba8 <fsm_setting+0x274>)
 8000a58:	6013      	str	r3, [r2, #0]
			time_1 = count;
 8000a5a:	4b50      	ldr	r3, [pc, #320]	@ (8000b9c <fsm_setting+0x268>)
 8000a5c:	681b      	ldr	r3, [r3, #0]
 8000a5e:	4a51      	ldr	r2, [pc, #324]	@ (8000ba4 <fsm_setting+0x270>)
 8000a60:	6013      	str	r3, [r2, #0]
		}
		if (isButtonPressed(0) == 1) {
 8000a62:	2000      	movs	r0, #0
 8000a64:	f7ff fb72 	bl	800014c <isButtonPressed>
 8000a68:	4603      	mov	r3, r0
 8000a6a:	2b01      	cmp	r3, #1
 8000a6c:	f040 808a 	bne.w	8000b84 <fsm_setting+0x250>
			count = 0;
 8000a70:	4b4a      	ldr	r3, [pc, #296]	@ (8000b9c <fsm_setting+0x268>)
 8000a72:	2200      	movs	r2, #0
 8000a74:	601a      	str	r2, [r3, #0]
			if (TIME_RED == TIME_YELLOW + TIME_GREEN) {
 8000a76:	4b4d      	ldr	r3, [pc, #308]	@ (8000bac <fsm_setting+0x278>)
 8000a78:	681a      	ldr	r2, [r3, #0]
 8000a7a:	4b4b      	ldr	r3, [pc, #300]	@ (8000ba8 <fsm_setting+0x274>)
 8000a7c:	681b      	ldr	r3, [r3, #0]
 8000a7e:	441a      	add	r2, r3
 8000a80:	4b47      	ldr	r3, [pc, #284]	@ (8000ba0 <fsm_setting+0x26c>)
 8000a82:	681b      	ldr	r3, [r3, #0]
 8000a84:	429a      	cmp	r2, r3
 8000a86:	d11a      	bne.n	8000abe <fsm_setting+0x18a>
				status = RED_GREEN;
 8000a88:	4b42      	ldr	r3, [pc, #264]	@ (8000b94 <fsm_setting+0x260>)
 8000a8a:	2202      	movs	r2, #2
 8000a8c:	601a      	str	r2, [r3, #0]
				time_1 = TIME_GREEN - 1;
 8000a8e:	4b46      	ldr	r3, [pc, #280]	@ (8000ba8 <fsm_setting+0x274>)
 8000a90:	681b      	ldr	r3, [r3, #0]
 8000a92:	3b01      	subs	r3, #1
 8000a94:	4a43      	ldr	r2, [pc, #268]	@ (8000ba4 <fsm_setting+0x270>)
 8000a96:	6013      	str	r3, [r2, #0]
				time_2 = TIME_RED - 1;
 8000a98:	4b41      	ldr	r3, [pc, #260]	@ (8000ba0 <fsm_setting+0x26c>)
 8000a9a:	681b      	ldr	r3, [r3, #0]
 8000a9c:	3b01      	subs	r3, #1
 8000a9e:	4a44      	ldr	r2, [pc, #272]	@ (8000bb0 <fsm_setting+0x27c>)
 8000aa0:	6013      	str	r3, [r2, #0]
				setTimer(2, 100);
 8000aa2:	2164      	movs	r1, #100	@ 0x64
 8000aa4:	2002      	movs	r0, #2
 8000aa6:	f000 ffff 	bl	8001aa8 <setTimer>
				setTimer(1, TIME_GREEN * 100);
 8000aaa:	4b3f      	ldr	r3, [pc, #252]	@ (8000ba8 <fsm_setting+0x274>)
 8000aac:	681b      	ldr	r3, [r3, #0]
 8000aae:	2264      	movs	r2, #100	@ 0x64
 8000ab0:	fb02 f303 	mul.w	r3, r2, r3
 8000ab4:	4619      	mov	r1, r3
 8000ab6:	2001      	movs	r0, #1
 8000ab8:	f000 fff6 	bl	8001aa8 <setTimer>
				status = ERR;
				setTimer(4, 100);
			}

		}
		break;
 8000abc:	e062      	b.n	8000b84 <fsm_setting+0x250>
				status = ERR;
 8000abe:	4b35      	ldr	r3, [pc, #212]	@ (8000b94 <fsm_setting+0x260>)
 8000ac0:	2214      	movs	r2, #20
 8000ac2:	601a      	str	r2, [r3, #0]
				setTimer(4, 100);
 8000ac4:	2164      	movs	r1, #100	@ 0x64
 8000ac6:	2004      	movs	r0, #4
 8000ac8:	f000 ffee 	bl	8001aa8 <setTimer>
		break;
 8000acc:	e05a      	b.n	8000b84 <fsm_setting+0x250>
	case SET_YELLOW:

		if (isTimerExpired(6) == 1) {
 8000ace:	2006      	movs	r0, #6
 8000ad0:	f001 f802 	bl	8001ad8 <isTimerExpired>
 8000ad4:	4603      	mov	r3, r0
 8000ad6:	2b01      	cmp	r3, #1
 8000ad8:	d10c      	bne.n	8000af4 <fsm_setting+0x1c0>
			HAL_GPIO_TogglePin(LED_2_GPIO_Port, LED_2_Pin);
 8000ada:	2180      	movs	r1, #128	@ 0x80
 8000adc:	482e      	ldr	r0, [pc, #184]	@ (8000b98 <fsm_setting+0x264>)
 8000ade:	f001 fc38 	bl	8002352 <HAL_GPIO_TogglePin>
			HAL_GPIO_TogglePin(LED_5_GPIO_Port, LED_5_Pin);
 8000ae2:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8000ae6:	482c      	ldr	r0, [pc, #176]	@ (8000b98 <fsm_setting+0x264>)
 8000ae8:	f001 fc33 	bl	8002352 <HAL_GPIO_TogglePin>
			setTimer(6, 50);
 8000aec:	2132      	movs	r1, #50	@ 0x32
 8000aee:	2006      	movs	r0, #6
 8000af0:	f000 ffda 	bl	8001aa8 <setTimer>
		}

		if (isTimerExpired(3) == 1) {
 8000af4:	2003      	movs	r0, #3
 8000af6:	f000 ffef 	bl	8001ad8 <isTimerExpired>
 8000afa:	4603      	mov	r3, r0
 8000afc:	2b01      	cmp	r3, #1
 8000afe:	d105      	bne.n	8000b0c <fsm_setting+0x1d8>

			scanLEDs(count, 3);
 8000b00:	4b26      	ldr	r3, [pc, #152]	@ (8000b9c <fsm_setting+0x268>)
 8000b02:	681b      	ldr	r3, [r3, #0]
 8000b04:	2103      	movs	r1, #3
 8000b06:	4618      	mov	r0, r3
 8000b08:	f7ff fbca 	bl	80002a0 <scanLEDs>

		}
		if (isButtonPressed(0) == 1) {
 8000b0c:	2000      	movs	r0, #0
 8000b0e:	f7ff fb1d 	bl	800014c <isButtonPressed>
 8000b12:	4603      	mov	r3, r0
 8000b14:	2b01      	cmp	r3, #1
 8000b16:	d107      	bne.n	8000b28 <fsm_setting+0x1f4>
			status = SET_GREEN;
 8000b18:	4b1e      	ldr	r3, [pc, #120]	@ (8000b94 <fsm_setting+0x260>)
 8000b1a:	2211      	movs	r2, #17
 8000b1c:	601a      	str	r2, [r3, #0]
			turnOff();
 8000b1e:	f001 f8af 	bl	8001c80 <turnOff>
			count = 0;
 8000b22:	4b1e      	ldr	r3, [pc, #120]	@ (8000b9c <fsm_setting+0x268>)
 8000b24:	2200      	movs	r2, #0
 8000b26:	601a      	str	r2, [r3, #0]
		}
		if (isButtonPressed(1) == 1) {
 8000b28:	2001      	movs	r0, #1
 8000b2a:	f7ff fb0f 	bl	800014c <isButtonPressed>
 8000b2e:	4603      	mov	r3, r0
 8000b30:	2b01      	cmp	r3, #1
 8000b32:	d104      	bne.n	8000b3e <fsm_setting+0x20a>
			count++;
 8000b34:	4b19      	ldr	r3, [pc, #100]	@ (8000b9c <fsm_setting+0x268>)
 8000b36:	681b      	ldr	r3, [r3, #0]
 8000b38:	3301      	adds	r3, #1
 8000b3a:	4a18      	ldr	r2, [pc, #96]	@ (8000b9c <fsm_setting+0x268>)
 8000b3c:	6013      	str	r3, [r2, #0]

		}
		if (isButtonPressed(2) == 1) {
 8000b3e:	2002      	movs	r0, #2
 8000b40:	f7ff fb04 	bl	800014c <isButtonPressed>
 8000b44:	4603      	mov	r3, r0
 8000b46:	2b01      	cmp	r3, #1
 8000b48:	d11e      	bne.n	8000b88 <fsm_setting+0x254>
			TIME_YELLOW = count;
 8000b4a:	4b14      	ldr	r3, [pc, #80]	@ (8000b9c <fsm_setting+0x268>)
 8000b4c:	681b      	ldr	r3, [r3, #0]
 8000b4e:	4a17      	ldr	r2, [pc, #92]	@ (8000bac <fsm_setting+0x278>)
 8000b50:	6013      	str	r3, [r2, #0]

		}
		break;
 8000b52:	e019      	b.n	8000b88 <fsm_setting+0x254>
	case ERR:
		if (isTimerExpired(3)) {
 8000b54:	2003      	movs	r0, #3
 8000b56:	f000 ffbf 	bl	8001ad8 <isTimerExpired>
 8000b5a:	4603      	mov	r3, r0
 8000b5c:	2b00      	cmp	r3, #0
 8000b5e:	d003      	beq.n	8000b68 <fsm_setting+0x234>
			scanLEDs(99, 99);
 8000b60:	2163      	movs	r1, #99	@ 0x63
 8000b62:	2063      	movs	r0, #99	@ 0x63
 8000b64:	f7ff fb9c 	bl	80002a0 <scanLEDs>
		}
		if (isTimerExpired(4)) {
 8000b68:	2004      	movs	r0, #4
 8000b6a:	f000 ffb5 	bl	8001ad8 <isTimerExpired>
 8000b6e:	4603      	mov	r3, r0
 8000b70:	2b00      	cmp	r3, #0
 8000b72:	d00b      	beq.n	8000b8c <fsm_setting+0x258>
			status = INIT;
 8000b74:	4b07      	ldr	r3, [pc, #28]	@ (8000b94 <fsm_setting+0x260>)
 8000b76:	2201      	movs	r2, #1
 8000b78:	601a      	str	r2, [r3, #0]
		}
		break;
 8000b7a:	e007      	b.n	8000b8c <fsm_setting+0x258>
	default:
		break;
 8000b7c:	bf00      	nop
 8000b7e:	e006      	b.n	8000b8e <fsm_setting+0x25a>
		break;
 8000b80:	bf00      	nop
 8000b82:	e004      	b.n	8000b8e <fsm_setting+0x25a>
		break;
 8000b84:	bf00      	nop
 8000b86:	e002      	b.n	8000b8e <fsm_setting+0x25a>
		break;
 8000b88:	bf00      	nop
 8000b8a:	e000      	b.n	8000b8e <fsm_setting+0x25a>
		break;
 8000b8c:	bf00      	nop
	}
}
 8000b8e:	bf00      	nop
 8000b90:	bd80      	pop	{r7, pc}
 8000b92:	bf00      	nop
 8000b94:	200000fc 	.word	0x200000fc
 8000b98:	40010800 	.word	0x40010800
 8000b9c:	20000110 	.word	0x20000110
 8000ba0:	20000000 	.word	0x20000000
 8000ba4:	20000108 	.word	0x20000108
 8000ba8:	20000008 	.word	0x20000008
 8000bac:	20000004 	.word	0x20000004
 8000bb0:	2000010c 	.word	0x2000010c

08000bb4 <updateClockBuffer>:
 *      Author: admin
 */
#include"led7_segment.h"
int led_buffer[4] = { 0, 0, 0, 0 };

void updateClockBuffer(int time1, int time2) {
 8000bb4:	b480      	push	{r7}
 8000bb6:	b083      	sub	sp, #12
 8000bb8:	af00      	add	r7, sp, #0
 8000bba:	6078      	str	r0, [r7, #4]
 8000bbc:	6039      	str	r1, [r7, #0]
	led_buffer[0] = time1 / 10;
 8000bbe:	687b      	ldr	r3, [r7, #4]
 8000bc0:	4a18      	ldr	r2, [pc, #96]	@ (8000c24 <updateClockBuffer+0x70>)
 8000bc2:	fb82 1203 	smull	r1, r2, r2, r3
 8000bc6:	1092      	asrs	r2, r2, #2
 8000bc8:	17db      	asrs	r3, r3, #31
 8000bca:	1ad3      	subs	r3, r2, r3
 8000bcc:	4a16      	ldr	r2, [pc, #88]	@ (8000c28 <updateClockBuffer+0x74>)
 8000bce:	6013      	str	r3, [r2, #0]
	led_buffer[1] = time1 % 10;
 8000bd0:	6879      	ldr	r1, [r7, #4]
 8000bd2:	4b14      	ldr	r3, [pc, #80]	@ (8000c24 <updateClockBuffer+0x70>)
 8000bd4:	fb83 2301 	smull	r2, r3, r3, r1
 8000bd8:	109a      	asrs	r2, r3, #2
 8000bda:	17cb      	asrs	r3, r1, #31
 8000bdc:	1ad2      	subs	r2, r2, r3
 8000bde:	4613      	mov	r3, r2
 8000be0:	009b      	lsls	r3, r3, #2
 8000be2:	4413      	add	r3, r2
 8000be4:	005b      	lsls	r3, r3, #1
 8000be6:	1aca      	subs	r2, r1, r3
 8000be8:	4b0f      	ldr	r3, [pc, #60]	@ (8000c28 <updateClockBuffer+0x74>)
 8000bea:	605a      	str	r2, [r3, #4]
	led_buffer[2] = time2 / 10;
 8000bec:	683b      	ldr	r3, [r7, #0]
 8000bee:	4a0d      	ldr	r2, [pc, #52]	@ (8000c24 <updateClockBuffer+0x70>)
 8000bf0:	fb82 1203 	smull	r1, r2, r2, r3
 8000bf4:	1092      	asrs	r2, r2, #2
 8000bf6:	17db      	asrs	r3, r3, #31
 8000bf8:	1ad3      	subs	r3, r2, r3
 8000bfa:	4a0b      	ldr	r2, [pc, #44]	@ (8000c28 <updateClockBuffer+0x74>)
 8000bfc:	6093      	str	r3, [r2, #8]
	led_buffer[3] = time2 % 10;
 8000bfe:	6839      	ldr	r1, [r7, #0]
 8000c00:	4b08      	ldr	r3, [pc, #32]	@ (8000c24 <updateClockBuffer+0x70>)
 8000c02:	fb83 2301 	smull	r2, r3, r3, r1
 8000c06:	109a      	asrs	r2, r3, #2
 8000c08:	17cb      	asrs	r3, r1, #31
 8000c0a:	1ad2      	subs	r2, r2, r3
 8000c0c:	4613      	mov	r3, r2
 8000c0e:	009b      	lsls	r3, r3, #2
 8000c10:	4413      	add	r3, r2
 8000c12:	005b      	lsls	r3, r3, #1
 8000c14:	1aca      	subs	r2, r1, r3
 8000c16:	4b04      	ldr	r3, [pc, #16]	@ (8000c28 <updateClockBuffer+0x74>)
 8000c18:	60da      	str	r2, [r3, #12]
}
 8000c1a:	bf00      	nop
 8000c1c:	370c      	adds	r7, #12
 8000c1e:	46bd      	mov	sp, r7
 8000c20:	bc80      	pop	{r7}
 8000c22:	4770      	bx	lr
 8000c24:	66666667 	.word	0x66666667
 8000c28:	2000011c 	.word	0x2000011c

08000c2c <update7SEG_1>:
void update7SEG_1(int index) {
 8000c2c:	b580      	push	{r7, lr}
 8000c2e:	b082      	sub	sp, #8
 8000c30:	af00      	add	r7, sp, #0
 8000c32:	6078      	str	r0, [r7, #4]

	switch (index) {
 8000c34:	687b      	ldr	r3, [r7, #4]
 8000c36:	2b00      	cmp	r3, #0
 8000c38:	d003      	beq.n	8000c42 <update7SEG_1+0x16>
 8000c3a:	687b      	ldr	r3, [r7, #4]
 8000c3c:	2b01      	cmp	r3, #1
 8000c3e:	d012      	beq.n	8000c66 <update7SEG_1+0x3a>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
		display7SEG_1(led_buffer[1]);
		break;
	default:
		break;
 8000c40:	e023      	b.n	8000c8a <update7SEG_1+0x5e>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, RESET);
 8000c42:	2200      	movs	r2, #0
 8000c44:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c48:	4812      	ldr	r0, [pc, #72]	@ (8000c94 <update7SEG_1+0x68>)
 8000c4a:	f001 fb6a 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, SET);
 8000c4e:	2201      	movs	r2, #1
 8000c50:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c54:	480f      	ldr	r0, [pc, #60]	@ (8000c94 <update7SEG_1+0x68>)
 8000c56:	f001 fb64 	bl	8002322 <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer[0]);
 8000c5a:	4b0f      	ldr	r3, [pc, #60]	@ (8000c98 <update7SEG_1+0x6c>)
 8000c5c:	681b      	ldr	r3, [r3, #0]
 8000c5e:	4618      	mov	r0, r3
 8000c60:	f000 f854 	bl	8000d0c <display7SEG_1>
		break;
 8000c64:	e011      	b.n	8000c8a <update7SEG_1+0x5e>
		HAL_GPIO_WritePin(EN1_GPIO_Port, EN1_Pin, RESET);
 8000c66:	2200      	movs	r2, #0
 8000c68:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8000c6c:	4809      	ldr	r0, [pc, #36]	@ (8000c94 <update7SEG_1+0x68>)
 8000c6e:	f001 fb58 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN0_GPIO_Port, EN0_Pin, SET);
 8000c72:	2201      	movs	r2, #1
 8000c74:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8000c78:	4806      	ldr	r0, [pc, #24]	@ (8000c94 <update7SEG_1+0x68>)
 8000c7a:	f001 fb52 	bl	8002322 <HAL_GPIO_WritePin>
		display7SEG_1(led_buffer[1]);
 8000c7e:	4b06      	ldr	r3, [pc, #24]	@ (8000c98 <update7SEG_1+0x6c>)
 8000c80:	685b      	ldr	r3, [r3, #4]
 8000c82:	4618      	mov	r0, r3
 8000c84:	f000 f842 	bl	8000d0c <display7SEG_1>
		break;
 8000c88:	bf00      	nop
	}
}
 8000c8a:	bf00      	nop
 8000c8c:	3708      	adds	r7, #8
 8000c8e:	46bd      	mov	sp, r7
 8000c90:	bd80      	pop	{r7, pc}
 8000c92:	bf00      	nop
 8000c94:	40010800 	.word	0x40010800
 8000c98:	2000011c 	.word	0x2000011c

08000c9c <update7SEG_2>:
void update7SEG_2(int index) {
 8000c9c:	b580      	push	{r7, lr}
 8000c9e:	b082      	sub	sp, #8
 8000ca0:	af00      	add	r7, sp, #0
 8000ca2:	6078      	str	r0, [r7, #4]

	switch (index) {
 8000ca4:	687b      	ldr	r3, [r7, #4]
 8000ca6:	2b00      	cmp	r3, #0
 8000ca8:	d003      	beq.n	8000cb2 <update7SEG_2+0x16>
 8000caa:	687b      	ldr	r3, [r7, #4]
 8000cac:	2b01      	cmp	r3, #1
 8000cae:	d012      	beq.n	8000cd6 <update7SEG_2+0x3a>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
		display7SEG_2(led_buffer[3]);
		break;
	default:
		break;
 8000cb0:	e023      	b.n	8000cfa <update7SEG_2+0x5e>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, RESET);
 8000cb2:	2200      	movs	r2, #0
 8000cb4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000cb8:	4812      	ldr	r0, [pc, #72]	@ (8000d04 <update7SEG_2+0x68>)
 8000cba:	f001 fb32 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, SET);
 8000cbe:	2201      	movs	r2, #1
 8000cc0:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cc4:	480f      	ldr	r0, [pc, #60]	@ (8000d04 <update7SEG_2+0x68>)
 8000cc6:	f001 fb2c 	bl	8002322 <HAL_GPIO_WritePin>
		display7SEG_2(led_buffer[2]);
 8000cca:	4b0f      	ldr	r3, [pc, #60]	@ (8000d08 <update7SEG_2+0x6c>)
 8000ccc:	689b      	ldr	r3, [r3, #8]
 8000cce:	4618      	mov	r0, r3
 8000cd0:	f000 f9ce 	bl	8001070 <display7SEG_2>
		break;
 8000cd4:	e011      	b.n	8000cfa <update7SEG_2+0x5e>
		HAL_GPIO_WritePin(EN3_GPIO_Port, EN3_Pin, RESET);
 8000cd6:	2200      	movs	r2, #0
 8000cd8:	f44f 4100 	mov.w	r1, #32768	@ 0x8000
 8000cdc:	4809      	ldr	r0, [pc, #36]	@ (8000d04 <update7SEG_2+0x68>)
 8000cde:	f001 fb20 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(EN2_GPIO_Port, EN2_Pin, SET);
 8000ce2:	2201      	movs	r2, #1
 8000ce4:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8000ce8:	4806      	ldr	r0, [pc, #24]	@ (8000d04 <update7SEG_2+0x68>)
 8000cea:	f001 fb1a 	bl	8002322 <HAL_GPIO_WritePin>
		display7SEG_2(led_buffer[3]);
 8000cee:	4b06      	ldr	r3, [pc, #24]	@ (8000d08 <update7SEG_2+0x6c>)
 8000cf0:	68db      	ldr	r3, [r3, #12]
 8000cf2:	4618      	mov	r0, r3
 8000cf4:	f000 f9bc 	bl	8001070 <display7SEG_2>
		break;
 8000cf8:	bf00      	nop
	}
}
 8000cfa:	bf00      	nop
 8000cfc:	3708      	adds	r7, #8
 8000cfe:	46bd      	mov	sp, r7
 8000d00:	bd80      	pop	{r7, pc}
 8000d02:	bf00      	nop
 8000d04:	40010800 	.word	0x40010800
 8000d08:	2000011c 	.word	0x2000011c

08000d0c <display7SEG_1>:
void display7SEG_1(int num) {
 8000d0c:	b580      	push	{r7, lr}
 8000d0e:	b082      	sub	sp, #8
 8000d10:	af00      	add	r7, sp, #0
 8000d12:	6078      	str	r0, [r7, #4]
	switch (num) {
 8000d14:	687b      	ldr	r3, [r7, #4]
 8000d16:	2b09      	cmp	r3, #9
 8000d18:	f200 8180 	bhi.w	800101c <display7SEG_1+0x310>
 8000d1c:	a201      	add	r2, pc, #4	@ (adr r2, 8000d24 <display7SEG_1+0x18>)
 8000d1e:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8000d22:	bf00      	nop
 8000d24:	08000d4d 	.word	0x08000d4d
 8000d28:	08000d95 	.word	0x08000d95
 8000d2c:	08000ddd 	.word	0x08000ddd
 8000d30:	08000e25 	.word	0x08000e25
 8000d34:	08000e6d 	.word	0x08000e6d
 8000d38:	08000eb5 	.word	0x08000eb5
 8000d3c:	08000efd 	.word	0x08000efd
 8000d40:	08000f45 	.word	0x08000f45
 8000d44:	08000f8d 	.word	0x08000f8d
 8000d48:	08000fd5 	.word	0x08000fd5
	case 0:
		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, RESET);
 8000d4c:	2200      	movs	r2, #0
 8000d4e:	2101      	movs	r1, #1
 8000d50:	48c6      	ldr	r0, [pc, #792]	@ (800106c <display7SEG_1+0x360>)
 8000d52:	f001 fae6 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, RESET);
 8000d56:	2200      	movs	r2, #0
 8000d58:	2102      	movs	r1, #2
 8000d5a:	48c4      	ldr	r0, [pc, #784]	@ (800106c <display7SEG_1+0x360>)
 8000d5c:	f001 fae1 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000d60:	2200      	movs	r2, #0
 8000d62:	2104      	movs	r1, #4
 8000d64:	48c1      	ldr	r0, [pc, #772]	@ (800106c <display7SEG_1+0x360>)
 8000d66:	f001 fadc 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, RESET);
 8000d6a:	2200      	movs	r2, #0
 8000d6c:	2108      	movs	r1, #8
 8000d6e:	48bf      	ldr	r0, [pc, #764]	@ (800106c <display7SEG_1+0x360>)
 8000d70:	f001 fad7 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, RESET);
 8000d74:	2200      	movs	r2, #0
 8000d76:	2110      	movs	r1, #16
 8000d78:	48bc      	ldr	r0, [pc, #752]	@ (800106c <display7SEG_1+0x360>)
 8000d7a:	f001 fad2 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, RESET);
 8000d7e:	2200      	movs	r2, #0
 8000d80:	2120      	movs	r1, #32
 8000d82:	48ba      	ldr	r0, [pc, #744]	@ (800106c <display7SEG_1+0x360>)
 8000d84:	f001 facd 	bl	8002322 <HAL_GPIO_WritePin>
		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, SET);
 8000d88:	2201      	movs	r2, #1
 8000d8a:	2140      	movs	r1, #64	@ 0x40
 8000d8c:	48b7      	ldr	r0, [pc, #732]	@ (800106c <display7SEG_1+0x360>)
 8000d8e:	f001 fac8 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000d92:	e167      	b.n	8001064 <display7SEG_1+0x358>

	case 1:

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, SET);
 8000d94:	2201      	movs	r2, #1
 8000d96:	2101      	movs	r1, #1
 8000d98:	48b4      	ldr	r0, [pc, #720]	@ (800106c <display7SEG_1+0x360>)
 8000d9a:	f001 fac2 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, SET);
 8000d9e:	2201      	movs	r2, #1
 8000da0:	2108      	movs	r1, #8
 8000da2:	48b2      	ldr	r0, [pc, #712]	@ (800106c <display7SEG_1+0x360>)
 8000da4:	f001 fabd 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, SET);
 8000da8:	2201      	movs	r2, #1
 8000daa:	2110      	movs	r1, #16
 8000dac:	48af      	ldr	r0, [pc, #700]	@ (800106c <display7SEG_1+0x360>)
 8000dae:	f001 fab8 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, SET);
 8000db2:	2201      	movs	r2, #1
 8000db4:	2120      	movs	r1, #32
 8000db6:	48ad      	ldr	r0, [pc, #692]	@ (800106c <display7SEG_1+0x360>)
 8000db8:	f001 fab3 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, SET);
 8000dbc:	2201      	movs	r2, #1
 8000dbe:	2140      	movs	r1, #64	@ 0x40
 8000dc0:	48aa      	ldr	r0, [pc, #680]	@ (800106c <display7SEG_1+0x360>)
 8000dc2:	f001 faae 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, RESET);
 8000dc6:	2200      	movs	r2, #0
 8000dc8:	2102      	movs	r1, #2
 8000dca:	48a8      	ldr	r0, [pc, #672]	@ (800106c <display7SEG_1+0x360>)
 8000dcc:	f001 faa9 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000dd0:	2200      	movs	r2, #0
 8000dd2:	2104      	movs	r1, #4
 8000dd4:	48a5      	ldr	r0, [pc, #660]	@ (800106c <display7SEG_1+0x360>)
 8000dd6:	f001 faa4 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000dda:	e143      	b.n	8001064 <display7SEG_1+0x358>

	case 2:

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, SET);
 8000ddc:	2201      	movs	r2, #1
 8000dde:	2104      	movs	r1, #4
 8000de0:	48a2      	ldr	r0, [pc, #648]	@ (800106c <display7SEG_1+0x360>)
 8000de2:	f001 fa9e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, SET);
 8000de6:	2201      	movs	r2, #1
 8000de8:	2120      	movs	r1, #32
 8000dea:	48a0      	ldr	r0, [pc, #640]	@ (800106c <display7SEG_1+0x360>)
 8000dec:	f001 fa99 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, RESET);
 8000df0:	2200      	movs	r2, #0
 8000df2:	2101      	movs	r1, #1
 8000df4:	489d      	ldr	r0, [pc, #628]	@ (800106c <display7SEG_1+0x360>)
 8000df6:	f001 fa94 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, RESET);
 8000dfa:	2200      	movs	r2, #0
 8000dfc:	2102      	movs	r1, #2
 8000dfe:	489b      	ldr	r0, [pc, #620]	@ (800106c <display7SEG_1+0x360>)
 8000e00:	f001 fa8f 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, RESET);
 8000e04:	2200      	movs	r2, #0
 8000e06:	2108      	movs	r1, #8
 8000e08:	4898      	ldr	r0, [pc, #608]	@ (800106c <display7SEG_1+0x360>)
 8000e0a:	f001 fa8a 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, RESET);
 8000e0e:	2200      	movs	r2, #0
 8000e10:	2110      	movs	r1, #16
 8000e12:	4896      	ldr	r0, [pc, #600]	@ (800106c <display7SEG_1+0x360>)
 8000e14:	f001 fa85 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, RESET);
 8000e18:	2200      	movs	r2, #0
 8000e1a:	2140      	movs	r1, #64	@ 0x40
 8000e1c:	4893      	ldr	r0, [pc, #588]	@ (800106c <display7SEG_1+0x360>)
 8000e1e:	f001 fa80 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000e22:	e11f      	b.n	8001064 <display7SEG_1+0x358>

	case 3:

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, SET);
 8000e24:	2201      	movs	r2, #1
 8000e26:	2110      	movs	r1, #16
 8000e28:	4890      	ldr	r0, [pc, #576]	@ (800106c <display7SEG_1+0x360>)
 8000e2a:	f001 fa7a 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, SET);
 8000e2e:	2201      	movs	r2, #1
 8000e30:	2120      	movs	r1, #32
 8000e32:	488e      	ldr	r0, [pc, #568]	@ (800106c <display7SEG_1+0x360>)
 8000e34:	f001 fa75 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000e38:	2200      	movs	r2, #0
 8000e3a:	2104      	movs	r1, #4
 8000e3c:	488b      	ldr	r0, [pc, #556]	@ (800106c <display7SEG_1+0x360>)
 8000e3e:	f001 fa70 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, RESET);
 8000e42:	2200      	movs	r2, #0
 8000e44:	2101      	movs	r1, #1
 8000e46:	4889      	ldr	r0, [pc, #548]	@ (800106c <display7SEG_1+0x360>)
 8000e48:	f001 fa6b 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, RESET);
 8000e4c:	2200      	movs	r2, #0
 8000e4e:	2102      	movs	r1, #2
 8000e50:	4886      	ldr	r0, [pc, #536]	@ (800106c <display7SEG_1+0x360>)
 8000e52:	f001 fa66 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, RESET);
 8000e56:	2200      	movs	r2, #0
 8000e58:	2108      	movs	r1, #8
 8000e5a:	4884      	ldr	r0, [pc, #528]	@ (800106c <display7SEG_1+0x360>)
 8000e5c:	f001 fa61 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, RESET);
 8000e60:	2200      	movs	r2, #0
 8000e62:	2140      	movs	r1, #64	@ 0x40
 8000e64:	4881      	ldr	r0, [pc, #516]	@ (800106c <display7SEG_1+0x360>)
 8000e66:	f001 fa5c 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000e6a:	e0fb      	b.n	8001064 <display7SEG_1+0x358>

	case 4:

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, RESET);
 8000e6c:	2200      	movs	r2, #0
 8000e6e:	2120      	movs	r1, #32
 8000e70:	487e      	ldr	r0, [pc, #504]	@ (800106c <display7SEG_1+0x360>)
 8000e72:	f001 fa56 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, RESET);
 8000e76:	2200      	movs	r2, #0
 8000e78:	2140      	movs	r1, #64	@ 0x40
 8000e7a:	487c      	ldr	r0, [pc, #496]	@ (800106c <display7SEG_1+0x360>)
 8000e7c:	f001 fa51 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, RESET);
 8000e80:	2200      	movs	r2, #0
 8000e82:	2102      	movs	r1, #2
 8000e84:	4879      	ldr	r0, [pc, #484]	@ (800106c <display7SEG_1+0x360>)
 8000e86:	f001 fa4c 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000e8a:	2200      	movs	r2, #0
 8000e8c:	2104      	movs	r1, #4
 8000e8e:	4877      	ldr	r0, [pc, #476]	@ (800106c <display7SEG_1+0x360>)
 8000e90:	f001 fa47 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, SET);
 8000e94:	2201      	movs	r2, #1
 8000e96:	2101      	movs	r1, #1
 8000e98:	4874      	ldr	r0, [pc, #464]	@ (800106c <display7SEG_1+0x360>)
 8000e9a:	f001 fa42 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, SET);
 8000e9e:	2201      	movs	r2, #1
 8000ea0:	2108      	movs	r1, #8
 8000ea2:	4872      	ldr	r0, [pc, #456]	@ (800106c <display7SEG_1+0x360>)
 8000ea4:	f001 fa3d 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, SET);
 8000ea8:	2201      	movs	r2, #1
 8000eaa:	2110      	movs	r1, #16
 8000eac:	486f      	ldr	r0, [pc, #444]	@ (800106c <display7SEG_1+0x360>)
 8000eae:	f001 fa38 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000eb2:	e0d7      	b.n	8001064 <display7SEG_1+0x358>

	case 5:

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, RESET);
 8000eb4:	2200      	movs	r2, #0
 8000eb6:	2101      	movs	r1, #1
 8000eb8:	486c      	ldr	r0, [pc, #432]	@ (800106c <display7SEG_1+0x360>)
 8000eba:	f001 fa32 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, RESET);
 8000ebe:	2200      	movs	r2, #0
 8000ec0:	2108      	movs	r1, #8
 8000ec2:	486a      	ldr	r0, [pc, #424]	@ (800106c <display7SEG_1+0x360>)
 8000ec4:	f001 fa2d 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, RESET);
 8000ec8:	2200      	movs	r2, #0
 8000eca:	2120      	movs	r1, #32
 8000ecc:	4867      	ldr	r0, [pc, #412]	@ (800106c <display7SEG_1+0x360>)
 8000ece:	f001 fa28 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, RESET);
 8000ed2:	2200      	movs	r2, #0
 8000ed4:	2140      	movs	r1, #64	@ 0x40
 8000ed6:	4865      	ldr	r0, [pc, #404]	@ (800106c <display7SEG_1+0x360>)
 8000ed8:	f001 fa23 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000edc:	2200      	movs	r2, #0
 8000ede:	2104      	movs	r1, #4
 8000ee0:	4862      	ldr	r0, [pc, #392]	@ (800106c <display7SEG_1+0x360>)
 8000ee2:	f001 fa1e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, SET);
 8000ee6:	2201      	movs	r2, #1
 8000ee8:	2102      	movs	r1, #2
 8000eea:	4860      	ldr	r0, [pc, #384]	@ (800106c <display7SEG_1+0x360>)
 8000eec:	f001 fa19 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, SET);
 8000ef0:	2201      	movs	r2, #1
 8000ef2:	2110      	movs	r1, #16
 8000ef4:	485d      	ldr	r0, [pc, #372]	@ (800106c <display7SEG_1+0x360>)
 8000ef6:	f001 fa14 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000efa:	e0b3      	b.n	8001064 <display7SEG_1+0x358>

	case 6:

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, RESET);
 8000efc:	2200      	movs	r2, #0
 8000efe:	2110      	movs	r1, #16
 8000f00:	485a      	ldr	r0, [pc, #360]	@ (800106c <display7SEG_1+0x360>)
 8000f02:	f001 fa0e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, RESET);
 8000f06:	2200      	movs	r2, #0
 8000f08:	2101      	movs	r1, #1
 8000f0a:	4858      	ldr	r0, [pc, #352]	@ (800106c <display7SEG_1+0x360>)
 8000f0c:	f001 fa09 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, RESET);
 8000f10:	2200      	movs	r2, #0
 8000f12:	2108      	movs	r1, #8
 8000f14:	4855      	ldr	r0, [pc, #340]	@ (800106c <display7SEG_1+0x360>)
 8000f16:	f001 fa04 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, RESET);
 8000f1a:	2200      	movs	r2, #0
 8000f1c:	2120      	movs	r1, #32
 8000f1e:	4853      	ldr	r0, [pc, #332]	@ (800106c <display7SEG_1+0x360>)
 8000f20:	f001 f9ff 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, RESET);
 8000f24:	2200      	movs	r2, #0
 8000f26:	2140      	movs	r1, #64	@ 0x40
 8000f28:	4850      	ldr	r0, [pc, #320]	@ (800106c <display7SEG_1+0x360>)
 8000f2a:	f001 f9fa 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000f2e:	2200      	movs	r2, #0
 8000f30:	2104      	movs	r1, #4
 8000f32:	484e      	ldr	r0, [pc, #312]	@ (800106c <display7SEG_1+0x360>)
 8000f34:	f001 f9f5 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, SET);
 8000f38:	2201      	movs	r2, #1
 8000f3a:	2102      	movs	r1, #2
 8000f3c:	484b      	ldr	r0, [pc, #300]	@ (800106c <display7SEG_1+0x360>)
 8000f3e:	f001 f9f0 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000f42:	e08f      	b.n	8001064 <display7SEG_1+0x358>

	case 7:

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, SET);
 8000f44:	2201      	movs	r2, #1
 8000f46:	2110      	movs	r1, #16
 8000f48:	4848      	ldr	r0, [pc, #288]	@ (800106c <display7SEG_1+0x360>)
 8000f4a:	f001 f9ea 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, SET);
 8000f4e:	2201      	movs	r2, #1
 8000f50:	2120      	movs	r1, #32
 8000f52:	4846      	ldr	r0, [pc, #280]	@ (800106c <display7SEG_1+0x360>)
 8000f54:	f001 f9e5 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, SET);
 8000f58:	2201      	movs	r2, #1
 8000f5a:	2108      	movs	r1, #8
 8000f5c:	4843      	ldr	r0, [pc, #268]	@ (800106c <display7SEG_1+0x360>)
 8000f5e:	f001 f9e0 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, SET);
 8000f62:	2201      	movs	r2, #1
 8000f64:	2140      	movs	r1, #64	@ 0x40
 8000f66:	4841      	ldr	r0, [pc, #260]	@ (800106c <display7SEG_1+0x360>)
 8000f68:	f001 f9db 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, RESET);
 8000f6c:	2200      	movs	r2, #0
 8000f6e:	2102      	movs	r1, #2
 8000f70:	483e      	ldr	r0, [pc, #248]	@ (800106c <display7SEG_1+0x360>)
 8000f72:	f001 f9d6 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, RESET);
 8000f76:	2200      	movs	r2, #0
 8000f78:	2101      	movs	r1, #1
 8000f7a:	483c      	ldr	r0, [pc, #240]	@ (800106c <display7SEG_1+0x360>)
 8000f7c:	f001 f9d1 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000f80:	2200      	movs	r2, #0
 8000f82:	2104      	movs	r1, #4
 8000f84:	4839      	ldr	r0, [pc, #228]	@ (800106c <display7SEG_1+0x360>)
 8000f86:	f001 f9cc 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000f8a:	e06b      	b.n	8001064 <display7SEG_1+0x358>

	case 8:

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, RESET);
 8000f8c:	2200      	movs	r2, #0
 8000f8e:	2110      	movs	r1, #16
 8000f90:	4836      	ldr	r0, [pc, #216]	@ (800106c <display7SEG_1+0x360>)
 8000f92:	f001 f9c6 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, RESET);
 8000f96:	2200      	movs	r2, #0
 8000f98:	2120      	movs	r1, #32
 8000f9a:	4834      	ldr	r0, [pc, #208]	@ (800106c <display7SEG_1+0x360>)
 8000f9c:	f001 f9c1 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, RESET);
 8000fa0:	2200      	movs	r2, #0
 8000fa2:	2108      	movs	r1, #8
 8000fa4:	4831      	ldr	r0, [pc, #196]	@ (800106c <display7SEG_1+0x360>)
 8000fa6:	f001 f9bc 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, RESET);
 8000faa:	2200      	movs	r2, #0
 8000fac:	2140      	movs	r1, #64	@ 0x40
 8000fae:	482f      	ldr	r0, [pc, #188]	@ (800106c <display7SEG_1+0x360>)
 8000fb0:	f001 f9b7 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, RESET);
 8000fb4:	2200      	movs	r2, #0
 8000fb6:	2101      	movs	r1, #1
 8000fb8:	482c      	ldr	r0, [pc, #176]	@ (800106c <display7SEG_1+0x360>)
 8000fba:	f001 f9b2 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, RESET);
 8000fbe:	2200      	movs	r2, #0
 8000fc0:	2102      	movs	r1, #2
 8000fc2:	482a      	ldr	r0, [pc, #168]	@ (800106c <display7SEG_1+0x360>)
 8000fc4:	f001 f9ad 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000fc8:	2200      	movs	r2, #0
 8000fca:	2104      	movs	r1, #4
 8000fcc:	4827      	ldr	r0, [pc, #156]	@ (800106c <display7SEG_1+0x360>)
 8000fce:	f001 f9a8 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8000fd2:	e047      	b.n	8001064 <display7SEG_1+0x358>

	case 9:

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, SET);
 8000fd4:	2201      	movs	r2, #1
 8000fd6:	2110      	movs	r1, #16
 8000fd8:	4824      	ldr	r0, [pc, #144]	@ (800106c <display7SEG_1+0x360>)
 8000fda:	f001 f9a2 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, RESET);
 8000fde:	2200      	movs	r2, #0
 8000fe0:	2101      	movs	r1, #1
 8000fe2:	4822      	ldr	r0, [pc, #136]	@ (800106c <display7SEG_1+0x360>)
 8000fe4:	f001 f99d 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, RESET);
 8000fe8:	2200      	movs	r2, #0
 8000fea:	2102      	movs	r1, #2
 8000fec:	481f      	ldr	r0, [pc, #124]	@ (800106c <display7SEG_1+0x360>)
 8000fee:	f001 f998 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, RESET);
 8000ff2:	2200      	movs	r2, #0
 8000ff4:	2104      	movs	r1, #4
 8000ff6:	481d      	ldr	r0, [pc, #116]	@ (800106c <display7SEG_1+0x360>)
 8000ff8:	f001 f993 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, RESET);
 8000ffc:	2200      	movs	r2, #0
 8000ffe:	2108      	movs	r1, #8
 8001000:	481a      	ldr	r0, [pc, #104]	@ (800106c <display7SEG_1+0x360>)
 8001002:	f001 f98e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, RESET);
 8001006:	2200      	movs	r2, #0
 8001008:	2140      	movs	r1, #64	@ 0x40
 800100a:	4818      	ldr	r0, [pc, #96]	@ (800106c <display7SEG_1+0x360>)
 800100c:	f001 f989 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, RESET);
 8001010:	2200      	movs	r2, #0
 8001012:	2120      	movs	r1, #32
 8001014:	4815      	ldr	r0, [pc, #84]	@ (800106c <display7SEG_1+0x360>)
 8001016:	f001 f984 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 800101a:	e023      	b.n	8001064 <display7SEG_1+0x358>

	default:

		HAL_GPIO_WritePin(SEG0_1_GPIO_Port, SEG0_1_Pin, SET);
 800101c:	2201      	movs	r2, #1
 800101e:	2101      	movs	r1, #1
 8001020:	4812      	ldr	r0, [pc, #72]	@ (800106c <display7SEG_1+0x360>)
 8001022:	f001 f97e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_2_GPIO_Port, SEG0_2_Pin, SET);
 8001026:	2201      	movs	r2, #1
 8001028:	2102      	movs	r1, #2
 800102a:	4810      	ldr	r0, [pc, #64]	@ (800106c <display7SEG_1+0x360>)
 800102c:	f001 f979 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_3_GPIO_Port, SEG0_3_Pin, SET);
 8001030:	2201      	movs	r2, #1
 8001032:	2104      	movs	r1, #4
 8001034:	480d      	ldr	r0, [pc, #52]	@ (800106c <display7SEG_1+0x360>)
 8001036:	f001 f974 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_4_GPIO_Port, SEG0_4_Pin, SET);
 800103a:	2201      	movs	r2, #1
 800103c:	2108      	movs	r1, #8
 800103e:	480b      	ldr	r0, [pc, #44]	@ (800106c <display7SEG_1+0x360>)
 8001040:	f001 f96f 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_5_GPIO_Port, SEG0_5_Pin, SET);
 8001044:	2201      	movs	r2, #1
 8001046:	2110      	movs	r1, #16
 8001048:	4808      	ldr	r0, [pc, #32]	@ (800106c <display7SEG_1+0x360>)
 800104a:	f001 f96a 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_6_GPIO_Port, SEG0_6_Pin, SET);
 800104e:	2201      	movs	r2, #1
 8001050:	2120      	movs	r1, #32
 8001052:	4806      	ldr	r0, [pc, #24]	@ (800106c <display7SEG_1+0x360>)
 8001054:	f001 f965 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG0_7_GPIO_Port, SEG0_7_Pin, SET);
 8001058:	2201      	movs	r2, #1
 800105a:	2140      	movs	r1, #64	@ 0x40
 800105c:	4803      	ldr	r0, [pc, #12]	@ (800106c <display7SEG_1+0x360>)
 800105e:	f001 f960 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8001062:	bf00      	nop
	}

}
 8001064:	bf00      	nop
 8001066:	3708      	adds	r7, #8
 8001068:	46bd      	mov	sp, r7
 800106a:	bd80      	pop	{r7, pc}
 800106c:	40010c00 	.word	0x40010c00

08001070 <display7SEG_2>:
void display7SEG_2(int num) {
 8001070:	b580      	push	{r7, lr}
 8001072:	b082      	sub	sp, #8
 8001074:	af00      	add	r7, sp, #0
 8001076:	6078      	str	r0, [r7, #4]
	switch (num) {
 8001078:	687b      	ldr	r3, [r7, #4]
 800107a:	2b09      	cmp	r3, #9
 800107c:	f200 81be 	bhi.w	80013fc <display7SEG_2+0x38c>
 8001080:	a201      	add	r2, pc, #4	@ (adr r2, 8001088 <display7SEG_2+0x18>)
 8001082:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8001086:	bf00      	nop
 8001088:	080010b1 	.word	0x080010b1
 800108c:	08001105 	.word	0x08001105
 8001090:	08001159 	.word	0x08001159
 8001094:	080011ad 	.word	0x080011ad
 8001098:	08001201 	.word	0x08001201
 800109c:	08001255 	.word	0x08001255
 80010a0:	080012a9 	.word	0x080012a9
 80010a4:	080012fd 	.word	0x080012fd
 80010a8:	08001351 	.word	0x08001351
 80010ac:	080013a5 	.word	0x080013a5

	case 0:

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80010b0:	2200      	movs	r2, #0
 80010b2:	2180      	movs	r1, #128	@ 0x80
 80010b4:	48d0      	ldr	r0, [pc, #832]	@ (80013f8 <display7SEG_2+0x388>)
 80010b6:	f001 f934 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80010ba:	2200      	movs	r2, #0
 80010bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80010c0:	48cd      	ldr	r0, [pc, #820]	@ (80013f8 <display7SEG_2+0x388>)
 80010c2:	f001 f92e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80010c6:	2200      	movs	r2, #0
 80010c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80010cc:	48ca      	ldr	r0, [pc, #808]	@ (80013f8 <display7SEG_2+0x388>)
 80010ce:	f001 f928 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 80010d2:	2200      	movs	r2, #0
 80010d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80010d8:	48c7      	ldr	r0, [pc, #796]	@ (80013f8 <display7SEG_2+0x388>)
 80010da:	f001 f922 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80010de:	2200      	movs	r2, #0
 80010e0:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80010e4:	48c4      	ldr	r0, [pc, #784]	@ (80013f8 <display7SEG_2+0x388>)
 80010e6:	f001 f91c 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80010ea:	2200      	movs	r2, #0
 80010ec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80010f0:	48c1      	ldr	r0, [pc, #772]	@ (80013f8 <display7SEG_2+0x388>)
 80010f2:	f001 f916 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, SET);
 80010f6:	2201      	movs	r2, #1
 80010f8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80010fc:	48be      	ldr	r0, [pc, #760]	@ (80013f8 <display7SEG_2+0x388>)
 80010fe:	f001 f910 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8001102:	e1a5      	b.n	8001450 <display7SEG_2+0x3e0>

	case 1:

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 8001104:	2201      	movs	r2, #1
 8001106:	2180      	movs	r1, #128	@ 0x80
 8001108:	48bb      	ldr	r0, [pc, #748]	@ (80013f8 <display7SEG_2+0x388>)
 800110a:	f001 f90a 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 800110e:	2201      	movs	r2, #1
 8001110:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001114:	48b8      	ldr	r0, [pc, #736]	@ (80013f8 <display7SEG_2+0x388>)
 8001116:	f001 f904 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 800111a:	2201      	movs	r2, #1
 800111c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001120:	48b5      	ldr	r0, [pc, #724]	@ (80013f8 <display7SEG_2+0x388>)
 8001122:	f001 f8fe 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 8001126:	2201      	movs	r2, #1
 8001128:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800112c:	48b2      	ldr	r0, [pc, #712]	@ (80013f8 <display7SEG_2+0x388>)
 800112e:	f001 f8f8 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, SET);
 8001132:	2201      	movs	r2, #1
 8001134:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001138:	48af      	ldr	r0, [pc, #700]	@ (80013f8 <display7SEG_2+0x388>)
 800113a:	f001 f8f2 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800113e:	2200      	movs	r2, #0
 8001140:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001144:	48ac      	ldr	r0, [pc, #688]	@ (80013f8 <display7SEG_2+0x388>)
 8001146:	f001 f8ec 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 800114a:	2200      	movs	r2, #0
 800114c:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001150:	48a9      	ldr	r0, [pc, #676]	@ (80013f8 <display7SEG_2+0x388>)
 8001152:	f001 f8e6 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8001156:	e17b      	b.n	8001450 <display7SEG_2+0x3e0>

	case 2:

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 8001158:	2201      	movs	r2, #1
 800115a:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800115e:	48a6      	ldr	r0, [pc, #664]	@ (80013f8 <display7SEG_2+0x388>)
 8001160:	f001 f8df 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 8001164:	2201      	movs	r2, #1
 8001166:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800116a:	48a3      	ldr	r0, [pc, #652]	@ (80013f8 <display7SEG_2+0x388>)
 800116c:	f001 f8d9 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001170:	2200      	movs	r2, #0
 8001172:	2180      	movs	r1, #128	@ 0x80
 8001174:	48a0      	ldr	r0, [pc, #640]	@ (80013f8 <display7SEG_2+0x388>)
 8001176:	f001 f8d4 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800117a:	2200      	movs	r2, #0
 800117c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001180:	489d      	ldr	r0, [pc, #628]	@ (80013f8 <display7SEG_2+0x388>)
 8001182:	f001 f8ce 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 8001186:	2200      	movs	r2, #0
 8001188:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800118c:	489a      	ldr	r0, [pc, #616]	@ (80013f8 <display7SEG_2+0x388>)
 800118e:	f001 f8c8 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 8001192:	2200      	movs	r2, #0
 8001194:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001198:	4897      	ldr	r0, [pc, #604]	@ (80013f8 <display7SEG_2+0x388>)
 800119a:	f001 f8c2 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, RESET);
 800119e:	2200      	movs	r2, #0
 80011a0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011a4:	4894      	ldr	r0, [pc, #592]	@ (80013f8 <display7SEG_2+0x388>)
 80011a6:	f001 f8bc 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 80011aa:	e151      	b.n	8001450 <display7SEG_2+0x3e0>

	case 3:

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80011ac:	2201      	movs	r2, #1
 80011ae:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80011b2:	4891      	ldr	r0, [pc, #580]	@ (80013f8 <display7SEG_2+0x388>)
 80011b4:	f001 f8b5 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 80011b8:	2201      	movs	r2, #1
 80011ba:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80011be:	488e      	ldr	r0, [pc, #568]	@ (80013f8 <display7SEG_2+0x388>)
 80011c0:	f001 f8af 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80011c4:	2200      	movs	r2, #0
 80011c6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80011ca:	488b      	ldr	r0, [pc, #556]	@ (80013f8 <display7SEG_2+0x388>)
 80011cc:	f001 f8a9 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80011d0:	2200      	movs	r2, #0
 80011d2:	2180      	movs	r1, #128	@ 0x80
 80011d4:	4888      	ldr	r0, [pc, #544]	@ (80013f8 <display7SEG_2+0x388>)
 80011d6:	f001 f8a4 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80011da:	2200      	movs	r2, #0
 80011dc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80011e0:	4885      	ldr	r0, [pc, #532]	@ (80013f8 <display7SEG_2+0x388>)
 80011e2:	f001 f89e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 80011e6:	2200      	movs	r2, #0
 80011e8:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80011ec:	4882      	ldr	r0, [pc, #520]	@ (80013f8 <display7SEG_2+0x388>)
 80011ee:	f001 f898 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, RESET);
 80011f2:	2200      	movs	r2, #0
 80011f4:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80011f8:	487f      	ldr	r0, [pc, #508]	@ (80013f8 <display7SEG_2+0x388>)
 80011fa:	f001 f892 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 80011fe:	e127      	b.n	8001450 <display7SEG_2+0x3e0>

	case 4:

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 8001200:	2200      	movs	r2, #0
 8001202:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001206:	487c      	ldr	r0, [pc, #496]	@ (80013f8 <display7SEG_2+0x388>)
 8001208:	f001 f88b 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, RESET);
 800120c:	2200      	movs	r2, #0
 800120e:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001212:	4879      	ldr	r0, [pc, #484]	@ (80013f8 <display7SEG_2+0x388>)
 8001214:	f001 f885 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 8001218:	2200      	movs	r2, #0
 800121a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800121e:	4876      	ldr	r0, [pc, #472]	@ (80013f8 <display7SEG_2+0x388>)
 8001220:	f001 f87f 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001224:	2200      	movs	r2, #0
 8001226:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800122a:	4873      	ldr	r0, [pc, #460]	@ (80013f8 <display7SEG_2+0x388>)
 800122c:	f001 f879 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 8001230:	2201      	movs	r2, #1
 8001232:	2180      	movs	r1, #128	@ 0x80
 8001234:	4870      	ldr	r0, [pc, #448]	@ (80013f8 <display7SEG_2+0x388>)
 8001236:	f001 f874 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 800123a:	2201      	movs	r2, #1
 800123c:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001240:	486d      	ldr	r0, [pc, #436]	@ (80013f8 <display7SEG_2+0x388>)
 8001242:	f001 f86e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 8001246:	2201      	movs	r2, #1
 8001248:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 800124c:	486a      	ldr	r0, [pc, #424]	@ (80013f8 <display7SEG_2+0x388>)
 800124e:	f001 f868 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 8001252:	e0fd      	b.n	8001450 <display7SEG_2+0x3e0>

	case 5:

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001254:	2200      	movs	r2, #0
 8001256:	2180      	movs	r1, #128	@ 0x80
 8001258:	4867      	ldr	r0, [pc, #412]	@ (80013f8 <display7SEG_2+0x388>)
 800125a:	f001 f862 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 800125e:	2200      	movs	r2, #0
 8001260:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001264:	4864      	ldr	r0, [pc, #400]	@ (80013f8 <display7SEG_2+0x388>)
 8001266:	f001 f85c 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800126a:	2200      	movs	r2, #0
 800126c:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001270:	4861      	ldr	r0, [pc, #388]	@ (80013f8 <display7SEG_2+0x388>)
 8001272:	f001 f856 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, RESET);
 8001276:	2200      	movs	r2, #0
 8001278:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800127c:	485e      	ldr	r0, [pc, #376]	@ (80013f8 <display7SEG_2+0x388>)
 800127e:	f001 f850 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001282:	2200      	movs	r2, #0
 8001284:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001288:	485b      	ldr	r0, [pc, #364]	@ (80013f8 <display7SEG_2+0x388>)
 800128a:	f001 f84a 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, SET);
 800128e:	2201      	movs	r2, #1
 8001290:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001294:	4858      	ldr	r0, [pc, #352]	@ (80013f8 <display7SEG_2+0x388>)
 8001296:	f001 f844 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 800129a:	2201      	movs	r2, #1
 800129c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012a0:	4855      	ldr	r0, [pc, #340]	@ (80013f8 <display7SEG_2+0x388>)
 80012a2:	f001 f83e 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 80012a6:	e0d3      	b.n	8001450 <display7SEG_2+0x3e0>

	case 6:

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 80012a8:	2200      	movs	r2, #0
 80012aa:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80012ae:	4852      	ldr	r0, [pc, #328]	@ (80013f8 <display7SEG_2+0x388>)
 80012b0:	f001 f837 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80012b4:	2200      	movs	r2, #0
 80012b6:	2180      	movs	r1, #128	@ 0x80
 80012b8:	484f      	ldr	r0, [pc, #316]	@ (80013f8 <display7SEG_2+0x388>)
 80012ba:	f001 f832 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 80012be:	2200      	movs	r2, #0
 80012c0:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80012c4:	484c      	ldr	r0, [pc, #304]	@ (80013f8 <display7SEG_2+0x388>)
 80012c6:	f001 f82c 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80012ca:	2200      	movs	r2, #0
 80012cc:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80012d0:	4849      	ldr	r0, [pc, #292]	@ (80013f8 <display7SEG_2+0x388>)
 80012d2:	f001 f826 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, RESET);
 80012d6:	2200      	movs	r2, #0
 80012d8:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80012dc:	4846      	ldr	r0, [pc, #280]	@ (80013f8 <display7SEG_2+0x388>)
 80012de:	f001 f820 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80012e2:	2200      	movs	r2, #0
 80012e4:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80012e8:	4843      	ldr	r0, [pc, #268]	@ (80013f8 <display7SEG_2+0x388>)
 80012ea:	f001 f81a 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, SET);
 80012ee:	2201      	movs	r2, #1
 80012f0:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80012f4:	4840      	ldr	r0, [pc, #256]	@ (80013f8 <display7SEG_2+0x388>)
 80012f6:	f001 f814 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 80012fa:	e0a9      	b.n	8001450 <display7SEG_2+0x3e0>

	case 7:

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80012fc:	2201      	movs	r2, #1
 80012fe:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001302:	483d      	ldr	r0, [pc, #244]	@ (80013f8 <display7SEG_2+0x388>)
 8001304:	f001 f80d 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 8001308:	2201      	movs	r2, #1
 800130a:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800130e:	483a      	ldr	r0, [pc, #232]	@ (80013f8 <display7SEG_2+0x388>)
 8001310:	f001 f807 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 8001314:	2201      	movs	r2, #1
 8001316:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800131a:	4837      	ldr	r0, [pc, #220]	@ (80013f8 <display7SEG_2+0x388>)
 800131c:	f001 f801 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, SET);
 8001320:	2201      	movs	r2, #1
 8001322:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001326:	4834      	ldr	r0, [pc, #208]	@ (80013f8 <display7SEG_2+0x388>)
 8001328:	f000 fffb 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800132c:	2200      	movs	r2, #0
 800132e:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001332:	4831      	ldr	r0, [pc, #196]	@ (80013f8 <display7SEG_2+0x388>)
 8001334:	f000 fff5 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001338:	2200      	movs	r2, #0
 800133a:	2180      	movs	r1, #128	@ 0x80
 800133c:	482e      	ldr	r0, [pc, #184]	@ (80013f8 <display7SEG_2+0x388>)
 800133e:	f000 fff0 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001342:	2200      	movs	r2, #0
 8001344:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001348:	482b      	ldr	r0, [pc, #172]	@ (80013f8 <display7SEG_2+0x388>)
 800134a:	f000 ffea 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 800134e:	e07f      	b.n	8001450 <display7SEG_2+0x3e0>

	case 8:

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, RESET);
 8001350:	2200      	movs	r2, #0
 8001352:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001356:	4828      	ldr	r0, [pc, #160]	@ (80013f8 <display7SEG_2+0x388>)
 8001358:	f000 ffe3 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 800135c:	2200      	movs	r2, #0
 800135e:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 8001362:	4825      	ldr	r0, [pc, #148]	@ (80013f8 <display7SEG_2+0x388>)
 8001364:	f000 ffdd 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 8001368:	2200      	movs	r2, #0
 800136a:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 800136e:	4822      	ldr	r0, [pc, #136]	@ (80013f8 <display7SEG_2+0x388>)
 8001370:	f000 ffd7 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, RESET);
 8001374:	2200      	movs	r2, #0
 8001376:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 800137a:	481f      	ldr	r0, [pc, #124]	@ (80013f8 <display7SEG_2+0x388>)
 800137c:	f000 ffd1 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 8001380:	2200      	movs	r2, #0
 8001382:	2180      	movs	r1, #128	@ 0x80
 8001384:	481c      	ldr	r0, [pc, #112]	@ (80013f8 <display7SEG_2+0x388>)
 8001386:	f000 ffcc 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 800138a:	2200      	movs	r2, #0
 800138c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001390:	4819      	ldr	r0, [pc, #100]	@ (80013f8 <display7SEG_2+0x388>)
 8001392:	f000 ffc6 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 8001396:	2200      	movs	r2, #0
 8001398:	f44f 7100 	mov.w	r1, #512	@ 0x200
 800139c:	4816      	ldr	r0, [pc, #88]	@ (80013f8 <display7SEG_2+0x388>)
 800139e:	f000 ffc0 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 80013a2:	e055      	b.n	8001450 <display7SEG_2+0x3e0>

	case 9:

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 80013a4:	2201      	movs	r2, #1
 80013a6:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 80013aa:	4813      	ldr	r0, [pc, #76]	@ (80013f8 <display7SEG_2+0x388>)
 80013ac:	f000 ffb9 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, RESET);
 80013b0:	2200      	movs	r2, #0
 80013b2:	2180      	movs	r1, #128	@ 0x80
 80013b4:	4810      	ldr	r0, [pc, #64]	@ (80013f8 <display7SEG_2+0x388>)
 80013b6:	f000 ffb4 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, RESET);
 80013ba:	2200      	movs	r2, #0
 80013bc:	f44f 7180 	mov.w	r1, #256	@ 0x100
 80013c0:	480d      	ldr	r0, [pc, #52]	@ (80013f8 <display7SEG_2+0x388>)
 80013c2:	f000 ffae 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, RESET);
 80013c6:	2200      	movs	r2, #0
 80013c8:	f44f 7100 	mov.w	r1, #512	@ 0x200
 80013cc:	480a      	ldr	r0, [pc, #40]	@ (80013f8 <display7SEG_2+0x388>)
 80013ce:	f000 ffa8 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, RESET);
 80013d2:	2200      	movs	r2, #0
 80013d4:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 80013d8:	4807      	ldr	r0, [pc, #28]	@ (80013f8 <display7SEG_2+0x388>)
 80013da:	f000 ffa2 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, RESET);
 80013de:	2200      	movs	r2, #0
 80013e0:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 80013e4:	4804      	ldr	r0, [pc, #16]	@ (80013f8 <display7SEG_2+0x388>)
 80013e6:	f000 ff9c 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, RESET);
 80013ea:	2200      	movs	r2, #0
 80013ec:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 80013f0:	4801      	ldr	r0, [pc, #4]	@ (80013f8 <display7SEG_2+0x388>)
 80013f2:	f000 ff96 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 80013f6:	e02b      	b.n	8001450 <display7SEG_2+0x3e0>
 80013f8:	40010c00 	.word	0x40010c00

	default:

		HAL_GPIO_WritePin(SEG1_1_GPIO_Port, SEG1_1_Pin, SET);
 80013fc:	2201      	movs	r2, #1
 80013fe:	2180      	movs	r1, #128	@ 0x80
 8001400:	4815      	ldr	r0, [pc, #84]	@ (8001458 <display7SEG_2+0x3e8>)
 8001402:	f000 ff8e 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_2_GPIO_Port, SEG1_2_Pin, SET);
 8001406:	2201      	movs	r2, #1
 8001408:	f44f 7180 	mov.w	r1, #256	@ 0x100
 800140c:	4812      	ldr	r0, [pc, #72]	@ (8001458 <display7SEG_2+0x3e8>)
 800140e:	f000 ff88 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_3_GPIO_Port, SEG1_3_Pin, SET);
 8001412:	2201      	movs	r2, #1
 8001414:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001418:	480f      	ldr	r0, [pc, #60]	@ (8001458 <display7SEG_2+0x3e8>)
 800141a:	f000 ff82 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_4_GPIO_Port, SEG1_4_Pin, SET);
 800141e:	2201      	movs	r2, #1
 8001420:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001424:	480c      	ldr	r0, [pc, #48]	@ (8001458 <display7SEG_2+0x3e8>)
 8001426:	f000 ff7c 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_5_GPIO_Port, SEG1_5_Pin, SET);
 800142a:	2201      	movs	r2, #1
 800142c:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001430:	4809      	ldr	r0, [pc, #36]	@ (8001458 <display7SEG_2+0x3e8>)
 8001432:	f000 ff76 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_6_GPIO_Port, SEG1_6_Pin, SET);
 8001436:	2201      	movs	r2, #1
 8001438:	f44f 5180 	mov.w	r1, #4096	@ 0x1000
 800143c:	4806      	ldr	r0, [pc, #24]	@ (8001458 <display7SEG_2+0x3e8>)
 800143e:	f000 ff70 	bl	8002322 <HAL_GPIO_WritePin>

		HAL_GPIO_WritePin(SEG1_7_GPIO_Port, SEG1_7_Pin, SET);
 8001442:	2201      	movs	r2, #1
 8001444:	f44f 5100 	mov.w	r1, #8192	@ 0x2000
 8001448:	4803      	ldr	r0, [pc, #12]	@ (8001458 <display7SEG_2+0x3e8>)
 800144a:	f000 ff6a 	bl	8002322 <HAL_GPIO_WritePin>

		break;
 800144e:	bf00      	nop
	}

}
 8001450:	bf00      	nop
 8001452:	3708      	adds	r7, #8
 8001454:	46bd      	mov	sp, r7
 8001456:	bd80      	pop	{r7, pc}
 8001458:	40010c00 	.word	0x40010c00

0800145c <led>:
//	HAL_GPIO_TogglePin(LED_GREEN_GPIO_Port, LED_GREEN_Pin);
//}
//void led_3(){
//	HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
//}
void led() {
 800145c:	b580      	push	{r7, lr}
 800145e:	af00      	add	r7, sp, #0
	HAL_GPIO_TogglePin(LED_YELLOW_GPIO_Port, LED_YELLOW_Pin);
 8001460:	f44f 4180 	mov.w	r1, #16384	@ 0x4000
 8001464:	4802      	ldr	r0, [pc, #8]	@ (8001470 <led+0x14>)
 8001466:	f000 ff74 	bl	8002352 <HAL_GPIO_TogglePin>
}
 800146a:	bf00      	nop
 800146c:	bd80      	pop	{r7, pc}
 800146e:	bf00      	nop
 8001470:	40010c00 	.word	0x40010c00

08001474 <main>:

/**
 * @brief  The application entry point.
 * @retval int
 */
int main(void) {
 8001474:	b580      	push	{r7, lr}
 8001476:	af00      	add	r7, sp, #0
	/* USER CODE END 1 */

	/* MCU Configuration--------------------------------------------------------*/

	/* Reset of all peripherals, Initializes the Flash interface and the Systick. */
	HAL_Init();
 8001478:	f000 fc50 	bl	8001d1c <HAL_Init>
	/* USER CODE BEGIN Init */

	/* USER CODE END Init */

	/* Configure the system clock */
	SystemClock_Config();
 800147c:	f000 f82c 	bl	80014d8 <SystemClock_Config>
	/* USER CODE BEGIN SysInit */

	/* USER CODE END SysInit */

	/* Initialize all configured peripherals */
	MX_GPIO_Init();
 8001480:	f000 f8b2 	bl	80015e8 <MX_GPIO_Init>
	MX_TIM2_Init();
 8001484:	f000 f864 	bl	8001550 <MX_TIM2_Init>
	/* USER CODE BEGIN 2 */
	HAL_TIM_Base_Start_IT(&htim2);
 8001488:	480e      	ldr	r0, [pc, #56]	@ (80014c4 <main+0x50>)
 800148a:	f001 fba9 	bl	8002be0 <HAL_TIM_Base_Start_IT>
	/* USER CODE END 2 */

	/* Infinite loop */
	/* USER CODE BEGIN WHILE */

	SCH_Init();
 800148e:	f000 f921 	bl	80016d4 <SCH_Init>
	SCH_Add_Task(fsm_automatic_run, 0, 1);
 8001492:	2201      	movs	r2, #1
 8001494:	2100      	movs	r1, #0
 8001496:	480c      	ldr	r0, [pc, #48]	@ (80014c8 <main+0x54>)
 8001498:	f000 f9a6 	bl	80017e8 <SCH_Add_Task>
	SCH_Add_Task(fsm_manual_run, 0, 1);
 800149c:	2201      	movs	r2, #1
 800149e:	2100      	movs	r1, #0
 80014a0:	480a      	ldr	r0, [pc, #40]	@ (80014cc <main+0x58>)
 80014a2:	f000 f9a1 	bl	80017e8 <SCH_Add_Task>
	SCH_Add_Task(fsm_setting, 0, 1);
 80014a6:	2201      	movs	r2, #1
 80014a8:	2100      	movs	r1, #0
 80014aa:	4809      	ldr	r0, [pc, #36]	@ (80014d0 <main+0x5c>)
 80014ac:	f000 f99c 	bl	80017e8 <SCH_Add_Task>
	SCH_Add_Task(led, 1000, 0);
 80014b0:	2200      	movs	r2, #0
 80014b2:	f44f 717a 	mov.w	r1, #1000	@ 0x3e8
 80014b6:	4807      	ldr	r0, [pc, #28]	@ (80014d4 <main+0x60>)
 80014b8:	f000 f996 	bl	80017e8 <SCH_Add_Task>
	while (1) {
		SCH_Dispatch_Tasks();
 80014bc:	f000 f9e6 	bl	800188c <SCH_Dispatch_Tasks>
 80014c0:	e7fc      	b.n	80014bc <main+0x48>
 80014c2:	bf00      	nop
 80014c4:	2000012c 	.word	0x2000012c
 80014c8:	08000301 	.word	0x08000301
 80014cc:	08000715 	.word	0x08000715
 80014d0:	08000935 	.word	0x08000935
 80014d4:	0800145d 	.word	0x0800145d

080014d8 <SystemClock_Config>:

/**
 * @brief System Clock Configuration
 * @retval None
 */
void SystemClock_Config(void) {
 80014d8:	b580      	push	{r7, lr}
 80014da:	b090      	sub	sp, #64	@ 0x40
 80014dc:	af00      	add	r7, sp, #0
	RCC_OscInitTypeDef RCC_OscInitStruct = { 0 };
 80014de:	f107 0318 	add.w	r3, r7, #24
 80014e2:	2228      	movs	r2, #40	@ 0x28
 80014e4:	2100      	movs	r1, #0
 80014e6:	4618      	mov	r0, r3
 80014e8:	f001 ff06 	bl	80032f8 <memset>
	RCC_ClkInitTypeDef RCC_ClkInitStruct = { 0 };
 80014ec:	1d3b      	adds	r3, r7, #4
 80014ee:	2200      	movs	r2, #0
 80014f0:	601a      	str	r2, [r3, #0]
 80014f2:	605a      	str	r2, [r3, #4]
 80014f4:	609a      	str	r2, [r3, #8]
 80014f6:	60da      	str	r2, [r3, #12]
 80014f8:	611a      	str	r2, [r3, #16]

	/** Initializes the RCC Oscillators according to the specified parameters
	 * in the RCC_OscInitTypeDef structure.
	 */
	RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80014fa:	2302      	movs	r3, #2
 80014fc:	61bb      	str	r3, [r7, #24]
	RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80014fe:	2301      	movs	r3, #1
 8001500:	62bb      	str	r3, [r7, #40]	@ 0x28
	RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 8001502:	2310      	movs	r3, #16
 8001504:	62fb      	str	r3, [r7, #44]	@ 0x2c
	RCC_OscInitStruct.PLL.PLLState = RCC_PLL_NONE;
 8001506:	2300      	movs	r3, #0
 8001508:	637b      	str	r3, [r7, #52]	@ 0x34
	if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK) {
 800150a:	f107 0318 	add.w	r3, r7, #24
 800150e:	4618      	mov	r0, r3
 8001510:	f000 ff38 	bl	8002384 <HAL_RCC_OscConfig>
 8001514:	4603      	mov	r3, r0
 8001516:	2b00      	cmp	r3, #0
 8001518:	d001      	beq.n	800151e <SystemClock_Config+0x46>
		Error_Handler();
 800151a:	f000 f8d5 	bl	80016c8 <Error_Handler>
	}

	/** Initializes the CPU, AHB and APB buses clocks
	 */
	RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_SYSCLK
 800151e:	230f      	movs	r3, #15
 8001520:	607b      	str	r3, [r7, #4]
			| RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
	RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_HSI;
 8001522:	2300      	movs	r3, #0
 8001524:	60bb      	str	r3, [r7, #8]
	RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 8001526:	2300      	movs	r3, #0
 8001528:	60fb      	str	r3, [r7, #12]
	RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV1;
 800152a:	2300      	movs	r3, #0
 800152c:	613b      	str	r3, [r7, #16]
	RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV1;
 800152e:	2300      	movs	r3, #0
 8001530:	617b      	str	r3, [r7, #20]

	if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_0) != HAL_OK) {
 8001532:	1d3b      	adds	r3, r7, #4
 8001534:	2100      	movs	r1, #0
 8001536:	4618      	mov	r0, r3
 8001538:	f001 f9a6 	bl	8002888 <HAL_RCC_ClockConfig>
 800153c:	4603      	mov	r3, r0
 800153e:	2b00      	cmp	r3, #0
 8001540:	d001      	beq.n	8001546 <SystemClock_Config+0x6e>
		Error_Handler();
 8001542:	f000 f8c1 	bl	80016c8 <Error_Handler>
	}
}
 8001546:	bf00      	nop
 8001548:	3740      	adds	r7, #64	@ 0x40
 800154a:	46bd      	mov	sp, r7
 800154c:	bd80      	pop	{r7, pc}
	...

08001550 <MX_TIM2_Init>:
/**
 * @brief TIM2 Initialization Function
 * @param None
 * @retval None
 */
static void MX_TIM2_Init(void) {
 8001550:	b580      	push	{r7, lr}
 8001552:	b086      	sub	sp, #24
 8001554:	af00      	add	r7, sp, #0

	/* USER CODE BEGIN TIM2_Init 0 */

	/* USER CODE END TIM2_Init 0 */

	TIM_ClockConfigTypeDef sClockSourceConfig = { 0 };
 8001556:	f107 0308 	add.w	r3, r7, #8
 800155a:	2200      	movs	r2, #0
 800155c:	601a      	str	r2, [r3, #0]
 800155e:	605a      	str	r2, [r3, #4]
 8001560:	609a      	str	r2, [r3, #8]
 8001562:	60da      	str	r2, [r3, #12]
	TIM_MasterConfigTypeDef sMasterConfig = { 0 };
 8001564:	463b      	mov	r3, r7
 8001566:	2200      	movs	r2, #0
 8001568:	601a      	str	r2, [r3, #0]
 800156a:	605a      	str	r2, [r3, #4]

	/* USER CODE BEGIN TIM2_Init 1 */

	/* USER CODE END TIM2_Init 1 */
	htim2.Instance = TIM2;
 800156c:	4b1d      	ldr	r3, [pc, #116]	@ (80015e4 <MX_TIM2_Init+0x94>)
 800156e:	f04f 4280 	mov.w	r2, #1073741824	@ 0x40000000
 8001572:	601a      	str	r2, [r3, #0]
	htim2.Init.Prescaler = 7999;
 8001574:	4b1b      	ldr	r3, [pc, #108]	@ (80015e4 <MX_TIM2_Init+0x94>)
 8001576:	f641 723f 	movw	r2, #7999	@ 0x1f3f
 800157a:	605a      	str	r2, [r3, #4]
	htim2.Init.CounterMode = TIM_COUNTERMODE_UP;
 800157c:	4b19      	ldr	r3, [pc, #100]	@ (80015e4 <MX_TIM2_Init+0x94>)
 800157e:	2200      	movs	r2, #0
 8001580:	609a      	str	r2, [r3, #8]
	htim2.Init.Period = 9;
 8001582:	4b18      	ldr	r3, [pc, #96]	@ (80015e4 <MX_TIM2_Init+0x94>)
 8001584:	2209      	movs	r2, #9
 8001586:	60da      	str	r2, [r3, #12]
	htim2.Init.ClockDivision = TIM_CLOCKDIVISION_DIV1;
 8001588:	4b16      	ldr	r3, [pc, #88]	@ (80015e4 <MX_TIM2_Init+0x94>)
 800158a:	2200      	movs	r2, #0
 800158c:	611a      	str	r2, [r3, #16]
	htim2.Init.AutoReloadPreload = TIM_AUTORELOAD_PRELOAD_DISABLE;
 800158e:	4b15      	ldr	r3, [pc, #84]	@ (80015e4 <MX_TIM2_Init+0x94>)
 8001590:	2200      	movs	r2, #0
 8001592:	619a      	str	r2, [r3, #24]
	if (HAL_TIM_Base_Init(&htim2) != HAL_OK) {
 8001594:	4813      	ldr	r0, [pc, #76]	@ (80015e4 <MX_TIM2_Init+0x94>)
 8001596:	f001 fad3 	bl	8002b40 <HAL_TIM_Base_Init>
 800159a:	4603      	mov	r3, r0
 800159c:	2b00      	cmp	r3, #0
 800159e:	d001      	beq.n	80015a4 <MX_TIM2_Init+0x54>
		Error_Handler();
 80015a0:	f000 f892 	bl	80016c8 <Error_Handler>
	}
	sClockSourceConfig.ClockSource = TIM_CLOCKSOURCE_INTERNAL;
 80015a4:	f44f 5380 	mov.w	r3, #4096	@ 0x1000
 80015a8:	60bb      	str	r3, [r7, #8]
	if (HAL_TIM_ConfigClockSource(&htim2, &sClockSourceConfig) != HAL_OK) {
 80015aa:	f107 0308 	add.w	r3, r7, #8
 80015ae:	4619      	mov	r1, r3
 80015b0:	480c      	ldr	r0, [pc, #48]	@ (80015e4 <MX_TIM2_Init+0x94>)
 80015b2:	f001 fc51 	bl	8002e58 <HAL_TIM_ConfigClockSource>
 80015b6:	4603      	mov	r3, r0
 80015b8:	2b00      	cmp	r3, #0
 80015ba:	d001      	beq.n	80015c0 <MX_TIM2_Init+0x70>
		Error_Handler();
 80015bc:	f000 f884 	bl	80016c8 <Error_Handler>
	}
	sMasterConfig.MasterOutputTrigger = TIM_TRGO_RESET;
 80015c0:	2300      	movs	r3, #0
 80015c2:	603b      	str	r3, [r7, #0]
	sMasterConfig.MasterSlaveMode = TIM_MASTERSLAVEMODE_DISABLE;
 80015c4:	2300      	movs	r3, #0
 80015c6:	607b      	str	r3, [r7, #4]
	if (HAL_TIMEx_MasterConfigSynchronization(&htim2, &sMasterConfig)
 80015c8:	463b      	mov	r3, r7
 80015ca:	4619      	mov	r1, r3
 80015cc:	4805      	ldr	r0, [pc, #20]	@ (80015e4 <MX_TIM2_Init+0x94>)
 80015ce:	f001 fe29 	bl	8003224 <HAL_TIMEx_MasterConfigSynchronization>
 80015d2:	4603      	mov	r3, r0
 80015d4:	2b00      	cmp	r3, #0
 80015d6:	d001      	beq.n	80015dc <MX_TIM2_Init+0x8c>
			!= HAL_OK) {
		Error_Handler();
 80015d8:	f000 f876 	bl	80016c8 <Error_Handler>
	}
	/* USER CODE BEGIN TIM2_Init 2 */

	/* USER CODE END TIM2_Init 2 */

}
 80015dc:	bf00      	nop
 80015de:	3718      	adds	r7, #24
 80015e0:	46bd      	mov	sp, r7
 80015e2:	bd80      	pop	{r7, pc}
 80015e4:	2000012c 	.word	0x2000012c

080015e8 <MX_GPIO_Init>:
/**
 * @brief GPIO Initialization Function
 * @param None
 * @retval None
 */
static void MX_GPIO_Init(void) {
 80015e8:	b580      	push	{r7, lr}
 80015ea:	b086      	sub	sp, #24
 80015ec:	af00      	add	r7, sp, #0
	GPIO_InitTypeDef GPIO_InitStruct = { 0 };
 80015ee:	f107 0308 	add.w	r3, r7, #8
 80015f2:	2200      	movs	r2, #0
 80015f4:	601a      	str	r2, [r3, #0]
 80015f6:	605a      	str	r2, [r3, #4]
 80015f8:	609a      	str	r2, [r3, #8]
 80015fa:	60da      	str	r2, [r3, #12]
	/* USER CODE BEGIN MX_GPIO_Init_1 */
	/* USER CODE END MX_GPIO_Init_1 */

	/* GPIO Ports Clock Enable */
	__HAL_RCC_GPIOA_CLK_ENABLE();
 80015fc:	4b28      	ldr	r3, [pc, #160]	@ (80016a0 <MX_GPIO_Init+0xb8>)
 80015fe:	699b      	ldr	r3, [r3, #24]
 8001600:	4a27      	ldr	r2, [pc, #156]	@ (80016a0 <MX_GPIO_Init+0xb8>)
 8001602:	f043 0304 	orr.w	r3, r3, #4
 8001606:	6193      	str	r3, [r2, #24]
 8001608:	4b25      	ldr	r3, [pc, #148]	@ (80016a0 <MX_GPIO_Init+0xb8>)
 800160a:	699b      	ldr	r3, [r3, #24]
 800160c:	f003 0304 	and.w	r3, r3, #4
 8001610:	607b      	str	r3, [r7, #4]
 8001612:	687b      	ldr	r3, [r7, #4]
	__HAL_RCC_GPIOB_CLK_ENABLE();
 8001614:	4b22      	ldr	r3, [pc, #136]	@ (80016a0 <MX_GPIO_Init+0xb8>)
 8001616:	699b      	ldr	r3, [r3, #24]
 8001618:	4a21      	ldr	r2, [pc, #132]	@ (80016a0 <MX_GPIO_Init+0xb8>)
 800161a:	f043 0308 	orr.w	r3, r3, #8
 800161e:	6193      	str	r3, [r2, #24]
 8001620:	4b1f      	ldr	r3, [pc, #124]	@ (80016a0 <MX_GPIO_Init+0xb8>)
 8001622:	699b      	ldr	r3, [r3, #24]
 8001624:	f003 0308 	and.w	r3, r3, #8
 8001628:	603b      	str	r3, [r7, #0]
 800162a:	683b      	ldr	r3, [r7, #0]

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOA,
 800162c:	2200      	movs	r2, #0
 800162e:	f64f 71f0 	movw	r1, #65520	@ 0xfff0
 8001632:	481c      	ldr	r0, [pc, #112]	@ (80016a4 <MX_GPIO_Init+0xbc>)
 8001634:	f000 fe75 	bl	8002322 <HAL_GPIO_WritePin>
			LED_GREEN_Pin | LED_RED_Pin | LED_1_Pin | LED_2_Pin | LED_3_Pin
					| LED_4_Pin | LED_5_Pin | LED_6_Pin | EN0_Pin | EN1_Pin
					| EN2_Pin | EN3_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pin Output Level */
	HAL_GPIO_WritePin(GPIOB,
 8001638:	2200      	movs	r2, #0
 800163a:	f64f 71ff 	movw	r1, #65535	@ 0xffff
 800163e:	481a      	ldr	r0, [pc, #104]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001640:	f000 fe6f 	bl	8002322 <HAL_GPIO_WritePin>
					| SEG1_6_Pin | SEG1_7_Pin | LED_YELLOW_Pin | LED_BLUE_Pin
					| SEG0_4_Pin | SEG0_5_Pin | SEG0_6_Pin | SEG0_7_Pin
					| SEG1_1_Pin | SEG1_2_Pin | SEG1_3_Pin, GPIO_PIN_RESET);

	/*Configure GPIO pins : Button_1_Pin Button_2_Pin Button_3_Pin */
	GPIO_InitStruct.Pin = Button_1_Pin | Button_2_Pin | Button_3_Pin;
 8001644:	230e      	movs	r3, #14
 8001646:	60bb      	str	r3, [r7, #8]
	GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8001648:	2300      	movs	r3, #0
 800164a:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 800164c:	2300      	movs	r3, #0
 800164e:	613b      	str	r3, [r7, #16]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8001650:	f107 0308 	add.w	r3, r7, #8
 8001654:	4619      	mov	r1, r3
 8001656:	4813      	ldr	r0, [pc, #76]	@ (80016a4 <MX_GPIO_Init+0xbc>)
 8001658:	f000 fcd0 	bl	8001ffc <HAL_GPIO_Init>

	/*Configure GPIO pins : LED_GREEN_Pin LED_RED_Pin LED_1_Pin LED_2_Pin
	 LED_3_Pin LED_4_Pin LED_5_Pin LED_6_Pin
	 EN0_Pin EN1_Pin EN2_Pin EN3_Pin */
	GPIO_InitStruct.Pin = LED_GREEN_Pin | LED_RED_Pin | LED_1_Pin | LED_2_Pin
 800165c:	f64f 73f0 	movw	r3, #65520	@ 0xfff0
 8001660:	60bb      	str	r3, [r7, #8]
			| LED_3_Pin | LED_4_Pin | LED_5_Pin | LED_6_Pin | EN0_Pin | EN1_Pin
			| EN2_Pin | EN3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001662:	2301      	movs	r3, #1
 8001664:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001666:	2300      	movs	r3, #0
 8001668:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800166a:	2302      	movs	r3, #2
 800166c:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800166e:	f107 0308 	add.w	r3, r7, #8
 8001672:	4619      	mov	r1, r3
 8001674:	480b      	ldr	r0, [pc, #44]	@ (80016a4 <MX_GPIO_Init+0xbc>)
 8001676:	f000 fcc1 	bl	8001ffc <HAL_GPIO_Init>

	/*Configure GPIO pins : SEG0_1_Pin SEG0_2_Pin SEG0_3_Pin SEG1_4_Pin
	 SEG1_5_Pin SEG1_6_Pin SEG1_7_Pin LED_YELLOW_Pin
	 LED_BLUE_Pin SEG0_4_Pin SEG0_5_Pin SEG0_6_Pin
	 SEG0_7_Pin SEG1_1_Pin SEG1_2_Pin SEG1_3_Pin */
	GPIO_InitStruct.Pin = SEG0_1_Pin | SEG0_2_Pin | SEG0_3_Pin | SEG1_4_Pin
 800167a:	f64f 73ff 	movw	r3, #65535	@ 0xffff
 800167e:	60bb      	str	r3, [r7, #8]
			| SEG1_5_Pin | SEG1_6_Pin | SEG1_7_Pin | LED_YELLOW_Pin
			| LED_BLUE_Pin | SEG0_4_Pin | SEG0_5_Pin | SEG0_6_Pin | SEG0_7_Pin
			| SEG1_1_Pin | SEG1_2_Pin | SEG1_3_Pin;
	GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8001680:	2301      	movs	r3, #1
 8001682:	60fb      	str	r3, [r7, #12]
	GPIO_InitStruct.Pull = GPIO_NOPULL;
 8001684:	2300      	movs	r3, #0
 8001686:	613b      	str	r3, [r7, #16]
	GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8001688:	2302      	movs	r3, #2
 800168a:	617b      	str	r3, [r7, #20]
	HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800168c:	f107 0308 	add.w	r3, r7, #8
 8001690:	4619      	mov	r1, r3
 8001692:	4805      	ldr	r0, [pc, #20]	@ (80016a8 <MX_GPIO_Init+0xc0>)
 8001694:	f000 fcb2 	bl	8001ffc <HAL_GPIO_Init>

	/* USER CODE BEGIN MX_GPIO_Init_2 */
	/* USER CODE END MX_GPIO_Init_2 */
}
 8001698:	bf00      	nop
 800169a:	3718      	adds	r7, #24
 800169c:	46bd      	mov	sp, r7
 800169e:	bd80      	pop	{r7, pc}
 80016a0:	40021000 	.word	0x40021000
 80016a4:	40010800 	.word	0x40010800
 80016a8:	40010c00 	.word	0x40010c00

080016ac <HAL_TIM_PeriodElapsedCallback>:

/* USER CODE BEGIN 4 */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim) {
 80016ac:	b580      	push	{r7, lr}
 80016ae:	b082      	sub	sp, #8
 80016b0:	af00      	add	r7, sp, #0
 80016b2:	6078      	str	r0, [r7, #4]
	getKeyInput();
 80016b4:	f7fe fd7a 	bl	80001ac <getKeyInput>
	SCH_Update();
 80016b8:	f000 f826 	bl	8001708 <SCH_Update>
	timerRun();
 80016bc:	f000 fa26 	bl	8001b0c <timerRun>
}
 80016c0:	bf00      	nop
 80016c2:	3708      	adds	r7, #8
 80016c4:	46bd      	mov	sp, r7
 80016c6:	bd80      	pop	{r7, pc}

080016c8 <Error_Handler>:

/**
 * @brief  This function is executed in case of error occurrence.
 * @retval None
 */
void Error_Handler(void) {
 80016c8:	b480      	push	{r7}
 80016ca:	af00      	add	r7, sp, #0
  \details Disables IRQ interrupts by setting the I-bit in the CPSR.
           Can only be executed in Privileged modes.
 */
__STATIC_FORCEINLINE void __disable_irq(void)
{
  __ASM volatile ("cpsid i" : : : "memory");
 80016cc:	b672      	cpsid	i
}
 80016ce:	bf00      	nop
	/* USER CODE BEGIN Error_Handler_Debug */
	/* User can add his own implementation to report the HAL error return state */
	__disable_irq();
	while (1) {
 80016d0:	bf00      	nop
 80016d2:	e7fd      	b.n	80016d0 <Error_Handler+0x8>

080016d4 <SCH_Init>:
#include"scheduler.h"
#include"global.h"

sTask SCH_tasks_G[SCH_MAX_TASKS];

void SCH_Init(void) {
 80016d4:	b580      	push	{r7, lr}
 80016d6:	b082      	sub	sp, #8
 80016d8:	af00      	add	r7, sp, #0
	status = INIT;
 80016da:	4b0a      	ldr	r3, [pc, #40]	@ (8001704 <SCH_Init+0x30>)
 80016dc:	2201      	movs	r2, #1
 80016de:	601a      	str	r2, [r3, #0]
	uint32_t i;
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 80016e0:	2300      	movs	r3, #0
 80016e2:	607b      	str	r3, [r7, #4]
 80016e4:	e005      	b.n	80016f2 <SCH_Init+0x1e>
		SCH_Delete_Task(i);
 80016e6:	6878      	ldr	r0, [r7, #4]
 80016e8:	f000 f91a 	bl	8001920 <SCH_Delete_Task>
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 80016ec:	687b      	ldr	r3, [r7, #4]
 80016ee:	3301      	adds	r3, #1
 80016f0:	607b      	str	r3, [r7, #4]
 80016f2:	687b      	ldr	r3, [r7, #4]
 80016f4:	2b27      	cmp	r3, #39	@ 0x27
 80016f6:	d9f6      	bls.n	80016e6 <SCH_Init+0x12>
	}
}
 80016f8:	bf00      	nop
 80016fa:	bf00      	nop
 80016fc:	3708      	adds	r7, #8
 80016fe:	46bd      	mov	sp, r7
 8001700:	bd80      	pop	{r7, pc}
 8001702:	bf00      	nop
 8001704:	200000fc 	.word	0x200000fc

08001708 <SCH_Update>:

void SCH_Update(void) {
 8001708:	b480      	push	{r7}
 800170a:	b083      	sub	sp, #12
 800170c:	af00      	add	r7, sp, #0
	uint32_t index;
	for (index = 0; index < SCH_MAX_TASKS; index++) {
 800170e:	2300      	movs	r3, #0
 8001710:	607b      	str	r3, [r7, #4]
 8001712:	e05d      	b.n	80017d0 <SCH_Update+0xc8>
		if (SCH_tasks_G[index].pTask) {
 8001714:	4933      	ldr	r1, [pc, #204]	@ (80017e4 <SCH_Update+0xdc>)
 8001716:	687a      	ldr	r2, [r7, #4]
 8001718:	4613      	mov	r3, r2
 800171a:	009b      	lsls	r3, r3, #2
 800171c:	4413      	add	r3, r2
 800171e:	009b      	lsls	r3, r3, #2
 8001720:	440b      	add	r3, r1
 8001722:	681b      	ldr	r3, [r3, #0]
 8001724:	2b00      	cmp	r3, #0
 8001726:	d050      	beq.n	80017ca <SCH_Update+0xc2>
			if (SCH_tasks_G[index].Delay > 0) {
 8001728:	492e      	ldr	r1, [pc, #184]	@ (80017e4 <SCH_Update+0xdc>)
 800172a:	687a      	ldr	r2, [r7, #4]
 800172c:	4613      	mov	r3, r2
 800172e:	009b      	lsls	r3, r3, #2
 8001730:	4413      	add	r3, r2
 8001732:	009b      	lsls	r3, r3, #2
 8001734:	440b      	add	r3, r1
 8001736:	3304      	adds	r3, #4
 8001738:	681b      	ldr	r3, [r3, #0]
 800173a:	2b00      	cmp	r3, #0
 800173c:	d013      	beq.n	8001766 <SCH_Update+0x5e>
				SCH_tasks_G[index].Delay--;
 800173e:	4929      	ldr	r1, [pc, #164]	@ (80017e4 <SCH_Update+0xdc>)
 8001740:	687a      	ldr	r2, [r7, #4]
 8001742:	4613      	mov	r3, r2
 8001744:	009b      	lsls	r3, r3, #2
 8001746:	4413      	add	r3, r2
 8001748:	009b      	lsls	r3, r3, #2
 800174a:	440b      	add	r3, r1
 800174c:	3304      	adds	r3, #4
 800174e:	681b      	ldr	r3, [r3, #0]
 8001750:	1e59      	subs	r1, r3, #1
 8001752:	4824      	ldr	r0, [pc, #144]	@ (80017e4 <SCH_Update+0xdc>)
 8001754:	687a      	ldr	r2, [r7, #4]
 8001756:	4613      	mov	r3, r2
 8001758:	009b      	lsls	r3, r3, #2
 800175a:	4413      	add	r3, r2
 800175c:	009b      	lsls	r3, r3, #2
 800175e:	4403      	add	r3, r0
 8001760:	3304      	adds	r3, #4
 8001762:	6019      	str	r1, [r3, #0]
 8001764:	e031      	b.n	80017ca <SCH_Update+0xc2>
			} else {
				SCH_tasks_G[index].RunMe++;
 8001766:	491f      	ldr	r1, [pc, #124]	@ (80017e4 <SCH_Update+0xdc>)
 8001768:	687a      	ldr	r2, [r7, #4]
 800176a:	4613      	mov	r3, r2
 800176c:	009b      	lsls	r3, r3, #2
 800176e:	4413      	add	r3, r2
 8001770:	009b      	lsls	r3, r3, #2
 8001772:	440b      	add	r3, r1
 8001774:	330c      	adds	r3, #12
 8001776:	781b      	ldrb	r3, [r3, #0]
 8001778:	3301      	adds	r3, #1
 800177a:	b2d8      	uxtb	r0, r3
 800177c:	4919      	ldr	r1, [pc, #100]	@ (80017e4 <SCH_Update+0xdc>)
 800177e:	687a      	ldr	r2, [r7, #4]
 8001780:	4613      	mov	r3, r2
 8001782:	009b      	lsls	r3, r3, #2
 8001784:	4413      	add	r3, r2
 8001786:	009b      	lsls	r3, r3, #2
 8001788:	440b      	add	r3, r1
 800178a:	330c      	adds	r3, #12
 800178c:	4602      	mov	r2, r0
 800178e:	701a      	strb	r2, [r3, #0]
				if (SCH_tasks_G[index].Period) {
 8001790:	4914      	ldr	r1, [pc, #80]	@ (80017e4 <SCH_Update+0xdc>)
 8001792:	687a      	ldr	r2, [r7, #4]
 8001794:	4613      	mov	r3, r2
 8001796:	009b      	lsls	r3, r3, #2
 8001798:	4413      	add	r3, r2
 800179a:	009b      	lsls	r3, r3, #2
 800179c:	440b      	add	r3, r1
 800179e:	3308      	adds	r3, #8
 80017a0:	681b      	ldr	r3, [r3, #0]
 80017a2:	2b00      	cmp	r3, #0
 80017a4:	d011      	beq.n	80017ca <SCH_Update+0xc2>

					SCH_tasks_G[index].Delay = SCH_tasks_G[index].Period;
 80017a6:	490f      	ldr	r1, [pc, #60]	@ (80017e4 <SCH_Update+0xdc>)
 80017a8:	687a      	ldr	r2, [r7, #4]
 80017aa:	4613      	mov	r3, r2
 80017ac:	009b      	lsls	r3, r3, #2
 80017ae:	4413      	add	r3, r2
 80017b0:	009b      	lsls	r3, r3, #2
 80017b2:	440b      	add	r3, r1
 80017b4:	3308      	adds	r3, #8
 80017b6:	6819      	ldr	r1, [r3, #0]
 80017b8:	480a      	ldr	r0, [pc, #40]	@ (80017e4 <SCH_Update+0xdc>)
 80017ba:	687a      	ldr	r2, [r7, #4]
 80017bc:	4613      	mov	r3, r2
 80017be:	009b      	lsls	r3, r3, #2
 80017c0:	4413      	add	r3, r2
 80017c2:	009b      	lsls	r3, r3, #2
 80017c4:	4403      	add	r3, r0
 80017c6:	3304      	adds	r3, #4
 80017c8:	6019      	str	r1, [r3, #0]
	for (index = 0; index < SCH_MAX_TASKS; index++) {
 80017ca:	687b      	ldr	r3, [r7, #4]
 80017cc:	3301      	adds	r3, #1
 80017ce:	607b      	str	r3, [r7, #4]
 80017d0:	687b      	ldr	r3, [r7, #4]
 80017d2:	2b27      	cmp	r3, #39	@ 0x27
 80017d4:	d99e      	bls.n	8001714 <SCH_Update+0xc>
				}
			}

		}
	}
}
 80017d6:	bf00      	nop
 80017d8:	bf00      	nop
 80017da:	370c      	adds	r7, #12
 80017dc:	46bd      	mov	sp, r7
 80017de:	bc80      	pop	{r7}
 80017e0:	4770      	bx	lr
 80017e2:	bf00      	nop
 80017e4:	20000174 	.word	0x20000174

080017e8 <SCH_Add_Task>:

void SCH_Add_Task(void (*pFunction)(), uint32_t DELAY, uint32_t PERIOD) {
 80017e8:	b480      	push	{r7}
 80017ea:	b087      	sub	sp, #28
 80017ec:	af00      	add	r7, sp, #0
 80017ee:	60f8      	str	r0, [r7, #12]
 80017f0:	60b9      	str	r1, [r7, #8]
 80017f2:	607a      	str	r2, [r7, #4]
	uint32_t index = 0;
 80017f4:	2300      	movs	r3, #0
 80017f6:	617b      	str	r3, [r7, #20]
	while ((SCH_tasks_G[index].pTask != 0) && (index < SCH_MAX_TASKS)) {
 80017f8:	e002      	b.n	8001800 <SCH_Add_Task+0x18>
		index++;
 80017fa:	697b      	ldr	r3, [r7, #20]
 80017fc:	3301      	adds	r3, #1
 80017fe:	617b      	str	r3, [r7, #20]
	while ((SCH_tasks_G[index].pTask != 0) && (index < SCH_MAX_TASKS)) {
 8001800:	4921      	ldr	r1, [pc, #132]	@ (8001888 <SCH_Add_Task+0xa0>)
 8001802:	697a      	ldr	r2, [r7, #20]
 8001804:	4613      	mov	r3, r2
 8001806:	009b      	lsls	r3, r3, #2
 8001808:	4413      	add	r3, r2
 800180a:	009b      	lsls	r3, r3, #2
 800180c:	440b      	add	r3, r1
 800180e:	681b      	ldr	r3, [r3, #0]
 8001810:	2b00      	cmp	r3, #0
 8001812:	d002      	beq.n	800181a <SCH_Add_Task+0x32>
 8001814:	697b      	ldr	r3, [r7, #20]
 8001816:	2b27      	cmp	r3, #39	@ 0x27
 8001818:	d9ef      	bls.n	80017fa <SCH_Add_Task+0x12>
	}
	SCH_tasks_G[index].pTask = pFunction;
 800181a:	491b      	ldr	r1, [pc, #108]	@ (8001888 <SCH_Add_Task+0xa0>)
 800181c:	697a      	ldr	r2, [r7, #20]
 800181e:	4613      	mov	r3, r2
 8001820:	009b      	lsls	r3, r3, #2
 8001822:	4413      	add	r3, r2
 8001824:	009b      	lsls	r3, r3, #2
 8001826:	440b      	add	r3, r1
 8001828:	68fa      	ldr	r2, [r7, #12]
 800182a:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].Delay = DELAY;
 800182c:	4916      	ldr	r1, [pc, #88]	@ (8001888 <SCH_Add_Task+0xa0>)
 800182e:	697a      	ldr	r2, [r7, #20]
 8001830:	4613      	mov	r3, r2
 8001832:	009b      	lsls	r3, r3, #2
 8001834:	4413      	add	r3, r2
 8001836:	009b      	lsls	r3, r3, #2
 8001838:	440b      	add	r3, r1
 800183a:	3304      	adds	r3, #4
 800183c:	68ba      	ldr	r2, [r7, #8]
 800183e:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].Period = PERIOD;
 8001840:	4911      	ldr	r1, [pc, #68]	@ (8001888 <SCH_Add_Task+0xa0>)
 8001842:	697a      	ldr	r2, [r7, #20]
 8001844:	4613      	mov	r3, r2
 8001846:	009b      	lsls	r3, r3, #2
 8001848:	4413      	add	r3, r2
 800184a:	009b      	lsls	r3, r3, #2
 800184c:	440b      	add	r3, r1
 800184e:	3308      	adds	r3, #8
 8001850:	687a      	ldr	r2, [r7, #4]
 8001852:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[index].RunMe = 0;
 8001854:	490c      	ldr	r1, [pc, #48]	@ (8001888 <SCH_Add_Task+0xa0>)
 8001856:	697a      	ldr	r2, [r7, #20]
 8001858:	4613      	mov	r3, r2
 800185a:	009b      	lsls	r3, r3, #2
 800185c:	4413      	add	r3, r2
 800185e:	009b      	lsls	r3, r3, #2
 8001860:	440b      	add	r3, r1
 8001862:	330c      	adds	r3, #12
 8001864:	2200      	movs	r2, #0
 8001866:	701a      	strb	r2, [r3, #0]
	SCH_tasks_G[index].TaskID = index;
 8001868:	4907      	ldr	r1, [pc, #28]	@ (8001888 <SCH_Add_Task+0xa0>)
 800186a:	697a      	ldr	r2, [r7, #20]
 800186c:	4613      	mov	r3, r2
 800186e:	009b      	lsls	r3, r3, #2
 8001870:	4413      	add	r3, r2
 8001872:	009b      	lsls	r3, r3, #2
 8001874:	440b      	add	r3, r1
 8001876:	3310      	adds	r3, #16
 8001878:	697a      	ldr	r2, [r7, #20]
 800187a:	601a      	str	r2, [r3, #0]

}
 800187c:	bf00      	nop
 800187e:	371c      	adds	r7, #28
 8001880:	46bd      	mov	sp, r7
 8001882:	bc80      	pop	{r7}
 8001884:	4770      	bx	lr
 8001886:	bf00      	nop
 8001888:	20000174 	.word	0x20000174

0800188c <SCH_Dispatch_Tasks>:
void SCH_Dispatch_Tasks(void) {
 800188c:	b580      	push	{r7, lr}
 800188e:	b082      	sub	sp, #8
 8001890:	af00      	add	r7, sp, #0
	uint32_t i;
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001892:	2300      	movs	r3, #0
 8001894:	607b      	str	r3, [r7, #4]
 8001896:	e039      	b.n	800190c <SCH_Dispatch_Tasks+0x80>
		if (SCH_tasks_G[i].RunMe > 0) {
 8001898:	4920      	ldr	r1, [pc, #128]	@ (800191c <SCH_Dispatch_Tasks+0x90>)
 800189a:	687a      	ldr	r2, [r7, #4]
 800189c:	4613      	mov	r3, r2
 800189e:	009b      	lsls	r3, r3, #2
 80018a0:	4413      	add	r3, r2
 80018a2:	009b      	lsls	r3, r3, #2
 80018a4:	440b      	add	r3, r1
 80018a6:	330c      	adds	r3, #12
 80018a8:	781b      	ldrb	r3, [r3, #0]
 80018aa:	2b00      	cmp	r3, #0
 80018ac:	d02b      	beq.n	8001906 <SCH_Dispatch_Tasks+0x7a>
			(*SCH_tasks_G[i].pTask)();
 80018ae:	491b      	ldr	r1, [pc, #108]	@ (800191c <SCH_Dispatch_Tasks+0x90>)
 80018b0:	687a      	ldr	r2, [r7, #4]
 80018b2:	4613      	mov	r3, r2
 80018b4:	009b      	lsls	r3, r3, #2
 80018b6:	4413      	add	r3, r2
 80018b8:	009b      	lsls	r3, r3, #2
 80018ba:	440b      	add	r3, r1
 80018bc:	681b      	ldr	r3, [r3, #0]
 80018be:	4798      	blx	r3
			SCH_tasks_G[i].RunMe--;
 80018c0:	4916      	ldr	r1, [pc, #88]	@ (800191c <SCH_Dispatch_Tasks+0x90>)
 80018c2:	687a      	ldr	r2, [r7, #4]
 80018c4:	4613      	mov	r3, r2
 80018c6:	009b      	lsls	r3, r3, #2
 80018c8:	4413      	add	r3, r2
 80018ca:	009b      	lsls	r3, r3, #2
 80018cc:	440b      	add	r3, r1
 80018ce:	330c      	adds	r3, #12
 80018d0:	781b      	ldrb	r3, [r3, #0]
 80018d2:	3b01      	subs	r3, #1
 80018d4:	b2d8      	uxtb	r0, r3
 80018d6:	4911      	ldr	r1, [pc, #68]	@ (800191c <SCH_Dispatch_Tasks+0x90>)
 80018d8:	687a      	ldr	r2, [r7, #4]
 80018da:	4613      	mov	r3, r2
 80018dc:	009b      	lsls	r3, r3, #2
 80018de:	4413      	add	r3, r2
 80018e0:	009b      	lsls	r3, r3, #2
 80018e2:	440b      	add	r3, r1
 80018e4:	330c      	adds	r3, #12
 80018e6:	4602      	mov	r2, r0
 80018e8:	701a      	strb	r2, [r3, #0]

			if (SCH_tasks_G[i].Period == 0) {
 80018ea:	490c      	ldr	r1, [pc, #48]	@ (800191c <SCH_Dispatch_Tasks+0x90>)
 80018ec:	687a      	ldr	r2, [r7, #4]
 80018ee:	4613      	mov	r3, r2
 80018f0:	009b      	lsls	r3, r3, #2
 80018f2:	4413      	add	r3, r2
 80018f4:	009b      	lsls	r3, r3, #2
 80018f6:	440b      	add	r3, r1
 80018f8:	3308      	adds	r3, #8
 80018fa:	681b      	ldr	r3, [r3, #0]
 80018fc:	2b00      	cmp	r3, #0
 80018fe:	d102      	bne.n	8001906 <SCH_Dispatch_Tasks+0x7a>
				SCH_Delete_Task(i);
 8001900:	6878      	ldr	r0, [r7, #4]
 8001902:	f000 f80d 	bl	8001920 <SCH_Delete_Task>
	for (i = 0; i < SCH_MAX_TASKS; i++) {
 8001906:	687b      	ldr	r3, [r7, #4]
 8001908:	3301      	adds	r3, #1
 800190a:	607b      	str	r3, [r7, #4]
 800190c:	687b      	ldr	r3, [r7, #4]
 800190e:	2b27      	cmp	r3, #39	@ 0x27
 8001910:	d9c2      	bls.n	8001898 <SCH_Dispatch_Tasks+0xc>

			}

		}
	}
}
 8001912:	bf00      	nop
 8001914:	bf00      	nop
 8001916:	3708      	adds	r7, #8
 8001918:	46bd      	mov	sp, r7
 800191a:	bd80      	pop	{r7, pc}
 800191c:	20000174 	.word	0x20000174

08001920 <SCH_Delete_Task>:
void SCH_Delete_Task(uint32_t taskID) {
 8001920:	b480      	push	{r7}
 8001922:	b083      	sub	sp, #12
 8001924:	af00      	add	r7, sp, #0
 8001926:	6078      	str	r0, [r7, #4]
	SCH_tasks_G[taskID].pTask = 0;
 8001928:	4915      	ldr	r1, [pc, #84]	@ (8001980 <SCH_Delete_Task+0x60>)
 800192a:	687a      	ldr	r2, [r7, #4]
 800192c:	4613      	mov	r3, r2
 800192e:	009b      	lsls	r3, r3, #2
 8001930:	4413      	add	r3, r2
 8001932:	009b      	lsls	r3, r3, #2
 8001934:	440b      	add	r3, r1
 8001936:	2200      	movs	r2, #0
 8001938:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[taskID].Delay = 0;
 800193a:	4911      	ldr	r1, [pc, #68]	@ (8001980 <SCH_Delete_Task+0x60>)
 800193c:	687a      	ldr	r2, [r7, #4]
 800193e:	4613      	mov	r3, r2
 8001940:	009b      	lsls	r3, r3, #2
 8001942:	4413      	add	r3, r2
 8001944:	009b      	lsls	r3, r3, #2
 8001946:	440b      	add	r3, r1
 8001948:	3304      	adds	r3, #4
 800194a:	2200      	movs	r2, #0
 800194c:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[taskID].Period = 0;
 800194e:	490c      	ldr	r1, [pc, #48]	@ (8001980 <SCH_Delete_Task+0x60>)
 8001950:	687a      	ldr	r2, [r7, #4]
 8001952:	4613      	mov	r3, r2
 8001954:	009b      	lsls	r3, r3, #2
 8001956:	4413      	add	r3, r2
 8001958:	009b      	lsls	r3, r3, #2
 800195a:	440b      	add	r3, r1
 800195c:	3308      	adds	r3, #8
 800195e:	2200      	movs	r2, #0
 8001960:	601a      	str	r2, [r3, #0]
	SCH_tasks_G[taskID].RunMe = 0;
 8001962:	4907      	ldr	r1, [pc, #28]	@ (8001980 <SCH_Delete_Task+0x60>)
 8001964:	687a      	ldr	r2, [r7, #4]
 8001966:	4613      	mov	r3, r2
 8001968:	009b      	lsls	r3, r3, #2
 800196a:	4413      	add	r3, r2
 800196c:	009b      	lsls	r3, r3, #2
 800196e:	440b      	add	r3, r1
 8001970:	330c      	adds	r3, #12
 8001972:	2200      	movs	r2, #0
 8001974:	701a      	strb	r2, [r3, #0]
}
 8001976:	bf00      	nop
 8001978:	370c      	adds	r7, #12
 800197a:	46bd      	mov	sp, r7
 800197c:	bc80      	pop	{r7}
 800197e:	4770      	bx	lr
 8001980:	20000174 	.word	0x20000174

08001984 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8001984:	b480      	push	{r7}
 8001986:	b085      	sub	sp, #20
 8001988:	af00      	add	r7, sp, #0

  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_AFIO_CLK_ENABLE();
 800198a:	4b15      	ldr	r3, [pc, #84]	@ (80019e0 <HAL_MspInit+0x5c>)
 800198c:	699b      	ldr	r3, [r3, #24]
 800198e:	4a14      	ldr	r2, [pc, #80]	@ (80019e0 <HAL_MspInit+0x5c>)
 8001990:	f043 0301 	orr.w	r3, r3, #1
 8001994:	6193      	str	r3, [r2, #24]
 8001996:	4b12      	ldr	r3, [pc, #72]	@ (80019e0 <HAL_MspInit+0x5c>)
 8001998:	699b      	ldr	r3, [r3, #24]
 800199a:	f003 0301 	and.w	r3, r3, #1
 800199e:	60bb      	str	r3, [r7, #8]
 80019a0:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_PWR_CLK_ENABLE();
 80019a2:	4b0f      	ldr	r3, [pc, #60]	@ (80019e0 <HAL_MspInit+0x5c>)
 80019a4:	69db      	ldr	r3, [r3, #28]
 80019a6:	4a0e      	ldr	r2, [pc, #56]	@ (80019e0 <HAL_MspInit+0x5c>)
 80019a8:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 80019ac:	61d3      	str	r3, [r2, #28]
 80019ae:	4b0c      	ldr	r3, [pc, #48]	@ (80019e0 <HAL_MspInit+0x5c>)
 80019b0:	69db      	ldr	r3, [r3, #28]
 80019b2:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 80019b6:	607b      	str	r3, [r7, #4]
 80019b8:	687b      	ldr	r3, [r7, #4]

  /* System interrupt init*/

  /** DISABLE: JTAG-DP Disabled and SW-DP Disabled
  */
  __HAL_AFIO_REMAP_SWJ_DISABLE();
 80019ba:	4b0a      	ldr	r3, [pc, #40]	@ (80019e4 <HAL_MspInit+0x60>)
 80019bc:	685b      	ldr	r3, [r3, #4]
 80019be:	60fb      	str	r3, [r7, #12]
 80019c0:	68fb      	ldr	r3, [r7, #12]
 80019c2:	f023 63e0 	bic.w	r3, r3, #117440512	@ 0x7000000
 80019c6:	60fb      	str	r3, [r7, #12]
 80019c8:	68fb      	ldr	r3, [r7, #12]
 80019ca:	f043 6380 	orr.w	r3, r3, #67108864	@ 0x4000000
 80019ce:	60fb      	str	r3, [r7, #12]
 80019d0:	4a04      	ldr	r2, [pc, #16]	@ (80019e4 <HAL_MspInit+0x60>)
 80019d2:	68fb      	ldr	r3, [r7, #12]
 80019d4:	6053      	str	r3, [r2, #4]

  /* USER CODE BEGIN MspInit 1 */

  /* USER CODE END MspInit 1 */
}
 80019d6:	bf00      	nop
 80019d8:	3714      	adds	r7, #20
 80019da:	46bd      	mov	sp, r7
 80019dc:	bc80      	pop	{r7}
 80019de:	4770      	bx	lr
 80019e0:	40021000 	.word	0x40021000
 80019e4:	40010000 	.word	0x40010000

080019e8 <HAL_TIM_Base_MspInit>:
* This function configures the hardware resources used in this example
* @param htim_base: TIM_Base handle pointer
* @retval None
*/
void HAL_TIM_Base_MspInit(TIM_HandleTypeDef* htim_base)
{
 80019e8:	b580      	push	{r7, lr}
 80019ea:	b084      	sub	sp, #16
 80019ec:	af00      	add	r7, sp, #0
 80019ee:	6078      	str	r0, [r7, #4]
  if(htim_base->Instance==TIM2)
 80019f0:	687b      	ldr	r3, [r7, #4]
 80019f2:	681b      	ldr	r3, [r3, #0]
 80019f4:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 80019f8:	d113      	bne.n	8001a22 <HAL_TIM_Base_MspInit+0x3a>
  {
  /* USER CODE BEGIN TIM2_MspInit 0 */

  /* USER CODE END TIM2_MspInit 0 */
    /* Peripheral clock enable */
    __HAL_RCC_TIM2_CLK_ENABLE();
 80019fa:	4b0c      	ldr	r3, [pc, #48]	@ (8001a2c <HAL_TIM_Base_MspInit+0x44>)
 80019fc:	69db      	ldr	r3, [r3, #28]
 80019fe:	4a0b      	ldr	r2, [pc, #44]	@ (8001a2c <HAL_TIM_Base_MspInit+0x44>)
 8001a00:	f043 0301 	orr.w	r3, r3, #1
 8001a04:	61d3      	str	r3, [r2, #28]
 8001a06:	4b09      	ldr	r3, [pc, #36]	@ (8001a2c <HAL_TIM_Base_MspInit+0x44>)
 8001a08:	69db      	ldr	r3, [r3, #28]
 8001a0a:	f003 0301 	and.w	r3, r3, #1
 8001a0e:	60fb      	str	r3, [r7, #12]
 8001a10:	68fb      	ldr	r3, [r7, #12]
    /* TIM2 interrupt Init */
    HAL_NVIC_SetPriority(TIM2_IRQn, 0, 0);
 8001a12:	2200      	movs	r2, #0
 8001a14:	2100      	movs	r1, #0
 8001a16:	201c      	movs	r0, #28
 8001a18:	f000 fab9 	bl	8001f8e <HAL_NVIC_SetPriority>
    HAL_NVIC_EnableIRQ(TIM2_IRQn);
 8001a1c:	201c      	movs	r0, #28
 8001a1e:	f000 fad2 	bl	8001fc6 <HAL_NVIC_EnableIRQ>

  /* USER CODE END TIM2_MspInit 1 */

  }

}
 8001a22:	bf00      	nop
 8001a24:	3710      	adds	r7, #16
 8001a26:	46bd      	mov	sp, r7
 8001a28:	bd80      	pop	{r7, pc}
 8001a2a:	bf00      	nop
 8001a2c:	40021000 	.word	0x40021000

08001a30 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8001a30:	b480      	push	{r7}
 8001a32:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN NonMaskableInt_IRQn 0 */

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */
   while (1)
 8001a34:	bf00      	nop
 8001a36:	e7fd      	b.n	8001a34 <NMI_Handler+0x4>

08001a38 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8001a38:	b480      	push	{r7}
 8001a3a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8001a3c:	bf00      	nop
 8001a3e:	e7fd      	b.n	8001a3c <HardFault_Handler+0x4>

08001a40 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8001a40:	b480      	push	{r7}
 8001a42:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8001a44:	bf00      	nop
 8001a46:	e7fd      	b.n	8001a44 <MemManage_Handler+0x4>

08001a48 <BusFault_Handler>:

/**
  * @brief This function handles Prefetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8001a48:	b480      	push	{r7}
 8001a4a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8001a4c:	bf00      	nop
 8001a4e:	e7fd      	b.n	8001a4c <BusFault_Handler+0x4>

08001a50 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8001a50:	b480      	push	{r7}
 8001a52:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8001a54:	bf00      	nop
 8001a56:	e7fd      	b.n	8001a54 <UsageFault_Handler+0x4>

08001a58 <SVC_Handler>:

/**
  * @brief This function handles System service call via SWI instruction.
  */
void SVC_Handler(void)
{
 8001a58:	b480      	push	{r7}
 8001a5a:	af00      	add	r7, sp, #0

  /* USER CODE END SVCall_IRQn 0 */
  /* USER CODE BEGIN SVCall_IRQn 1 */

  /* USER CODE END SVCall_IRQn 1 */
}
 8001a5c:	bf00      	nop
 8001a5e:	46bd      	mov	sp, r7
 8001a60:	bc80      	pop	{r7}
 8001a62:	4770      	bx	lr

08001a64 <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8001a64:	b480      	push	{r7}
 8001a66:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8001a68:	bf00      	nop
 8001a6a:	46bd      	mov	sp, r7
 8001a6c:	bc80      	pop	{r7}
 8001a6e:	4770      	bx	lr

08001a70 <PendSV_Handler>:

/**
  * @brief This function handles Pendable request for system service.
  */
void PendSV_Handler(void)
{
 8001a70:	b480      	push	{r7}
 8001a72:	af00      	add	r7, sp, #0

  /* USER CODE END PendSV_IRQn 0 */
  /* USER CODE BEGIN PendSV_IRQn 1 */

  /* USER CODE END PendSV_IRQn 1 */
}
 8001a74:	bf00      	nop
 8001a76:	46bd      	mov	sp, r7
 8001a78:	bc80      	pop	{r7}
 8001a7a:	4770      	bx	lr

08001a7c <SysTick_Handler>:

/**
  * @brief This function handles System tick timer.
  */
void SysTick_Handler(void)
{
 8001a7c:	b580      	push	{r7, lr}
 8001a7e:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN SysTick_IRQn 0 */

  /* USER CODE END SysTick_IRQn 0 */
  HAL_IncTick();
 8001a80:	f000 f992 	bl	8001da8 <HAL_IncTick>
  /* USER CODE BEGIN SysTick_IRQn 1 */

  /* USER CODE END SysTick_IRQn 1 */
}
 8001a84:	bf00      	nop
 8001a86:	bd80      	pop	{r7, pc}

08001a88 <TIM2_IRQHandler>:

/**
  * @brief This function handles TIM2 global interrupt.
  */
void TIM2_IRQHandler(void)
{
 8001a88:	b580      	push	{r7, lr}
 8001a8a:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM2_IRQn 0 */

  /* USER CODE END TIM2_IRQn 0 */
  HAL_TIM_IRQHandler(&htim2);
 8001a8c:	4802      	ldr	r0, [pc, #8]	@ (8001a98 <TIM2_IRQHandler+0x10>)
 8001a8e:	f001 f8f3 	bl	8002c78 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM2_IRQn 1 */

  /* USER CODE END TIM2_IRQn 1 */
}
 8001a92:	bf00      	nop
 8001a94:	bd80      	pop	{r7, pc}
 8001a96:	bf00      	nop
 8001a98:	2000012c 	.word	0x2000012c

08001a9c <SystemInit>:
  * @note   This function should be used only after reset.
  * @param  None
  * @retval None
  */
void SystemInit (void)
{
 8001a9c:	b480      	push	{r7}
 8001a9e:	af00      	add	r7, sp, #0

  /* Configure the Vector Table location -------------------------------------*/
#if defined(USER_VECT_TAB_ADDRESS)
  SCB->VTOR = VECT_TAB_BASE_ADDRESS | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM. */
#endif /* USER_VECT_TAB_ADDRESS */
}
 8001aa0:	bf00      	nop
 8001aa2:	46bd      	mov	sp, r7
 8001aa4:	bc80      	pop	{r7}
 8001aa6:	4770      	bx	lr

08001aa8 <setTimer>:

#define MAX_COUNTER 10
int timer_counter[MAX_COUNTER];
int timer_flag[MAX_COUNTER];

void setTimer(int index, int value) {
 8001aa8:	b480      	push	{r7}
 8001aaa:	b083      	sub	sp, #12
 8001aac:	af00      	add	r7, sp, #0
 8001aae:	6078      	str	r0, [r7, #4]
 8001ab0:	6039      	str	r1, [r7, #0]
	timer_counter[index] = value;
 8001ab2:	4907      	ldr	r1, [pc, #28]	@ (8001ad0 <setTimer+0x28>)
 8001ab4:	687b      	ldr	r3, [r7, #4]
 8001ab6:	683a      	ldr	r2, [r7, #0]
 8001ab8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
	timer_flag[index] = 0;
 8001abc:	4a05      	ldr	r2, [pc, #20]	@ (8001ad4 <setTimer+0x2c>)
 8001abe:	687b      	ldr	r3, [r7, #4]
 8001ac0:	2100      	movs	r1, #0
 8001ac2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
}
 8001ac6:	bf00      	nop
 8001ac8:	370c      	adds	r7, #12
 8001aca:	46bd      	mov	sp, r7
 8001acc:	bc80      	pop	{r7}
 8001ace:	4770      	bx	lr
 8001ad0:	20000494 	.word	0x20000494
 8001ad4:	200004bc 	.word	0x200004bc

08001ad8 <isTimerExpired>:
int isTimerExpired(int index) {
 8001ad8:	b480      	push	{r7}
 8001ada:	b083      	sub	sp, #12
 8001adc:	af00      	add	r7, sp, #0
 8001ade:	6078      	str	r0, [r7, #4]
	if (timer_flag[index] == 1) {
 8001ae0:	4a09      	ldr	r2, [pc, #36]	@ (8001b08 <isTimerExpired+0x30>)
 8001ae2:	687b      	ldr	r3, [r7, #4]
 8001ae4:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001ae8:	2b01      	cmp	r3, #1
 8001aea:	d106      	bne.n	8001afa <isTimerExpired+0x22>
		timer_flag[index] = 0;
 8001aec:	4a06      	ldr	r2, [pc, #24]	@ (8001b08 <isTimerExpired+0x30>)
 8001aee:	687b      	ldr	r3, [r7, #4]
 8001af0:	2100      	movs	r1, #0
 8001af2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
		return 1;
 8001af6:	2301      	movs	r3, #1
 8001af8:	e000      	b.n	8001afc <isTimerExpired+0x24>
	}
	return 0;
 8001afa:	2300      	movs	r3, #0
}
 8001afc:	4618      	mov	r0, r3
 8001afe:	370c      	adds	r7, #12
 8001b00:	46bd      	mov	sp, r7
 8001b02:	bc80      	pop	{r7}
 8001b04:	4770      	bx	lr
 8001b06:	bf00      	nop
 8001b08:	200004bc 	.word	0x200004bc

08001b0c <timerRun>:
void timerRun() {
 8001b0c:	b480      	push	{r7}
 8001b0e:	b083      	sub	sp, #12
 8001b10:	af00      	add	r7, sp, #0
	for (int i = 0; i < MAX_COUNTER; i++) {
 8001b12:	2300      	movs	r3, #0
 8001b14:	607b      	str	r3, [r7, #4]
 8001b16:	e01c      	b.n	8001b52 <timerRun+0x46>
		if (timer_counter[i] > 0) {
 8001b18:	4a12      	ldr	r2, [pc, #72]	@ (8001b64 <timerRun+0x58>)
 8001b1a:	687b      	ldr	r3, [r7, #4]
 8001b1c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b20:	2b00      	cmp	r3, #0
 8001b22:	dd13      	ble.n	8001b4c <timerRun+0x40>
			timer_counter[i]--;
 8001b24:	4a0f      	ldr	r2, [pc, #60]	@ (8001b64 <timerRun+0x58>)
 8001b26:	687b      	ldr	r3, [r7, #4]
 8001b28:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b2c:	1e5a      	subs	r2, r3, #1
 8001b2e:	490d      	ldr	r1, [pc, #52]	@ (8001b64 <timerRun+0x58>)
 8001b30:	687b      	ldr	r3, [r7, #4]
 8001b32:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
			if (timer_counter[i] <= 0) {
 8001b36:	4a0b      	ldr	r2, [pc, #44]	@ (8001b64 <timerRun+0x58>)
 8001b38:	687b      	ldr	r3, [r7, #4]
 8001b3a:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001b3e:	2b00      	cmp	r3, #0
 8001b40:	dc04      	bgt.n	8001b4c <timerRun+0x40>
				timer_flag[i] = 1;
 8001b42:	4a09      	ldr	r2, [pc, #36]	@ (8001b68 <timerRun+0x5c>)
 8001b44:	687b      	ldr	r3, [r7, #4]
 8001b46:	2101      	movs	r1, #1
 8001b48:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
	for (int i = 0; i < MAX_COUNTER; i++) {
 8001b4c:	687b      	ldr	r3, [r7, #4]
 8001b4e:	3301      	adds	r3, #1
 8001b50:	607b      	str	r3, [r7, #4]
 8001b52:	687b      	ldr	r3, [r7, #4]
 8001b54:	2b09      	cmp	r3, #9
 8001b56:	dddf      	ble.n	8001b18 <timerRun+0xc>
			}
		}
	}

}
 8001b58:	bf00      	nop
 8001b5a:	bf00      	nop
 8001b5c:	370c      	adds	r7, #12
 8001b5e:	46bd      	mov	sp, r7
 8001b60:	bc80      	pop	{r7}
 8001b62:	4770      	bx	lr
 8001b64:	20000494 	.word	0x20000494
 8001b68:	200004bc 	.word	0x200004bc

08001b6c <turnOn_RED1>:
 *  Created on: Oct 27, 2024
 *      Author: admin
 */

#include"traffic_light.h"
void turnOn_RED1() {
 8001b6c:	b580      	push	{r7, lr}
 8001b6e:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_SET);
 8001b70:	2201      	movs	r2, #1
 8001b72:	2140      	movs	r1, #64	@ 0x40
 8001b74:	4807      	ldr	r0, [pc, #28]	@ (8001b94 <turnOn_RED1+0x28>)
 8001b76:	f000 fbd4 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8001b7a:	2200      	movs	r2, #0
 8001b7c:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001b80:	4804      	ldr	r0, [pc, #16]	@ (8001b94 <turnOn_RED1+0x28>)
 8001b82:	f000 fbce 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001b86:	2200      	movs	r2, #0
 8001b88:	2180      	movs	r1, #128	@ 0x80
 8001b8a:	4802      	ldr	r0, [pc, #8]	@ (8001b94 <turnOn_RED1+0x28>)
 8001b8c:	f000 fbc9 	bl	8002322 <HAL_GPIO_WritePin>
}
 8001b90:	bf00      	nop
 8001b92:	bd80      	pop	{r7, pc}
 8001b94:	40010800 	.word	0x40010800

08001b98 <turnOn_GREEN1>:
void turnOn_GREEN1() {
 8001b98:	b580      	push	{r7, lr}
 8001b9a:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001b9c:	2200      	movs	r2, #0
 8001b9e:	2140      	movs	r1, #64	@ 0x40
 8001ba0:	4807      	ldr	r0, [pc, #28]	@ (8001bc0 <turnOn_GREEN1+0x28>)
 8001ba2:	f000 fbbe 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_SET);
 8001ba6:	2201      	movs	r2, #1
 8001ba8:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bac:	4804      	ldr	r0, [pc, #16]	@ (8001bc0 <turnOn_GREEN1+0x28>)
 8001bae:	f000 fbb8 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001bb2:	2200      	movs	r2, #0
 8001bb4:	2180      	movs	r1, #128	@ 0x80
 8001bb6:	4802      	ldr	r0, [pc, #8]	@ (8001bc0 <turnOn_GREEN1+0x28>)
 8001bb8:	f000 fbb3 	bl	8002322 <HAL_GPIO_WritePin>
}
 8001bbc:	bf00      	nop
 8001bbe:	bd80      	pop	{r7, pc}
 8001bc0:	40010800 	.word	0x40010800

08001bc4 <turnOn_YELLOW1>:
void turnOn_YELLOW1() {
 8001bc4:	b580      	push	{r7, lr}
 8001bc6:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001bc8:	2200      	movs	r2, #0
 8001bca:	2140      	movs	r1, #64	@ 0x40
 8001bcc:	4807      	ldr	r0, [pc, #28]	@ (8001bec <turnOn_YELLOW1+0x28>)
 8001bce:	f000 fba8 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8001bd2:	2200      	movs	r2, #0
 8001bd4:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001bd8:	4804      	ldr	r0, [pc, #16]	@ (8001bec <turnOn_YELLOW1+0x28>)
 8001bda:	f000 fba2 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_SET);
 8001bde:	2201      	movs	r2, #1
 8001be0:	2180      	movs	r1, #128	@ 0x80
 8001be2:	4802      	ldr	r0, [pc, #8]	@ (8001bec <turnOn_YELLOW1+0x28>)
 8001be4:	f000 fb9d 	bl	8002322 <HAL_GPIO_WritePin>
}
 8001be8:	bf00      	nop
 8001bea:	bd80      	pop	{r7, pc}
 8001bec:	40010800 	.word	0x40010800

08001bf0 <turnOn_RED2>:
void turnOn_RED2() {
 8001bf0:	b580      	push	{r7, lr}
 8001bf2:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_SET);
 8001bf4:	2201      	movs	r2, #1
 8001bf6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001bfa:	4808      	ldr	r0, [pc, #32]	@ (8001c1c <turnOn_RED2+0x2c>)
 8001bfc:	f000 fb91 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_6_GPIO_Port, LED_6_Pin, GPIO_PIN_RESET);
 8001c00:	2200      	movs	r2, #0
 8001c02:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c06:	4805      	ldr	r0, [pc, #20]	@ (8001c1c <turnOn_RED2+0x2c>)
 8001c08:	f000 fb8b 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 8001c0c:	2200      	movs	r2, #0
 8001c0e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c12:	4802      	ldr	r0, [pc, #8]	@ (8001c1c <turnOn_RED2+0x2c>)
 8001c14:	f000 fb85 	bl	8002322 <HAL_GPIO_WritePin>
}
 8001c18:	bf00      	nop
 8001c1a:	bd80      	pop	{r7, pc}
 8001c1c:	40010800 	.word	0x40010800

08001c20 <turnOn_GREEN2>:
void turnOn_GREEN2() {
 8001c20:	b580      	push	{r7, lr}
 8001c22:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8001c24:	2200      	movs	r2, #0
 8001c26:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c2a:	4808      	ldr	r0, [pc, #32]	@ (8001c4c <turnOn_GREEN2+0x2c>)
 8001c2c:	f000 fb79 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_6_GPIO_Port, LED_6_Pin, GPIO_PIN_SET);
 8001c30:	2201      	movs	r2, #1
 8001c32:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c36:	4805      	ldr	r0, [pc, #20]	@ (8001c4c <turnOn_GREEN2+0x2c>)
 8001c38:	f000 fb73 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 8001c3c:	2200      	movs	r2, #0
 8001c3e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c42:	4802      	ldr	r0, [pc, #8]	@ (8001c4c <turnOn_GREEN2+0x2c>)
 8001c44:	f000 fb6d 	bl	8002322 <HAL_GPIO_WritePin>
}
 8001c48:	bf00      	nop
 8001c4a:	bd80      	pop	{r7, pc}
 8001c4c:	40010800 	.word	0x40010800

08001c50 <turnOn_YELLOW2>:
void turnOn_YELLOW2() {
 8001c50:	b580      	push	{r7, lr}
 8001c52:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8001c54:	2200      	movs	r2, #0
 8001c56:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001c5a:	4808      	ldr	r0, [pc, #32]	@ (8001c7c <turnOn_YELLOW2+0x2c>)
 8001c5c:	f000 fb61 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_6_GPIO_Port, LED_6_Pin, GPIO_PIN_RESET);
 8001c60:	2200      	movs	r2, #0
 8001c62:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001c66:	4805      	ldr	r0, [pc, #20]	@ (8001c7c <turnOn_YELLOW2+0x2c>)
 8001c68:	f000 fb5b 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_SET);
 8001c6c:	2201      	movs	r2, #1
 8001c6e:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001c72:	4802      	ldr	r0, [pc, #8]	@ (8001c7c <turnOn_YELLOW2+0x2c>)
 8001c74:	f000 fb55 	bl	8002322 <HAL_GPIO_WritePin>
}
 8001c78:	bf00      	nop
 8001c7a:	bd80      	pop	{r7, pc}
 8001c7c:	40010800 	.word	0x40010800

08001c80 <turnOff>:
void turnOff(){
 8001c80:	b580      	push	{r7, lr}
 8001c82:	af00      	add	r7, sp, #0
	HAL_GPIO_WritePin(LED_1_GPIO_Port, LED_1_Pin, GPIO_PIN_RESET);
 8001c84:	2200      	movs	r2, #0
 8001c86:	2140      	movs	r1, #64	@ 0x40
 8001c88:	4810      	ldr	r0, [pc, #64]	@ (8001ccc <turnOff+0x4c>)
 8001c8a:	f000 fb4a 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_2_GPIO_Port, LED_2_Pin, GPIO_PIN_RESET);
 8001c8e:	2200      	movs	r2, #0
 8001c90:	2180      	movs	r1, #128	@ 0x80
 8001c92:	480e      	ldr	r0, [pc, #56]	@ (8001ccc <turnOff+0x4c>)
 8001c94:	f000 fb45 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_3_GPIO_Port, LED_3_Pin, GPIO_PIN_RESET);
 8001c98:	2200      	movs	r2, #0
 8001c9a:	f44f 7180 	mov.w	r1, #256	@ 0x100
 8001c9e:	480b      	ldr	r0, [pc, #44]	@ (8001ccc <turnOff+0x4c>)
 8001ca0:	f000 fb3f 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_4_GPIO_Port, LED_4_Pin, GPIO_PIN_RESET);
 8001ca4:	2200      	movs	r2, #0
 8001ca6:	f44f 7100 	mov.w	r1, #512	@ 0x200
 8001caa:	4808      	ldr	r0, [pc, #32]	@ (8001ccc <turnOff+0x4c>)
 8001cac:	f000 fb39 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_6_GPIO_Port, LED_6_Pin, GPIO_PIN_RESET);
 8001cb0:	2200      	movs	r2, #0
 8001cb2:	f44f 6100 	mov.w	r1, #2048	@ 0x800
 8001cb6:	4805      	ldr	r0, [pc, #20]	@ (8001ccc <turnOff+0x4c>)
 8001cb8:	f000 fb33 	bl	8002322 <HAL_GPIO_WritePin>
	HAL_GPIO_WritePin(LED_5_GPIO_Port, LED_5_Pin, GPIO_PIN_RESET);
 8001cbc:	2200      	movs	r2, #0
 8001cbe:	f44f 6180 	mov.w	r1, #1024	@ 0x400
 8001cc2:	4802      	ldr	r0, [pc, #8]	@ (8001ccc <turnOff+0x4c>)
 8001cc4:	f000 fb2d 	bl	8002322 <HAL_GPIO_WritePin>
}
 8001cc8:	bf00      	nop
 8001cca:	bd80      	pop	{r7, pc}
 8001ccc:	40010800 	.word	0x40010800

08001cd0 <Reset_Handler>:
  .weak Reset_Handler
  .type Reset_Handler, %function
Reset_Handler:

/* Call the clock system initialization function.*/
    bl  SystemInit
 8001cd0:	f7ff fee4 	bl	8001a9c <SystemInit>

/* Copy the data segment initializers from flash to SRAM */
  ldr r0, =_sdata
 8001cd4:	480b      	ldr	r0, [pc, #44]	@ (8001d04 <LoopFillZerobss+0xe>)
  ldr r1, =_edata
 8001cd6:	490c      	ldr	r1, [pc, #48]	@ (8001d08 <LoopFillZerobss+0x12>)
  ldr r2, =_sidata
 8001cd8:	4a0c      	ldr	r2, [pc, #48]	@ (8001d0c <LoopFillZerobss+0x16>)
  movs r3, #0
 8001cda:	2300      	movs	r3, #0
  b LoopCopyDataInit
 8001cdc:	e002      	b.n	8001ce4 <LoopCopyDataInit>

08001cde <CopyDataInit>:

CopyDataInit:
  ldr r4, [r2, r3]
 8001cde:	58d4      	ldr	r4, [r2, r3]
  str r4, [r0, r3]
 8001ce0:	50c4      	str	r4, [r0, r3]
  adds r3, r3, #4
 8001ce2:	3304      	adds	r3, #4

08001ce4 <LoopCopyDataInit>:

LoopCopyDataInit:
  adds r4, r0, r3
 8001ce4:	18c4      	adds	r4, r0, r3
  cmp r4, r1
 8001ce6:	428c      	cmp	r4, r1
  bcc CopyDataInit
 8001ce8:	d3f9      	bcc.n	8001cde <CopyDataInit>
  
/* Zero fill the bss segment. */
  ldr r2, =_sbss
 8001cea:	4a09      	ldr	r2, [pc, #36]	@ (8001d10 <LoopFillZerobss+0x1a>)
  ldr r4, =_ebss
 8001cec:	4c09      	ldr	r4, [pc, #36]	@ (8001d14 <LoopFillZerobss+0x1e>)
  movs r3, #0
 8001cee:	2300      	movs	r3, #0
  b LoopFillZerobss
 8001cf0:	e001      	b.n	8001cf6 <LoopFillZerobss>

08001cf2 <FillZerobss>:

FillZerobss:
  str  r3, [r2]
 8001cf2:	6013      	str	r3, [r2, #0]
  adds r2, r2, #4
 8001cf4:	3204      	adds	r2, #4

08001cf6 <LoopFillZerobss>:

LoopFillZerobss:
  cmp r2, r4
 8001cf6:	42a2      	cmp	r2, r4
  bcc FillZerobss
 8001cf8:	d3fb      	bcc.n	8001cf2 <FillZerobss>

/* Call static constructors */
    bl __libc_init_array
 8001cfa:	f001 fb05 	bl	8003308 <__libc_init_array>
/* Call the application's entry point.*/
  bl main
 8001cfe:	f7ff fbb9 	bl	8001474 <main>
  bx lr
 8001d02:	4770      	bx	lr
  ldr r0, =_sdata
 8001d04:	20000000 	.word	0x20000000
  ldr r1, =_edata
 8001d08:	20000018 	.word	0x20000018
  ldr r2, =_sidata
 8001d0c:	08003394 	.word	0x08003394
  ldr r2, =_sbss
 8001d10:	20000018 	.word	0x20000018
  ldr r4, =_ebss
 8001d14:	200004e8 	.word	0x200004e8

08001d18 <ADC1_2_IRQHandler>:
 * @retval : None
*/
    .section .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b Infinite_Loop
 8001d18:	e7fe      	b.n	8001d18 <ADC1_2_IRQHandler>
	...

08001d1c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8001d1c:	b580      	push	{r7, lr}
 8001d1e:	af00      	add	r7, sp, #0
    defined(STM32F102x6) || defined(STM32F102xB) || \
    defined(STM32F103x6) || defined(STM32F103xB) || defined(STM32F103xE) || defined(STM32F103xG) || \
    defined(STM32F105xC) || defined(STM32F107xC)

  /* Prefetch buffer is not available on value line devices */
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8001d20:	4b08      	ldr	r3, [pc, #32]	@ (8001d44 <HAL_Init+0x28>)
 8001d22:	681b      	ldr	r3, [r3, #0]
 8001d24:	4a07      	ldr	r2, [pc, #28]	@ (8001d44 <HAL_Init+0x28>)
 8001d26:	f043 0310 	orr.w	r3, r3, #16
 8001d2a:	6013      	str	r3, [r2, #0]
#endif
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8001d2c:	2003      	movs	r0, #3
 8001d2e:	f000 f923 	bl	8001f78 <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8001d32:	200f      	movs	r0, #15
 8001d34:	f000 f808 	bl	8001d48 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8001d38:	f7ff fe24 	bl	8001984 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8001d3c:	2300      	movs	r3, #0
}
 8001d3e:	4618      	mov	r0, r3
 8001d40:	bd80      	pop	{r7, pc}
 8001d42:	bf00      	nop
 8001d44:	40022000 	.word	0x40022000

08001d48 <HAL_InitTick>:
  *       implementation  in user file.
  * @param TickPriority Tick interrupt priority.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8001d48:	b580      	push	{r7, lr}
 8001d4a:	b082      	sub	sp, #8
 8001d4c:	af00      	add	r7, sp, #0
 8001d4e:	6078      	str	r0, [r7, #4]
  /* Configure the SysTick to have interrupt in 1ms time basis*/
  if (HAL_SYSTICK_Config(SystemCoreClock / (1000U / uwTickFreq)) > 0U)
 8001d50:	4b12      	ldr	r3, [pc, #72]	@ (8001d9c <HAL_InitTick+0x54>)
 8001d52:	681a      	ldr	r2, [r3, #0]
 8001d54:	4b12      	ldr	r3, [pc, #72]	@ (8001da0 <HAL_InitTick+0x58>)
 8001d56:	781b      	ldrb	r3, [r3, #0]
 8001d58:	4619      	mov	r1, r3
 8001d5a:	f44f 737a 	mov.w	r3, #1000	@ 0x3e8
 8001d5e:	fbb3 f3f1 	udiv	r3, r3, r1
 8001d62:	fbb2 f3f3 	udiv	r3, r2, r3
 8001d66:	4618      	mov	r0, r3
 8001d68:	f000 f93b 	bl	8001fe2 <HAL_SYSTICK_Config>
 8001d6c:	4603      	mov	r3, r0
 8001d6e:	2b00      	cmp	r3, #0
 8001d70:	d001      	beq.n	8001d76 <HAL_InitTick+0x2e>
  {
    return HAL_ERROR;
 8001d72:	2301      	movs	r3, #1
 8001d74:	e00e      	b.n	8001d94 <HAL_InitTick+0x4c>
  }

  /* Configure the SysTick IRQ priority */
  if (TickPriority < (1UL << __NVIC_PRIO_BITS))
 8001d76:	687b      	ldr	r3, [r7, #4]
 8001d78:	2b0f      	cmp	r3, #15
 8001d7a:	d80a      	bhi.n	8001d92 <HAL_InitTick+0x4a>
  {
    HAL_NVIC_SetPriority(SysTick_IRQn, TickPriority, 0U);
 8001d7c:	2200      	movs	r2, #0
 8001d7e:	6879      	ldr	r1, [r7, #4]
 8001d80:	f04f 30ff 	mov.w	r0, #4294967295
 8001d84:	f000 f903 	bl	8001f8e <HAL_NVIC_SetPriority>
    uwTickPrio = TickPriority;
 8001d88:	4a06      	ldr	r2, [pc, #24]	@ (8001da4 <HAL_InitTick+0x5c>)
 8001d8a:	687b      	ldr	r3, [r7, #4]
 8001d8c:	6013      	str	r3, [r2, #0]
  {
    return HAL_ERROR;
  }

  /* Return function status */
  return HAL_OK;
 8001d8e:	2300      	movs	r3, #0
 8001d90:	e000      	b.n	8001d94 <HAL_InitTick+0x4c>
    return HAL_ERROR;
 8001d92:	2301      	movs	r3, #1
}
 8001d94:	4618      	mov	r0, r3
 8001d96:	3708      	adds	r7, #8
 8001d98:	46bd      	mov	sp, r7
 8001d9a:	bd80      	pop	{r7, pc}
 8001d9c:	2000000c 	.word	0x2000000c
 8001da0:	20000014 	.word	0x20000014
 8001da4:	20000010 	.word	0x20000010

08001da8 <HAL_IncTick>:
  * @note This function is declared as __weak to be overwritten in case of other
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8001da8:	b480      	push	{r7}
 8001daa:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8001dac:	4b05      	ldr	r3, [pc, #20]	@ (8001dc4 <HAL_IncTick+0x1c>)
 8001dae:	781b      	ldrb	r3, [r3, #0]
 8001db0:	461a      	mov	r2, r3
 8001db2:	4b05      	ldr	r3, [pc, #20]	@ (8001dc8 <HAL_IncTick+0x20>)
 8001db4:	681b      	ldr	r3, [r3, #0]
 8001db6:	4413      	add	r3, r2
 8001db8:	4a03      	ldr	r2, [pc, #12]	@ (8001dc8 <HAL_IncTick+0x20>)
 8001dba:	6013      	str	r3, [r2, #0]
}
 8001dbc:	bf00      	nop
 8001dbe:	46bd      	mov	sp, r7
 8001dc0:	bc80      	pop	{r7}
 8001dc2:	4770      	bx	lr
 8001dc4:	20000014 	.word	0x20000014
 8001dc8:	200004e4 	.word	0x200004e4

08001dcc <HAL_GetTick>:
  * @note  This function is declared as __weak to be overwritten in case of other
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8001dcc:	b480      	push	{r7}
 8001dce:	af00      	add	r7, sp, #0
  return uwTick;
 8001dd0:	4b02      	ldr	r3, [pc, #8]	@ (8001ddc <HAL_GetTick+0x10>)
 8001dd2:	681b      	ldr	r3, [r3, #0]
}
 8001dd4:	4618      	mov	r0, r3
 8001dd6:	46bd      	mov	sp, r7
 8001dd8:	bc80      	pop	{r7}
 8001dda:	4770      	bx	lr
 8001ddc:	200004e4 	.word	0x200004e4

08001de0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001de0:	b480      	push	{r7}
 8001de2:	b085      	sub	sp, #20
 8001de4:	af00      	add	r7, sp, #0
 8001de6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8001de8:	687b      	ldr	r3, [r7, #4]
 8001dea:	f003 0307 	and.w	r3, r3, #7
 8001dee:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8001df0:	4b0c      	ldr	r3, [pc, #48]	@ (8001e24 <__NVIC_SetPriorityGrouping+0x44>)
 8001df2:	68db      	ldr	r3, [r3, #12]
 8001df4:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8001df6:	68ba      	ldr	r2, [r7, #8]
 8001df8:	f64f 03ff 	movw	r3, #63743	@ 0xf8ff
 8001dfc:	4013      	ands	r3, r2
 8001dfe:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos) );               /* Insert write key and priority group */
 8001e00:	68fb      	ldr	r3, [r7, #12]
 8001e02:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8001e04:	68bb      	ldr	r3, [r7, #8]
 8001e06:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8001e08:	f043 63bf 	orr.w	r3, r3, #100139008	@ 0x5f80000
 8001e0c:	f443 3300 	orr.w	r3, r3, #131072	@ 0x20000
 8001e10:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8001e12:	4a04      	ldr	r2, [pc, #16]	@ (8001e24 <__NVIC_SetPriorityGrouping+0x44>)
 8001e14:	68bb      	ldr	r3, [r7, #8]
 8001e16:	60d3      	str	r3, [r2, #12]
}
 8001e18:	bf00      	nop
 8001e1a:	3714      	adds	r7, #20
 8001e1c:	46bd      	mov	sp, r7
 8001e1e:	bc80      	pop	{r7}
 8001e20:	4770      	bx	lr
 8001e22:	bf00      	nop
 8001e24:	e000ed00 	.word	0xe000ed00

08001e28 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8001e28:	b480      	push	{r7}
 8001e2a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8001e2c:	4b04      	ldr	r3, [pc, #16]	@ (8001e40 <__NVIC_GetPriorityGrouping+0x18>)
 8001e2e:	68db      	ldr	r3, [r3, #12]
 8001e30:	0a1b      	lsrs	r3, r3, #8
 8001e32:	f003 0307 	and.w	r3, r3, #7
}
 8001e36:	4618      	mov	r0, r3
 8001e38:	46bd      	mov	sp, r7
 8001e3a:	bc80      	pop	{r7}
 8001e3c:	4770      	bx	lr
 8001e3e:	bf00      	nop
 8001e40:	e000ed00 	.word	0xe000ed00

08001e44 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001e44:	b480      	push	{r7}
 8001e46:	b083      	sub	sp, #12
 8001e48:	af00      	add	r7, sp, #0
 8001e4a:	4603      	mov	r3, r0
 8001e4c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e4e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e52:	2b00      	cmp	r3, #0
 8001e54:	db0b      	blt.n	8001e6e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8001e56:	79fb      	ldrb	r3, [r7, #7]
 8001e58:	f003 021f 	and.w	r2, r3, #31
 8001e5c:	4906      	ldr	r1, [pc, #24]	@ (8001e78 <__NVIC_EnableIRQ+0x34>)
 8001e5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e62:	095b      	lsrs	r3, r3, #5
 8001e64:	2001      	movs	r0, #1
 8001e66:	fa00 f202 	lsl.w	r2, r0, r2
 8001e6a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8001e6e:	bf00      	nop
 8001e70:	370c      	adds	r7, #12
 8001e72:	46bd      	mov	sp, r7
 8001e74:	bc80      	pop	{r7}
 8001e76:	4770      	bx	lr
 8001e78:	e000e100 	.word	0xe000e100

08001e7c <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8001e7c:	b480      	push	{r7}
 8001e7e:	b083      	sub	sp, #12
 8001e80:	af00      	add	r7, sp, #0
 8001e82:	4603      	mov	r3, r0
 8001e84:	6039      	str	r1, [r7, #0]
 8001e86:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8001e88:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e8c:	2b00      	cmp	r3, #0
 8001e8e:	db0a      	blt.n	8001ea6 <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001e90:	683b      	ldr	r3, [r7, #0]
 8001e92:	b2da      	uxtb	r2, r3
 8001e94:	490c      	ldr	r1, [pc, #48]	@ (8001ec8 <__NVIC_SetPriority+0x4c>)
 8001e96:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001e9a:	0112      	lsls	r2, r2, #4
 8001e9c:	b2d2      	uxtb	r2, r2
 8001e9e:	440b      	add	r3, r1
 8001ea0:	f883 2300 	strb.w	r2, [r3, #768]	@ 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8001ea4:	e00a      	b.n	8001ebc <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8001ea6:	683b      	ldr	r3, [r7, #0]
 8001ea8:	b2da      	uxtb	r2, r3
 8001eaa:	4908      	ldr	r1, [pc, #32]	@ (8001ecc <__NVIC_SetPriority+0x50>)
 8001eac:	79fb      	ldrb	r3, [r7, #7]
 8001eae:	f003 030f 	and.w	r3, r3, #15
 8001eb2:	3b04      	subs	r3, #4
 8001eb4:	0112      	lsls	r2, r2, #4
 8001eb6:	b2d2      	uxtb	r2, r2
 8001eb8:	440b      	add	r3, r1
 8001eba:	761a      	strb	r2, [r3, #24]
}
 8001ebc:	bf00      	nop
 8001ebe:	370c      	adds	r7, #12
 8001ec0:	46bd      	mov	sp, r7
 8001ec2:	bc80      	pop	{r7}
 8001ec4:	4770      	bx	lr
 8001ec6:	bf00      	nop
 8001ec8:	e000e100 	.word	0xe000e100
 8001ecc:	e000ed00 	.word	0xe000ed00

08001ed0 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8001ed0:	b480      	push	{r7}
 8001ed2:	b089      	sub	sp, #36	@ 0x24
 8001ed4:	af00      	add	r7, sp, #0
 8001ed6:	60f8      	str	r0, [r7, #12]
 8001ed8:	60b9      	str	r1, [r7, #8]
 8001eda:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8001edc:	68fb      	ldr	r3, [r7, #12]
 8001ede:	f003 0307 	and.w	r3, r3, #7
 8001ee2:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8001ee4:	69fb      	ldr	r3, [r7, #28]
 8001ee6:	f1c3 0307 	rsb	r3, r3, #7
 8001eea:	2b04      	cmp	r3, #4
 8001eec:	bf28      	it	cs
 8001eee:	2304      	movcs	r3, #4
 8001ef0:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8001ef2:	69fb      	ldr	r3, [r7, #28]
 8001ef4:	3304      	adds	r3, #4
 8001ef6:	2b06      	cmp	r3, #6
 8001ef8:	d902      	bls.n	8001f00 <NVIC_EncodePriority+0x30>
 8001efa:	69fb      	ldr	r3, [r7, #28]
 8001efc:	3b03      	subs	r3, #3
 8001efe:	e000      	b.n	8001f02 <NVIC_EncodePriority+0x32>
 8001f00:	2300      	movs	r3, #0
 8001f02:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f04:	f04f 32ff 	mov.w	r2, #4294967295
 8001f08:	69bb      	ldr	r3, [r7, #24]
 8001f0a:	fa02 f303 	lsl.w	r3, r2, r3
 8001f0e:	43da      	mvns	r2, r3
 8001f10:	68bb      	ldr	r3, [r7, #8]
 8001f12:	401a      	ands	r2, r3
 8001f14:	697b      	ldr	r3, [r7, #20]
 8001f16:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8001f18:	f04f 31ff 	mov.w	r1, #4294967295
 8001f1c:	697b      	ldr	r3, [r7, #20]
 8001f1e:	fa01 f303 	lsl.w	r3, r1, r3
 8001f22:	43d9      	mvns	r1, r3
 8001f24:	687b      	ldr	r3, [r7, #4]
 8001f26:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8001f28:	4313      	orrs	r3, r2
         );
}
 8001f2a:	4618      	mov	r0, r3
 8001f2c:	3724      	adds	r7, #36	@ 0x24
 8001f2e:	46bd      	mov	sp, r7
 8001f30:	bc80      	pop	{r7}
 8001f32:	4770      	bx	lr

08001f34 <SysTick_Config>:
  \note    When the variable <b>__Vendor_SysTickConfig</b> is set to 1, then the
           function <b>SysTick_Config</b> is not included. In this case, the file <b><i>device</i>.h</b>
           must contain a vendor-specific implementation of this function.
 */
__STATIC_INLINE uint32_t SysTick_Config(uint32_t ticks)
{
 8001f34:	b580      	push	{r7, lr}
 8001f36:	b082      	sub	sp, #8
 8001f38:	af00      	add	r7, sp, #0
 8001f3a:	6078      	str	r0, [r7, #4]
  if ((ticks - 1UL) > SysTick_LOAD_RELOAD_Msk)
 8001f3c:	687b      	ldr	r3, [r7, #4]
 8001f3e:	3b01      	subs	r3, #1
 8001f40:	f1b3 7f80 	cmp.w	r3, #16777216	@ 0x1000000
 8001f44:	d301      	bcc.n	8001f4a <SysTick_Config+0x16>
  {
    return (1UL);                                                   /* Reload value impossible */
 8001f46:	2301      	movs	r3, #1
 8001f48:	e00f      	b.n	8001f6a <SysTick_Config+0x36>
  }

  SysTick->LOAD  = (uint32_t)(ticks - 1UL);                         /* set reload register */
 8001f4a:	4a0a      	ldr	r2, [pc, #40]	@ (8001f74 <SysTick_Config+0x40>)
 8001f4c:	687b      	ldr	r3, [r7, #4]
 8001f4e:	3b01      	subs	r3, #1
 8001f50:	6053      	str	r3, [r2, #4]
  NVIC_SetPriority (SysTick_IRQn, (1UL << __NVIC_PRIO_BITS) - 1UL); /* set Priority for Systick Interrupt */
 8001f52:	210f      	movs	r1, #15
 8001f54:	f04f 30ff 	mov.w	r0, #4294967295
 8001f58:	f7ff ff90 	bl	8001e7c <__NVIC_SetPriority>
  SysTick->VAL   = 0UL;                                             /* Load the SysTick Counter Value */
 8001f5c:	4b05      	ldr	r3, [pc, #20]	@ (8001f74 <SysTick_Config+0x40>)
 8001f5e:	2200      	movs	r2, #0
 8001f60:	609a      	str	r2, [r3, #8]
  SysTick->CTRL  = SysTick_CTRL_CLKSOURCE_Msk |
 8001f62:	4b04      	ldr	r3, [pc, #16]	@ (8001f74 <SysTick_Config+0x40>)
 8001f64:	2207      	movs	r2, #7
 8001f66:	601a      	str	r2, [r3, #0]
                   SysTick_CTRL_TICKINT_Msk   |
                   SysTick_CTRL_ENABLE_Msk;                         /* Enable SysTick IRQ and SysTick Timer */
  return (0UL);                                                     /* Function successful */
 8001f68:	2300      	movs	r3, #0
}
 8001f6a:	4618      	mov	r0, r3
 8001f6c:	3708      	adds	r7, #8
 8001f6e:	46bd      	mov	sp, r7
 8001f70:	bd80      	pop	{r7, pc}
 8001f72:	bf00      	nop
 8001f74:	e000e010 	.word	0xe000e010

08001f78 <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8001f78:	b580      	push	{r7, lr}
 8001f7a:	b082      	sub	sp, #8
 8001f7c:	af00      	add	r7, sp, #0
 8001f7e:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8001f80:	6878      	ldr	r0, [r7, #4]
 8001f82:	f7ff ff2d 	bl	8001de0 <__NVIC_SetPriorityGrouping>
}
 8001f86:	bf00      	nop
 8001f88:	3708      	adds	r7, #8
 8001f8a:	46bd      	mov	sp, r7
 8001f8c:	bd80      	pop	{r7, pc}

08001f8e <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8001f8e:	b580      	push	{r7, lr}
 8001f90:	b086      	sub	sp, #24
 8001f92:	af00      	add	r7, sp, #0
 8001f94:	4603      	mov	r3, r0
 8001f96:	60b9      	str	r1, [r7, #8]
 8001f98:	607a      	str	r2, [r7, #4]
 8001f9a:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8001f9c:	2300      	movs	r3, #0
 8001f9e:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8001fa0:	f7ff ff42 	bl	8001e28 <__NVIC_GetPriorityGrouping>
 8001fa4:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8001fa6:	687a      	ldr	r2, [r7, #4]
 8001fa8:	68b9      	ldr	r1, [r7, #8]
 8001faa:	6978      	ldr	r0, [r7, #20]
 8001fac:	f7ff ff90 	bl	8001ed0 <NVIC_EncodePriority>
 8001fb0:	4602      	mov	r2, r0
 8001fb2:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8001fb6:	4611      	mov	r1, r2
 8001fb8:	4618      	mov	r0, r3
 8001fba:	f7ff ff5f 	bl	8001e7c <__NVIC_SetPriority>
}
 8001fbe:	bf00      	nop
 8001fc0:	3718      	adds	r7, #24
 8001fc2:	46bd      	mov	sp, r7
 8001fc4:	bd80      	pop	{r7, pc}

08001fc6 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f10xxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8001fc6:	b580      	push	{r7, lr}
 8001fc8:	b082      	sub	sp, #8
 8001fca:	af00      	add	r7, sp, #0
 8001fcc:	4603      	mov	r3, r0
 8001fce:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));

  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8001fd0:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8001fd4:	4618      	mov	r0, r3
 8001fd6:	f7ff ff35 	bl	8001e44 <__NVIC_EnableIRQ>
}
 8001fda:	bf00      	nop
 8001fdc:	3708      	adds	r7, #8
 8001fde:	46bd      	mov	sp, r7
 8001fe0:	bd80      	pop	{r7, pc}

08001fe2 <HAL_SYSTICK_Config>:
  * @param  TicksNumb: Specifies the ticks Number of ticks between two interrupts.
  * @retval status:  - 0  Function succeeded.
  *                  - 1  Function failed.
  */
uint32_t HAL_SYSTICK_Config(uint32_t TicksNumb)
{
 8001fe2:	b580      	push	{r7, lr}
 8001fe4:	b082      	sub	sp, #8
 8001fe6:	af00      	add	r7, sp, #0
 8001fe8:	6078      	str	r0, [r7, #4]
   return SysTick_Config(TicksNumb);
 8001fea:	6878      	ldr	r0, [r7, #4]
 8001fec:	f7ff ffa2 	bl	8001f34 <SysTick_Config>
 8001ff0:	4603      	mov	r3, r0
}
 8001ff2:	4618      	mov	r0, r3
 8001ff4:	3708      	adds	r7, #8
 8001ff6:	46bd      	mov	sp, r7
 8001ff8:	bd80      	pop	{r7, pc}
	...

08001ffc <HAL_GPIO_Init>:
  * @param  GPIO_Init: pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8001ffc:	b480      	push	{r7}
 8001ffe:	b08b      	sub	sp, #44	@ 0x2c
 8002000:	af00      	add	r7, sp, #0
 8002002:	6078      	str	r0, [r7, #4]
 8002004:	6039      	str	r1, [r7, #0]
  uint32_t position = 0x00u;
 8002006:	2300      	movs	r3, #0
 8002008:	627b      	str	r3, [r7, #36]	@ 0x24
  uint32_t ioposition;
  uint32_t iocurrent;
  uint32_t temp;
  uint32_t config = 0x00u;
 800200a:	2300      	movs	r3, #0
 800200c:	623b      	str	r3, [r7, #32]
  assert_param(IS_GPIO_ALL_INSTANCE(GPIOx));
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));

  /* Configure the port pins */
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 800200e:	e161      	b.n	80022d4 <HAL_GPIO_Init+0x2d8>
  {
    /* Get the IO position */
    ioposition = (0x01uL << position);
 8002010:	2201      	movs	r2, #1
 8002012:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002014:	fa02 f303 	lsl.w	r3, r2, r3
 8002018:	61fb      	str	r3, [r7, #28]

    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 800201a:	683b      	ldr	r3, [r7, #0]
 800201c:	681b      	ldr	r3, [r3, #0]
 800201e:	69fa      	ldr	r2, [r7, #28]
 8002020:	4013      	ands	r3, r2
 8002022:	61bb      	str	r3, [r7, #24]

    if (iocurrent == ioposition)
 8002024:	69ba      	ldr	r2, [r7, #24]
 8002026:	69fb      	ldr	r3, [r7, #28]
 8002028:	429a      	cmp	r2, r3
 800202a:	f040 8150 	bne.w	80022ce <HAL_GPIO_Init+0x2d2>
    {
      /* Check the Alternate function parameters */
      assert_param(IS_GPIO_AF_INSTANCE(GPIOx));

      /* Based on the required mode, filling config variable with MODEy[1:0] and CNFy[3:2] corresponding bits */
      switch (GPIO_Init->Mode)
 800202e:	683b      	ldr	r3, [r7, #0]
 8002030:	685b      	ldr	r3, [r3, #4]
 8002032:	4a97      	ldr	r2, [pc, #604]	@ (8002290 <HAL_GPIO_Init+0x294>)
 8002034:	4293      	cmp	r3, r2
 8002036:	d05e      	beq.n	80020f6 <HAL_GPIO_Init+0xfa>
 8002038:	4a95      	ldr	r2, [pc, #596]	@ (8002290 <HAL_GPIO_Init+0x294>)
 800203a:	4293      	cmp	r3, r2
 800203c:	d875      	bhi.n	800212a <HAL_GPIO_Init+0x12e>
 800203e:	4a95      	ldr	r2, [pc, #596]	@ (8002294 <HAL_GPIO_Init+0x298>)
 8002040:	4293      	cmp	r3, r2
 8002042:	d058      	beq.n	80020f6 <HAL_GPIO_Init+0xfa>
 8002044:	4a93      	ldr	r2, [pc, #588]	@ (8002294 <HAL_GPIO_Init+0x298>)
 8002046:	4293      	cmp	r3, r2
 8002048:	d86f      	bhi.n	800212a <HAL_GPIO_Init+0x12e>
 800204a:	4a93      	ldr	r2, [pc, #588]	@ (8002298 <HAL_GPIO_Init+0x29c>)
 800204c:	4293      	cmp	r3, r2
 800204e:	d052      	beq.n	80020f6 <HAL_GPIO_Init+0xfa>
 8002050:	4a91      	ldr	r2, [pc, #580]	@ (8002298 <HAL_GPIO_Init+0x29c>)
 8002052:	4293      	cmp	r3, r2
 8002054:	d869      	bhi.n	800212a <HAL_GPIO_Init+0x12e>
 8002056:	4a91      	ldr	r2, [pc, #580]	@ (800229c <HAL_GPIO_Init+0x2a0>)
 8002058:	4293      	cmp	r3, r2
 800205a:	d04c      	beq.n	80020f6 <HAL_GPIO_Init+0xfa>
 800205c:	4a8f      	ldr	r2, [pc, #572]	@ (800229c <HAL_GPIO_Init+0x2a0>)
 800205e:	4293      	cmp	r3, r2
 8002060:	d863      	bhi.n	800212a <HAL_GPIO_Init+0x12e>
 8002062:	4a8f      	ldr	r2, [pc, #572]	@ (80022a0 <HAL_GPIO_Init+0x2a4>)
 8002064:	4293      	cmp	r3, r2
 8002066:	d046      	beq.n	80020f6 <HAL_GPIO_Init+0xfa>
 8002068:	4a8d      	ldr	r2, [pc, #564]	@ (80022a0 <HAL_GPIO_Init+0x2a4>)
 800206a:	4293      	cmp	r3, r2
 800206c:	d85d      	bhi.n	800212a <HAL_GPIO_Init+0x12e>
 800206e:	2b12      	cmp	r3, #18
 8002070:	d82a      	bhi.n	80020c8 <HAL_GPIO_Init+0xcc>
 8002072:	2b12      	cmp	r3, #18
 8002074:	d859      	bhi.n	800212a <HAL_GPIO_Init+0x12e>
 8002076:	a201      	add	r2, pc, #4	@ (adr r2, 800207c <HAL_GPIO_Init+0x80>)
 8002078:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 800207c:	080020f7 	.word	0x080020f7
 8002080:	080020d1 	.word	0x080020d1
 8002084:	080020e3 	.word	0x080020e3
 8002088:	08002125 	.word	0x08002125
 800208c:	0800212b 	.word	0x0800212b
 8002090:	0800212b 	.word	0x0800212b
 8002094:	0800212b 	.word	0x0800212b
 8002098:	0800212b 	.word	0x0800212b
 800209c:	0800212b 	.word	0x0800212b
 80020a0:	0800212b 	.word	0x0800212b
 80020a4:	0800212b 	.word	0x0800212b
 80020a8:	0800212b 	.word	0x0800212b
 80020ac:	0800212b 	.word	0x0800212b
 80020b0:	0800212b 	.word	0x0800212b
 80020b4:	0800212b 	.word	0x0800212b
 80020b8:	0800212b 	.word	0x0800212b
 80020bc:	0800212b 	.word	0x0800212b
 80020c0:	080020d9 	.word	0x080020d9
 80020c4:	080020ed 	.word	0x080020ed
 80020c8:	4a76      	ldr	r2, [pc, #472]	@ (80022a4 <HAL_GPIO_Init+0x2a8>)
 80020ca:	4293      	cmp	r3, r2
 80020cc:	d013      	beq.n	80020f6 <HAL_GPIO_Init+0xfa>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
          break;

        /* Parameters are checked with assert_param */
        default:
          break;
 80020ce:	e02c      	b.n	800212a <HAL_GPIO_Init+0x12e>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_PP;
 80020d0:	683b      	ldr	r3, [r7, #0]
 80020d2:	68db      	ldr	r3, [r3, #12]
 80020d4:	623b      	str	r3, [r7, #32]
          break;
 80020d6:	e029      	b.n	800212c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_GP_OUTPUT_OD;
 80020d8:	683b      	ldr	r3, [r7, #0]
 80020da:	68db      	ldr	r3, [r3, #12]
 80020dc:	3304      	adds	r3, #4
 80020de:	623b      	str	r3, [r7, #32]
          break;
 80020e0:	e024      	b.n	800212c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_PP;
 80020e2:	683b      	ldr	r3, [r7, #0]
 80020e4:	68db      	ldr	r3, [r3, #12]
 80020e6:	3308      	adds	r3, #8
 80020e8:	623b      	str	r3, [r7, #32]
          break;
 80020ea:	e01f      	b.n	800212c <HAL_GPIO_Init+0x130>
          config = GPIO_Init->Speed + GPIO_CR_CNF_AF_OUTPUT_OD;
 80020ec:	683b      	ldr	r3, [r7, #0]
 80020ee:	68db      	ldr	r3, [r3, #12]
 80020f0:	330c      	adds	r3, #12
 80020f2:	623b      	str	r3, [r7, #32]
          break;
 80020f4:	e01a      	b.n	800212c <HAL_GPIO_Init+0x130>
          if (GPIO_Init->Pull == GPIO_NOPULL)
 80020f6:	683b      	ldr	r3, [r7, #0]
 80020f8:	689b      	ldr	r3, [r3, #8]
 80020fa:	2b00      	cmp	r3, #0
 80020fc:	d102      	bne.n	8002104 <HAL_GPIO_Init+0x108>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_FLOATING;
 80020fe:	2304      	movs	r3, #4
 8002100:	623b      	str	r3, [r7, #32]
          break;
 8002102:	e013      	b.n	800212c <HAL_GPIO_Init+0x130>
          else if (GPIO_Init->Pull == GPIO_PULLUP)
 8002104:	683b      	ldr	r3, [r7, #0]
 8002106:	689b      	ldr	r3, [r3, #8]
 8002108:	2b01      	cmp	r3, #1
 800210a:	d105      	bne.n	8002118 <HAL_GPIO_Init+0x11c>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 800210c:	2308      	movs	r3, #8
 800210e:	623b      	str	r3, [r7, #32]
            GPIOx->BSRR = ioposition;
 8002110:	687b      	ldr	r3, [r7, #4]
 8002112:	69fa      	ldr	r2, [r7, #28]
 8002114:	611a      	str	r2, [r3, #16]
          break;
 8002116:	e009      	b.n	800212c <HAL_GPIO_Init+0x130>
            config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_INPUT_PU_PD;
 8002118:	2308      	movs	r3, #8
 800211a:	623b      	str	r3, [r7, #32]
            GPIOx->BRR = ioposition;
 800211c:	687b      	ldr	r3, [r7, #4]
 800211e:	69fa      	ldr	r2, [r7, #28]
 8002120:	615a      	str	r2, [r3, #20]
          break;
 8002122:	e003      	b.n	800212c <HAL_GPIO_Init+0x130>
          config = GPIO_CR_MODE_INPUT + GPIO_CR_CNF_ANALOG;
 8002124:	2300      	movs	r3, #0
 8002126:	623b      	str	r3, [r7, #32]
          break;
 8002128:	e000      	b.n	800212c <HAL_GPIO_Init+0x130>
          break;
 800212a:	bf00      	nop
      }

      /* Check if the current bit belongs to first half or last half of the pin count number
       in order to address CRH or CRL register*/
      configregister = (iocurrent < GPIO_PIN_8) ? &GPIOx->CRL     : &GPIOx->CRH;
 800212c:	69bb      	ldr	r3, [r7, #24]
 800212e:	2bff      	cmp	r3, #255	@ 0xff
 8002130:	d801      	bhi.n	8002136 <HAL_GPIO_Init+0x13a>
 8002132:	687b      	ldr	r3, [r7, #4]
 8002134:	e001      	b.n	800213a <HAL_GPIO_Init+0x13e>
 8002136:	687b      	ldr	r3, [r7, #4]
 8002138:	3304      	adds	r3, #4
 800213a:	617b      	str	r3, [r7, #20]
      registeroffset = (iocurrent < GPIO_PIN_8) ? (position << 2u) : ((position - 8u) << 2u);
 800213c:	69bb      	ldr	r3, [r7, #24]
 800213e:	2bff      	cmp	r3, #255	@ 0xff
 8002140:	d802      	bhi.n	8002148 <HAL_GPIO_Init+0x14c>
 8002142:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002144:	009b      	lsls	r3, r3, #2
 8002146:	e002      	b.n	800214e <HAL_GPIO_Init+0x152>
 8002148:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 800214a:	3b08      	subs	r3, #8
 800214c:	009b      	lsls	r3, r3, #2
 800214e:	613b      	str	r3, [r7, #16]

      /* Apply the new configuration of the pin to the register */
      MODIFY_REG((*configregister), ((GPIO_CRL_MODE0 | GPIO_CRL_CNF0) << registeroffset), (config << registeroffset));
 8002150:	697b      	ldr	r3, [r7, #20]
 8002152:	681a      	ldr	r2, [r3, #0]
 8002154:	210f      	movs	r1, #15
 8002156:	693b      	ldr	r3, [r7, #16]
 8002158:	fa01 f303 	lsl.w	r3, r1, r3
 800215c:	43db      	mvns	r3, r3
 800215e:	401a      	ands	r2, r3
 8002160:	6a39      	ldr	r1, [r7, #32]
 8002162:	693b      	ldr	r3, [r7, #16]
 8002164:	fa01 f303 	lsl.w	r3, r1, r3
 8002168:	431a      	orrs	r2, r3
 800216a:	697b      	ldr	r3, [r7, #20]
 800216c:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if ((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800216e:	683b      	ldr	r3, [r7, #0]
 8002170:	685b      	ldr	r3, [r3, #4]
 8002172:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002176:	2b00      	cmp	r3, #0
 8002178:	f000 80a9 	beq.w	80022ce <HAL_GPIO_Init+0x2d2>
      {
        /* Enable AFIO Clock */
        __HAL_RCC_AFIO_CLK_ENABLE();
 800217c:	4b4a      	ldr	r3, [pc, #296]	@ (80022a8 <HAL_GPIO_Init+0x2ac>)
 800217e:	699b      	ldr	r3, [r3, #24]
 8002180:	4a49      	ldr	r2, [pc, #292]	@ (80022a8 <HAL_GPIO_Init+0x2ac>)
 8002182:	f043 0301 	orr.w	r3, r3, #1
 8002186:	6193      	str	r3, [r2, #24]
 8002188:	4b47      	ldr	r3, [pc, #284]	@ (80022a8 <HAL_GPIO_Init+0x2ac>)
 800218a:	699b      	ldr	r3, [r3, #24]
 800218c:	f003 0301 	and.w	r3, r3, #1
 8002190:	60bb      	str	r3, [r7, #8]
 8002192:	68bb      	ldr	r3, [r7, #8]
        temp = AFIO->EXTICR[position >> 2u];
 8002194:	4a45      	ldr	r2, [pc, #276]	@ (80022ac <HAL_GPIO_Init+0x2b0>)
 8002196:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 8002198:	089b      	lsrs	r3, r3, #2
 800219a:	3302      	adds	r3, #2
 800219c:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 80021a0:	60fb      	str	r3, [r7, #12]
        CLEAR_BIT(temp, (0x0Fu) << (4u * (position & 0x03u)));
 80021a2:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021a4:	f003 0303 	and.w	r3, r3, #3
 80021a8:	009b      	lsls	r3, r3, #2
 80021aa:	220f      	movs	r2, #15
 80021ac:	fa02 f303 	lsl.w	r3, r2, r3
 80021b0:	43db      	mvns	r3, r3
 80021b2:	68fa      	ldr	r2, [r7, #12]
 80021b4:	4013      	ands	r3, r2
 80021b6:	60fb      	str	r3, [r7, #12]
        SET_BIT(temp, (GPIO_GET_INDEX(GPIOx)) << (4u * (position & 0x03u)));
 80021b8:	687b      	ldr	r3, [r7, #4]
 80021ba:	4a3d      	ldr	r2, [pc, #244]	@ (80022b0 <HAL_GPIO_Init+0x2b4>)
 80021bc:	4293      	cmp	r3, r2
 80021be:	d00d      	beq.n	80021dc <HAL_GPIO_Init+0x1e0>
 80021c0:	687b      	ldr	r3, [r7, #4]
 80021c2:	4a3c      	ldr	r2, [pc, #240]	@ (80022b4 <HAL_GPIO_Init+0x2b8>)
 80021c4:	4293      	cmp	r3, r2
 80021c6:	d007      	beq.n	80021d8 <HAL_GPIO_Init+0x1dc>
 80021c8:	687b      	ldr	r3, [r7, #4]
 80021ca:	4a3b      	ldr	r2, [pc, #236]	@ (80022b8 <HAL_GPIO_Init+0x2bc>)
 80021cc:	4293      	cmp	r3, r2
 80021ce:	d101      	bne.n	80021d4 <HAL_GPIO_Init+0x1d8>
 80021d0:	2302      	movs	r3, #2
 80021d2:	e004      	b.n	80021de <HAL_GPIO_Init+0x1e2>
 80021d4:	2303      	movs	r3, #3
 80021d6:	e002      	b.n	80021de <HAL_GPIO_Init+0x1e2>
 80021d8:	2301      	movs	r3, #1
 80021da:	e000      	b.n	80021de <HAL_GPIO_Init+0x1e2>
 80021dc:	2300      	movs	r3, #0
 80021de:	6a7a      	ldr	r2, [r7, #36]	@ 0x24
 80021e0:	f002 0203 	and.w	r2, r2, #3
 80021e4:	0092      	lsls	r2, r2, #2
 80021e6:	4093      	lsls	r3, r2
 80021e8:	68fa      	ldr	r2, [r7, #12]
 80021ea:	4313      	orrs	r3, r2
 80021ec:	60fb      	str	r3, [r7, #12]
        AFIO->EXTICR[position >> 2u] = temp;
 80021ee:	492f      	ldr	r1, [pc, #188]	@ (80022ac <HAL_GPIO_Init+0x2b0>)
 80021f0:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80021f2:	089b      	lsrs	r3, r3, #2
 80021f4:	3302      	adds	r3, #2
 80021f6:	68fa      	ldr	r2, [r7, #12]
 80021f8:	f841 2023 	str.w	r2, [r1, r3, lsl #2]


        /* Enable or disable the rising trigger */
        if ((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 80021fc:	683b      	ldr	r3, [r7, #0]
 80021fe:	685b      	ldr	r3, [r3, #4]
 8002200:	f403 1380 	and.w	r3, r3, #1048576	@ 0x100000
 8002204:	2b00      	cmp	r3, #0
 8002206:	d006      	beq.n	8002216 <HAL_GPIO_Init+0x21a>
        {
          SET_BIT(EXTI->RTSR, iocurrent);
 8002208:	4b2c      	ldr	r3, [pc, #176]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 800220a:	689a      	ldr	r2, [r3, #8]
 800220c:	492b      	ldr	r1, [pc, #172]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 800220e:	69bb      	ldr	r3, [r7, #24]
 8002210:	4313      	orrs	r3, r2
 8002212:	608b      	str	r3, [r1, #8]
 8002214:	e006      	b.n	8002224 <HAL_GPIO_Init+0x228>
        }
        else
        {
          CLEAR_BIT(EXTI->RTSR, iocurrent);
 8002216:	4b29      	ldr	r3, [pc, #164]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002218:	689a      	ldr	r2, [r3, #8]
 800221a:	69bb      	ldr	r3, [r7, #24]
 800221c:	43db      	mvns	r3, r3
 800221e:	4927      	ldr	r1, [pc, #156]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002220:	4013      	ands	r3, r2
 8002222:	608b      	str	r3, [r1, #8]
        }

        /* Enable or disable the falling trigger */
        if ((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8002224:	683b      	ldr	r3, [r7, #0]
 8002226:	685b      	ldr	r3, [r3, #4]
 8002228:	f403 1300 	and.w	r3, r3, #2097152	@ 0x200000
 800222c:	2b00      	cmp	r3, #0
 800222e:	d006      	beq.n	800223e <HAL_GPIO_Init+0x242>
        {
          SET_BIT(EXTI->FTSR, iocurrent);
 8002230:	4b22      	ldr	r3, [pc, #136]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002232:	68da      	ldr	r2, [r3, #12]
 8002234:	4921      	ldr	r1, [pc, #132]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	4313      	orrs	r3, r2
 800223a:	60cb      	str	r3, [r1, #12]
 800223c:	e006      	b.n	800224c <HAL_GPIO_Init+0x250>
        }
        else
        {
          CLEAR_BIT(EXTI->FTSR, iocurrent);
 800223e:	4b1f      	ldr	r3, [pc, #124]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002240:	68da      	ldr	r2, [r3, #12]
 8002242:	69bb      	ldr	r3, [r7, #24]
 8002244:	43db      	mvns	r3, r3
 8002246:	491d      	ldr	r1, [pc, #116]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002248:	4013      	ands	r3, r2
 800224a:	60cb      	str	r3, [r1, #12]
        }

        /* Configure the event mask */
        if ((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 800224c:	683b      	ldr	r3, [r7, #0]
 800224e:	685b      	ldr	r3, [r3, #4]
 8002250:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002254:	2b00      	cmp	r3, #0
 8002256:	d006      	beq.n	8002266 <HAL_GPIO_Init+0x26a>
        {
          SET_BIT(EXTI->EMR, iocurrent);
 8002258:	4b18      	ldr	r3, [pc, #96]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 800225a:	685a      	ldr	r2, [r3, #4]
 800225c:	4917      	ldr	r1, [pc, #92]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 800225e:	69bb      	ldr	r3, [r7, #24]
 8002260:	4313      	orrs	r3, r2
 8002262:	604b      	str	r3, [r1, #4]
 8002264:	e006      	b.n	8002274 <HAL_GPIO_Init+0x278>
        }
        else
        {
          CLEAR_BIT(EXTI->EMR, iocurrent);
 8002266:	4b15      	ldr	r3, [pc, #84]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002268:	685a      	ldr	r2, [r3, #4]
 800226a:	69bb      	ldr	r3, [r7, #24]
 800226c:	43db      	mvns	r3, r3
 800226e:	4913      	ldr	r1, [pc, #76]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002270:	4013      	ands	r3, r2
 8002272:	604b      	str	r3, [r1, #4]
        }

        /* Configure the interrupt mask */
        if ((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 8002274:	683b      	ldr	r3, [r7, #0]
 8002276:	685b      	ldr	r3, [r3, #4]
 8002278:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 800227c:	2b00      	cmp	r3, #0
 800227e:	d01f      	beq.n	80022c0 <HAL_GPIO_Init+0x2c4>
        {
          SET_BIT(EXTI->IMR, iocurrent);
 8002280:	4b0e      	ldr	r3, [pc, #56]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002282:	681a      	ldr	r2, [r3, #0]
 8002284:	490d      	ldr	r1, [pc, #52]	@ (80022bc <HAL_GPIO_Init+0x2c0>)
 8002286:	69bb      	ldr	r3, [r7, #24]
 8002288:	4313      	orrs	r3, r2
 800228a:	600b      	str	r3, [r1, #0]
 800228c:	e01f      	b.n	80022ce <HAL_GPIO_Init+0x2d2>
 800228e:	bf00      	nop
 8002290:	10320000 	.word	0x10320000
 8002294:	10310000 	.word	0x10310000
 8002298:	10220000 	.word	0x10220000
 800229c:	10210000 	.word	0x10210000
 80022a0:	10120000 	.word	0x10120000
 80022a4:	10110000 	.word	0x10110000
 80022a8:	40021000 	.word	0x40021000
 80022ac:	40010000 	.word	0x40010000
 80022b0:	40010800 	.word	0x40010800
 80022b4:	40010c00 	.word	0x40010c00
 80022b8:	40011000 	.word	0x40011000
 80022bc:	40010400 	.word	0x40010400
        }
        else
        {
          CLEAR_BIT(EXTI->IMR, iocurrent);
 80022c0:	4b0b      	ldr	r3, [pc, #44]	@ (80022f0 <HAL_GPIO_Init+0x2f4>)
 80022c2:	681a      	ldr	r2, [r3, #0]
 80022c4:	69bb      	ldr	r3, [r7, #24]
 80022c6:	43db      	mvns	r3, r3
 80022c8:	4909      	ldr	r1, [pc, #36]	@ (80022f0 <HAL_GPIO_Init+0x2f4>)
 80022ca:	4013      	ands	r3, r2
 80022cc:	600b      	str	r3, [r1, #0]
        }
      }
    }

	position++;
 80022ce:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022d0:	3301      	adds	r3, #1
 80022d2:	627b      	str	r3, [r7, #36]	@ 0x24
  while (((GPIO_Init->Pin) >> position) != 0x00u)
 80022d4:	683b      	ldr	r3, [r7, #0]
 80022d6:	681a      	ldr	r2, [r3, #0]
 80022d8:	6a7b      	ldr	r3, [r7, #36]	@ 0x24
 80022da:	fa22 f303 	lsr.w	r3, r2, r3
 80022de:	2b00      	cmp	r3, #0
 80022e0:	f47f ae96 	bne.w	8002010 <HAL_GPIO_Init+0x14>
  }
}
 80022e4:	bf00      	nop
 80022e6:	bf00      	nop
 80022e8:	372c      	adds	r7, #44	@ 0x2c
 80022ea:	46bd      	mov	sp, r7
 80022ec:	bc80      	pop	{r7}
 80022ee:	4770      	bx	lr
 80022f0:	40010400 	.word	0x40010400

080022f4 <HAL_GPIO_ReadPin>:
  * @param  GPIO_Pin: specifies the port bit to read.
  *         This parameter can be GPIO_PIN_x where x can be (0..15).
  * @retval The input port pin value.
  */
GPIO_PinState HAL_GPIO_ReadPin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 80022f4:	b480      	push	{r7}
 80022f6:	b085      	sub	sp, #20
 80022f8:	af00      	add	r7, sp, #0
 80022fa:	6078      	str	r0, [r7, #4]
 80022fc:	460b      	mov	r3, r1
 80022fe:	807b      	strh	r3, [r7, #2]
  GPIO_PinState bitstatus;

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->IDR & GPIO_Pin) != (uint32_t)GPIO_PIN_RESET)
 8002300:	687b      	ldr	r3, [r7, #4]
 8002302:	689a      	ldr	r2, [r3, #8]
 8002304:	887b      	ldrh	r3, [r7, #2]
 8002306:	4013      	ands	r3, r2
 8002308:	2b00      	cmp	r3, #0
 800230a:	d002      	beq.n	8002312 <HAL_GPIO_ReadPin+0x1e>
  {
    bitstatus = GPIO_PIN_SET;
 800230c:	2301      	movs	r3, #1
 800230e:	73fb      	strb	r3, [r7, #15]
 8002310:	e001      	b.n	8002316 <HAL_GPIO_ReadPin+0x22>
  }
  else
  {
    bitstatus = GPIO_PIN_RESET;
 8002312:	2300      	movs	r3, #0
 8002314:	73fb      	strb	r3, [r7, #15]
  }
  return bitstatus;
 8002316:	7bfb      	ldrb	r3, [r7, #15]
}
 8002318:	4618      	mov	r0, r3
 800231a:	3714      	adds	r7, #20
 800231c:	46bd      	mov	sp, r7
 800231e:	bc80      	pop	{r7}
 8002320:	4770      	bx	lr

08002322 <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 8002322:	b480      	push	{r7}
 8002324:	b083      	sub	sp, #12
 8002326:	af00      	add	r7, sp, #0
 8002328:	6078      	str	r0, [r7, #4]
 800232a:	460b      	mov	r3, r1
 800232c:	807b      	strh	r3, [r7, #2]
 800232e:	4613      	mov	r3, r2
 8002330:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if (PinState != GPIO_PIN_RESET)
 8002332:	787b      	ldrb	r3, [r7, #1]
 8002334:	2b00      	cmp	r3, #0
 8002336:	d003      	beq.n	8002340 <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8002338:	887a      	ldrh	r2, [r7, #2]
 800233a:	687b      	ldr	r3, [r7, #4]
 800233c:	611a      	str	r2, [r3, #16]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
  }
}
 800233e:	e003      	b.n	8002348 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16u;
 8002340:	887b      	ldrh	r3, [r7, #2]
 8002342:	041a      	lsls	r2, r3, #16
 8002344:	687b      	ldr	r3, [r7, #4]
 8002346:	611a      	str	r2, [r3, #16]
}
 8002348:	bf00      	nop
 800234a:	370c      	adds	r7, #12
 800234c:	46bd      	mov	sp, r7
 800234e:	bc80      	pop	{r7}
 8002350:	4770      	bx	lr

08002352 <HAL_GPIO_TogglePin>:
  * @param  GPIOx: where x can be (A..G depending on device used) to select the GPIO peripheral
  * @param  GPIO_Pin: Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef *GPIOx, uint16_t GPIO_Pin)
{
 8002352:	b480      	push	{r7}
 8002354:	b085      	sub	sp, #20
 8002356:	af00      	add	r7, sp, #0
 8002358:	6078      	str	r0, [r7, #4]
 800235a:	460b      	mov	r3, r1
 800235c:	807b      	strh	r3, [r7, #2]

  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  /* get current Output Data Register value */
  odr = GPIOx->ODR;
 800235e:	687b      	ldr	r3, [r7, #4]
 8002360:	68db      	ldr	r3, [r3, #12]
 8002362:	60fb      	str	r3, [r7, #12]

  /* Set selected pins that were at low level, and reset ones that were high */
  GPIOx->BSRR = ((odr & GPIO_Pin) << GPIO_NUMBER) | (~odr & GPIO_Pin);
 8002364:	887a      	ldrh	r2, [r7, #2]
 8002366:	68fb      	ldr	r3, [r7, #12]
 8002368:	4013      	ands	r3, r2
 800236a:	041a      	lsls	r2, r3, #16
 800236c:	68fb      	ldr	r3, [r7, #12]
 800236e:	43d9      	mvns	r1, r3
 8002370:	887b      	ldrh	r3, [r7, #2]
 8002372:	400b      	ands	r3, r1
 8002374:	431a      	orrs	r2, r3
 8002376:	687b      	ldr	r3, [r7, #4]
 8002378:	611a      	str	r2, [r3, #16]
}
 800237a:	bf00      	nop
 800237c:	3714      	adds	r7, #20
 800237e:	46bd      	mov	sp, r7
 8002380:	bc80      	pop	{r7}
 8002382:	4770      	bx	lr

08002384 <HAL_RCC_OscConfig>:
  *         supported by this macro. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 8002384:	b580      	push	{r7, lr}
 8002386:	b086      	sub	sp, #24
 8002388:	af00      	add	r7, sp, #0
 800238a:	6078      	str	r0, [r7, #4]
  uint32_t tickstart;
  uint32_t pll_config;

  /* Check Null pointer */
  if (RCC_OscInitStruct == NULL)
 800238c:	687b      	ldr	r3, [r7, #4]
 800238e:	2b00      	cmp	r3, #0
 8002390:	d101      	bne.n	8002396 <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 8002392:	2301      	movs	r3, #1
 8002394:	e272      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));

  /*------------------------------- HSE Configuration ------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 8002396:	687b      	ldr	r3, [r7, #4]
 8002398:	681b      	ldr	r3, [r3, #0]
 800239a:	f003 0301 	and.w	r3, r3, #1
 800239e:	2b00      	cmp	r3, #0
 80023a0:	f000 8087 	beq.w	80024b2 <HAL_RCC_OscConfig+0x12e>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));

    /* When the HSE is used as system clock or clock source for PLL in these cases it is not allowed to be disabled */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSE)
 80023a4:	4b92      	ldr	r3, [pc, #584]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023a6:	685b      	ldr	r3, [r3, #4]
 80023a8:	f003 030c 	and.w	r3, r3, #12
 80023ac:	2b04      	cmp	r3, #4
 80023ae:	d00c      	beq.n	80023ca <HAL_RCC_OscConfig+0x46>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSE)))
 80023b0:	4b8f      	ldr	r3, [pc, #572]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023b2:	685b      	ldr	r3, [r3, #4]
 80023b4:	f003 030c 	and.w	r3, r3, #12
 80023b8:	2b08      	cmp	r3, #8
 80023ba:	d112      	bne.n	80023e2 <HAL_RCC_OscConfig+0x5e>
 80023bc:	4b8c      	ldr	r3, [pc, #560]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023be:	685b      	ldr	r3, [r3, #4]
 80023c0:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80023c4:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023c8:	d10b      	bne.n	80023e2 <HAL_RCC_OscConfig+0x5e>
    {
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80023ca:	4b89      	ldr	r3, [pc, #548]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023cc:	681b      	ldr	r3, [r3, #0]
 80023ce:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80023d2:	2b00      	cmp	r3, #0
 80023d4:	d06c      	beq.n	80024b0 <HAL_RCC_OscConfig+0x12c>
 80023d6:	687b      	ldr	r3, [r7, #4]
 80023d8:	685b      	ldr	r3, [r3, #4]
 80023da:	2b00      	cmp	r3, #0
 80023dc:	d168      	bne.n	80024b0 <HAL_RCC_OscConfig+0x12c>
      {
        return HAL_ERROR;
 80023de:	2301      	movs	r3, #1
 80023e0:	e24c      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	685b      	ldr	r3, [r3, #4]
 80023e6:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80023ea:	d106      	bne.n	80023fa <HAL_RCC_OscConfig+0x76>
 80023ec:	4b80      	ldr	r3, [pc, #512]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023ee:	681b      	ldr	r3, [r3, #0]
 80023f0:	4a7f      	ldr	r2, [pc, #508]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80023f2:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 80023f6:	6013      	str	r3, [r2, #0]
 80023f8:	e02e      	b.n	8002458 <HAL_RCC_OscConfig+0xd4>
 80023fa:	687b      	ldr	r3, [r7, #4]
 80023fc:	685b      	ldr	r3, [r3, #4]
 80023fe:	2b00      	cmp	r3, #0
 8002400:	d10c      	bne.n	800241c <HAL_RCC_OscConfig+0x98>
 8002402:	4b7b      	ldr	r3, [pc, #492]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	4a7a      	ldr	r2, [pc, #488]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002408:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800240c:	6013      	str	r3, [r2, #0]
 800240e:	4b78      	ldr	r3, [pc, #480]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002410:	681b      	ldr	r3, [r3, #0]
 8002412:	4a77      	ldr	r2, [pc, #476]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002414:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002418:	6013      	str	r3, [r2, #0]
 800241a:	e01d      	b.n	8002458 <HAL_RCC_OscConfig+0xd4>
 800241c:	687b      	ldr	r3, [r7, #4]
 800241e:	685b      	ldr	r3, [r3, #4]
 8002420:	f5b3 2fa0 	cmp.w	r3, #327680	@ 0x50000
 8002424:	d10c      	bne.n	8002440 <HAL_RCC_OscConfig+0xbc>
 8002426:	4b72      	ldr	r3, [pc, #456]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002428:	681b      	ldr	r3, [r3, #0]
 800242a:	4a71      	ldr	r2, [pc, #452]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800242c:	f443 2380 	orr.w	r3, r3, #262144	@ 0x40000
 8002430:	6013      	str	r3, [r2, #0]
 8002432:	4b6f      	ldr	r3, [pc, #444]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002434:	681b      	ldr	r3, [r3, #0]
 8002436:	4a6e      	ldr	r2, [pc, #440]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002438:	f443 3380 	orr.w	r3, r3, #65536	@ 0x10000
 800243c:	6013      	str	r3, [r2, #0]
 800243e:	e00b      	b.n	8002458 <HAL_RCC_OscConfig+0xd4>
 8002440:	4b6b      	ldr	r3, [pc, #428]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002442:	681b      	ldr	r3, [r3, #0]
 8002444:	4a6a      	ldr	r2, [pc, #424]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002446:	f423 3380 	bic.w	r3, r3, #65536	@ 0x10000
 800244a:	6013      	str	r3, [r2, #0]
 800244c:	4b68      	ldr	r3, [pc, #416]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800244e:	681b      	ldr	r3, [r3, #0]
 8002450:	4a67      	ldr	r2, [pc, #412]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002452:	f423 2380 	bic.w	r3, r3, #262144	@ 0x40000
 8002456:	6013      	str	r3, [r2, #0]


      /* Check the HSE State */
      if (RCC_OscInitStruct->HSEState != RCC_HSE_OFF)
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	685b      	ldr	r3, [r3, #4]
 800245c:	2b00      	cmp	r3, #0
 800245e:	d013      	beq.n	8002488 <HAL_RCC_OscConfig+0x104>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002460:	f7ff fcb4 	bl	8001dcc <HAL_GetTick>
 8002464:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 8002466:	e008      	b.n	800247a <HAL_RCC_OscConfig+0xf6>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002468:	f7ff fcb0 	bl	8001dcc <HAL_GetTick>
 800246c:	4602      	mov	r2, r0
 800246e:	693b      	ldr	r3, [r7, #16]
 8002470:	1ad3      	subs	r3, r2, r3
 8002472:	2b64      	cmp	r3, #100	@ 0x64
 8002474:	d901      	bls.n	800247a <HAL_RCC_OscConfig+0xf6>
          {
            return HAL_TIMEOUT;
 8002476:	2303      	movs	r3, #3
 8002478:	e200      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800247a:	4b5d      	ldr	r3, [pc, #372]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800247c:	681b      	ldr	r3, [r3, #0]
 800247e:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002482:	2b00      	cmp	r3, #0
 8002484:	d0f0      	beq.n	8002468 <HAL_RCC_OscConfig+0xe4>
 8002486:	e014      	b.n	80024b2 <HAL_RCC_OscConfig+0x12e>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002488:	f7ff fca0 	bl	8001dcc <HAL_GetTick>
 800248c:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 800248e:	e008      	b.n	80024a2 <HAL_RCC_OscConfig+0x11e>
        {
          if ((HAL_GetTick() - tickstart) > HSE_TIMEOUT_VALUE)
 8002490:	f7ff fc9c 	bl	8001dcc <HAL_GetTick>
 8002494:	4602      	mov	r2, r0
 8002496:	693b      	ldr	r3, [r7, #16]
 8002498:	1ad3      	subs	r3, r2, r3
 800249a:	2b64      	cmp	r3, #100	@ 0x64
 800249c:	d901      	bls.n	80024a2 <HAL_RCC_OscConfig+0x11e>
          {
            return HAL_TIMEOUT;
 800249e:	2303      	movs	r3, #3
 80024a0:	e1ec      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 80024a2:	4b53      	ldr	r3, [pc, #332]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024a4:	681b      	ldr	r3, [r3, #0]
 80024a6:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 80024aa:	2b00      	cmp	r3, #0
 80024ac:	d1f0      	bne.n	8002490 <HAL_RCC_OscConfig+0x10c>
 80024ae:	e000      	b.n	80024b2 <HAL_RCC_OscConfig+0x12e>
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80024b0:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 80024b2:	687b      	ldr	r3, [r7, #4]
 80024b4:	681b      	ldr	r3, [r3, #0]
 80024b6:	f003 0302 	and.w	r3, r3, #2
 80024ba:	2b00      	cmp	r3, #0
 80024bc:	d063      	beq.n	8002586 <HAL_RCC_OscConfig+0x202>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_HSI)
 80024be:	4b4c      	ldr	r3, [pc, #304]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024c0:	685b      	ldr	r3, [r3, #4]
 80024c2:	f003 030c 	and.w	r3, r3, #12
 80024c6:	2b00      	cmp	r3, #0
 80024c8:	d00b      	beq.n	80024e2 <HAL_RCC_OscConfig+0x15e>
        || ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_SYSCLKSOURCE_STATUS_PLLCLK) && (__HAL_RCC_GET_PLL_OSCSOURCE() == RCC_PLLSOURCE_HSI_DIV2)))
 80024ca:	4b49      	ldr	r3, [pc, #292]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024cc:	685b      	ldr	r3, [r3, #4]
 80024ce:	f003 030c 	and.w	r3, r3, #12
 80024d2:	2b08      	cmp	r3, #8
 80024d4:	d11c      	bne.n	8002510 <HAL_RCC_OscConfig+0x18c>
 80024d6:	4b46      	ldr	r3, [pc, #280]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024d8:	685b      	ldr	r3, [r3, #4]
 80024da:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 80024de:	2b00      	cmp	r3, #0
 80024e0:	d116      	bne.n	8002510 <HAL_RCC_OscConfig+0x18c>
    {
      /* When HSI is used as system clock it will not disabled */
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80024e2:	4b43      	ldr	r3, [pc, #268]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024e4:	681b      	ldr	r3, [r3, #0]
 80024e6:	f003 0302 	and.w	r3, r3, #2
 80024ea:	2b00      	cmp	r3, #0
 80024ec:	d005      	beq.n	80024fa <HAL_RCC_OscConfig+0x176>
 80024ee:	687b      	ldr	r3, [r7, #4]
 80024f0:	691b      	ldr	r3, [r3, #16]
 80024f2:	2b01      	cmp	r3, #1
 80024f4:	d001      	beq.n	80024fa <HAL_RCC_OscConfig+0x176>
      {
        return HAL_ERROR;
 80024f6:	2301      	movs	r3, #1
 80024f8:	e1c0      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80024fa:	4b3d      	ldr	r3, [pc, #244]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80024fc:	681b      	ldr	r3, [r3, #0]
 80024fe:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 8002502:	687b      	ldr	r3, [r7, #4]
 8002504:	695b      	ldr	r3, [r3, #20]
 8002506:	00db      	lsls	r3, r3, #3
 8002508:	4939      	ldr	r1, [pc, #228]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800250a:	4313      	orrs	r3, r2
 800250c:	600b      	str	r3, [r1, #0]
      if ((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 800250e:	e03a      	b.n	8002586 <HAL_RCC_OscConfig+0x202>
      }
    }
    else
    {
      /* Check the HSI State */
      if (RCC_OscInitStruct->HSIState != RCC_HSI_OFF)
 8002510:	687b      	ldr	r3, [r7, #4]
 8002512:	691b      	ldr	r3, [r3, #16]
 8002514:	2b00      	cmp	r3, #0
 8002516:	d020      	beq.n	800255a <HAL_RCC_OscConfig+0x1d6>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 8002518:	4b36      	ldr	r3, [pc, #216]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800251a:	2201      	movs	r2, #1
 800251c:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800251e:	f7ff fc55 	bl	8001dcc <HAL_GetTick>
 8002522:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002524:	e008      	b.n	8002538 <HAL_RCC_OscConfig+0x1b4>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002526:	f7ff fc51 	bl	8001dcc <HAL_GetTick>
 800252a:	4602      	mov	r2, r0
 800252c:	693b      	ldr	r3, [r7, #16]
 800252e:	1ad3      	subs	r3, r2, r3
 8002530:	2b02      	cmp	r3, #2
 8002532:	d901      	bls.n	8002538 <HAL_RCC_OscConfig+0x1b4>
          {
            return HAL_TIMEOUT;
 8002534:	2303      	movs	r3, #3
 8002536:	e1a1      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002538:	4b2d      	ldr	r3, [pc, #180]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800253a:	681b      	ldr	r3, [r3, #0]
 800253c:	f003 0302 	and.w	r3, r3, #2
 8002540:	2b00      	cmp	r3, #0
 8002542:	d0f0      	beq.n	8002526 <HAL_RCC_OscConfig+0x1a2>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8002544:	4b2a      	ldr	r3, [pc, #168]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002546:	681b      	ldr	r3, [r3, #0]
 8002548:	f023 02f8 	bic.w	r2, r3, #248	@ 0xf8
 800254c:	687b      	ldr	r3, [r7, #4]
 800254e:	695b      	ldr	r3, [r3, #20]
 8002550:	00db      	lsls	r3, r3, #3
 8002552:	4927      	ldr	r1, [pc, #156]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 8002554:	4313      	orrs	r3, r2
 8002556:	600b      	str	r3, [r1, #0]
 8002558:	e015      	b.n	8002586 <HAL_RCC_OscConfig+0x202>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800255a:	4b26      	ldr	r3, [pc, #152]	@ (80025f4 <HAL_RCC_OscConfig+0x270>)
 800255c:	2200      	movs	r2, #0
 800255e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002560:	f7ff fc34 	bl	8001dcc <HAL_GetTick>
 8002564:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 8002566:	e008      	b.n	800257a <HAL_RCC_OscConfig+0x1f6>
        {
          if ((HAL_GetTick() - tickstart) > HSI_TIMEOUT_VALUE)
 8002568:	f7ff fc30 	bl	8001dcc <HAL_GetTick>
 800256c:	4602      	mov	r2, r0
 800256e:	693b      	ldr	r3, [r7, #16]
 8002570:	1ad3      	subs	r3, r2, r3
 8002572:	2b02      	cmp	r3, #2
 8002574:	d901      	bls.n	800257a <HAL_RCC_OscConfig+0x1f6>
          {
            return HAL_TIMEOUT;
 8002576:	2303      	movs	r3, #3
 8002578:	e180      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800257a:	4b1d      	ldr	r3, [pc, #116]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 800257c:	681b      	ldr	r3, [r3, #0]
 800257e:	f003 0302 	and.w	r3, r3, #2
 8002582:	2b00      	cmp	r3, #0
 8002584:	d1f0      	bne.n	8002568 <HAL_RCC_OscConfig+0x1e4>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 8002586:	687b      	ldr	r3, [r7, #4]
 8002588:	681b      	ldr	r3, [r3, #0]
 800258a:	f003 0308 	and.w	r3, r3, #8
 800258e:	2b00      	cmp	r3, #0
 8002590:	d03a      	beq.n	8002608 <HAL_RCC_OscConfig+0x284>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if (RCC_OscInitStruct->LSIState != RCC_LSI_OFF)
 8002592:	687b      	ldr	r3, [r7, #4]
 8002594:	699b      	ldr	r3, [r3, #24]
 8002596:	2b00      	cmp	r3, #0
 8002598:	d019      	beq.n	80025ce <HAL_RCC_OscConfig+0x24a>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800259a:	4b17      	ldr	r3, [pc, #92]	@ (80025f8 <HAL_RCC_OscConfig+0x274>)
 800259c:	2201      	movs	r2, #1
 800259e:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025a0:	f7ff fc14 	bl	8001dcc <HAL_GetTick>
 80025a4:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025a6:	e008      	b.n	80025ba <HAL_RCC_OscConfig+0x236>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025a8:	f7ff fc10 	bl	8001dcc <HAL_GetTick>
 80025ac:	4602      	mov	r2, r0
 80025ae:	693b      	ldr	r3, [r7, #16]
 80025b0:	1ad3      	subs	r3, r2, r3
 80025b2:	2b02      	cmp	r3, #2
 80025b4:	d901      	bls.n	80025ba <HAL_RCC_OscConfig+0x236>
        {
          return HAL_TIMEOUT;
 80025b6:	2303      	movs	r3, #3
 80025b8:	e160      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 80025ba:	4b0d      	ldr	r3, [pc, #52]	@ (80025f0 <HAL_RCC_OscConfig+0x26c>)
 80025bc:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80025be:	f003 0302 	and.w	r3, r3, #2
 80025c2:	2b00      	cmp	r3, #0
 80025c4:	d0f0      	beq.n	80025a8 <HAL_RCC_OscConfig+0x224>
        }
      }
      /*  To have a fully stabilized clock in the specified range, a software delay of 1ms
          should be added.*/
      RCC_Delay(1);
 80025c6:	2001      	movs	r0, #1
 80025c8:	f000 fa9c 	bl	8002b04 <RCC_Delay>
 80025cc:	e01c      	b.n	8002608 <HAL_RCC_OscConfig+0x284>
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80025ce:	4b0a      	ldr	r3, [pc, #40]	@ (80025f8 <HAL_RCC_OscConfig+0x274>)
 80025d0:	2200      	movs	r2, #0
 80025d2:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80025d4:	f7ff fbfa 	bl	8001dcc <HAL_GetTick>
 80025d8:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025da:	e00f      	b.n	80025fc <HAL_RCC_OscConfig+0x278>
      {
        if ((HAL_GetTick() - tickstart) > LSI_TIMEOUT_VALUE)
 80025dc:	f7ff fbf6 	bl	8001dcc <HAL_GetTick>
 80025e0:	4602      	mov	r2, r0
 80025e2:	693b      	ldr	r3, [r7, #16]
 80025e4:	1ad3      	subs	r3, r2, r3
 80025e6:	2b02      	cmp	r3, #2
 80025e8:	d908      	bls.n	80025fc <HAL_RCC_OscConfig+0x278>
        {
          return HAL_TIMEOUT;
 80025ea:	2303      	movs	r3, #3
 80025ec:	e146      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
 80025ee:	bf00      	nop
 80025f0:	40021000 	.word	0x40021000
 80025f4:	42420000 	.word	0x42420000
 80025f8:	42420480 	.word	0x42420480
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80025fc:	4b92      	ldr	r3, [pc, #584]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80025fe:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 8002600:	f003 0302 	and.w	r3, r3, #2
 8002604:	2b00      	cmp	r3, #0
 8002606:	d1e9      	bne.n	80025dc <HAL_RCC_OscConfig+0x258>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if (((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 8002608:	687b      	ldr	r3, [r7, #4]
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	f003 0304 	and.w	r3, r3, #4
 8002610:	2b00      	cmp	r3, #0
 8002612:	f000 80a6 	beq.w	8002762 <HAL_RCC_OscConfig+0x3de>
  {
    FlagStatus       pwrclkchanged = RESET;
 8002616:	2300      	movs	r3, #0
 8002618:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if (__HAL_RCC_PWR_IS_CLK_DISABLED())
 800261a:	4b8b      	ldr	r3, [pc, #556]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 800261c:	69db      	ldr	r3, [r3, #28]
 800261e:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 8002622:	2b00      	cmp	r3, #0
 8002624:	d10d      	bne.n	8002642 <HAL_RCC_OscConfig+0x2be>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 8002626:	4b88      	ldr	r3, [pc, #544]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 8002628:	69db      	ldr	r3, [r3, #28]
 800262a:	4a87      	ldr	r2, [pc, #540]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 800262c:	f043 5380 	orr.w	r3, r3, #268435456	@ 0x10000000
 8002630:	61d3      	str	r3, [r2, #28]
 8002632:	4b85      	ldr	r3, [pc, #532]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 8002634:	69db      	ldr	r3, [r3, #28]
 8002636:	f003 5380 	and.w	r3, r3, #268435456	@ 0x10000000
 800263a:	60bb      	str	r3, [r7, #8]
 800263c:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 800263e:	2301      	movs	r3, #1
 8002640:	75fb      	strb	r3, [r7, #23]
    }

    if (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002642:	4b82      	ldr	r3, [pc, #520]	@ (800284c <HAL_RCC_OscConfig+0x4c8>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800264a:	2b00      	cmp	r3, #0
 800264c:	d118      	bne.n	8002680 <HAL_RCC_OscConfig+0x2fc>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 800264e:	4b7f      	ldr	r3, [pc, #508]	@ (800284c <HAL_RCC_OscConfig+0x4c8>)
 8002650:	681b      	ldr	r3, [r3, #0]
 8002652:	4a7e      	ldr	r2, [pc, #504]	@ (800284c <HAL_RCC_OscConfig+0x4c8>)
 8002654:	f443 7380 	orr.w	r3, r3, #256	@ 0x100
 8002658:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800265a:	f7ff fbb7 	bl	8001dcc <HAL_GetTick>
 800265e:	6138      	str	r0, [r7, #16]

      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002660:	e008      	b.n	8002674 <HAL_RCC_OscConfig+0x2f0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8002662:	f7ff fbb3 	bl	8001dcc <HAL_GetTick>
 8002666:	4602      	mov	r2, r0
 8002668:	693b      	ldr	r3, [r7, #16]
 800266a:	1ad3      	subs	r3, r2, r3
 800266c:	2b64      	cmp	r3, #100	@ 0x64
 800266e:	d901      	bls.n	8002674 <HAL_RCC_OscConfig+0x2f0>
        {
          return HAL_TIMEOUT;
 8002670:	2303      	movs	r3, #3
 8002672:	e103      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
      while (HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8002674:	4b75      	ldr	r3, [pc, #468]	@ (800284c <HAL_RCC_OscConfig+0x4c8>)
 8002676:	681b      	ldr	r3, [r3, #0]
 8002678:	f403 7380 	and.w	r3, r3, #256	@ 0x100
 800267c:	2b00      	cmp	r3, #0
 800267e:	d0f0      	beq.n	8002662 <HAL_RCC_OscConfig+0x2de>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8002680:	687b      	ldr	r3, [r7, #4]
 8002682:	68db      	ldr	r3, [r3, #12]
 8002684:	2b01      	cmp	r3, #1
 8002686:	d106      	bne.n	8002696 <HAL_RCC_OscConfig+0x312>
 8002688:	4b6f      	ldr	r3, [pc, #444]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 800268a:	6a1b      	ldr	r3, [r3, #32]
 800268c:	4a6e      	ldr	r2, [pc, #440]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 800268e:	f043 0301 	orr.w	r3, r3, #1
 8002692:	6213      	str	r3, [r2, #32]
 8002694:	e02d      	b.n	80026f2 <HAL_RCC_OscConfig+0x36e>
 8002696:	687b      	ldr	r3, [r7, #4]
 8002698:	68db      	ldr	r3, [r3, #12]
 800269a:	2b00      	cmp	r3, #0
 800269c:	d10c      	bne.n	80026b8 <HAL_RCC_OscConfig+0x334>
 800269e:	4b6a      	ldr	r3, [pc, #424]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026a0:	6a1b      	ldr	r3, [r3, #32]
 80026a2:	4a69      	ldr	r2, [pc, #420]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026a4:	f023 0301 	bic.w	r3, r3, #1
 80026a8:	6213      	str	r3, [r2, #32]
 80026aa:	4b67      	ldr	r3, [pc, #412]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026ac:	6a1b      	ldr	r3, [r3, #32]
 80026ae:	4a66      	ldr	r2, [pc, #408]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026b0:	f023 0304 	bic.w	r3, r3, #4
 80026b4:	6213      	str	r3, [r2, #32]
 80026b6:	e01c      	b.n	80026f2 <HAL_RCC_OscConfig+0x36e>
 80026b8:	687b      	ldr	r3, [r7, #4]
 80026ba:	68db      	ldr	r3, [r3, #12]
 80026bc:	2b05      	cmp	r3, #5
 80026be:	d10c      	bne.n	80026da <HAL_RCC_OscConfig+0x356>
 80026c0:	4b61      	ldr	r3, [pc, #388]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026c2:	6a1b      	ldr	r3, [r3, #32]
 80026c4:	4a60      	ldr	r2, [pc, #384]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026c6:	f043 0304 	orr.w	r3, r3, #4
 80026ca:	6213      	str	r3, [r2, #32]
 80026cc:	4b5e      	ldr	r3, [pc, #376]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026ce:	6a1b      	ldr	r3, [r3, #32]
 80026d0:	4a5d      	ldr	r2, [pc, #372]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026d2:	f043 0301 	orr.w	r3, r3, #1
 80026d6:	6213      	str	r3, [r2, #32]
 80026d8:	e00b      	b.n	80026f2 <HAL_RCC_OscConfig+0x36e>
 80026da:	4b5b      	ldr	r3, [pc, #364]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026dc:	6a1b      	ldr	r3, [r3, #32]
 80026de:	4a5a      	ldr	r2, [pc, #360]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026e0:	f023 0301 	bic.w	r3, r3, #1
 80026e4:	6213      	str	r3, [r2, #32]
 80026e6:	4b58      	ldr	r3, [pc, #352]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026e8:	6a1b      	ldr	r3, [r3, #32]
 80026ea:	4a57      	ldr	r2, [pc, #348]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80026ec:	f023 0304 	bic.w	r3, r3, #4
 80026f0:	6213      	str	r3, [r2, #32]
    /* Check the LSE State */
    if (RCC_OscInitStruct->LSEState != RCC_LSE_OFF)
 80026f2:	687b      	ldr	r3, [r7, #4]
 80026f4:	68db      	ldr	r3, [r3, #12]
 80026f6:	2b00      	cmp	r3, #0
 80026f8:	d015      	beq.n	8002726 <HAL_RCC_OscConfig+0x3a2>
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80026fa:	f7ff fb67 	bl	8001dcc <HAL_GetTick>
 80026fe:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002700:	e00a      	b.n	8002718 <HAL_RCC_OscConfig+0x394>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 8002702:	f7ff fb63 	bl	8001dcc <HAL_GetTick>
 8002706:	4602      	mov	r2, r0
 8002708:	693b      	ldr	r3, [r7, #16]
 800270a:	1ad3      	subs	r3, r2, r3
 800270c:	f241 3288 	movw	r2, #5000	@ 0x1388
 8002710:	4293      	cmp	r3, r2
 8002712:	d901      	bls.n	8002718 <HAL_RCC_OscConfig+0x394>
        {
          return HAL_TIMEOUT;
 8002714:	2303      	movs	r3, #3
 8002716:	e0b1      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 8002718:	4b4b      	ldr	r3, [pc, #300]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 800271a:	6a1b      	ldr	r3, [r3, #32]
 800271c:	f003 0302 	and.w	r3, r3, #2
 8002720:	2b00      	cmp	r3, #0
 8002722:	d0ee      	beq.n	8002702 <HAL_RCC_OscConfig+0x37e>
 8002724:	e014      	b.n	8002750 <HAL_RCC_OscConfig+0x3cc>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 8002726:	f7ff fb51 	bl	8001dcc <HAL_GetTick>
 800272a:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is disabled */
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 800272c:	e00a      	b.n	8002744 <HAL_RCC_OscConfig+0x3c0>
      {
        if ((HAL_GetTick() - tickstart) > RCC_LSE_TIMEOUT_VALUE)
 800272e:	f7ff fb4d 	bl	8001dcc <HAL_GetTick>
 8002732:	4602      	mov	r2, r0
 8002734:	693b      	ldr	r3, [r7, #16]
 8002736:	1ad3      	subs	r3, r2, r3
 8002738:	f241 3288 	movw	r2, #5000	@ 0x1388
 800273c:	4293      	cmp	r3, r2
 800273e:	d901      	bls.n	8002744 <HAL_RCC_OscConfig+0x3c0>
        {
          return HAL_TIMEOUT;
 8002740:	2303      	movs	r3, #3
 8002742:	e09b      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
      while (__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8002744:	4b40      	ldr	r3, [pc, #256]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 8002746:	6a1b      	ldr	r3, [r3, #32]
 8002748:	f003 0302 	and.w	r3, r3, #2
 800274c:	2b00      	cmp	r3, #0
 800274e:	d1ee      	bne.n	800272e <HAL_RCC_OscConfig+0x3aa>
        }
      }
    }

    /* Require to disable power clock if necessary */
    if (pwrclkchanged == SET)
 8002750:	7dfb      	ldrb	r3, [r7, #23]
 8002752:	2b01      	cmp	r3, #1
 8002754:	d105      	bne.n	8002762 <HAL_RCC_OscConfig+0x3de>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 8002756:	4b3c      	ldr	r3, [pc, #240]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 8002758:	69db      	ldr	r3, [r3, #28]
 800275a:	4a3b      	ldr	r2, [pc, #236]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 800275c:	f023 5380 	bic.w	r3, r3, #268435456	@ 0x10000000
 8002760:	61d3      	str	r3, [r2, #28]

#endif /* RCC_CR_PLL2ON */
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8002762:	687b      	ldr	r3, [r7, #4]
 8002764:	69db      	ldr	r3, [r3, #28]
 8002766:	2b00      	cmp	r3, #0
 8002768:	f000 8087 	beq.w	800287a <HAL_RCC_OscConfig+0x4f6>
  {
    /* Check if the PLL is used as system clock or not */
    if (__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_SYSCLKSOURCE_STATUS_PLLCLK)
 800276c:	4b36      	ldr	r3, [pc, #216]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 800276e:	685b      	ldr	r3, [r3, #4]
 8002770:	f003 030c 	and.w	r3, r3, #12
 8002774:	2b08      	cmp	r3, #8
 8002776:	d061      	beq.n	800283c <HAL_RCC_OscConfig+0x4b8>
    {
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 8002778:	687b      	ldr	r3, [r7, #4]
 800277a:	69db      	ldr	r3, [r3, #28]
 800277c:	2b02      	cmp	r3, #2
 800277e:	d146      	bne.n	800280e <HAL_RCC_OscConfig+0x48a>
        /* Check the parameters */
        assert_param(IS_RCC_PLLSOURCE(RCC_OscInitStruct->PLL.PLLSource));
        assert_param(IS_RCC_PLL_MUL(RCC_OscInitStruct->PLL.PLLMUL));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8002780:	4b33      	ldr	r3, [pc, #204]	@ (8002850 <HAL_RCC_OscConfig+0x4cc>)
 8002782:	2200      	movs	r2, #0
 8002784:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002786:	f7ff fb21 	bl	8001dcc <HAL_GetTick>
 800278a:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800278c:	e008      	b.n	80027a0 <HAL_RCC_OscConfig+0x41c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800278e:	f7ff fb1d 	bl	8001dcc <HAL_GetTick>
 8002792:	4602      	mov	r2, r0
 8002794:	693b      	ldr	r3, [r7, #16]
 8002796:	1ad3      	subs	r3, r2, r3
 8002798:	2b02      	cmp	r3, #2
 800279a:	d901      	bls.n	80027a0 <HAL_RCC_OscConfig+0x41c>
          {
            return HAL_TIMEOUT;
 800279c:	2303      	movs	r3, #3
 800279e:	e06d      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 80027a0:	4b29      	ldr	r3, [pc, #164]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80027a2:	681b      	ldr	r3, [r3, #0]
 80027a4:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 80027a8:	2b00      	cmp	r3, #0
 80027aa:	d1f0      	bne.n	800278e <HAL_RCC_OscConfig+0x40a>
          }
        }

        /* Configure the HSE prediv factor --------------------------------*/
        /* It can be written only when the PLL is disabled. Not used in PLL source is different than HSE */
        if (RCC_OscInitStruct->PLL.PLLSource == RCC_PLLSOURCE_HSE)
 80027ac:	687b      	ldr	r3, [r7, #4]
 80027ae:	6a1b      	ldr	r3, [r3, #32]
 80027b0:	f5b3 3f80 	cmp.w	r3, #65536	@ 0x10000
 80027b4:	d108      	bne.n	80027c8 <HAL_RCC_OscConfig+0x444>
          /* Set PREDIV1 source */
          SET_BIT(RCC->CFGR2, RCC_OscInitStruct->Prediv1Source);
#endif /* RCC_CFGR2_PREDIV1SRC */

          /* Set PREDIV1 Value */
          __HAL_RCC_HSE_PREDIV_CONFIG(RCC_OscInitStruct->HSEPredivValue);
 80027b6:	4b24      	ldr	r3, [pc, #144]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80027b8:	685b      	ldr	r3, [r3, #4]
 80027ba:	f423 3200 	bic.w	r2, r3, #131072	@ 0x20000
 80027be:	687b      	ldr	r3, [r7, #4]
 80027c0:	689b      	ldr	r3, [r3, #8]
 80027c2:	4921      	ldr	r1, [pc, #132]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80027c4:	4313      	orrs	r3, r2
 80027c6:	604b      	str	r3, [r1, #4]
        }

        /* Configure the main PLL clock source and multiplication factors. */
        __HAL_RCC_PLL_CONFIG(RCC_OscInitStruct->PLL.PLLSource,
 80027c8:	4b1f      	ldr	r3, [pc, #124]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80027ca:	685b      	ldr	r3, [r3, #4]
 80027cc:	f423 1274 	bic.w	r2, r3, #3997696	@ 0x3d0000
 80027d0:	687b      	ldr	r3, [r7, #4]
 80027d2:	6a19      	ldr	r1, [r3, #32]
 80027d4:	687b      	ldr	r3, [r7, #4]
 80027d6:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
 80027d8:	430b      	orrs	r3, r1
 80027da:	491b      	ldr	r1, [pc, #108]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 80027dc:	4313      	orrs	r3, r2
 80027de:	604b      	str	r3, [r1, #4]
                             RCC_OscInitStruct->PLL.PLLMUL);
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 80027e0:	4b1b      	ldr	r3, [pc, #108]	@ (8002850 <HAL_RCC_OscConfig+0x4cc>)
 80027e2:	2201      	movs	r2, #1
 80027e4:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80027e6:	f7ff faf1 	bl	8001dcc <HAL_GetTick>
 80027ea:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 80027ec:	e008      	b.n	8002800 <HAL_RCC_OscConfig+0x47c>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 80027ee:	f7ff faed 	bl	8001dcc <HAL_GetTick>
 80027f2:	4602      	mov	r2, r0
 80027f4:	693b      	ldr	r3, [r7, #16]
 80027f6:	1ad3      	subs	r3, r2, r3
 80027f8:	2b02      	cmp	r3, #2
 80027fa:	d901      	bls.n	8002800 <HAL_RCC_OscConfig+0x47c>
          {
            return HAL_TIMEOUT;
 80027fc:	2303      	movs	r3, #3
 80027fe:	e03d      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  == RESET)
 8002800:	4b11      	ldr	r3, [pc, #68]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 8002802:	681b      	ldr	r3, [r3, #0]
 8002804:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002808:	2b00      	cmp	r3, #0
 800280a:	d0f0      	beq.n	80027ee <HAL_RCC_OscConfig+0x46a>
 800280c:	e035      	b.n	800287a <HAL_RCC_OscConfig+0x4f6>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 800280e:	4b10      	ldr	r3, [pc, #64]	@ (8002850 <HAL_RCC_OscConfig+0x4cc>)
 8002810:	2200      	movs	r2, #0
 8002812:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8002814:	f7ff fada 	bl	8001dcc <HAL_GetTick>
 8002818:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is disabled */
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800281a:	e008      	b.n	800282e <HAL_RCC_OscConfig+0x4aa>
        {
          if ((HAL_GetTick() - tickstart) > PLL_TIMEOUT_VALUE)
 800281c:	f7ff fad6 	bl	8001dcc <HAL_GetTick>
 8002820:	4602      	mov	r2, r0
 8002822:	693b      	ldr	r3, [r7, #16]
 8002824:	1ad3      	subs	r3, r2, r3
 8002826:	2b02      	cmp	r3, #2
 8002828:	d901      	bls.n	800282e <HAL_RCC_OscConfig+0x4aa>
          {
            return HAL_TIMEOUT;
 800282a:	2303      	movs	r3, #3
 800282c:	e026      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
        while (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY)  != RESET)
 800282e:	4b06      	ldr	r3, [pc, #24]	@ (8002848 <HAL_RCC_OscConfig+0x4c4>)
 8002830:	681b      	ldr	r3, [r3, #0]
 8002832:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 8002836:	2b00      	cmp	r3, #0
 8002838:	d1f0      	bne.n	800281c <HAL_RCC_OscConfig+0x498>
 800283a:	e01e      	b.n	800287a <HAL_RCC_OscConfig+0x4f6>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if ((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 800283c:	687b      	ldr	r3, [r7, #4]
 800283e:	69db      	ldr	r3, [r3, #28]
 8002840:	2b01      	cmp	r3, #1
 8002842:	d107      	bne.n	8002854 <HAL_RCC_OscConfig+0x4d0>
      {
        return HAL_ERROR;
 8002844:	2301      	movs	r3, #1
 8002846:	e019      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
 8002848:	40021000 	.word	0x40021000
 800284c:	40007000 	.word	0x40007000
 8002850:	42420060 	.word	0x42420060
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8002854:	4b0b      	ldr	r3, [pc, #44]	@ (8002884 <HAL_RCC_OscConfig+0x500>)
 8002856:	685b      	ldr	r3, [r3, #4]
 8002858:	60fb      	str	r3, [r7, #12]
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 800285a:	68fb      	ldr	r3, [r7, #12]
 800285c:	f403 3280 	and.w	r2, r3, #65536	@ 0x10000
 8002860:	687b      	ldr	r3, [r7, #4]
 8002862:	6a1b      	ldr	r3, [r3, #32]
 8002864:	429a      	cmp	r2, r3
 8002866:	d106      	bne.n	8002876 <HAL_RCC_OscConfig+0x4f2>
            (READ_BIT(pll_config, RCC_CFGR_PLLMULL) != RCC_OscInitStruct->PLL.PLLMUL))
 8002868:	68fb      	ldr	r3, [r7, #12]
 800286a:	f403 1270 	and.w	r2, r3, #3932160	@ 0x3c0000
 800286e:	687b      	ldr	r3, [r7, #4]
 8002870:	6a5b      	ldr	r3, [r3, #36]	@ 0x24
        if ((READ_BIT(pll_config, RCC_CFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8002872:	429a      	cmp	r2, r3
 8002874:	d001      	beq.n	800287a <HAL_RCC_OscConfig+0x4f6>
        {
          return HAL_ERROR;
 8002876:	2301      	movs	r3, #1
 8002878:	e000      	b.n	800287c <HAL_RCC_OscConfig+0x4f8>
        }
      }
    }
  }

  return HAL_OK;
 800287a:	2300      	movs	r3, #0
}
 800287c:	4618      	mov	r0, r3
 800287e:	3718      	adds	r7, #24
 8002880:	46bd      	mov	sp, r7
 8002882:	bd80      	pop	{r7, pc}
 8002884:	40021000 	.word	0x40021000

08002888 <HAL_RCC_ClockConfig>:
  *         You can use @ref HAL_RCC_GetClockConfig() function to know which clock is
  *         currently used as system clock source.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 8002888:	b580      	push	{r7, lr}
 800288a:	b084      	sub	sp, #16
 800288c:	af00      	add	r7, sp, #0
 800288e:	6078      	str	r0, [r7, #4]
 8002890:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if (RCC_ClkInitStruct == NULL)
 8002892:	687b      	ldr	r3, [r7, #4]
 8002894:	2b00      	cmp	r3, #0
 8002896:	d101      	bne.n	800289c <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 8002898:	2301      	movs	r3, #1
 800289a:	e0d0      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
  must be correctly programmed according to the frequency of the CPU clock
    (HCLK) of the device. */

#if defined(FLASH_ACR_LATENCY)
  /* Increasing the number of wait states because of higher CPU frequency */
  if (FLatency > __HAL_FLASH_GET_LATENCY())
 800289c:	4b6a      	ldr	r3, [pc, #424]	@ (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 800289e:	681b      	ldr	r3, [r3, #0]
 80028a0:	f003 0307 	and.w	r3, r3, #7
 80028a4:	683a      	ldr	r2, [r7, #0]
 80028a6:	429a      	cmp	r2, r3
 80028a8:	d910      	bls.n	80028cc <HAL_RCC_ClockConfig+0x44>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80028aa:	4b67      	ldr	r3, [pc, #412]	@ (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	f023 0207 	bic.w	r2, r3, #7
 80028b2:	4965      	ldr	r1, [pc, #404]	@ (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80028b4:	683b      	ldr	r3, [r7, #0]
 80028b6:	4313      	orrs	r3, r2
 80028b8:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80028ba:	4b63      	ldr	r3, [pc, #396]	@ (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80028bc:	681b      	ldr	r3, [r3, #0]
 80028be:	f003 0307 	and.w	r3, r3, #7
 80028c2:	683a      	ldr	r2, [r7, #0]
 80028c4:	429a      	cmp	r2, r3
 80028c6:	d001      	beq.n	80028cc <HAL_RCC_ClockConfig+0x44>
  {
    return HAL_ERROR;
 80028c8:	2301      	movs	r3, #1
 80028ca:	e0b8      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
  }
}

#endif /* FLASH_ACR_LATENCY */
/*-------------------------- HCLK Configuration --------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80028cc:	687b      	ldr	r3, [r7, #4]
 80028ce:	681b      	ldr	r3, [r3, #0]
 80028d0:	f003 0302 	and.w	r3, r3, #2
 80028d4:	2b00      	cmp	r3, #0
 80028d6:	d020      	beq.n	800291a <HAL_RCC_ClockConfig+0x92>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
    a non-spec phase whatever we decrease or increase HCLK. */
    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80028d8:	687b      	ldr	r3, [r7, #4]
 80028da:	681b      	ldr	r3, [r3, #0]
 80028dc:	f003 0304 	and.w	r3, r3, #4
 80028e0:	2b00      	cmp	r3, #0
 80028e2:	d005      	beq.n	80028f0 <HAL_RCC_ClockConfig+0x68>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80028e4:	4b59      	ldr	r3, [pc, #356]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80028e6:	685b      	ldr	r3, [r3, #4]
 80028e8:	4a58      	ldr	r2, [pc, #352]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80028ea:	f443 63e0 	orr.w	r3, r3, #1792	@ 0x700
 80028ee:	6053      	str	r3, [r2, #4]
    }

    if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80028f0:	687b      	ldr	r3, [r7, #4]
 80028f2:	681b      	ldr	r3, [r3, #0]
 80028f4:	f003 0308 	and.w	r3, r3, #8
 80028f8:	2b00      	cmp	r3, #0
 80028fa:	d005      	beq.n	8002908 <HAL_RCC_ClockConfig+0x80>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80028fc:	4b53      	ldr	r3, [pc, #332]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80028fe:	685b      	ldr	r3, [r3, #4]
 8002900:	4a52      	ldr	r2, [pc, #328]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002902:	f443 5360 	orr.w	r3, r3, #14336	@ 0x3800
 8002906:	6053      	str	r3, [r2, #4]
    }

    /* Set the new HCLK clock divider */
    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 8002908:	4b50      	ldr	r3, [pc, #320]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 800290a:	685b      	ldr	r3, [r3, #4]
 800290c:	f023 02f0 	bic.w	r2, r3, #240	@ 0xf0
 8002910:	687b      	ldr	r3, [r7, #4]
 8002912:	689b      	ldr	r3, [r3, #8]
 8002914:	494d      	ldr	r1, [pc, #308]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002916:	4313      	orrs	r3, r2
 8002918:	604b      	str	r3, [r1, #4]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 800291a:	687b      	ldr	r3, [r7, #4]
 800291c:	681b      	ldr	r3, [r3, #0]
 800291e:	f003 0301 	and.w	r3, r3, #1
 8002922:	2b00      	cmp	r3, #0
 8002924:	d040      	beq.n	80029a8 <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8002926:	687b      	ldr	r3, [r7, #4]
 8002928:	685b      	ldr	r3, [r3, #4]
 800292a:	2b01      	cmp	r3, #1
 800292c:	d107      	bne.n	800293e <HAL_RCC_ClockConfig+0xb6>
    {
      /* Check the HSE ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800292e:	4b47      	ldr	r3, [pc, #284]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002930:	681b      	ldr	r3, [r3, #0]
 8002932:	f403 3300 	and.w	r3, r3, #131072	@ 0x20000
 8002936:	2b00      	cmp	r3, #0
 8002938:	d115      	bne.n	8002966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 800293a:	2301      	movs	r3, #1
 800293c:	e07f      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    /* PLL is selected as System Clock Source */
    else if (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)
 800293e:	687b      	ldr	r3, [r7, #4]
 8002940:	685b      	ldr	r3, [r3, #4]
 8002942:	2b02      	cmp	r3, #2
 8002944:	d107      	bne.n	8002956 <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 8002946:	4b41      	ldr	r3, [pc, #260]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002948:	681b      	ldr	r3, [r3, #0]
 800294a:	f003 7300 	and.w	r3, r3, #33554432	@ 0x2000000
 800294e:	2b00      	cmp	r3, #0
 8002950:	d109      	bne.n	8002966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002952:	2301      	movs	r3, #1
 8002954:	e073      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if (__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8002956:	4b3d      	ldr	r3, [pc, #244]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002958:	681b      	ldr	r3, [r3, #0]
 800295a:	f003 0302 	and.w	r3, r3, #2
 800295e:	2b00      	cmp	r3, #0
 8002960:	d101      	bne.n	8002966 <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8002962:	2301      	movs	r3, #1
 8002964:	e06b      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
      }
    }
    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 8002966:	4b39      	ldr	r3, [pc, #228]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002968:	685b      	ldr	r3, [r3, #4]
 800296a:	f023 0203 	bic.w	r2, r3, #3
 800296e:	687b      	ldr	r3, [r7, #4]
 8002970:	685b      	ldr	r3, [r3, #4]
 8002972:	4936      	ldr	r1, [pc, #216]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002974:	4313      	orrs	r3, r2
 8002976:	604b      	str	r3, [r1, #4]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 8002978:	f7ff fa28 	bl	8001dcc <HAL_GetTick>
 800297c:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800297e:	e00a      	b.n	8002996 <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8002980:	f7ff fa24 	bl	8001dcc <HAL_GetTick>
 8002984:	4602      	mov	r2, r0
 8002986:	68fb      	ldr	r3, [r7, #12]
 8002988:	1ad3      	subs	r3, r2, r3
 800298a:	f241 3288 	movw	r2, #5000	@ 0x1388
 800298e:	4293      	cmp	r3, r2
 8002990:	d901      	bls.n	8002996 <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8002992:	2303      	movs	r3, #3
 8002994:	e053      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8002996:	4b2d      	ldr	r3, [pc, #180]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002998:	685b      	ldr	r3, [r3, #4]
 800299a:	f003 020c 	and.w	r2, r3, #12
 800299e:	687b      	ldr	r3, [r7, #4]
 80029a0:	685b      	ldr	r3, [r3, #4]
 80029a2:	009b      	lsls	r3, r3, #2
 80029a4:	429a      	cmp	r2, r3
 80029a6:	d1eb      	bne.n	8002980 <HAL_RCC_ClockConfig+0xf8>
    }
  }

#if defined(FLASH_ACR_LATENCY)
  /* Decreasing the number of wait states because of lower CPU frequency */
  if (FLatency < __HAL_FLASH_GET_LATENCY())
 80029a8:	4b27      	ldr	r3, [pc, #156]	@ (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80029aa:	681b      	ldr	r3, [r3, #0]
 80029ac:	f003 0307 	and.w	r3, r3, #7
 80029b0:	683a      	ldr	r2, [r7, #0]
 80029b2:	429a      	cmp	r2, r3
 80029b4:	d210      	bcs.n	80029d8 <HAL_RCC_ClockConfig+0x150>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 80029b6:	4b24      	ldr	r3, [pc, #144]	@ (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80029b8:	681b      	ldr	r3, [r3, #0]
 80029ba:	f023 0207 	bic.w	r2, r3, #7
 80029be:	4922      	ldr	r1, [pc, #136]	@ (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80029c0:	683b      	ldr	r3, [r7, #0]
 80029c2:	4313      	orrs	r3, r2
 80029c4:	600b      	str	r3, [r1, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if (__HAL_FLASH_GET_LATENCY() != FLatency)
 80029c6:	4b20      	ldr	r3, [pc, #128]	@ (8002a48 <HAL_RCC_ClockConfig+0x1c0>)
 80029c8:	681b      	ldr	r3, [r3, #0]
 80029ca:	f003 0307 	and.w	r3, r3, #7
 80029ce:	683a      	ldr	r2, [r7, #0]
 80029d0:	429a      	cmp	r2, r3
 80029d2:	d001      	beq.n	80029d8 <HAL_RCC_ClockConfig+0x150>
  {
    return HAL_ERROR;
 80029d4:	2301      	movs	r3, #1
 80029d6:	e032      	b.n	8002a3e <HAL_RCC_ClockConfig+0x1b6>
  }
}
#endif /* FLASH_ACR_LATENCY */

/*-------------------------- PCLK1 Configuration ---------------------------*/
if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80029d8:	687b      	ldr	r3, [r7, #4]
 80029da:	681b      	ldr	r3, [r3, #0]
 80029dc:	f003 0304 	and.w	r3, r3, #4
 80029e0:	2b00      	cmp	r3, #0
 80029e2:	d008      	beq.n	80029f6 <HAL_RCC_ClockConfig+0x16e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80029e4:	4b19      	ldr	r3, [pc, #100]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80029e6:	685b      	ldr	r3, [r3, #4]
 80029e8:	f423 62e0 	bic.w	r2, r3, #1792	@ 0x700
 80029ec:	687b      	ldr	r3, [r7, #4]
 80029ee:	68db      	ldr	r3, [r3, #12]
 80029f0:	4916      	ldr	r1, [pc, #88]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 80029f2:	4313      	orrs	r3, r2
 80029f4:	604b      	str	r3, [r1, #4]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if (((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80029f6:	687b      	ldr	r3, [r7, #4]
 80029f8:	681b      	ldr	r3, [r3, #0]
 80029fa:	f003 0308 	and.w	r3, r3, #8
 80029fe:	2b00      	cmp	r3, #0
 8002a00:	d009      	beq.n	8002a16 <HAL_RCC_ClockConfig+0x18e>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3));
 8002a02:	4b12      	ldr	r3, [pc, #72]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002a04:	685b      	ldr	r3, [r3, #4]
 8002a06:	f423 5260 	bic.w	r2, r3, #14336	@ 0x3800
 8002a0a:	687b      	ldr	r3, [r7, #4]
 8002a0c:	691b      	ldr	r3, [r3, #16]
 8002a0e:	00db      	lsls	r3, r3, #3
 8002a10:	490e      	ldr	r1, [pc, #56]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002a12:	4313      	orrs	r3, r2
 8002a14:	604b      	str	r3, [r1, #4]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE) >> RCC_CFGR_HPRE_Pos];
 8002a16:	f000 f821 	bl	8002a5c <HAL_RCC_GetSysClockFreq>
 8002a1a:	4602      	mov	r2, r0
 8002a1c:	4b0b      	ldr	r3, [pc, #44]	@ (8002a4c <HAL_RCC_ClockConfig+0x1c4>)
 8002a1e:	685b      	ldr	r3, [r3, #4]
 8002a20:	091b      	lsrs	r3, r3, #4
 8002a22:	f003 030f 	and.w	r3, r3, #15
 8002a26:	490a      	ldr	r1, [pc, #40]	@ (8002a50 <HAL_RCC_ClockConfig+0x1c8>)
 8002a28:	5ccb      	ldrb	r3, [r1, r3]
 8002a2a:	fa22 f303 	lsr.w	r3, r2, r3
 8002a2e:	4a09      	ldr	r2, [pc, #36]	@ (8002a54 <HAL_RCC_ClockConfig+0x1cc>)
 8002a30:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings*/
  HAL_InitTick(uwTickPrio);
 8002a32:	4b09      	ldr	r3, [pc, #36]	@ (8002a58 <HAL_RCC_ClockConfig+0x1d0>)
 8002a34:	681b      	ldr	r3, [r3, #0]
 8002a36:	4618      	mov	r0, r3
 8002a38:	f7ff f986 	bl	8001d48 <HAL_InitTick>

  return HAL_OK;
 8002a3c:	2300      	movs	r3, #0
}
 8002a3e:	4618      	mov	r0, r3
 8002a40:	3710      	adds	r7, #16
 8002a42:	46bd      	mov	sp, r7
 8002a44:	bd80      	pop	{r7, pc}
 8002a46:	bf00      	nop
 8002a48:	40022000 	.word	0x40022000
 8002a4c:	40021000 	.word	0x40021000
 8002a50:	08003368 	.word	0x08003368
 8002a54:	2000000c 	.word	0x2000000c
 8002a58:	20000010 	.word	0x20000010

08002a5c <HAL_RCC_GetSysClockFreq>:
  *         right SYSCLK value. Otherwise, any configuration based on this function will be incorrect.
  *
  * @retval SYSCLK frequency
  */
uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8002a5c:	b480      	push	{r7}
 8002a5e:	b087      	sub	sp, #28
 8002a60:	af00      	add	r7, sp, #0
#else
  static const uint8_t aPredivFactorTable[2U] = {1, 2};
#endif /*RCC_CFGR2_PREDIV1*/

#endif
  uint32_t tmpreg = 0U, prediv = 0U, pllclk = 0U, pllmul = 0U;
 8002a62:	2300      	movs	r3, #0
 8002a64:	60fb      	str	r3, [r7, #12]
 8002a66:	2300      	movs	r3, #0
 8002a68:	60bb      	str	r3, [r7, #8]
 8002a6a:	2300      	movs	r3, #0
 8002a6c:	617b      	str	r3, [r7, #20]
 8002a6e:	2300      	movs	r3, #0
 8002a70:	607b      	str	r3, [r7, #4]
  uint32_t sysclockfreq = 0U;
 8002a72:	2300      	movs	r3, #0
 8002a74:	613b      	str	r3, [r7, #16]
#if defined(RCC_CFGR2_PREDIV1SRC)
  uint32_t prediv2 = 0U, pll2mul = 0U;
#endif /*RCC_CFGR2_PREDIV1SRC*/

  tmpreg = RCC->CFGR;
 8002a76:	4b1e      	ldr	r3, [pc, #120]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002a78:	685b      	ldr	r3, [r3, #4]
 8002a7a:	60fb      	str	r3, [r7, #12]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (tmpreg & RCC_CFGR_SWS)
 8002a7c:	68fb      	ldr	r3, [r7, #12]
 8002a7e:	f003 030c 	and.w	r3, r3, #12
 8002a82:	2b04      	cmp	r3, #4
 8002a84:	d002      	beq.n	8002a8c <HAL_RCC_GetSysClockFreq+0x30>
 8002a86:	2b08      	cmp	r3, #8
 8002a88:	d003      	beq.n	8002a92 <HAL_RCC_GetSysClockFreq+0x36>
 8002a8a:	e027      	b.n	8002adc <HAL_RCC_GetSysClockFreq+0x80>
  {
    case RCC_SYSCLKSOURCE_STATUS_HSE:  /* HSE used as system clock */
    {
      sysclockfreq = HSE_VALUE;
 8002a8c:	4b19      	ldr	r3, [pc, #100]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002a8e:	613b      	str	r3, [r7, #16]
      break;
 8002a90:	e027      	b.n	8002ae2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_PLLCLK:  /* PLL used as system clock */
    {
      pllmul = aPLLMULFactorTable[(uint32_t)(tmpreg & RCC_CFGR_PLLMULL) >> RCC_CFGR_PLLMULL_Pos];
 8002a92:	68fb      	ldr	r3, [r7, #12]
 8002a94:	0c9b      	lsrs	r3, r3, #18
 8002a96:	f003 030f 	and.w	r3, r3, #15
 8002a9a:	4a17      	ldr	r2, [pc, #92]	@ (8002af8 <HAL_RCC_GetSysClockFreq+0x9c>)
 8002a9c:	5cd3      	ldrb	r3, [r2, r3]
 8002a9e:	607b      	str	r3, [r7, #4]
      if ((tmpreg & RCC_CFGR_PLLSRC) != RCC_PLLSOURCE_HSI_DIV2)
 8002aa0:	68fb      	ldr	r3, [r7, #12]
 8002aa2:	f403 3380 	and.w	r3, r3, #65536	@ 0x10000
 8002aa6:	2b00      	cmp	r3, #0
 8002aa8:	d010      	beq.n	8002acc <HAL_RCC_GetSysClockFreq+0x70>
      {
#if defined(RCC_CFGR2_PREDIV1)
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR2 & RCC_CFGR2_PREDIV1) >> RCC_CFGR2_PREDIV1_Pos];
#else
        prediv = aPredivFactorTable[(uint32_t)(RCC->CFGR & RCC_CFGR_PLLXTPRE) >> RCC_CFGR_PLLXTPRE_Pos];
 8002aaa:	4b11      	ldr	r3, [pc, #68]	@ (8002af0 <HAL_RCC_GetSysClockFreq+0x94>)
 8002aac:	685b      	ldr	r3, [r3, #4]
 8002aae:	0c5b      	lsrs	r3, r3, #17
 8002ab0:	f003 0301 	and.w	r3, r3, #1
 8002ab4:	4a11      	ldr	r2, [pc, #68]	@ (8002afc <HAL_RCC_GetSysClockFreq+0xa0>)
 8002ab6:	5cd3      	ldrb	r3, [r2, r3]
 8002ab8:	60bb      	str	r3, [r7, #8]
        {
          pllclk = pllclk / 2;
        }
#else
        /* HSE used as PLL clock source : PLLCLK = HSE/PREDIV1 * PLLMUL */
        pllclk = (uint32_t)((HSE_VALUE  * pllmul) / prediv);
 8002aba:	687b      	ldr	r3, [r7, #4]
 8002abc:	4a0d      	ldr	r2, [pc, #52]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002abe:	fb03 f202 	mul.w	r2, r3, r2
 8002ac2:	68bb      	ldr	r3, [r7, #8]
 8002ac4:	fbb2 f3f3 	udiv	r3, r2, r3
 8002ac8:	617b      	str	r3, [r7, #20]
 8002aca:	e004      	b.n	8002ad6 <HAL_RCC_GetSysClockFreq+0x7a>
#endif /*RCC_CFGR2_PREDIV1SRC*/
      }
      else
      {
        /* HSI used as PLL clock source : PLLCLK = HSI/2 * PLLMUL */
        pllclk = (uint32_t)((HSI_VALUE >> 1) * pllmul);
 8002acc:	687b      	ldr	r3, [r7, #4]
 8002ace:	4a0c      	ldr	r2, [pc, #48]	@ (8002b00 <HAL_RCC_GetSysClockFreq+0xa4>)
 8002ad0:	fb02 f303 	mul.w	r3, r2, r3
 8002ad4:	617b      	str	r3, [r7, #20]
      }
      sysclockfreq = pllclk;
 8002ad6:	697b      	ldr	r3, [r7, #20]
 8002ad8:	613b      	str	r3, [r7, #16]
      break;
 8002ada:	e002      	b.n	8002ae2 <HAL_RCC_GetSysClockFreq+0x86>
    }
    case RCC_SYSCLKSOURCE_STATUS_HSI:  /* HSI used as system clock source */
    default: /* HSI used as system clock */
    {
      sysclockfreq = HSI_VALUE;
 8002adc:	4b05      	ldr	r3, [pc, #20]	@ (8002af4 <HAL_RCC_GetSysClockFreq+0x98>)
 8002ade:	613b      	str	r3, [r7, #16]
      break;
 8002ae0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8002ae2:	693b      	ldr	r3, [r7, #16]
}
 8002ae4:	4618      	mov	r0, r3
 8002ae6:	371c      	adds	r7, #28
 8002ae8:	46bd      	mov	sp, r7
 8002aea:	bc80      	pop	{r7}
 8002aec:	4770      	bx	lr
 8002aee:	bf00      	nop
 8002af0:	40021000 	.word	0x40021000
 8002af4:	007a1200 	.word	0x007a1200
 8002af8:	08003378 	.word	0x08003378
 8002afc:	08003388 	.word	0x08003388
 8002b00:	003d0900 	.word	0x003d0900

08002b04 <RCC_Delay>:
  * @brief  This function provides delay (in milliseconds) based on CPU cycles method.
  * @param  mdelay: specifies the delay time length, in milliseconds.
  * @retval None
  */
static void RCC_Delay(uint32_t mdelay)
{
 8002b04:	b480      	push	{r7}
 8002b06:	b085      	sub	sp, #20
 8002b08:	af00      	add	r7, sp, #0
 8002b0a:	6078      	str	r0, [r7, #4]
  __IO uint32_t Delay = mdelay * (SystemCoreClock / 8U / 1000U);
 8002b0c:	4b0a      	ldr	r3, [pc, #40]	@ (8002b38 <RCC_Delay+0x34>)
 8002b0e:	681b      	ldr	r3, [r3, #0]
 8002b10:	4a0a      	ldr	r2, [pc, #40]	@ (8002b3c <RCC_Delay+0x38>)
 8002b12:	fba2 2303 	umull	r2, r3, r2, r3
 8002b16:	0a5b      	lsrs	r3, r3, #9
 8002b18:	687a      	ldr	r2, [r7, #4]
 8002b1a:	fb02 f303 	mul.w	r3, r2, r3
 8002b1e:	60fb      	str	r3, [r7, #12]
  do
  {
    __NOP();
 8002b20:	bf00      	nop
  }
  while (Delay --);
 8002b22:	68fb      	ldr	r3, [r7, #12]
 8002b24:	1e5a      	subs	r2, r3, #1
 8002b26:	60fa      	str	r2, [r7, #12]
 8002b28:	2b00      	cmp	r3, #0
 8002b2a:	d1f9      	bne.n	8002b20 <RCC_Delay+0x1c>
}
 8002b2c:	bf00      	nop
 8002b2e:	bf00      	nop
 8002b30:	3714      	adds	r7, #20
 8002b32:	46bd      	mov	sp, r7
 8002b34:	bc80      	pop	{r7}
 8002b36:	4770      	bx	lr
 8002b38:	2000000c 	.word	0x2000000c
 8002b3c:	10624dd3 	.word	0x10624dd3

08002b40 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8002b40:	b580      	push	{r7, lr}
 8002b42:	b082      	sub	sp, #8
 8002b44:	af00      	add	r7, sp, #0
 8002b46:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8002b48:	687b      	ldr	r3, [r7, #4]
 8002b4a:	2b00      	cmp	r3, #0
 8002b4c:	d101      	bne.n	8002b52 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8002b4e:	2301      	movs	r3, #1
 8002b50:	e041      	b.n	8002bd6 <HAL_TIM_Base_Init+0x96>
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_PERIOD(htim->Init.Period));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8002b52:	687b      	ldr	r3, [r7, #4]
 8002b54:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002b58:	b2db      	uxtb	r3, r3
 8002b5a:	2b00      	cmp	r3, #0
 8002b5c:	d106      	bne.n	8002b6c <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8002b5e:	687b      	ldr	r3, [r7, #4]
 8002b60:	2200      	movs	r2, #0
 8002b62:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8002b66:	6878      	ldr	r0, [r7, #4]
 8002b68:	f7fe ff3e 	bl	80019e8 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002b6c:	687b      	ldr	r3, [r7, #4]
 8002b6e:	2202      	movs	r2, #2
 8002b70:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8002b74:	687b      	ldr	r3, [r7, #4]
 8002b76:	681a      	ldr	r2, [r3, #0]
 8002b78:	687b      	ldr	r3, [r7, #4]
 8002b7a:	3304      	adds	r3, #4
 8002b7c:	4619      	mov	r1, r3
 8002b7e:	4610      	mov	r0, r2
 8002b80:	f000 fa56 	bl	8003030 <TIM_Base_SetConfig>

  /* Initialize the DMA burst operation state */
  htim->DMABurstState = HAL_DMA_BURST_STATE_READY;
 8002b84:	687b      	ldr	r3, [r7, #4]
 8002b86:	2201      	movs	r2, #1
 8002b88:	f883 2046 	strb.w	r2, [r3, #70]	@ 0x46

  /* Initialize the TIM channels state */
  TIM_CHANNEL_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002b8c:	687b      	ldr	r3, [r7, #4]
 8002b8e:	2201      	movs	r2, #1
 8002b90:	f883 203e 	strb.w	r2, [r3, #62]	@ 0x3e
 8002b94:	687b      	ldr	r3, [r7, #4]
 8002b96:	2201      	movs	r2, #1
 8002b98:	f883 203f 	strb.w	r2, [r3, #63]	@ 0x3f
 8002b9c:	687b      	ldr	r3, [r7, #4]
 8002b9e:	2201      	movs	r2, #1
 8002ba0:	f883 2040 	strb.w	r2, [r3, #64]	@ 0x40
 8002ba4:	687b      	ldr	r3, [r7, #4]
 8002ba6:	2201      	movs	r2, #1
 8002ba8:	f883 2041 	strb.w	r2, [r3, #65]	@ 0x41
  TIM_CHANNEL_N_STATE_SET_ALL(htim, HAL_TIM_CHANNEL_STATE_READY);
 8002bac:	687b      	ldr	r3, [r7, #4]
 8002bae:	2201      	movs	r2, #1
 8002bb0:	f883 2042 	strb.w	r2, [r3, #66]	@ 0x42
 8002bb4:	687b      	ldr	r3, [r7, #4]
 8002bb6:	2201      	movs	r2, #1
 8002bb8:	f883 2043 	strb.w	r2, [r3, #67]	@ 0x43
 8002bbc:	687b      	ldr	r3, [r7, #4]
 8002bbe:	2201      	movs	r2, #1
 8002bc0:	f883 2044 	strb.w	r2, [r3, #68]	@ 0x44
 8002bc4:	687b      	ldr	r3, [r7, #4]
 8002bc6:	2201      	movs	r2, #1
 8002bc8:	f883 2045 	strb.w	r2, [r3, #69]	@ 0x45

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8002bcc:	687b      	ldr	r3, [r7, #4]
 8002bce:	2201      	movs	r2, #1
 8002bd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  return HAL_OK;
 8002bd4:	2300      	movs	r3, #0
}
 8002bd6:	4618      	mov	r0, r3
 8002bd8:	3708      	adds	r7, #8
 8002bda:	46bd      	mov	sp, r7
 8002bdc:	bd80      	pop	{r7, pc}
	...

08002be0 <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8002be0:	b480      	push	{r7}
 8002be2:	b085      	sub	sp, #20
 8002be4:	af00      	add	r7, sp, #0
 8002be6:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Check the TIM state */
  if (htim->State != HAL_TIM_STATE_READY)
 8002be8:	687b      	ldr	r3, [r7, #4]
 8002bea:	f893 303d 	ldrb.w	r3, [r3, #61]	@ 0x3d
 8002bee:	b2db      	uxtb	r3, r3
 8002bf0:	2b01      	cmp	r3, #1
 8002bf2:	d001      	beq.n	8002bf8 <HAL_TIM_Base_Start_IT+0x18>
  {
    return HAL_ERROR;
 8002bf4:	2301      	movs	r3, #1
 8002bf6:	e035      	b.n	8002c64 <HAL_TIM_Base_Start_IT+0x84>
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8002bf8:	687b      	ldr	r3, [r7, #4]
 8002bfa:	2202      	movs	r2, #2
 8002bfc:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8002c00:	687b      	ldr	r3, [r7, #4]
 8002c02:	681b      	ldr	r3, [r3, #0]
 8002c04:	68da      	ldr	r2, [r3, #12]
 8002c06:	687b      	ldr	r3, [r7, #4]
 8002c08:	681b      	ldr	r3, [r3, #0]
 8002c0a:	f042 0201 	orr.w	r2, r2, #1
 8002c0e:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8002c10:	687b      	ldr	r3, [r7, #4]
 8002c12:	681b      	ldr	r3, [r3, #0]
 8002c14:	4a16      	ldr	r2, [pc, #88]	@ (8002c70 <HAL_TIM_Base_Start_IT+0x90>)
 8002c16:	4293      	cmp	r3, r2
 8002c18:	d009      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x4e>
 8002c1a:	687b      	ldr	r3, [r7, #4]
 8002c1c:	681b      	ldr	r3, [r3, #0]
 8002c1e:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8002c22:	d004      	beq.n	8002c2e <HAL_TIM_Base_Start_IT+0x4e>
 8002c24:	687b      	ldr	r3, [r7, #4]
 8002c26:	681b      	ldr	r3, [r3, #0]
 8002c28:	4a12      	ldr	r2, [pc, #72]	@ (8002c74 <HAL_TIM_Base_Start_IT+0x94>)
 8002c2a:	4293      	cmp	r3, r2
 8002c2c:	d111      	bne.n	8002c52 <HAL_TIM_Base_Start_IT+0x72>
  {
    tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8002c2e:	687b      	ldr	r3, [r7, #4]
 8002c30:	681b      	ldr	r3, [r3, #0]
 8002c32:	689b      	ldr	r3, [r3, #8]
 8002c34:	f003 0307 	and.w	r3, r3, #7
 8002c38:	60fb      	str	r3, [r7, #12]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c3a:	68fb      	ldr	r3, [r7, #12]
 8002c3c:	2b06      	cmp	r3, #6
 8002c3e:	d010      	beq.n	8002c62 <HAL_TIM_Base_Start_IT+0x82>
    {
      __HAL_TIM_ENABLE(htim);
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	681b      	ldr	r3, [r3, #0]
 8002c44:	681a      	ldr	r2, [r3, #0]
 8002c46:	687b      	ldr	r3, [r7, #4]
 8002c48:	681b      	ldr	r3, [r3, #0]
 8002c4a:	f042 0201 	orr.w	r2, r2, #1
 8002c4e:	601a      	str	r2, [r3, #0]
    if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8002c50:	e007      	b.n	8002c62 <HAL_TIM_Base_Start_IT+0x82>
    }
  }
  else
  {
    __HAL_TIM_ENABLE(htim);
 8002c52:	687b      	ldr	r3, [r7, #4]
 8002c54:	681b      	ldr	r3, [r3, #0]
 8002c56:	681a      	ldr	r2, [r3, #0]
 8002c58:	687b      	ldr	r3, [r7, #4]
 8002c5a:	681b      	ldr	r3, [r3, #0]
 8002c5c:	f042 0201 	orr.w	r2, r2, #1
 8002c60:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8002c62:	2300      	movs	r3, #0
}
 8002c64:	4618      	mov	r0, r3
 8002c66:	3714      	adds	r7, #20
 8002c68:	46bd      	mov	sp, r7
 8002c6a:	bc80      	pop	{r7}
 8002c6c:	4770      	bx	lr
 8002c6e:	bf00      	nop
 8002c70:	40012c00 	.word	0x40012c00
 8002c74:	40000400 	.word	0x40000400

08002c78 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8002c78:	b580      	push	{r7, lr}
 8002c7a:	b084      	sub	sp, #16
 8002c7c:	af00      	add	r7, sp, #0
 8002c7e:	6078      	str	r0, [r7, #4]
  uint32_t itsource = htim->Instance->DIER;
 8002c80:	687b      	ldr	r3, [r7, #4]
 8002c82:	681b      	ldr	r3, [r3, #0]
 8002c84:	68db      	ldr	r3, [r3, #12]
 8002c86:	60fb      	str	r3, [r7, #12]
  uint32_t itflag   = htim->Instance->SR;
 8002c88:	687b      	ldr	r3, [r7, #4]
 8002c8a:	681b      	ldr	r3, [r3, #0]
 8002c8c:	691b      	ldr	r3, [r3, #16]
 8002c8e:	60bb      	str	r3, [r7, #8]

  /* Capture compare 1 event */
  if ((itflag & (TIM_FLAG_CC1)) == (TIM_FLAG_CC1))
 8002c90:	68bb      	ldr	r3, [r7, #8]
 8002c92:	f003 0302 	and.w	r3, r3, #2
 8002c96:	2b00      	cmp	r3, #0
 8002c98:	d020      	beq.n	8002cdc <HAL_TIM_IRQHandler+0x64>
  {
    if ((itsource & (TIM_IT_CC1)) == (TIM_IT_CC1))
 8002c9a:	68fb      	ldr	r3, [r7, #12]
 8002c9c:	f003 0302 	and.w	r3, r3, #2
 8002ca0:	2b00      	cmp	r3, #0
 8002ca2:	d01b      	beq.n	8002cdc <HAL_TIM_IRQHandler+0x64>
    {
      {
        __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC1);
 8002ca4:	687b      	ldr	r3, [r7, #4]
 8002ca6:	681b      	ldr	r3, [r3, #0]
 8002ca8:	f06f 0202 	mvn.w	r2, #2
 8002cac:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8002cae:	687b      	ldr	r3, [r7, #4]
 8002cb0:	2201      	movs	r2, #1
 8002cb2:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8002cb4:	687b      	ldr	r3, [r7, #4]
 8002cb6:	681b      	ldr	r3, [r3, #0]
 8002cb8:	699b      	ldr	r3, [r3, #24]
 8002cba:	f003 0303 	and.w	r3, r3, #3
 8002cbe:	2b00      	cmp	r3, #0
 8002cc0:	d003      	beq.n	8002cca <HAL_TIM_IRQHandler+0x52>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8002cc2:	6878      	ldr	r0, [r7, #4]
 8002cc4:	f000 f998 	bl	8002ff8 <HAL_TIM_IC_CaptureCallback>
 8002cc8:	e005      	b.n	8002cd6 <HAL_TIM_IRQHandler+0x5e>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8002cca:	6878      	ldr	r0, [r7, #4]
 8002ccc:	f000 f98b 	bl	8002fe6 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002cd0:	6878      	ldr	r0, [r7, #4]
 8002cd2:	f000 f99a 	bl	800300a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002cd6:	687b      	ldr	r3, [r7, #4]
 8002cd8:	2200      	movs	r2, #0
 8002cda:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if ((itflag & (TIM_FLAG_CC2)) == (TIM_FLAG_CC2))
 8002cdc:	68bb      	ldr	r3, [r7, #8]
 8002cde:	f003 0304 	and.w	r3, r3, #4
 8002ce2:	2b00      	cmp	r3, #0
 8002ce4:	d020      	beq.n	8002d28 <HAL_TIM_IRQHandler+0xb0>
  {
    if ((itsource & (TIM_IT_CC2)) == (TIM_IT_CC2))
 8002ce6:	68fb      	ldr	r3, [r7, #12]
 8002ce8:	f003 0304 	and.w	r3, r3, #4
 8002cec:	2b00      	cmp	r3, #0
 8002cee:	d01b      	beq.n	8002d28 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC2);
 8002cf0:	687b      	ldr	r3, [r7, #4]
 8002cf2:	681b      	ldr	r3, [r3, #0]
 8002cf4:	f06f 0204 	mvn.w	r2, #4
 8002cf8:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8002cfa:	687b      	ldr	r3, [r7, #4]
 8002cfc:	2202      	movs	r2, #2
 8002cfe:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8002d00:	687b      	ldr	r3, [r7, #4]
 8002d02:	681b      	ldr	r3, [r3, #0]
 8002d04:	699b      	ldr	r3, [r3, #24]
 8002d06:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002d0a:	2b00      	cmp	r3, #0
 8002d0c:	d003      	beq.n	8002d16 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d0e:	6878      	ldr	r0, [r7, #4]
 8002d10:	f000 f972 	bl	8002ff8 <HAL_TIM_IC_CaptureCallback>
 8002d14:	e005      	b.n	8002d22 <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d16:	6878      	ldr	r0, [r7, #4]
 8002d18:	f000 f965 	bl	8002fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d1c:	6878      	ldr	r0, [r7, #4]
 8002d1e:	f000 f974 	bl	800300a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d22:	687b      	ldr	r3, [r7, #4]
 8002d24:	2200      	movs	r2, #0
 8002d26:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if ((itflag & (TIM_FLAG_CC3)) == (TIM_FLAG_CC3))
 8002d28:	68bb      	ldr	r3, [r7, #8]
 8002d2a:	f003 0308 	and.w	r3, r3, #8
 8002d2e:	2b00      	cmp	r3, #0
 8002d30:	d020      	beq.n	8002d74 <HAL_TIM_IRQHandler+0xfc>
  {
    if ((itsource & (TIM_IT_CC3)) == (TIM_IT_CC3))
 8002d32:	68fb      	ldr	r3, [r7, #12]
 8002d34:	f003 0308 	and.w	r3, r3, #8
 8002d38:	2b00      	cmp	r3, #0
 8002d3a:	d01b      	beq.n	8002d74 <HAL_TIM_IRQHandler+0xfc>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC3);
 8002d3c:	687b      	ldr	r3, [r7, #4]
 8002d3e:	681b      	ldr	r3, [r3, #0]
 8002d40:	f06f 0208 	mvn.w	r2, #8
 8002d44:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8002d46:	687b      	ldr	r3, [r7, #4]
 8002d48:	2204      	movs	r2, #4
 8002d4a:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8002d4c:	687b      	ldr	r3, [r7, #4]
 8002d4e:	681b      	ldr	r3, [r3, #0]
 8002d50:	69db      	ldr	r3, [r3, #28]
 8002d52:	f003 0303 	and.w	r3, r3, #3
 8002d56:	2b00      	cmp	r3, #0
 8002d58:	d003      	beq.n	8002d62 <HAL_TIM_IRQHandler+0xea>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002d5a:	6878      	ldr	r0, [r7, #4]
 8002d5c:	f000 f94c 	bl	8002ff8 <HAL_TIM_IC_CaptureCallback>
 8002d60:	e005      	b.n	8002d6e <HAL_TIM_IRQHandler+0xf6>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002d62:	6878      	ldr	r0, [r7, #4]
 8002d64:	f000 f93f 	bl	8002fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002d68:	6878      	ldr	r0, [r7, #4]
 8002d6a:	f000 f94e 	bl	800300a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002d6e:	687b      	ldr	r3, [r7, #4]
 8002d70:	2200      	movs	r2, #0
 8002d72:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if ((itflag & (TIM_FLAG_CC4)) == (TIM_FLAG_CC4))
 8002d74:	68bb      	ldr	r3, [r7, #8]
 8002d76:	f003 0310 	and.w	r3, r3, #16
 8002d7a:	2b00      	cmp	r3, #0
 8002d7c:	d020      	beq.n	8002dc0 <HAL_TIM_IRQHandler+0x148>
  {
    if ((itsource & (TIM_IT_CC4)) == (TIM_IT_CC4))
 8002d7e:	68fb      	ldr	r3, [r7, #12]
 8002d80:	f003 0310 	and.w	r3, r3, #16
 8002d84:	2b00      	cmp	r3, #0
 8002d86:	d01b      	beq.n	8002dc0 <HAL_TIM_IRQHandler+0x148>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_CC4);
 8002d88:	687b      	ldr	r3, [r7, #4]
 8002d8a:	681b      	ldr	r3, [r3, #0]
 8002d8c:	f06f 0210 	mvn.w	r2, #16
 8002d90:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8002d92:	687b      	ldr	r3, [r7, #4]
 8002d94:	2208      	movs	r2, #8
 8002d96:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8002d98:	687b      	ldr	r3, [r7, #4]
 8002d9a:	681b      	ldr	r3, [r3, #0]
 8002d9c:	69db      	ldr	r3, [r3, #28]
 8002d9e:	f403 7340 	and.w	r3, r3, #768	@ 0x300
 8002da2:	2b00      	cmp	r3, #0
 8002da4:	d003      	beq.n	8002dae <HAL_TIM_IRQHandler+0x136>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8002da6:	6878      	ldr	r0, [r7, #4]
 8002da8:	f000 f926 	bl	8002ff8 <HAL_TIM_IC_CaptureCallback>
 8002dac:	e005      	b.n	8002dba <HAL_TIM_IRQHandler+0x142>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8002dae:	6878      	ldr	r0, [r7, #4]
 8002db0:	f000 f919 	bl	8002fe6 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8002db4:	6878      	ldr	r0, [r7, #4]
 8002db6:	f000 f928 	bl	800300a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8002dba:	687b      	ldr	r3, [r7, #4]
 8002dbc:	2200      	movs	r2, #0
 8002dbe:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if ((itflag & (TIM_FLAG_UPDATE)) == (TIM_FLAG_UPDATE))
 8002dc0:	68bb      	ldr	r3, [r7, #8]
 8002dc2:	f003 0301 	and.w	r3, r3, #1
 8002dc6:	2b00      	cmp	r3, #0
 8002dc8:	d00c      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x16c>
  {
    if ((itsource & (TIM_IT_UPDATE)) == (TIM_IT_UPDATE))
 8002dca:	68fb      	ldr	r3, [r7, #12]
 8002dcc:	f003 0301 	and.w	r3, r3, #1
 8002dd0:	2b00      	cmp	r3, #0
 8002dd2:	d007      	beq.n	8002de4 <HAL_TIM_IRQHandler+0x16c>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_UPDATE);
 8002dd4:	687b      	ldr	r3, [r7, #4]
 8002dd6:	681b      	ldr	r3, [r3, #0]
 8002dd8:	f06f 0201 	mvn.w	r2, #1
 8002ddc:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8002dde:	6878      	ldr	r0, [r7, #4]
 8002de0:	f7fe fc64 	bl	80016ac <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if ((itflag & (TIM_FLAG_BREAK)) == (TIM_FLAG_BREAK))
 8002de4:	68bb      	ldr	r3, [r7, #8]
 8002de6:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002dea:	2b00      	cmp	r3, #0
 8002dec:	d00c      	beq.n	8002e08 <HAL_TIM_IRQHandler+0x190>
  {
    if ((itsource & (TIM_IT_BREAK)) == (TIM_IT_BREAK))
 8002dee:	68fb      	ldr	r3, [r7, #12]
 8002df0:	f003 0380 	and.w	r3, r3, #128	@ 0x80
 8002df4:	2b00      	cmp	r3, #0
 8002df6:	d007      	beq.n	8002e08 <HAL_TIM_IRQHandler+0x190>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_BREAK);
 8002df8:	687b      	ldr	r3, [r7, #4]
 8002dfa:	681b      	ldr	r3, [r3, #0]
 8002dfc:	f06f 0280 	mvn.w	r2, #128	@ 0x80
 8002e00:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8002e02:	6878      	ldr	r0, [r7, #4]
 8002e04:	f000 fa6f 	bl	80032e6 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if ((itflag & (TIM_FLAG_TRIGGER)) == (TIM_FLAG_TRIGGER))
 8002e08:	68bb      	ldr	r3, [r7, #8]
 8002e0a:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e0e:	2b00      	cmp	r3, #0
 8002e10:	d00c      	beq.n	8002e2c <HAL_TIM_IRQHandler+0x1b4>
  {
    if ((itsource & (TIM_IT_TRIGGER)) == (TIM_IT_TRIGGER))
 8002e12:	68fb      	ldr	r3, [r7, #12]
 8002e14:	f003 0340 	and.w	r3, r3, #64	@ 0x40
 8002e18:	2b00      	cmp	r3, #0
 8002e1a:	d007      	beq.n	8002e2c <HAL_TIM_IRQHandler+0x1b4>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_TRIGGER);
 8002e1c:	687b      	ldr	r3, [r7, #4]
 8002e1e:	681b      	ldr	r3, [r3, #0]
 8002e20:	f06f 0240 	mvn.w	r2, #64	@ 0x40
 8002e24:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8002e26:	6878      	ldr	r0, [r7, #4]
 8002e28:	f000 f8f8 	bl	800301c <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if ((itflag & (TIM_FLAG_COM)) == (TIM_FLAG_COM))
 8002e2c:	68bb      	ldr	r3, [r7, #8]
 8002e2e:	f003 0320 	and.w	r3, r3, #32
 8002e32:	2b00      	cmp	r3, #0
 8002e34:	d00c      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x1d8>
  {
    if ((itsource & (TIM_IT_COM)) == (TIM_IT_COM))
 8002e36:	68fb      	ldr	r3, [r7, #12]
 8002e38:	f003 0320 	and.w	r3, r3, #32
 8002e3c:	2b00      	cmp	r3, #0
 8002e3e:	d007      	beq.n	8002e50 <HAL_TIM_IRQHandler+0x1d8>
    {
      __HAL_TIM_CLEAR_FLAG(htim, TIM_FLAG_COM);
 8002e40:	687b      	ldr	r3, [r7, #4]
 8002e42:	681b      	ldr	r3, [r3, #0]
 8002e44:	f06f 0220 	mvn.w	r2, #32
 8002e48:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8002e4a:	6878      	ldr	r0, [r7, #4]
 8002e4c:	f000 fa42 	bl	80032d4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8002e50:	bf00      	nop
 8002e52:	3710      	adds	r7, #16
 8002e54:	46bd      	mov	sp, r7
 8002e56:	bd80      	pop	{r7, pc}

08002e58 <HAL_TIM_ConfigClockSource>:
  * @param  sClockSourceConfig pointer to a TIM_ClockConfigTypeDef structure that
  *         contains the clock source information for the TIM peripheral.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_ConfigClockSource(TIM_HandleTypeDef *htim, const TIM_ClockConfigTypeDef *sClockSourceConfig)
{
 8002e58:	b580      	push	{r7, lr}
 8002e5a:	b084      	sub	sp, #16
 8002e5c:	af00      	add	r7, sp, #0
 8002e5e:	6078      	str	r0, [r7, #4]
 8002e60:	6039      	str	r1, [r7, #0]
  HAL_StatusTypeDef status = HAL_OK;
 8002e62:	2300      	movs	r3, #0
 8002e64:	73fb      	strb	r3, [r7, #15]
  uint32_t tmpsmcr;

  /* Process Locked */
  __HAL_LOCK(htim);
 8002e66:	687b      	ldr	r3, [r7, #4]
 8002e68:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8002e6c:	2b01      	cmp	r3, #1
 8002e6e:	d101      	bne.n	8002e74 <HAL_TIM_ConfigClockSource+0x1c>
 8002e70:	2302      	movs	r3, #2
 8002e72:	e0b4      	b.n	8002fde <HAL_TIM_ConfigClockSource+0x186>
 8002e74:	687b      	ldr	r3, [r7, #4]
 8002e76:	2201      	movs	r2, #1
 8002e78:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  htim->State = HAL_TIM_STATE_BUSY;
 8002e7c:	687b      	ldr	r3, [r7, #4]
 8002e7e:	2202      	movs	r2, #2
 8002e80:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Check the parameters */
  assert_param(IS_TIM_CLOCKSOURCE(sClockSourceConfig->ClockSource));

  /* Reset the SMS, TS, ECE, ETPS and ETRF bits */
  tmpsmcr = htim->Instance->SMCR;
 8002e84:	687b      	ldr	r3, [r7, #4]
 8002e86:	681b      	ldr	r3, [r3, #0]
 8002e88:	689b      	ldr	r3, [r3, #8]
 8002e8a:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_SMS | TIM_SMCR_TS);
 8002e8c:	68bb      	ldr	r3, [r7, #8]
 8002e8e:	f023 0377 	bic.w	r3, r3, #119	@ 0x77
 8002e92:	60bb      	str	r3, [r7, #8]
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 8002e94:	68bb      	ldr	r3, [r7, #8]
 8002e96:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8002e9a:	60bb      	str	r3, [r7, #8]
  htim->Instance->SMCR = tmpsmcr;
 8002e9c:	687b      	ldr	r3, [r7, #4]
 8002e9e:	681b      	ldr	r3, [r3, #0]
 8002ea0:	68ba      	ldr	r2, [r7, #8]
 8002ea2:	609a      	str	r2, [r3, #8]

  switch (sClockSourceConfig->ClockSource)
 8002ea4:	683b      	ldr	r3, [r7, #0]
 8002ea6:	681b      	ldr	r3, [r3, #0]
 8002ea8:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eac:	d03e      	beq.n	8002f2c <HAL_TIM_ConfigClockSource+0xd4>
 8002eae:	f5b3 5f00 	cmp.w	r3, #8192	@ 0x2000
 8002eb2:	f200 8087 	bhi.w	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002eb6:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002eba:	f000 8086 	beq.w	8002fca <HAL_TIM_ConfigClockSource+0x172>
 8002ebe:	f5b3 5f80 	cmp.w	r3, #4096	@ 0x1000
 8002ec2:	d87f      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ec4:	2b70      	cmp	r3, #112	@ 0x70
 8002ec6:	d01a      	beq.n	8002efe <HAL_TIM_ConfigClockSource+0xa6>
 8002ec8:	2b70      	cmp	r3, #112	@ 0x70
 8002eca:	d87b      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ecc:	2b60      	cmp	r3, #96	@ 0x60
 8002ece:	d050      	beq.n	8002f72 <HAL_TIM_ConfigClockSource+0x11a>
 8002ed0:	2b60      	cmp	r3, #96	@ 0x60
 8002ed2:	d877      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ed4:	2b50      	cmp	r3, #80	@ 0x50
 8002ed6:	d03c      	beq.n	8002f52 <HAL_TIM_ConfigClockSource+0xfa>
 8002ed8:	2b50      	cmp	r3, #80	@ 0x50
 8002eda:	d873      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002edc:	2b40      	cmp	r3, #64	@ 0x40
 8002ede:	d058      	beq.n	8002f92 <HAL_TIM_ConfigClockSource+0x13a>
 8002ee0:	2b40      	cmp	r3, #64	@ 0x40
 8002ee2:	d86f      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ee4:	2b30      	cmp	r3, #48	@ 0x30
 8002ee6:	d064      	beq.n	8002fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ee8:	2b30      	cmp	r3, #48	@ 0x30
 8002eea:	d86b      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002eec:	2b20      	cmp	r3, #32
 8002eee:	d060      	beq.n	8002fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ef0:	2b20      	cmp	r3, #32
 8002ef2:	d867      	bhi.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
 8002ef4:	2b00      	cmp	r3, #0
 8002ef6:	d05c      	beq.n	8002fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8002ef8:	2b10      	cmp	r3, #16
 8002efa:	d05a      	beq.n	8002fb2 <HAL_TIM_ConfigClockSource+0x15a>
 8002efc:	e062      	b.n	8002fc4 <HAL_TIM_ConfigClockSource+0x16c>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002efe:	687b      	ldr	r3, [r7, #4]
 8002f00:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f02:	683b      	ldr	r3, [r7, #0]
 8002f04:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f06:	683b      	ldr	r3, [r7, #0]
 8002f08:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f0a:	683b      	ldr	r3, [r7, #0]
 8002f0c:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f0e:	f000 f96a 	bl	80031e6 <TIM_ETR_SetConfig>

      /* Select the External clock mode1 and the ETRF trigger */
      tmpsmcr = htim->Instance->SMCR;
 8002f12:	687b      	ldr	r3, [r7, #4]
 8002f14:	681b      	ldr	r3, [r3, #0]
 8002f16:	689b      	ldr	r3, [r3, #8]
 8002f18:	60bb      	str	r3, [r7, #8]
      tmpsmcr |= (TIM_SLAVEMODE_EXTERNAL1 | TIM_CLOCKSOURCE_ETRMODE1);
 8002f1a:	68bb      	ldr	r3, [r7, #8]
 8002f1c:	f043 0377 	orr.w	r3, r3, #119	@ 0x77
 8002f20:	60bb      	str	r3, [r7, #8]
      /* Write to TIMx SMCR */
      htim->Instance->SMCR = tmpsmcr;
 8002f22:	687b      	ldr	r3, [r7, #4]
 8002f24:	681b      	ldr	r3, [r3, #0]
 8002f26:	68ba      	ldr	r2, [r7, #8]
 8002f28:	609a      	str	r2, [r3, #8]
      break;
 8002f2a:	e04f      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>
      assert_param(IS_TIM_CLOCKPRESCALER(sClockSourceConfig->ClockPrescaler));
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      /* Configure the ETR Clock source */
      TIM_ETR_SetConfig(htim->Instance,
 8002f2c:	687b      	ldr	r3, [r7, #4]
 8002f2e:	6818      	ldr	r0, [r3, #0]
                        sClockSourceConfig->ClockPrescaler,
 8002f30:	683b      	ldr	r3, [r7, #0]
 8002f32:	6899      	ldr	r1, [r3, #8]
                        sClockSourceConfig->ClockPolarity,
 8002f34:	683b      	ldr	r3, [r7, #0]
 8002f36:	685a      	ldr	r2, [r3, #4]
                        sClockSourceConfig->ClockFilter);
 8002f38:	683b      	ldr	r3, [r7, #0]
 8002f3a:	68db      	ldr	r3, [r3, #12]
      TIM_ETR_SetConfig(htim->Instance,
 8002f3c:	f000 f953 	bl	80031e6 <TIM_ETR_SetConfig>
      /* Enable the External clock mode2 */
      htim->Instance->SMCR |= TIM_SMCR_ECE;
 8002f40:	687b      	ldr	r3, [r7, #4]
 8002f42:	681b      	ldr	r3, [r3, #0]
 8002f44:	689a      	ldr	r2, [r3, #8]
 8002f46:	687b      	ldr	r3, [r7, #4]
 8002f48:	681b      	ldr	r3, [r3, #0]
 8002f4a:	f442 4280 	orr.w	r2, r2, #16384	@ 0x4000
 8002f4e:	609a      	str	r2, [r3, #8]
      break;
 8002f50:	e03c      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f52:	687b      	ldr	r3, [r7, #4]
 8002f54:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f56:	683b      	ldr	r3, [r7, #0]
 8002f58:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f5a:	683b      	ldr	r3, [r7, #0]
 8002f5c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f5e:	461a      	mov	r2, r3
 8002f60:	f000 f8ca 	bl	80030f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1);
 8002f64:	687b      	ldr	r3, [r7, #4]
 8002f66:	681b      	ldr	r3, [r3, #0]
 8002f68:	2150      	movs	r1, #80	@ 0x50
 8002f6a:	4618      	mov	r0, r3
 8002f6c:	f000 f921 	bl	80031b2 <TIM_ITRx_SetConfig>
      break;
 8002f70:	e02c      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI2 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f72:	687b      	ldr	r3, [r7, #4]
 8002f74:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f76:	683b      	ldr	r3, [r7, #0]
 8002f78:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f7a:	683b      	ldr	r3, [r7, #0]
 8002f7c:	68db      	ldr	r3, [r3, #12]
      TIM_TI2_ConfigInputStage(htim->Instance,
 8002f7e:	461a      	mov	r2, r3
 8002f80:	f000 f8e8 	bl	8003154 <TIM_TI2_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI2);
 8002f84:	687b      	ldr	r3, [r7, #4]
 8002f86:	681b      	ldr	r3, [r3, #0]
 8002f88:	2160      	movs	r1, #96	@ 0x60
 8002f8a:	4618      	mov	r0, r3
 8002f8c:	f000 f911 	bl	80031b2 <TIM_ITRx_SetConfig>
      break;
 8002f90:	e01c      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>

      /* Check TI1 input conditioning related parameters */
      assert_param(IS_TIM_CLOCKPOLARITY(sClockSourceConfig->ClockPolarity));
      assert_param(IS_TIM_CLOCKFILTER(sClockSourceConfig->ClockFilter));

      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f92:	687b      	ldr	r3, [r7, #4]
 8002f94:	6818      	ldr	r0, [r3, #0]
                               sClockSourceConfig->ClockPolarity,
 8002f96:	683b      	ldr	r3, [r7, #0]
 8002f98:	6859      	ldr	r1, [r3, #4]
                               sClockSourceConfig->ClockFilter);
 8002f9a:	683b      	ldr	r3, [r7, #0]
 8002f9c:	68db      	ldr	r3, [r3, #12]
      TIM_TI1_ConfigInputStage(htim->Instance,
 8002f9e:	461a      	mov	r2, r3
 8002fa0:	f000 f8aa 	bl	80030f8 <TIM_TI1_ConfigInputStage>
      TIM_ITRx_SetConfig(htim->Instance, TIM_CLOCKSOURCE_TI1ED);
 8002fa4:	687b      	ldr	r3, [r7, #4]
 8002fa6:	681b      	ldr	r3, [r3, #0]
 8002fa8:	2140      	movs	r1, #64	@ 0x40
 8002faa:	4618      	mov	r0, r3
 8002fac:	f000 f901 	bl	80031b2 <TIM_ITRx_SetConfig>
      break;
 8002fb0:	e00c      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>
    case TIM_CLOCKSOURCE_ITR3:
    {
      /* Check whether or not the timer instance supports internal trigger input */
      assert_param(IS_TIM_CLOCKSOURCE_ITRX_INSTANCE(htim->Instance));

      TIM_ITRx_SetConfig(htim->Instance, sClockSourceConfig->ClockSource);
 8002fb2:	687b      	ldr	r3, [r7, #4]
 8002fb4:	681a      	ldr	r2, [r3, #0]
 8002fb6:	683b      	ldr	r3, [r7, #0]
 8002fb8:	681b      	ldr	r3, [r3, #0]
 8002fba:	4619      	mov	r1, r3
 8002fbc:	4610      	mov	r0, r2
 8002fbe:	f000 f8f8 	bl	80031b2 <TIM_ITRx_SetConfig>
      break;
 8002fc2:	e003      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>
    }

    default:
      status = HAL_ERROR;
 8002fc4:	2301      	movs	r3, #1
 8002fc6:	73fb      	strb	r3, [r7, #15]
      break;
 8002fc8:	e000      	b.n	8002fcc <HAL_TIM_ConfigClockSource+0x174>
      break;
 8002fca:	bf00      	nop
  }
  htim->State = HAL_TIM_STATE_READY;
 8002fcc:	687b      	ldr	r3, [r7, #4]
 8002fce:	2201      	movs	r2, #1
 8002fd0:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 8002fd4:	687b      	ldr	r3, [r7, #4]
 8002fd6:	2200      	movs	r2, #0
 8002fd8:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return status;
 8002fdc:	7bfb      	ldrb	r3, [r7, #15]
}
 8002fde:	4618      	mov	r0, r3
 8002fe0:	3710      	adds	r7, #16
 8002fe2:	46bd      	mov	sp, r7
 8002fe4:	bd80      	pop	{r7, pc}

08002fe6 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8002fe6:	b480      	push	{r7}
 8002fe8:	b083      	sub	sp, #12
 8002fea:	af00      	add	r7, sp, #0
 8002fec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8002fee:	bf00      	nop
 8002ff0:	370c      	adds	r7, #12
 8002ff2:	46bd      	mov	sp, r7
 8002ff4:	bc80      	pop	{r7}
 8002ff6:	4770      	bx	lr

08002ff8 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8002ff8:	b480      	push	{r7}
 8002ffa:	b083      	sub	sp, #12
 8002ffc:	af00      	add	r7, sp, #0
 8002ffe:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8003000:	bf00      	nop
 8003002:	370c      	adds	r7, #12
 8003004:	46bd      	mov	sp, r7
 8003006:	bc80      	pop	{r7}
 8003008:	4770      	bx	lr

0800300a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 800300a:	b480      	push	{r7}
 800300c:	b083      	sub	sp, #12
 800300e:	af00      	add	r7, sp, #0
 8003010:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8003012:	bf00      	nop
 8003014:	370c      	adds	r7, #12
 8003016:	46bd      	mov	sp, r7
 8003018:	bc80      	pop	{r7}
 800301a:	4770      	bx	lr

0800301c <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 800301c:	b480      	push	{r7}
 800301e:	b083      	sub	sp, #12
 8003020:	af00      	add	r7, sp, #0
 8003022:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8003024:	bf00      	nop
 8003026:	370c      	adds	r7, #12
 8003028:	46bd      	mov	sp, r7
 800302a:	bc80      	pop	{r7}
 800302c:	4770      	bx	lr
	...

08003030 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, const TIM_Base_InitTypeDef *Structure)
{
 8003030:	b480      	push	{r7}
 8003032:	b085      	sub	sp, #20
 8003034:	af00      	add	r7, sp, #0
 8003036:	6078      	str	r0, [r7, #4]
 8003038:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 800303a:	687b      	ldr	r3, [r7, #4]
 800303c:	681b      	ldr	r3, [r3, #0]
 800303e:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8003040:	687b      	ldr	r3, [r7, #4]
 8003042:	4a2b      	ldr	r2, [pc, #172]	@ (80030f0 <TIM_Base_SetConfig+0xc0>)
 8003044:	4293      	cmp	r3, r2
 8003046:	d007      	beq.n	8003058 <TIM_Base_SetConfig+0x28>
 8003048:	687b      	ldr	r3, [r7, #4]
 800304a:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 800304e:	d003      	beq.n	8003058 <TIM_Base_SetConfig+0x28>
 8003050:	687b      	ldr	r3, [r7, #4]
 8003052:	4a28      	ldr	r2, [pc, #160]	@ (80030f4 <TIM_Base_SetConfig+0xc4>)
 8003054:	4293      	cmp	r3, r2
 8003056:	d108      	bne.n	800306a <TIM_Base_SetConfig+0x3a>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8003058:	68fb      	ldr	r3, [r7, #12]
 800305a:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 800305e:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8003060:	683b      	ldr	r3, [r7, #0]
 8003062:	685b      	ldr	r3, [r3, #4]
 8003064:	68fa      	ldr	r2, [r7, #12]
 8003066:	4313      	orrs	r3, r2
 8003068:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 800306a:	687b      	ldr	r3, [r7, #4]
 800306c:	4a20      	ldr	r2, [pc, #128]	@ (80030f0 <TIM_Base_SetConfig+0xc0>)
 800306e:	4293      	cmp	r3, r2
 8003070:	d007      	beq.n	8003082 <TIM_Base_SetConfig+0x52>
 8003072:	687b      	ldr	r3, [r7, #4]
 8003074:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003078:	d003      	beq.n	8003082 <TIM_Base_SetConfig+0x52>
 800307a:	687b      	ldr	r3, [r7, #4]
 800307c:	4a1d      	ldr	r2, [pc, #116]	@ (80030f4 <TIM_Base_SetConfig+0xc4>)
 800307e:	4293      	cmp	r3, r2
 8003080:	d108      	bne.n	8003094 <TIM_Base_SetConfig+0x64>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8003082:	68fb      	ldr	r3, [r7, #12]
 8003084:	f423 7340 	bic.w	r3, r3, #768	@ 0x300
 8003088:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 800308a:	683b      	ldr	r3, [r7, #0]
 800308c:	68db      	ldr	r3, [r3, #12]
 800308e:	68fa      	ldr	r2, [r7, #12]
 8003090:	4313      	orrs	r3, r2
 8003092:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8003094:	68fb      	ldr	r3, [r7, #12]
 8003096:	f023 0280 	bic.w	r2, r3, #128	@ 0x80
 800309a:	683b      	ldr	r3, [r7, #0]
 800309c:	695b      	ldr	r3, [r3, #20]
 800309e:	4313      	orrs	r3, r2
 80030a0:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 80030a2:	687b      	ldr	r3, [r7, #4]
 80030a4:	68fa      	ldr	r2, [r7, #12]
 80030a6:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 80030a8:	683b      	ldr	r3, [r7, #0]
 80030aa:	689a      	ldr	r2, [r3, #8]
 80030ac:	687b      	ldr	r3, [r7, #4]
 80030ae:	62da      	str	r2, [r3, #44]	@ 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 80030b0:	683b      	ldr	r3, [r7, #0]
 80030b2:	681a      	ldr	r2, [r3, #0]
 80030b4:	687b      	ldr	r3, [r7, #4]
 80030b6:	629a      	str	r2, [r3, #40]	@ 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 80030b8:	687b      	ldr	r3, [r7, #4]
 80030ba:	4a0d      	ldr	r2, [pc, #52]	@ (80030f0 <TIM_Base_SetConfig+0xc0>)
 80030bc:	4293      	cmp	r3, r2
 80030be:	d103      	bne.n	80030c8 <TIM_Base_SetConfig+0x98>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 80030c0:	683b      	ldr	r3, [r7, #0]
 80030c2:	691a      	ldr	r2, [r3, #16]
 80030c4:	687b      	ldr	r3, [r7, #4]
 80030c6:	631a      	str	r2, [r3, #48]	@ 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 80030c8:	687b      	ldr	r3, [r7, #4]
 80030ca:	2201      	movs	r2, #1
 80030cc:	615a      	str	r2, [r3, #20]

  /* Check if the update flag is set after the Update Generation, if so clear the UIF flag */
  if (HAL_IS_BIT_SET(TIMx->SR, TIM_FLAG_UPDATE))
 80030ce:	687b      	ldr	r3, [r7, #4]
 80030d0:	691b      	ldr	r3, [r3, #16]
 80030d2:	f003 0301 	and.w	r3, r3, #1
 80030d6:	2b00      	cmp	r3, #0
 80030d8:	d005      	beq.n	80030e6 <TIM_Base_SetConfig+0xb6>
  {
    /* Clear the update flag */
    CLEAR_BIT(TIMx->SR, TIM_FLAG_UPDATE);
 80030da:	687b      	ldr	r3, [r7, #4]
 80030dc:	691b      	ldr	r3, [r3, #16]
 80030de:	f023 0201 	bic.w	r2, r3, #1
 80030e2:	687b      	ldr	r3, [r7, #4]
 80030e4:	611a      	str	r2, [r3, #16]
  }
}
 80030e6:	bf00      	nop
 80030e8:	3714      	adds	r7, #20
 80030ea:	46bd      	mov	sp, r7
 80030ec:	bc80      	pop	{r7}
 80030ee:	4770      	bx	lr
 80030f0:	40012c00 	.word	0x40012c00
 80030f4:	40000400 	.word	0x40000400

080030f8 <TIM_TI1_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI1_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 80030f8:	b480      	push	{r7}
 80030fa:	b087      	sub	sp, #28
 80030fc:	af00      	add	r7, sp, #0
 80030fe:	60f8      	str	r0, [r7, #12]
 8003100:	60b9      	str	r1, [r7, #8]
 8003102:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 1: Reset the CC1E Bit */
  tmpccer = TIMx->CCER;
 8003104:	68fb      	ldr	r3, [r7, #12]
 8003106:	6a1b      	ldr	r3, [r3, #32]
 8003108:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC1E;
 800310a:	68fb      	ldr	r3, [r7, #12]
 800310c:	6a1b      	ldr	r3, [r3, #32]
 800310e:	f023 0201 	bic.w	r2, r3, #1
 8003112:	68fb      	ldr	r3, [r7, #12]
 8003114:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003116:	68fb      	ldr	r3, [r7, #12]
 8003118:	699b      	ldr	r3, [r3, #24]
 800311a:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC1F;
 800311c:	693b      	ldr	r3, [r7, #16]
 800311e:	f023 03f0 	bic.w	r3, r3, #240	@ 0xf0
 8003122:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 4U);
 8003124:	687b      	ldr	r3, [r7, #4]
 8003126:	011b      	lsls	r3, r3, #4
 8003128:	693a      	ldr	r2, [r7, #16]
 800312a:	4313      	orrs	r3, r2
 800312c:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC1E Bit */
  tmpccer &= ~(TIM_CCER_CC1P | TIM_CCER_CC1NP);
 800312e:	697b      	ldr	r3, [r7, #20]
 8003130:	f023 030a 	bic.w	r3, r3, #10
 8003134:	617b      	str	r3, [r7, #20]
  tmpccer |= TIM_ICPolarity;
 8003136:	697a      	ldr	r2, [r7, #20]
 8003138:	68bb      	ldr	r3, [r7, #8]
 800313a:	4313      	orrs	r3, r2
 800313c:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1;
 800313e:	68fb      	ldr	r3, [r7, #12]
 8003140:	693a      	ldr	r2, [r7, #16]
 8003142:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 8003144:	68fb      	ldr	r3, [r7, #12]
 8003146:	697a      	ldr	r2, [r7, #20]
 8003148:	621a      	str	r2, [r3, #32]
}
 800314a:	bf00      	nop
 800314c:	371c      	adds	r7, #28
 800314e:	46bd      	mov	sp, r7
 8003150:	bc80      	pop	{r7}
 8003152:	4770      	bx	lr

08003154 <TIM_TI2_ConfigInputStage>:
  * @param  TIM_ICFilter Specifies the Input Capture Filter.
  *          This parameter must be a value between 0x00 and 0x0F.
  * @retval None
  */
static void TIM_TI2_ConfigInputStage(TIM_TypeDef *TIMx, uint32_t TIM_ICPolarity, uint32_t TIM_ICFilter)
{
 8003154:	b480      	push	{r7}
 8003156:	b087      	sub	sp, #28
 8003158:	af00      	add	r7, sp, #0
 800315a:	60f8      	str	r0, [r7, #12]
 800315c:	60b9      	str	r1, [r7, #8]
 800315e:	607a      	str	r2, [r7, #4]
  uint32_t tmpccmr1;
  uint32_t tmpccer;

  /* Disable the Channel 2: Reset the CC2E Bit */
  tmpccer = TIMx->CCER;
 8003160:	68fb      	ldr	r3, [r7, #12]
 8003162:	6a1b      	ldr	r3, [r3, #32]
 8003164:	617b      	str	r3, [r7, #20]
  TIMx->CCER &= ~TIM_CCER_CC2E;
 8003166:	68fb      	ldr	r3, [r7, #12]
 8003168:	6a1b      	ldr	r3, [r3, #32]
 800316a:	f023 0210 	bic.w	r2, r3, #16
 800316e:	68fb      	ldr	r3, [r7, #12]
 8003170:	621a      	str	r2, [r3, #32]
  tmpccmr1 = TIMx->CCMR1;
 8003172:	68fb      	ldr	r3, [r7, #12]
 8003174:	699b      	ldr	r3, [r3, #24]
 8003176:	613b      	str	r3, [r7, #16]

  /* Set the filter */
  tmpccmr1 &= ~TIM_CCMR1_IC2F;
 8003178:	693b      	ldr	r3, [r7, #16]
 800317a:	f423 4370 	bic.w	r3, r3, #61440	@ 0xf000
 800317e:	613b      	str	r3, [r7, #16]
  tmpccmr1 |= (TIM_ICFilter << 12U);
 8003180:	687b      	ldr	r3, [r7, #4]
 8003182:	031b      	lsls	r3, r3, #12
 8003184:	693a      	ldr	r2, [r7, #16]
 8003186:	4313      	orrs	r3, r2
 8003188:	613b      	str	r3, [r7, #16]

  /* Select the Polarity and set the CC2E Bit */
  tmpccer &= ~(TIM_CCER_CC2P | TIM_CCER_CC2NP);
 800318a:	697b      	ldr	r3, [r7, #20]
 800318c:	f023 03a0 	bic.w	r3, r3, #160	@ 0xa0
 8003190:	617b      	str	r3, [r7, #20]
  tmpccer |= (TIM_ICPolarity << 4U);
 8003192:	68bb      	ldr	r3, [r7, #8]
 8003194:	011b      	lsls	r3, r3, #4
 8003196:	697a      	ldr	r2, [r7, #20]
 8003198:	4313      	orrs	r3, r2
 800319a:	617b      	str	r3, [r7, #20]

  /* Write to TIMx CCMR1 and CCER registers */
  TIMx->CCMR1 = tmpccmr1 ;
 800319c:	68fb      	ldr	r3, [r7, #12]
 800319e:	693a      	ldr	r2, [r7, #16]
 80031a0:	619a      	str	r2, [r3, #24]
  TIMx->CCER = tmpccer;
 80031a2:	68fb      	ldr	r3, [r7, #12]
 80031a4:	697a      	ldr	r2, [r7, #20]
 80031a6:	621a      	str	r2, [r3, #32]
}
 80031a8:	bf00      	nop
 80031aa:	371c      	adds	r7, #28
 80031ac:	46bd      	mov	sp, r7
 80031ae:	bc80      	pop	{r7}
 80031b0:	4770      	bx	lr

080031b2 <TIM_ITRx_SetConfig>:
  *            @arg TIM_TS_TI2FP2: Filtered Timer Input 2
  *            @arg TIM_TS_ETRF: External Trigger input
  * @retval None
  */
static void TIM_ITRx_SetConfig(TIM_TypeDef *TIMx, uint32_t InputTriggerSource)
{
 80031b2:	b480      	push	{r7}
 80031b4:	b085      	sub	sp, #20
 80031b6:	af00      	add	r7, sp, #0
 80031b8:	6078      	str	r0, [r7, #4]
 80031ba:	6039      	str	r1, [r7, #0]
  uint32_t tmpsmcr;

  /* Get the TIMx SMCR register value */
  tmpsmcr = TIMx->SMCR;
 80031bc:	687b      	ldr	r3, [r7, #4]
 80031be:	689b      	ldr	r3, [r3, #8]
 80031c0:	60fb      	str	r3, [r7, #12]
  /* Reset the TS Bits */
  tmpsmcr &= ~TIM_SMCR_TS;
 80031c2:	68fb      	ldr	r3, [r7, #12]
 80031c4:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 80031c8:	60fb      	str	r3, [r7, #12]
  /* Set the Input Trigger source and the slave mode*/
  tmpsmcr |= (InputTriggerSource | TIM_SLAVEMODE_EXTERNAL1);
 80031ca:	683a      	ldr	r2, [r7, #0]
 80031cc:	68fb      	ldr	r3, [r7, #12]
 80031ce:	4313      	orrs	r3, r2
 80031d0:	f043 0307 	orr.w	r3, r3, #7
 80031d4:	60fb      	str	r3, [r7, #12]
  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 80031d6:	687b      	ldr	r3, [r7, #4]
 80031d8:	68fa      	ldr	r2, [r7, #12]
 80031da:	609a      	str	r2, [r3, #8]
}
 80031dc:	bf00      	nop
 80031de:	3714      	adds	r7, #20
 80031e0:	46bd      	mov	sp, r7
 80031e2:	bc80      	pop	{r7}
 80031e4:	4770      	bx	lr

080031e6 <TIM_ETR_SetConfig>:
  *          This parameter must be a value between 0x00 and 0x0F
  * @retval None
  */
void TIM_ETR_SetConfig(TIM_TypeDef *TIMx, uint32_t TIM_ExtTRGPrescaler,
                       uint32_t TIM_ExtTRGPolarity, uint32_t ExtTRGFilter)
{
 80031e6:	b480      	push	{r7}
 80031e8:	b087      	sub	sp, #28
 80031ea:	af00      	add	r7, sp, #0
 80031ec:	60f8      	str	r0, [r7, #12]
 80031ee:	60b9      	str	r1, [r7, #8]
 80031f0:	607a      	str	r2, [r7, #4]
 80031f2:	603b      	str	r3, [r7, #0]
  uint32_t tmpsmcr;

  tmpsmcr = TIMx->SMCR;
 80031f4:	68fb      	ldr	r3, [r7, #12]
 80031f6:	689b      	ldr	r3, [r3, #8]
 80031f8:	617b      	str	r3, [r7, #20]

  /* Reset the ETR Bits */
  tmpsmcr &= ~(TIM_SMCR_ETF | TIM_SMCR_ETPS | TIM_SMCR_ECE | TIM_SMCR_ETP);
 80031fa:	697b      	ldr	r3, [r7, #20]
 80031fc:	f423 437f 	bic.w	r3, r3, #65280	@ 0xff00
 8003200:	617b      	str	r3, [r7, #20]

  /* Set the Prescaler, the Filter value and the Polarity */
  tmpsmcr |= (uint32_t)(TIM_ExtTRGPrescaler | (TIM_ExtTRGPolarity | (ExtTRGFilter << 8U)));
 8003202:	683b      	ldr	r3, [r7, #0]
 8003204:	021a      	lsls	r2, r3, #8
 8003206:	687b      	ldr	r3, [r7, #4]
 8003208:	431a      	orrs	r2, r3
 800320a:	68bb      	ldr	r3, [r7, #8]
 800320c:	4313      	orrs	r3, r2
 800320e:	697a      	ldr	r2, [r7, #20]
 8003210:	4313      	orrs	r3, r2
 8003212:	617b      	str	r3, [r7, #20]

  /* Write to TIMx SMCR */
  TIMx->SMCR = tmpsmcr;
 8003214:	68fb      	ldr	r3, [r7, #12]
 8003216:	697a      	ldr	r2, [r7, #20]
 8003218:	609a      	str	r2, [r3, #8]
}
 800321a:	bf00      	nop
 800321c:	371c      	adds	r7, #28
 800321e:	46bd      	mov	sp, r7
 8003220:	bc80      	pop	{r7}
 8003222:	4770      	bx	lr

08003224 <HAL_TIMEx_MasterConfigSynchronization>:
  *         mode.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIMEx_MasterConfigSynchronization(TIM_HandleTypeDef *htim,
                                                        const TIM_MasterConfigTypeDef *sMasterConfig)
{
 8003224:	b480      	push	{r7}
 8003226:	b085      	sub	sp, #20
 8003228:	af00      	add	r7, sp, #0
 800322a:	6078      	str	r0, [r7, #4]
 800322c:	6039      	str	r1, [r7, #0]
  assert_param(IS_TIM_MASTER_INSTANCE(htim->Instance));
  assert_param(IS_TIM_TRGO_SOURCE(sMasterConfig->MasterOutputTrigger));
  assert_param(IS_TIM_MSM_STATE(sMasterConfig->MasterSlaveMode));

  /* Check input state */
  __HAL_LOCK(htim);
 800322e:	687b      	ldr	r3, [r7, #4]
 8003230:	f893 303c 	ldrb.w	r3, [r3, #60]	@ 0x3c
 8003234:	2b01      	cmp	r3, #1
 8003236:	d101      	bne.n	800323c <HAL_TIMEx_MasterConfigSynchronization+0x18>
 8003238:	2302      	movs	r3, #2
 800323a:	e041      	b.n	80032c0 <HAL_TIMEx_MasterConfigSynchronization+0x9c>
 800323c:	687b      	ldr	r3, [r7, #4]
 800323e:	2201      	movs	r2, #1
 8003240:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  /* Change the handler state */
  htim->State = HAL_TIM_STATE_BUSY;
 8003244:	687b      	ldr	r3, [r7, #4]
 8003246:	2202      	movs	r2, #2
 8003248:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  /* Get the TIMx CR2 register value */
  tmpcr2 = htim->Instance->CR2;
 800324c:	687b      	ldr	r3, [r7, #4]
 800324e:	681b      	ldr	r3, [r3, #0]
 8003250:	685b      	ldr	r3, [r3, #4]
 8003252:	60fb      	str	r3, [r7, #12]

  /* Get the TIMx SMCR register value */
  tmpsmcr = htim->Instance->SMCR;
 8003254:	687b      	ldr	r3, [r7, #4]
 8003256:	681b      	ldr	r3, [r3, #0]
 8003258:	689b      	ldr	r3, [r3, #8]
 800325a:	60bb      	str	r3, [r7, #8]

  /* Reset the MMS Bits */
  tmpcr2 &= ~TIM_CR2_MMS;
 800325c:	68fb      	ldr	r3, [r7, #12]
 800325e:	f023 0370 	bic.w	r3, r3, #112	@ 0x70
 8003262:	60fb      	str	r3, [r7, #12]
  /* Select the TRGO source */
  tmpcr2 |=  sMasterConfig->MasterOutputTrigger;
 8003264:	683b      	ldr	r3, [r7, #0]
 8003266:	681b      	ldr	r3, [r3, #0]
 8003268:	68fa      	ldr	r2, [r7, #12]
 800326a:	4313      	orrs	r3, r2
 800326c:	60fb      	str	r3, [r7, #12]

  /* Update TIMx CR2 */
  htim->Instance->CR2 = tmpcr2;
 800326e:	687b      	ldr	r3, [r7, #4]
 8003270:	681b      	ldr	r3, [r3, #0]
 8003272:	68fa      	ldr	r2, [r7, #12]
 8003274:	605a      	str	r2, [r3, #4]

  if (IS_TIM_SLAVE_INSTANCE(htim->Instance))
 8003276:	687b      	ldr	r3, [r7, #4]
 8003278:	681b      	ldr	r3, [r3, #0]
 800327a:	4a14      	ldr	r2, [pc, #80]	@ (80032cc <HAL_TIMEx_MasterConfigSynchronization+0xa8>)
 800327c:	4293      	cmp	r3, r2
 800327e:	d009      	beq.n	8003294 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 8003280:	687b      	ldr	r3, [r7, #4]
 8003282:	681b      	ldr	r3, [r3, #0]
 8003284:	f1b3 4f80 	cmp.w	r3, #1073741824	@ 0x40000000
 8003288:	d004      	beq.n	8003294 <HAL_TIMEx_MasterConfigSynchronization+0x70>
 800328a:	687b      	ldr	r3, [r7, #4]
 800328c:	681b      	ldr	r3, [r3, #0]
 800328e:	4a10      	ldr	r2, [pc, #64]	@ (80032d0 <HAL_TIMEx_MasterConfigSynchronization+0xac>)
 8003290:	4293      	cmp	r3, r2
 8003292:	d10c      	bne.n	80032ae <HAL_TIMEx_MasterConfigSynchronization+0x8a>
  {
    /* Reset the MSM Bit */
    tmpsmcr &= ~TIM_SMCR_MSM;
 8003294:	68bb      	ldr	r3, [r7, #8]
 8003296:	f023 0380 	bic.w	r3, r3, #128	@ 0x80
 800329a:	60bb      	str	r3, [r7, #8]
    /* Set master mode */
    tmpsmcr |= sMasterConfig->MasterSlaveMode;
 800329c:	683b      	ldr	r3, [r7, #0]
 800329e:	685b      	ldr	r3, [r3, #4]
 80032a0:	68ba      	ldr	r2, [r7, #8]
 80032a2:	4313      	orrs	r3, r2
 80032a4:	60bb      	str	r3, [r7, #8]

    /* Update TIMx SMCR */
    htim->Instance->SMCR = tmpsmcr;
 80032a6:	687b      	ldr	r3, [r7, #4]
 80032a8:	681b      	ldr	r3, [r3, #0]
 80032aa:	68ba      	ldr	r2, [r7, #8]
 80032ac:	609a      	str	r2, [r3, #8]
  }

  /* Change the htim state */
  htim->State = HAL_TIM_STATE_READY;
 80032ae:	687b      	ldr	r3, [r7, #4]
 80032b0:	2201      	movs	r2, #1
 80032b2:	f883 203d 	strb.w	r2, [r3, #61]	@ 0x3d

  __HAL_UNLOCK(htim);
 80032b6:	687b      	ldr	r3, [r7, #4]
 80032b8:	2200      	movs	r2, #0
 80032ba:	f883 203c 	strb.w	r2, [r3, #60]	@ 0x3c

  return HAL_OK;
 80032be:	2300      	movs	r3, #0
}
 80032c0:	4618      	mov	r0, r3
 80032c2:	3714      	adds	r7, #20
 80032c4:	46bd      	mov	sp, r7
 80032c6:	bc80      	pop	{r7}
 80032c8:	4770      	bx	lr
 80032ca:	bf00      	nop
 80032cc:	40012c00 	.word	0x40012c00
 80032d0:	40000400 	.word	0x40000400

080032d4 <HAL_TIMEx_CommutCallback>:
  * @brief  Commutation callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 80032d4:	b480      	push	{r7}
 80032d6:	b083      	sub	sp, #12
 80032d8:	af00      	add	r7, sp, #0
 80032da:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 80032dc:	bf00      	nop
 80032de:	370c      	adds	r7, #12
 80032e0:	46bd      	mov	sp, r7
 80032e2:	bc80      	pop	{r7}
 80032e4:	4770      	bx	lr

080032e6 <HAL_TIMEx_BreakCallback>:
  * @brief  Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 80032e6:	b480      	push	{r7}
 80032e8:	b083      	sub	sp, #12
 80032ea:	af00      	add	r7, sp, #0
 80032ec:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 80032ee:	bf00      	nop
 80032f0:	370c      	adds	r7, #12
 80032f2:	46bd      	mov	sp, r7
 80032f4:	bc80      	pop	{r7}
 80032f6:	4770      	bx	lr

080032f8 <memset>:
 80032f8:	4603      	mov	r3, r0
 80032fa:	4402      	add	r2, r0
 80032fc:	4293      	cmp	r3, r2
 80032fe:	d100      	bne.n	8003302 <memset+0xa>
 8003300:	4770      	bx	lr
 8003302:	f803 1b01 	strb.w	r1, [r3], #1
 8003306:	e7f9      	b.n	80032fc <memset+0x4>

08003308 <__libc_init_array>:
 8003308:	b570      	push	{r4, r5, r6, lr}
 800330a:	2600      	movs	r6, #0
 800330c:	4d0c      	ldr	r5, [pc, #48]	@ (8003340 <__libc_init_array+0x38>)
 800330e:	4c0d      	ldr	r4, [pc, #52]	@ (8003344 <__libc_init_array+0x3c>)
 8003310:	1b64      	subs	r4, r4, r5
 8003312:	10a4      	asrs	r4, r4, #2
 8003314:	42a6      	cmp	r6, r4
 8003316:	d109      	bne.n	800332c <__libc_init_array+0x24>
 8003318:	f000 f81a 	bl	8003350 <_init>
 800331c:	2600      	movs	r6, #0
 800331e:	4d0a      	ldr	r5, [pc, #40]	@ (8003348 <__libc_init_array+0x40>)
 8003320:	4c0a      	ldr	r4, [pc, #40]	@ (800334c <__libc_init_array+0x44>)
 8003322:	1b64      	subs	r4, r4, r5
 8003324:	10a4      	asrs	r4, r4, #2
 8003326:	42a6      	cmp	r6, r4
 8003328:	d105      	bne.n	8003336 <__libc_init_array+0x2e>
 800332a:	bd70      	pop	{r4, r5, r6, pc}
 800332c:	f855 3b04 	ldr.w	r3, [r5], #4
 8003330:	4798      	blx	r3
 8003332:	3601      	adds	r6, #1
 8003334:	e7ee      	b.n	8003314 <__libc_init_array+0xc>
 8003336:	f855 3b04 	ldr.w	r3, [r5], #4
 800333a:	4798      	blx	r3
 800333c:	3601      	adds	r6, #1
 800333e:	e7f2      	b.n	8003326 <__libc_init_array+0x1e>
 8003340:	0800338c 	.word	0x0800338c
 8003344:	0800338c 	.word	0x0800338c
 8003348:	0800338c 	.word	0x0800338c
 800334c:	08003390 	.word	0x08003390

08003350 <_init>:
 8003350:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8003352:	bf00      	nop
 8003354:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003356:	bc08      	pop	{r3}
 8003358:	469e      	mov	lr, r3
 800335a:	4770      	bx	lr

0800335c <_fini>:
 800335c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 800335e:	bf00      	nop
 8003360:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8003362:	bc08      	pop	{r3}
 8003364:	469e      	mov	lr, r3
 8003366:	4770      	bx	lr
