library ieee;
use ieee.std_logic_1164.all;
use ieee.numeric_std.all;

entity Divisor is
    Port (
        A          : in  std_logic;  
        B          : in  std_logic;   
		  Diff      : out std_logic;  
        Bout      : out std_logic   
    );
end Divisor;

architecture Behavioral of Divisor is

signal E: std_logic_vector[N downto 0]

begin

	Diff <= A xor B xor Bin;  
	Bout <= ((not A and B) or (not A and Bin) or (B and Bin)); 

	
end Behavioral;