0.6
2019.2
Nov  6 2019
21:57:16
D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.sim/sim_1/behav/xsim/glbl.v,1573089660,verilog,,,,glbl,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sim_1/new/controller_tb.v,1651138075,verilog,,,,controller_tb,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/controller.v,1651139683,verilog,,D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_binary.v,D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/global.v,controller,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/global.v,1651072714,verilog,,,,,,,,,,,,
D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/symbol_to_binary.v,1651139445,verilog,,D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sim_1/new/controller_tb.v,D:/data/logic_design_lab/labs/lab8/exp_2/exp_2.srcs/sources_1/new/global.v,symbol_to_binary,,,,,,,,
