# Reading C:/altera/14.1/modelsim_ase/tcl/vsim/pref.tcl
# do WAVEFORM_TOP_run_msim_rtl_vhdl.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim PE vmap 10.3c Lib Mapping Utility 2014.09 Sep 20 2014
# vmap -modelsim_quiet work rtl_work 
# Copying C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# ** Warning: Copied C:/altera/14.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini.
#          Updated modelsim.ini.
# 
# vcom -93 -work work {C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/waveform_top.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 21:29:39 on Apr 03,2019
# vcom -reportprogress 300 -93 -work work C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/waveform_top.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity WAVEFORM_TOP
# -- Compiling architecture TOP_STRU of WAVEFORM_TOP
# End time: 21:29:39 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/COUNTER.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 21:29:39 on Apr 03,2019
# vcom -reportprogress 300 -93 -work work C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/COUNTER.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity counter
# -- Compiling architecture arch of counter
# End time: 21:29:40 on Apr 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 21:29:40 on Apr 03,2019
# vcom -reportprogress 300 -93 -work work C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/MEMORY.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity MEMORY
# -- Compiling architecture RAM of MEMORY
# End time: 21:29:40 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 21:29:40 on Apr 03,2019
# vcom -reportprogress 300 -93 -work work C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/FSM_ctrl.vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity FSM_ctrl
# -- Compiling architecture fsm_ctrl_top of FSM_ctrl
# End time: 21:29:41 on Apr 03,2019, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# vcom -93 -work work {C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd}
# Model Technology ModelSim ALTERA vcom 10.3c Compiler 2014.09 Sep 20 2014
# Start time: 21:29:41 on Apr 03,2019
# vcom -reportprogress 300 -93 -work work C:/Users/spenc/Uni Third Year/CEG3155/Waveform Generator/data_latch_logic (1).vhd 
# -- Loading package STANDARD
# -- Loading package TEXTIO
# -- Loading package std_logic_1164
# -- Loading package NUMERIC_STD
# -- Compiling entity data_latch_logic
# -- Compiling architecture data_latch_logic_top of data_latch_logic
# End time: 21:29:41 on Apr 03,2019, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.waveform_top
# vsim -gui "+altera" -l msim_transcript -do "WAVEFORM_TOP_run_msim_rtl_vhdl.do" 
# Start time: 21:30:02 on Apr 03,2019
# Loading std.standard
# Loading std.textio(body)
# Loading ieee.std_logic_1164(body)
# Loading ieee.numeric_std(body)
# Loading work.waveform_top(top_stru)
# Loading work.fsm_ctrl(fsm_ctrl_top)
# Loading work.counter(arch)
# Loading work.memory(ram)
# Loading work.data_latch_logic(data_latch_logic_top)
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/waveform_top/WAVE_TYPE
view -new wave
# -new not supported on PE
add wave -position insertpoint  \
sim:/waveform_top/WAVE_TYPE \
sim:/waveform_top/PERIOD \
sim:/waveform_top/SAMPLE_RATE \
sim:/waveform_top/START \
sim:/waveform_top/CLOCK \
sim:/waveform_top/RESET \
sim:/waveform_top/DATA_OUT \
sim:/waveform_top/P \
sim:/waveform_top/CC \
sim:/waveform_top/R \
sim:/waveform_top/FULL \
sim:/waveform_top/CS \
sim:/waveform_top/EN \
sim:/waveform_top/LP \
sim:/waveform_top/ADDR \
sim:/waveform_top/DATA
force -freeze sim:/waveform_top/WAVE_TYPE 00 0
force -freeze sim:/waveform_top/PERIOD 0000000001 0
force -freeze sim:/waveform_top/SAMPLE_RATE 11111111 0
force -freeze sim:/waveform_top/START 0 0
force -freeze sim:/waveform_top/RESET 1 0
force -freeze sim:/waveform_top/CLOCK 0 0, 1 {50 ps} -r 100
run
run
force -freeze sim:/waveform_top/RESET 0 0
force -freeze sim:/waveform_top/START 1 0
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
run
force -freeze sim:/waveform_top/WAVE_TYPE 01 0
run
run
run
run
run
run
run
run
force -freeze sim:/waveform_top/PERIOD 0001000001 0
run
force -freeze sim:/waveform_top/PERIOD 0000000001 0
force -freeze sim:/waveform_top/PERIOD 0000000000 0
run
run
force -freeze sim:/waveform_top/PERIOD 0000000001 0
run
# End time: 22:21:20 on Apr 03,2019, Elapsed time: 0:51:18
# Errors: 2, Warnings: 0
