// Seed: 3011079836
module module_0 (
    output wor id_0,
    output supply1 id_1
);
  initial id_3;
endmodule
module module_1 (
    output wor id_0,
    output tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    input tri1 id_4,
    input supply0 id_5,
    output wire id_6
);
  wand id_8 = -1, id_9;
  module_0 modCall_1 (
      id_0,
      id_1
  );
  assign modCall_1.id_1 = 0;
  assign id_6 = -1;
endmodule
module module_2 (
    input supply0 id_0,
    output supply1 id_1,
    output wire id_2,
    input supply1 id_3,
    output tri id_4,
    input tri1 id_5
);
  assign id_1 = (1);
  assign id_4 = id_3 == 1'd0;
  assign id_2 = -1;
  assign id_1 = {1{-1'b0}};
  wire id_7, id_8;
  module_0 modCall_1 (
      id_2,
      id_2
  );
  assign modCall_1.type_0 = 0;
  assign id_2 = 1;
endmodule
