#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Tue Apr 14 14:02:23 2020
# Process ID: 7988
# Current directory: D:/Red_Pitaya/Acq_Card/project_1
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent4200 D:\Red_Pitaya\Acq_Card\project_1\project_1.xpr
# Log file: D:/Red_Pitaya/Acq_Card/project_1/vivado.log
# Journal file: D:/Red_Pitaya/Acq_Card/project_1\vivado.jou
#-----------------------------------------------------------
start_gui
open_project D:/Red_Pitaya/Acq_Card/project_1/project_1.xpr
update_compile_order -fileset sources_1
open_bd_design {D:/Red_Pitaya/Acq_Card/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd}
set_property name ADC_1_mimic [get_bd_cells c_counter_binary_0]
copy_bd_objs /  [get_bd_cells {ADC_1_mimic}]
set_property location {2 658 251} [get_bd_cells ADC_1_mimic1]
connect_bd_net [get_bd_pins ADC_1_mimic1/CLK] [get_bd_pins clk_wiz_0/clk_out1]
set_property name ADC_2_mimic [get_bd_cells ADC_1_mimic1]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axis_dwidth_converter:1.1 axis_dwidth_converter_0
endgroup
set_property location {3.5 943 190} [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES.VALUE_SRC USER] [get_bd_cells axis_dwidth_converter_0]
set_property -dict [list CONFIG.S_TDATA_NUM_BYTES {2} CONFIG.M_TDATA_NUM_BYTES {8}] [get_bd_cells axis_dwidth_converter_0]
connect_bd_net [get_bd_pins ADC_1_mimic/Q] [get_bd_pins axis_dwidth_converter_0/s_axis_tdata]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aclk] [get_bd_pins clk_wiz_0/clk_out1]
connect_bd_net [get_bd_pins axis_dwidth_converter_0/aresetn] [get_bd_pins rst_ps7_0_50M/peripheral_aresetn]
connect_bd_intf_net [get_bd_intf_pins axis_dwidth_converter_0/M_AXIS] [get_bd_intf_pins axis_data_fifo_0/S_AXIS]
report_ip_status -name ip_status 
save_bd_design
report_ip_status -name ip_status 
upgrade_ip [get_ips  {design_1_axis_data_fifo_0_0 design_1_clk_wiz_0_0 design_1_c_counter_binary_0_0 design_1_axi_datamover_0_0 design_1_xlconstant_1_0 design_1_xlconstant_2_0 design_1_xlconstant_0_0}] -log ip_upgrade.log
export_ip_user_files -of_objects [get_ips {design_1_axis_data_fifo_0_0 design_1_clk_wiz_0_0 design_1_c_counter_binary_0_0 design_1_axi_datamover_0_0 design_1_xlconstant_1_0 design_1_xlconstant_2_0 design_1_xlconstant_0_0}] -no_script -sync -force -quiet
generate_target all [get_files  D:/Red_Pitaya/Acq_Card/project_1/project_1.srcs/sources_1/bd/design_1/design_1.bd]
startgroup
set_property -dict [list CONFIG.c_include_mm2s {Omit} CONFIG.c_m_axi_mm2s_data_width {32} CONFIG.c_m_axis_mm2s_tdata_width {32} CONFIG.c_mm2s_burst_size {2} CONFIG.c_include_mm2s_stsfifo {false} CONFIG.c_s2mm_btt_used {23} CONFIG.c_m_axi_mm2s_id_width {4} CONFIG.c_enable_mm2s {0}] [get_bd_cells axi_datamover_0]
endgroup
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_out2 (250 MHz)} Clk_slave {/clk_wiz_0/clk_out2 (250 MHz)} Clk_xbar {/clk_wiz_0/clk_out2 (250 MHz)} Master {/axi_datamover_0/M_AXI_S2MM} Slave {/processing_system7_0/S_AXI_HP0} intc_ip {Auto} master_apm {0}}  [get_bd_intf_pins processing_system7_0/S_AXI_HP0]
save_bd_design
