;redcode
;assert 1
	SPL 0, <705
	CMP -207, <-130
	MOV -1, <-20
	MOV -7, <-20
	DJN -1, @-20
	ADD 810, 30
	JMP <-202, #18
	JMP <-202, #18
	MOV #0, @2
	SUB -207, <-120
	DJN 208, #18
	JMP -1, @-20
	MOV #0, @2
	ADD 810, 30
	ADD 210, 60
	SUB 20, <-1
	SUB @121, 106
	JMN <127, 106
	DJN @270, @1
	SUB @127, 106
	MOV -7, <-20
	MOV <-127, 100
	SUB @0, @2
	SLT 20, @113
	SUB @121, @105
	SUB @0, @2
	SLT 20, @113
	JMZ <127, 106
	CMP #7, @462
	ADD 210, 60
	JMZ 0, #2
	SUB 20, @12
	CMP @-177, 570
	SUB <-127, 100
	SLT @217, 10
	CMP @-177, 570
	DAT <-270, #1
	DAT <-270, #1
	JMP -71, @-20
	JMP -71, @-20
	CMP -207, <-137
	ADD 210, 60
	MOV -7, <-20
	MOV -7, <-20
	ADD 210, 60
	SPL 0, <705
	SPL @70, <-705
	SPL @70, <-705
	SPL 0, <705
	MOV -1, <-20
	ADD 240, 250
	SPL 0, <705
	JMP <-202, #18
