the dislocation and thermal reliability of annealed 
SiGe epilayers. It is suggested that the lager the 
thickness of the films was, the more unstable the 
structure exhibited. In addition, the SiGe epilayers 
with different annealed conditions exhibited the 
increase in lateral forces, indicating the higher 
wear resistance in annealed SiGe epilayers. 
   Besides, Si/SiGe superlattice exhibited enhanced 
elastic modulus compared with single films. 
Subsequent thermal treatment and nanoindentation, 
nanoscratch analyses, found that the hardness and 
elastic modulus were increased with increasing 
thermal treatment temperature. It was suggested that 
SiGe superlattice structure could enhance the 
structure strength and make them more resistant to 
wear deformation by post annealing heat treatment. 
 
英文關鍵詞： Silicon germanium, Ultra-high vacuum chemical vapor 
deposition, Nanoscratch 
 
 2
 
國科會補助專題研究計畫成果報告自評表 
請就研究內容與原計畫相符程度、達成預期目標情況、研究成果之學術或應用
價值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）、是否
適合在學術期刊發表或申請專利、主要發現或其他有關價值等，作一綜合評估。
1. 請就研究內容與原計畫相符程度、達成預期目標情況作一綜合評估 
■達成目標 
□未達成目標（請說明，以 100 字為限） 
□實驗失敗 
□因故實驗中斷 
□其他原因 
說明： 
 
 
 
2. 研究成果在學術期刊發表或申請專利等情形： 
論文：■已發表 □未發表之文稿 □撰寫中 □無 
專利：□已獲得 □申請中 □無 
技轉：□已技轉 □洽談中 □無 
其他：（以 100 字為限） 
 
 
 
3. 請依學術成就、技術創新、社會影響等方面，評估研究成果之學術或應用價
值（簡要敘述成果所代表之意義、價值、影響或進一步發展之可能性）（以
500 字為限） 
  本研究成功於矽基板上製作出高品質之矽鍺磊晶薄膜，並探討後續熱處理後對矽鍺磊晶
薄膜結構之機械特性所造成之影響，進一步透過兩種不同厚度矽鍺磊晶薄膜探討熱處理後所
造成之矽鍺磊晶薄膜結構中缺陷與摩耗特性行為，最後建立相關奈米刮痕實驗流程。 
  此外藉由改變兩種不同厚度矽鍺磊晶薄膜，歸納出矽鍺薄膜成長在臨界厚度以下時，薄
膜經由適當的後續熱處理，能夠有效提升矽鍺薄膜之附著力、抗磨耗等機械強度；若矽鍺薄
膜厚度達到臨界厚度時，此時外界若施予一外力(熱處理或奈米刮痕)，薄膜則會釋放結構中
所儲存大量的應變能，進而降低矽鍺薄膜的機械特性，對後續元件結構的堆疊亦造成相當大
的困難，因此在成長適當的矽鍺薄膜厚度與適當的熱處理參數，在本計畫中成功建立一系統
性的參數，未來則能成為一參考性的指標。 
 4
 
Abstract 
 
  Silicon germanium (SiGe) has become an attractive semiconductor material in recent years because of its 
outstanding behaviors. However, due to lattice mismatch between Ge and Si, several phenomena may be 
occurred in their growth and post-treatment including roughed surface, interdiffusion, and partial strain 
relaxation of SiGe epilayers. Thus, the relation between strain relaxation and wear behavior on the 
post-thermal treated SiGe epilayers was investigated through nano-scratch technique. 
    Firstly, ultra-high vacuum chemical vapor deposition (UHVCVD) was employed to deposit SiGe 
epilayers on the Si substrate with different thickness (300, 500nm, and superlattices structure). From X-ray 
diffraction (XRD), atomic force microscopy (AFM), and transmission electron microscopy (TEM) analysis, a 
good epitaxial quality of SiGe epilayers were obtained.It is difficult to access both the propagation of the 
dislocation and thermal reliability of annealed SiGe epilayers. It is suggested that the lager the thickness of the 
films was, the more unstable the structure exhibited. In addition, the SiGe epilayers with different annealed 
conditions exhibited the increase in lateral forces, indicating the higher wear resistance in annealed SiGe 
epilayers. 
   Besides, Si/SiGe superlattice exhibited enhanced elastic modulus compared with single films. Subsequent 
thermal treatment and nanoindentation, nanoscratch analyses, found that the hardness and elastic modulus 
were increased with increasing thermal treatment temperature. It was suggested that SiGe superlattice 
structure could enhance the structure strength and make them more resistant to wear deformation by post 
annealing heat treatment. 
 
Keywords: Silicon germanium, Ultra-high vacuum chemical vapor deposition, Nanoscratch. 
 6
四、結果與討論 
  圖 1 與圖 2 分別為磊晶矽鍺薄膜 300 與 500nm 經熱處理 400 與 500 °C 後之微區結構圖，由圖 1 中
顯示矽鍺薄膜 300nm 在經過熱處理後，在介面處只產生些許的錯位差排；而當矽鍺薄膜厚度提升到
500nm 時，經由同樣熱處理後則產生大量的缺陷與錯位差排並衍生到薄膜表面中，如圖 2 所示。故得
知在本研究中磊晶矽鍺薄膜能夠將臨界厚度增加到 500nm，但由於臨界厚度的矽鍺薄膜其薄膜中所累
積的應變能過大，然而後續的熱處理則會使矽鍺薄膜釋放大量的應變能，進而導致薄膜中缺陷大量生
成。 
  圖 3 與圖 4 為矽鍺薄膜 300 與 500nm 與分別施予奈米刮痕 2000(左)與 6000(右)μN 負載後薄膜表
面之破壞形貌，由圖 3 與圖 4 可觀察出在達到臨界厚度之矽鍺薄膜，其表面粗糙度是相對高於臨界厚
度以下，並且由刮痕的軌跡兩側亦可發現，在矽鍺薄膜 300nm 其具有較明顯的隆起現象，而矽鍺薄膜
500nm 則較為不明顯。由此可知是由於矽鍺薄膜 500nm 其結構在熱處理過程中缺陷大量衍生，刮痕在
負載過程受到探針擠壓之矽鍺會沿著缺陷進行滑動，因此不會往表面堆擠。此外，亦可由圖得知矽鍺
薄膜 500nm 的表面形貌，在熱處理過程導致缺陷衍生至表面，進而降低矽鍺表面之粗糙度。 
  圖 5 顯示矽鍺薄膜 300nm 經熱處理後進行奈米刮痕實驗所獲得之摩擦系數特性曲線圖，由圖中可
以得知，不論是在 2000 或是 6000μN 的負載下，矽鍺薄膜 300nm 在室溫下的摩擦系數相較於熱處理
後的試片是較為穩定的，並且隨著熱處理的溫度增加其摩擦系數特性曲線亦呈現一規則性的震盪，其
中摩擦系數與側向力亦隨著熱處理溫度增加而增加，如表 1 所示。圖 6 為矽鍺薄膜 500nm 經熱處理後
進行奈米刮痕實驗所獲得之摩擦系數特性曲線圖，由圖 6 在奈米刮痕分析之摩擦系數中可得知，矽鍺
薄膜 500nm 其附著力隨著熱處理溫度增加而增加，並發現其摩擦系數特性曲線呈現一規則震盪特性，
其中薄膜所回饋給探針的側向力亦隨著退火溫度上升而增加，如表 2 所示。 
  由此可知，當矽鍺薄膜成長在臨界厚度以下時，薄膜經由適當的後續熱處理，能夠有效提升矽鍺
薄膜之附著力、抗磨耗等機械強度；若矽鍺薄膜厚度達到臨界厚度時，此時外界若施予一外力(熱處理
或奈米刮痕)，薄膜則會釋放結構中所儲存大量的應變能，進而降低矽鍺薄膜的機械特性，對後續元件
結構的堆疊亦造成相當大的困難，因此在成長適當的矽鍺薄膜厚度與適當的熱處理參數，在本計畫中
成功建立一系統性的參數，未來則能成為一參考性的指標。 
 
 
表 1 矽鍺薄膜厚度 300nm 之奈米刮痕摩擦係數與側向力變化 
 
 8
 
 
 
 
圖 3 矽鍺薄膜厚度 300nm 之 2D 表面形貌示意圖 (a)室溫 與退火(b) 400 (c) 500 (d) 600 °C。 
 10
 
 
 
 
 
圖 5 矽鍺薄膜厚度 300nm 之奈米刮痕摩擦係數特性圖，刮痕負載 (a) 2000 (b) 6000μN。 
 12
五、計畫成果自評 
  本研究成功於矽基板上製作出高品質之矽鍺磊晶薄膜，並探討後續熱處理後對矽鍺磊晶薄膜結構
之機械特性所造成之影響，進一步透過兩種不同厚度矽鍺磊晶薄膜探討熱處理後所造成之矽鍺磊晶薄
膜結構中缺陷與摩耗特性行為，最後建立相關奈米刮痕實驗流程。 
  此外藉由改變兩種不同厚度矽鍺磊晶薄膜，歸納出矽鍺薄膜成長在臨界厚度以下時，薄膜經由適
當的後續熱處理，能夠有效提升矽鍺薄膜之附著力、抗磨耗等機械強度；若矽鍺薄膜厚度達到臨界厚
度時，此時外界若施予一外力(熱處理或奈米刮痕)，薄膜則會釋放結構中所儲存大量的應變能，進而降
低矽鍺薄膜的機械特性，對後續元件結構的堆疊亦造成相當大的困難，因此在成長適當的矽鍺薄膜厚
度與適當的熱處理參數，在本計畫中成功建立一系統性的參數，未來則能成為一參考性的指標。 
  藉由本計畫所產出之研究成果目前共發表三篇國外期刊論文，以下列出所發表的國外期刊： 
A1. Applied Surface Science 
Ming-Jhang Wu, Hua-Chiang Wen, Shyh-Chi Wu, Ping-Feng Yang, Yi-Shao Lai, Wen-Kuang Hsu, 
Wen-FaWu, Chang-Pin Chou, “Nanomechanical Characteristics of Annealed Si/SiGe Superlattices”, Applied 
Surface Science 257 (2011) 8887-8893. (SCI). 
 
A2. Microelectronic Reliability 
Ming-Jhang Wu, Shyh-Chi Wu, Hua-Chiang Wen, Ping-Feng Yang, Yi-Shao Lai, Wen-Kuang Hsu, Wen-Fa 
Wu, Chang-Pin Chou, “Evaluating abrasive wear of annealing Si0.8Ge0.2/Si films”, Microelectronics 
Reliability 51 (2011) 2223–2227. (SCI). 
 
A3. Applied Surface Science 
Ming-Jhang Wu, Hua-Chiang Wen, Shyh-Chi Wu, Chien-Huang Tsai, Wen-FaWu, Chang-Pin Chou, 
“Thermal reliability of thin SiGe epilayers”, Applied Surface Science 258 (2012) 5001-5004. (SCI). 
 
六、參考文獻 
[1] T. J. King, and K. C. Sara swat, IEDM Tech. Digest, 567 (1991).  
[2] T. J. King, J. R. Pfiester, J. D. Shott, J. P. MccVittie, and K. C. Sara swat, IEDM Tech.Digest, 253 (1990). 
[3] P. E. Hellberg, S. L. Zhang, and S. Petersson, Electron.Device Lett, 18 (1997) 456.  
[4] Y. V. Ponomarev, C. Salm, J. Schmitz, P. H. Woerlee, P. A. Stolk, and D. J. G ravestein, IEDM 
Tech.Digest, 829(1997).  
[5] W. C. Lee, T. J. King, and C. Hu, Electron.Device Lett, 20 (1999) 9.  
[6] S. Zheng, M. Kawashima, M. Mori, T. Tambo, and C. Tatsuyama, J. Mater. Sci, 508 (2006) 156. 
[7] S. W. Lee, H. C. Chen, L. J. Chen, Y. H. Peng, C. H. Kuan, and H.  H. Cheng, J. Appl. Phys, 92 (2002) 
6880. 
[8] S. R. Sheng, M. Dion, and N. L. Rowell, J. Vac. Sci. Technol. A, 20 (2002) 1120.  
[9] X. Li and B. Bhushan, J. Appl. Phys, 48 (2002) 11. 
[10] G. M. Pharr, W. C. Oliver, F. R. Brotzen, J. Mater. Res, 7 (1992) 613. 
[11] R. B. King, Int. J. Solids Structure, 23 (1987) 1657. 
[12] J. B. Pethica, R. Hutchings, W. C. Oliver, Philos. Mag. A, 48 (1983) 593. 
[13] W. D. Nix and R. Saha, Acta Mater, 50 (2002) 23. 
Y.M. Chang et al., Appl. Surf. Sci., 254 (2008) 3105. 
 14
 
 
 
 
 
 
 
 
 
 
 
 
 
 
 
本次的會議為期總共五天，會議的第一天是 Tutorials，包括 Nanomaterials for 
Energy、Graphene、Nanoelectronic & Modeling at the Nanoscale 、Nano-biotechnology
等等；而後從第三天開始則是 Oral 與 Poster 的行程；而在各個 Session 間則是會有
許多的 Keynote speech 以及 Panel Discussion，讓世界各國的學者都可以參與主題的
討論，做學術上的交流。 
本人參加報告是在第二天舉辦，當天 oral 的主題總共分為八個小主題，包含了
Nanofabrication、Nanosensor & Actuators、Nanomaterials、Energy、Nano Packaging、
Nanowire/CNTs/graphene、Nanoelectronic Devices 、Nano-Bio-Medicince 等等的主題，
而本人的報告是在下午的第二段舉行，是屬於 Nanomaterials: Nanomaterials 
Characterization and Application 此部分，有許多此一領域的學者參與。此外，藉著
報告論文的空檔，去觀摩國際間在奈米科技應用的趨勢、方法、以及發展的現況。 
 
 
  
 16
答的時候，不僅讓人了解到英文聽說的重要性，也深深感受到本身自己在英文聽說
上的不足。在國際性會議中，基本上均用英文對答，而在台灣的社會欠缺的即是英
文聽說部分，所以增進聽說能力是讓我們跟國際接軌的第一要務。 
在這次會議中，每個作者的報告大約只有 15 至 20 分鐘，不足以讓人對其研究
有徹底的了解，但卻可以讓各地學者對我們的研究有初步的認識。除此之外，此會
議可以讓我們對現今國際上研究的趨勢、方法、進度與現況有所認識，這對我們往
後的研究有莫大的幫助；而各個相關主題的分類更可以使相同領域的學者們針對彼
此不同的概念、想法做分享，以瞭解到自己的不足以及一些研究點新想法。因此，
希望在未來於國內可以看到更多大型的國際研討會，並使用英文討論與報告。 
感謝國科會補助，讓本人能順利參與此次會議，相信藉由此次國際會議的參與，
對學生了解國際上奈米科技相關的發展狀況及未來研發重點，對於未來研究具有相
當大的幫助。總而言之，這次參加國際學術會議的經驗實在讓我受益良多，不管是
在研究方面，或是在英文演說方面，甚至是在國際視野的拓展方面均有重要的助益。
希望未來有機會多參加國際性研討會，不僅增進自己的視野，更重要的是加強自己
語文與應對能力。 
 18
四、 論文接受通知 
Message from The PaperCept Conference/Journal Management System 
 
Message originated by Chris Bailey 
 
Dear Ms. Ai-Huei Chiou, 
 
On behalf of the IEEE Nano-2011 Technical Programme 
Committee we are pleased to confirm the provisional 
acceptance of your paper (Id: 318): 
 
Title: An Analysis on Synthesizing Large-Area Silicon 
Nanowire Arrays by Electroless Metal Deposition 
 
- for inclusion in the IEEE-NANO-2011 conference 
proceedings, 
- for presentation as: Oral presentation 
- in the Technical Programme Track: Nanomaterials: 
Nanomaterials Characterization and Applications II 
- and for publication in IEEE Xplore 
 
Note that the final submission deadline has been extended 
to June 30th. In case you are having difficulty generating 
Xplore compliant PDF file, starting 20th of June NANO will 
have access to IEEE PDF Xpress (a PDF generation service). 
The information about that service will soon appear on: 
 
http://ieeenano2011.org/call-for-papers/author-information/ 
 
Your Track and Session Co-chairs are your primary resource 
for further information. Contact information can be found 
under the “Contact” tab on the IEEE NANO-2011 website at: 
http://ieeenano2011.org/  
 
1. This provisional acceptance will become definitive only 
after we have received the following from you: 
a. completed manuscript 
b. signed IEEE copyright form 
c. completed conference registration 
 
Information for submission of the manuscript and copies of 
the copyright form are available at 
https://nano.papercept.net which can be accessed from the 
 20
 
---------------------------------------------- 
Submission information 
 
Authors and title: 
 
Ai-Huei Chiou*, Ching-Kuei Su, Jheng-Fong Lin, Chun-Yao Hsu, Wen-Fa Wu, 
Chang-Ping Chou 
An Analysis on Synthesizing Large-Area Silicon Nanowire Arrays by Electroless 
Metal Deposition 
 
Type of submission: Contributed paper 
Type of presentation: Oral presentation 
Conference: IEEE NANO 2011 Conference 
Submission number: 318 
 
 
---------------------------------------------- 
To access your workspace please log in at 
https://nano.papercept.net/conferences/scripts/start.pl using your PIN 
101786 and password 
 
To see this decision message and the reviews choose the appropriate option 
under "Choose an option..." for this submission in your NANO 2011 author 
workspace 
 
If you do not have your password then follow the link 
https://nano.papercept.net/conferences/scripts/pinwizard.pl to retrieve it 
 
---------------------------------------------- 
Prof. Chris Bailey 
Computational Mechanics and Reliability 
University of Greenwich 
Greenwich 
SE109LS London 
United Kingdom 
E-mail address: C.Bailey@gre.ac.uk 
 1
國科會補助專題研究計畫項下出席國際學術會議心得報告 
                                   日期： 100 年 09 月 02 日 
一、 參加會議經過 
IEEE NANO2011 會議在美國波特蘭 Portland Marriott Waterfront Downtown 舉
行，主要的議題是針對奈米科技相關應用與發展，會議時間為 8 月 15 日至 8 月 19
日，會議為期總共五天。投稿此研討會有來自全國各地的國家，接受論文多達 517
篇，顯示有相當多的研究者投入這次的研討會。本實驗室在此會議共發表一篇口頭
報告論文。 
本次會議，本人先由台灣飛往舊金山與指導教授會和，再從舊金山搭乘 United 
Economy 飛機至波特蘭機場約一半小時參加此次會議；到達波特蘭機場後搭車至會
場- Marriott，約需 20 分鐘車程。 
以下為會場照片： 
計畫編號 NSC 99-2221-E-009-031-MY2 
計畫名稱 矽鍺磊晶薄膜之磨潤及機械特性研究 
出國人員
姓名 邱薆蕙 
服務機構
及職稱 交通大學機械系博士生 
會議時間 2011 年 8 月 15 日至 2010 年 8 月 19 日 會議地點 美國波特蘭 
會議名稱 
(中文)2011 年第 11 屆 IEEE 國際奈米科技研討會 
(英文) 11th International Conference on Nanotechnology 
發表論文
題目 
An analysis on synthesizing large-area silicon nanowire arrays by 
electroless metal deposition 
 3
二、 與會心得 
本次發表論文場次： 
August 16, 2011 
14:00 – Nanobiology, Oral Session 
Chairs: Lilley,Carmen 
Room: Salon Ⅰ 
發表論文為： 
*A.H. Chiou, J.F. Lin, C.K. Su, C. Y. Hsu, W.F. Wu, C.P. Chou," An analysis on 
synthesizing large-area silicon nanowire arrays by electroless metal deposition " 
藉由參與此次會議，了解目前各國發展奈米科技、能源及生醫微系統領域的主
流。因應了會議名稱，研究的尺度改為微米和奈米共進；在應用領域上，則拓展至
生醫及能源微系統，研究奈米尺度的因子對於元件、材料本性造成的影響。奈米技
術除了學術研究外，還須在產業界能有所應用。其內容涵蓋微機電、奈米、生醫技
術、換能器及能源系統，從學術研究至應用面，相當豐富而多元。 
這次國際性的研討會，見識到國際性研討會的規模以及學術交流的價值，參與
國際性研討會，不僅增加個人上台報告的經驗，並且可以藉由許多的觀摩增長再奈
米科技相關領域的知識水平，能夠接觸到來自世界各地的精英，著實獲益良多。 
本次會議由本人代表口頭發表，這是第一次在國際性研討會用英文報告，所以
相當緊張，雖然有充分的演練，但還是需要多加強。當報告完畢問答時間時，有兩
人對本次報告提出問題，第一個問題，是本次 Chair，提出了關於奈米線直徑與是否
利用其他方式進行此項研究，另外，則是針對本論文奈米線的成長速率；而在問與
 5
以下為會場及報告當日圖片： 
  
    
三、 攜回資料名稱及內容 
此次大會提供最重要的資料內容為會議議程書。以及電子格式的論文資料。 
 
 7
https://nano.papercept.net which can be accessed from the 
IEEE NANO-2011 website at: http://ieeenano2011.org/ 
 
2. Please note the following deadlines: 
a. Submission of the manuscript and copyright right forms: 
30th June 
b. Conference pre-registration discount rates: 15th July  
 
Authors who do not submit their manuscripts and copyright 
forms by 30th June 2011 who do not register by the 15th 
July will have their paper withdrawn from the conference. 
 
We encourage you to carry out these actions very promptly. 
In addition, we strongly advise you to book your rooms with 
the conference hotel, since these are very limited. If you 
need an invitation letter for a visa, you need to request 
it very soon during the on-line pre-registration process.  
 
Thank you for your contribution to IEEE NANO-2011 and on 
behalf of the Technical Programme Committee we look forward 
to meeting you in Portland in August. 
 
Yours sincerely 
 
James Morris 
General Chair 
Portland State University 
jmorris@cecs.pdx.edu 
 
Chris Bailey 
Programme Co-Chair  
University of Greenwich 
C.Bailey@gre.ac.uk 
 
Parviz Famouri 
Programme Co-Chair 
West Virginia University 
parviz.famouri@mail.wvu.edu  
 
---------------------------------------------- 
Decision: Accepted as Contributed paper, Oral presentation 
 9
五、 論文摘要 
---------------------------------------------- 
An analysis on synthesizing Large-Area Silicon Nanowire Arrays by Electroless Metal Deposition 
*A.H. Chiou, J.F. Lin, C.K. Su, C. Y. Hsu, W.F. Wu, C.P. Chou 
 
 Abstract —One-dimensional semiconductor nanostructures have demonstrated to be good materials for novel 
nanoscale optoelectronics and high-sensitivity molecule sensors. Recent years have seen increased attention given 
to silicon nanowires (SiNWs), owing to their unusual quantum-confinement effects for developing various applied 
device, such as optoelectronics, biosensor, and other devices. The key application is the geometric control of 
fabricated SiNWs including their lengths, sizes, and orientations. Therefore, in this paper, simple and convenient 
approach to generate SiNWs of single-crystalline, well-aligned, and large area has been directly synthesized on 
p-type (100) silicon wafer via an electroless metal deposition (EMD) method. The experimental results show that 
microstructures of SiNWs have been observed at the concentration ratio of 0.02M: 4.6M for AgNO3/HF at 50℃ 
with different chemical etching time.  
Growing structures and physical properties of the SiNWs arrays were analyzed and investigated by the 
scanning electron microscopy (SEM), Raman Spectrum, and X-ray diffraction spectrum (XRD), respectively. The 
following experimental results were obtained: (1) the length of SiNWs arrays which are grown on the (100) wafer 
shows a linear relationship with the reaction etching time; (2) the Raman peak of the SiNWs shows a downshift 
and asymmetric broadening due to the phonon quantum confinement effects and intensity enhancement, compared 
with that of bulk crystal silicon; (3) the XRD analysis indicate that highly dominant peak at 69° is belong to (004) 
silicon plane.  
It has been observed that the best quality of SiNW arrays can be obtained by electroless metal 
deposition(EMD) which is simple and low cost. These large-area SiNW arrays could be expected to have favorable 
applications in bio-technology, optoelectronic devices or so on.  
 
Keywords: Si nanowires arraty (SiNWs), electroless metal deposition(EMD), chemical etching 
 
99 年度專題研究計畫研究成果彙整表 
計畫主持人：周長彬 計畫編號：99-2221-E-009-031-MY2 
計畫名稱：矽鍺磊晶薄膜之磨潤及機械特性研究 
量化 
成果項目 實際已達成
數（被接受
或已發表）
預期總達成
數(含實際已
達成數) 
本計畫實
際貢獻百
分比 
單位 
備 註 （ 質 化 說
明：如數個計畫
共同成果、成果
列 為 該 期 刊 之
封 面 故 事 ...
等） 
期刊論文 0 0 100%  
研究報告/技術報告 0 0 100%  
研討會論文 5 5 100% 
篇 
 
論文著作 
專書 0 0 100%   
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 0 0 100%  
博士後研究員 0 0 100%  
國內 
參與計畫人力 
（本國籍） 
專任助理 0 0 100% 
人次 
 
期刊論文 3 3 100%  
研究報告/技術報告 0 0 100%  
研討會論文 0 0 100% 
篇 
 
論文著作 
專書 0 0 100% 章/本  
申請中件數 0 0 100%  專利 已獲得件數 0 0 100% 件  
件數 0 0 100% 件  
技術移轉 
權利金 0 0 100% 千元  
碩士生 0 0 100%  
博士生 1 1 100%  
博士後研究員 0 0 100%  
國外 
參與計畫人力 
（外國籍） 
專任助理 0 0 100% 
人次 
 
