{
  "test_metadata": {
    "test_time": "2025-07-14T17:32:59.300373",
    "application": "CMOS运算放大器",
    "total_duration": 135.34577441215515,
    "pipeline_steps": 11
  },
  "subgraph_info": {
    "application_label": "CMOS运算放大器",
    "node_count": 182,
    "edge_count": 477,
    "mermaid_syntax": "graph TD\n    %% Circuit Application: CMOS运算放大器\n\n    ca_5_6_1[\"共源(CS)结构\"]\n    ca_3_6_2[\"Wilson电流源\"]\n    ca_8_1[\"RC串并联网络\"]\n    ca_10_4_1[\"两级Folded Cascode全...\"]\n    ca_7_4_2[\"三极点一零点系统\"]\n    ca_5_3_5[\"Folded Cascode放大电路\"]\n    ct_6_4_7[\"CS增益控制CMFB设计\"]\n    ca_7_4_1[\"两极点系统\"]\n    ct_12_5_2[\"TL线性环路结构\"]\n    ca_5_4_3[\"OTA(跨导放大器)\"]\n    ct_4_4_3[\"温度系数补偿技术\"]\n    ca_3_2_1[\"MOS分裂二极管电路\"]\n    main_5[\"系统的频率特性与稳定性\"]\n    ca_5_3_2[\"CS-CD组合放大电路\"]\n    ca_8_2[\"基本单级放大器\"]\n    ca_1_4_2[\"差分放大电路\"]\n    ca_9_4_3[\"NMCNR补偿结构\"]\n    ca_3_9_1[\"Wilson电流镜电路\"]\n    ca_2_2_2[\"BJT放大电路\"]\n    ca_7_3_2[\"负反馈闭环系统\"]\n    ca_2_4_4[\"动态频率补偿\"]\n    ca_3_4_1[\"V_TH互偏置电路\"]\n    ca_8_4_1[\"两级CS电压放大器\"]\n    ca_4_5_2[\"零温度系数电流源电路\"]\n    ca_8_1_2[\"两级放大器\"]\n    ct_5_4_1[\"差分对设计\"]\n    ca_3_5_2[\"ΔVBE/PTAT偏置电路\"]\n    ca_1_3_2[\"开关电容电路\"]\n    ct_6_1_3[\"差分放大结构设计\"]\n    ca_4_2_1[\"电压模带隙基准基本结构\"]\n    ca_7_1_1[\"闭环运放电路\"]\n    ca_3_6_4[\"Wildar电流源\"]\n    ca_6_6_1[\"Class A/AB两级互补推挽运放\"]\n    ca_2_3_1[\"MOS管恒流源\"]\n    ca_8_3_2[\"Miller补偿CS放大器\"]\n    ct_6__4[\"多级稳定性设计\"]\n    ca_6_2_4[\"正反馈OTA差分输入级\"]\n    ca_1_2_2[\"振荡器\"]\n    ca_5_2_2[\"PMOS有源负载CS放大器\"]\n    ca_1_2_1[\"电压比较器\"]\n    ca_5_5_2[\"TL非线性控制电路\"]\n    ct_5_1_2[\"直接耦合技术\"]\n    ca_8_5_1[\"两级放大多极点电路\"]\n    ca_4_3_2[\"合并式电流求和基准电路\"]\n    ct_1_5_1[\"CMOS模拟电路设计方法\"]\n    ca_12_2_2[\"衬底驱动低压运放\"]\n    main_4[\"差分放大电路\"]\n    ca_11_2_1[\"电阻噪声模型\"]\n    ca_1_5_1[\"CMOS运算放大器\"]\n    ca_10_3_1[\"高速闭环运放\"]\n    ca_4_4_3[\"全CMOS电流模带隙基准\"]\n    ca_11_4[\"CD源跟随器噪声\"]\n    ca_10_3_2[\"精密运放电路\"]\n    ca_5_1_1[\"集成线性放大电路\"]\n    ct_12_4_1[\"Class AB偏置技术\"]\n    ca_12_3_2[\"三倍尾电流控制电路\"]\n    ca_11_3[\"CS-CG Cascode电路噪声\"]\n    main_3[\"电流镜互偏结构\"]\n    ct_12_5_3[\"前馈及反馈控制\"]\n    ca_8_4_2[\"增益倍增型Cascode\"]\n    ca_12_4_2[\"CS源跟随器输出\"]\n    ca_2_6_1[\"低电压低电流应用电路\"]\n    ca_3_2_2[\"带分流MOS的偏置电路\"]\n    ca_3_3_2[\"R+MOS二极管偏置电路\"]\n    ct_11_4_3[\"晶体管匹配技术\"]\n    main_1[\"模拟集成电路的历史地位\"]\n    ca_5_3_1[\"CS-CS组合放大电路\"]\n    ca_10_2_1[\"高速运放设计\"]\n    ca_9_3_2[\"串联电阻Miller补偿运放\"]\n    ca_9_6_1[\"低电压低功耗CMOS放大器\"]\n    ca_3_5_6[\"三路互偏置电路\"]\n    ca_6_1_1[\"基本差分输入结构\"]\n    ca_11_5_1[\"PMOS单级增益电路\"]\n    ca_6_8_3[\"伪Class-AB望远镜级联运算放大器\"]\n    ca_3_6_1[\"基本电流源\"]\n    ct_6_6_1[\"多级运放设计\"]\n    ca_5_6_4[\"Class AB互补推挽放大电路\"]\n    ca_11_4_2[\"NMOS OTA噪声抑制\"]\n    ct_11_4_1[\"PSRR分析方法\"]\n    ca_6__3[\"Class AB输出级\"]\n    ca_12_6_3[\"恒定跨导轨到轨输入级\"]\n    ct_12_4_3[\"最小电流选择电路\"]\n    ca_8__3[\"反馈系统\"]\n    ca_5_1_2[\"差分运放电路\"]\n    ca_6_4_1[\"低阻低增益全差分电路\"]\n    ca_5_5_1[\"MOS TL差分信号线性电流镜\"]\n    ct_3_2_1[\"偏置电路设计\"]\n    ct_6_4_2[\"高阻高增益全差分结构设计\"]\n    ca_1_4_1[\"偏置电路\"]\n    ca_9_5_1[\"基本Miller补偿运放\"]\n    ca_5_1_3[\"恒流源偏置放大电路\"]\n    ca_8_5_2[\"多级运放\"]\n    bc_3_2_4[\"MOS管串并联等效原理\"]\n    ca_7_4_3[\"Butterworth低通滤波器\"]\n    ca_3_5_4[\"CMOS单调型自偏置电路\"]\n    ca_6_4_2[\"高阻高增益全差分电路\"]\n    ca_6_3_2[\"Class AB单级推挽放大电路\"]\n    ca_2_2_1[\"PN结偏置电路\"]\n    ca_5_5_3[\"CG输入差分电流放大器\"]\n    ct_5_5_1[\"TL电路设计\"]\n    ca_6_4_4[\"P型折叠式Cascode全差分电路\"]\n    ca_11_5[\"差分对噪声\"]\n    ca_5_4_2[\"单端输出N/P型差分输入对\"]\n    ca_3_3_3[\"两异性MOS二极管串联分压偏置电路\"]\n    ca_11_7_2[\"单电源AB类功率放大器\"]\n    ca_6_1_2[\"全差分型运放\"]\n    ct_7_4_3[\"Butterworth极点配置\"]\n    ct_11_2[\"噪声性能模型分析\"]\n    ca_12_4_4[\"反馈型Class AB控制电路\"]\n    ca_6_2_3[\"OTA Cascode结构\"]\n    ca_5_4_1[\"NMOS差分输入级\"]\n    ca_12_5_1[\"轨到轨差分运放\"]\n    ca_6_3_1[\"全差分Class A输入级\"]\n    ca_1_3_1[\"模拟集成运放电路\"]\n    ca_5_7_2[\"超Class AB OTA\"]\n    ca_1_2_3[\"数据转换器\"]\n    ct_4_4_2[\"电流镜精确控制技术\"]\n    ca_6__1[\"模拟集成运放\"]\n    ca_3_3_4[\"MOS二极管分裂的偏置电路\"]\n    ca_11_7_3[\"低开环增益高PSRR微功率CMOS放大器\"]\n    ca_12_4_1[\"CS增益输出级\"]\n    ca_4_3_1[\"简单电流求和基准电路\"]\n    ca_5_3_4[\"Telescope Cascode...\"]\n    ca_1_5_2[\"射频CMOS电路\"]\n    ca_7_3_1[\"多级放大器稳定性设计\"]\n    ca_9_2_3[\"三阶巴特沃思反馈系统\"]\n    ct_8__2[\"多级放大器设计\"]\n    ca_4_5_1[\"基于V-I转换的电流基准电路\"]\n    ca_4_2_2[\"改进型带隙基准结构\"]\n    ct_1_5_2[\"运算放大器设计技术\"]\n    ca_11_5_2[\"电压串联负反馈运放\"]\n    ca_9_2_2[\"二阶巴特沃思滤波器\"]\n    ca_3_9_2[\"低电压MOS级联偏置电路\"]\n    ca_6_5_1[\"局部源电阻差模负反馈电路\"]\n    ca_10_2_2[\"电容反馈放大器\"]\n    bc_6_1_2[\"虚断\"]\n    ca_10_5_1[\"单级Cascode运放\"]\n    ca_6_8_1[\"Class-AB高摆幅CMOS功率放大器\"]\n    ca_10_6_1[\"高摆幅CMOS望远镜运算放大器\"]\n    ca_6_1_3[\"Cascode型运放\"]\n    ca_7_2_2[\"电流并联负反馈放大器\"]\n    bc_5_7_2[\"电流模式运算\"]\n    ct_10_3_3[\"统一瞬态模型\"]\n    ca_12_3_1[\"轨至轨折叠型Cascode差分输入结构\"]\n    ca_2_5_2[\"BJT放大电路\"]\n    ca_7_2_1[\"电压串联负反馈放大器\"]\n    ca_5_7_1[\"CMOS差分放大器\"]\n    ca_11_4_1[\"两级运放PSRR设计\"]\n    ca_12_4_3[\"互补推挽输出结构\"]\n    ct_6__3[\"Class AB/B互补推挽放大\"]\n    ca_3_5_5[\"峰值型自偏置结构\"]\n    ct_11_7_3[\"噪声建模\"]\n    main_6[\"非本征噪声\"]\n    ca_3_2[\"高性能自偏置电路\"]\n    ca_7_6_2[\"低电压低功耗三级放大器\"]\n    ct_12_4_2[\"反馈控制结构\"]\n    bc_12_5_3[\"Class AB静态工作点\"]\n    ca_1_1_1[\"BGR电路\"]\n    ca_9_5_2[\"三级运放NMC补偿设计\"]\n    ca_6_2_5[\"折叠式Cascode差分放大器\"]\n    ca_11_1[\"低噪声放大器\"]\n    ca_10_6_2[\"低电压低功耗快速建立CMOS运算跨...\"]\n    ca_5_6_3[\"共栅(CG)结构\"]\n    ca_6_1_4[\"Class AB型运放\"]\n    ca_6_6_2[\"折叠式Cascode Class ...\"]\n    ca_4__2[\"极低功耗基准电路\"]\n    ct_12_5_1[\"轨到轨差分运放设计\"]\n    ca_4_4_2[\"运放控制的电压模带隙基准\"]\n    ca_5_2_3[\"互补推挽Class AB放大器\"]\n    ca_3_6_3[\"Cascode电流源\"]\n    ca_8__1[\"两级放大器\"]\n    ca_5_2_1[\"电阻负载CS放大器\"]\n    ca_6_4_3[\"N型折叠式Cascode全差分电路\"]\n    ca_2_1_2[\"数字逻辑门电路\"]\n    ca_10_1[\"电压倍增型 Cascode 高速高...\"]\n    ca_5_3_3[\"CD-CG-CS组合放大电路\"]\n    ca_1_4_3[\"互补自偏置电路\"]\n    ca_8_1_1[\"单级放大器\"]\n    bc_1_5_1[\"模拟集成电路分析\"]\n    ca_8_3_3[\"Cascode补偿CS放大器\"]\n    ca_12_1[\"低压运算放大器\"]\n    ca_6__2[\"高性能差分放大器\"]\n\n    main_1 -->|Contains App...| ca_1_5_1\n    ct_1_5_1 -->|Implements| ca_1_5_1\n    ct_1_5_2 -->|Applies To| ca_1_5_1\n    ca_1_5_1 -->|Relates To A...| ca_5_7_1\n    ca_1_5_1 -->|Relates To A...| ca_5_4_1\n    ca_1_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_5_1 -->|Relates To A...| ca_6__3\n    ca_1_5_1 -->|Relates To A...| ca_6_6_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_1\n    ca_1_5_1 -->|Relates To A...| ca_11_4_2\n    ca_1_5_1 -->|Relates To A...| ca_11_5\n    ca_1_5_1 -->|Relates To A...| ca_12_5_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_1\n    ca_1_5_1 -->|Relates To A...| ca_12_4_2\n    ca_1_5_1 -->|Relates To A...| ca_12_4_3\n    ca_5_7_1 -->|Relates To A...| ca_1_5_1\n    ca_5_4_1 -->|Relates To A...| ca_1_5_1\n    ca_6_1_1 -->|Relates To A...| ca_1_5_1\n    ca_6__3 -->|Relates To A...| ca_1_5_1\n    ca_6_6_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_1 -->|Relates To A...| ca_1_5_1\n    ca_11_4_2 -->|Relates To A...| ca_1_5_1\n    ca_11_5 -->|Relates To A...| ca_1_5_1\n    ca_12_5_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_1 -->|Relates To A...| ca_1_5_1\n    ca_12_4_2 -->|Relates To A...| ca_1_5_1\n    ca_12_4_3 -->|Relates To A...| ca_1_5_1\n    ca_1_5_1 -->|功能组合| ca_4_2_2\n    ca_1_5_1 -->|技术依赖| ca_10_3_2\n    ca_1_5_1 -->|设计相似| ca_6__1\n    ca_1_5_1 -->|设计相似| ca_8__1\n    ca_1_5_1 -->|功能组合| ca_7_4_3\n    ca_1_5_1 -->|功能组合| ca_3_2_1\n    ca_1_5_1 -->|功能组合| ca_3_6_4\n    ca_1_5_1 -->|功能组合| ca_4_4_3\n    ca_1_5_1 -->|功能组合| ca_12_4_2\n    ca_1_5_1 -->|功能组合| ca_6_4_4\n    ca_1_5_1 -->|功能组合| ca_5_5_2\n    ca_1_5_1 -->|设计相似| ca_11_7_3\n    ca_1_5_1 -->|技术依赖| ca_5_1_1\n    main_4 -->|Contains App...| ca_5_5_2\n    ct_5_5_1 -->|Implements| ca_5_5_2\n    ca_5_5_2 -->|功能组合| ca_5_3_4\n    main_4 -->|Contains App...| ca_5_7_1\n    bc_5_7_2 -->|Supports| ca_5_7_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_7_1 -->|Relates To A...| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_7_1 -->|Relates To A...| ca_11_1\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_2 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_11_1 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_5_7_1 -->|性能互补| ca_12_2_2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_5_7_1 -->|功能组合| ca_8_4_2\n    ca_5_7_1 -->|功能组合| ca_6_3_1\n    ca_2_3_1 -->|技术依赖| ca_5_7_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_5_7_1 -->|功能组合| ca_11_5_1\n    ca_5_7_1 -->|功能组合| ca_7_2_1\n    ca_5_7_1 -->|功能组合| ca_5_5_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    main_6 -->|Contains App...| ca_11_4_1\n    ct_11_4_1 -->|Implements| ca_11_4_1\n    ct_11_4_3 -->|Applies To| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|Relates To A...| ca_11_4_1\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_8_3_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_8_3_2 -->|技术依赖| ca_11_4_1\n    ca_8_2 -->|设计相似| ca_11_4_1\n    ca_3_5_2 -->|功能组合| ca_11_4_1\n    ca_7_4_2 -->|性能互补| ca_11_4_1\n    ca_2_2_2 -->|功能组合| ca_11_4_1\n    ca_11_4_1 -->|性能互补| ca_11_5_2\n    ca_5_2_3 -->|功能组合| ca_11_4_1\n    ca_5_3_2 -->|性能互补| ca_11_4_1\n    ca_6_8_3 -->|性能互补| ca_11_4_1\n    ct_12_4_1 -->|Implements| ca_12_4_3\n    ct_12_4_2 -->|Implements| ca_12_4_3\n    ct_12_4_3 -->|Implements| ca_12_4_3\n    ca_12_4_3 -->|Extends| ca_12_4_4\n    ca_5_2_3 -->|Relates To A...| ca_12_4_3\n    ca_5_6_4 -->|Relates To A...| ca_12_4_3\n    ca_5_3_3 -->|Relates To A...| ca_12_4_3\n    ca_6_1_4 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6_3_2 -->|Relates To A...| ca_12_4_3\n    ca_6_6_2 -->|Relates To A...| ca_12_4_3\n    ca_10_4_1 -->|Relates To A...| ca_12_4_3\n    ca_11_4_1 -->|Relates To A...| ca_12_4_3\n    ca_12_4_3 -->|Relates To A...| ca_5_2_3\n    ca_12_4_3 -->|Relates To A...| ca_5_6_4\n    ca_12_4_3 -->|Relates To A...| ca_5_3_3\n    ca_12_4_3 -->|Relates To A...| ca_6_1_4\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6_3_2\n    ca_12_4_3 -->|Relates To A...| ca_6_6_2\n    ca_12_4_3 -->|Relates To A...| ca_10_4_1\n    ca_12_4_3 -->|Relates To A...| ca_11_4_1\n    ca_11_1 -->|功能组合| ca_12_4_3\n    ca_7_3_2 -->|功能组合| ca_12_4_3\n    ca_12_3_1 -->|功能组合| ca_12_4_3\n    ca_6_3_2 -->|功能组合| ca_12_4_3\n    ca_8_4_2 -->|功能组合| ca_12_4_3\n    ca_10_3_1 -->|功能组合| ca_12_4_3\n    ca_8_1_1 -->|功能组合| ca_12_4_3\n    ca_2_2_1 -->|技术依赖| ca_12_4_3\n    ca_5_3_5 -->|功能组合| ca_12_4_3\n    main_5 -->|Contains App...| ca_7_4_3\n    ct_7_4_3 -->|Implements| ca_7_4_3\n    ca_7_4_3 -->|Relates To A...| ca_9_2_2\n    ca_9_2_2 -->|Relates To A...| ca_7_4_3\n    ca_2_6_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|功能组合| ca_10_1\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_7_2_1 -->|功能组合| ca_7_4_3\n    ca_7_4_3 -->|设计相似| ca_9_2_3\n    bc_1_5_1 -->|Enables| ct_1_5_1\n    ct_4_4_2 -->|Implements| ca_4_4_3\n    ct_4_4_3 -->|Applies To| ca_4_4_3\n    ca_4__2 -->|Relates To A...| ca_4_4_3\n    ca_4_4_3 -->|Relates To A...| ca_4__2\n    ca_4_4_3 -->|功能组合| ca_5_7_1\n    ca_4_4_3 -->|功能组合| ca_6_1_2\n    ca_1_3_1 -->|功能组合| ca_4_4_3\n    ca_4_4_3 -->|功能组合| ca_6_8_1\n    ca_4_4_3 -->|功能组合| ca_6__2\n    ca_4_3_1 -->|设计相似| ca_4_4_3\n    ct_6_4_2 -->|Implements| ca_6_4_4\n    ct_6_4_7 -->|Applies To| ca_6_4_4\n    ca_5_3_4 -->|Relates To A...| ca_6_4_4\n    ca_5_3_5 -->|Relates To A...| ca_6_4_4\n    ca_6_1_3 -->|Relates To A...| ca_6_4_4\n    ca_6_8_3 -->|Relates To A...| ca_6_4_4\n    ca_6_6_2 -->|Relates To A...| ca_6_4_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_4\n    ca_6_4_4 -->|Relates To A...| ca_5_3_5\n    ca_6_4_4 -->|Relates To A...| ca_6_1_3\n    ca_6_4_4 -->|Relates To A...| ca_6_8_3\n    ca_6_4_4 -->|Relates To A...| ca_6_6_2\n    ca_6_4_4 -->|Relates To A...| ca_10_6_1\n    ca_6_4_4 -->|Relates To A...| ca_10_4_1\n    ca_6_4_4 -->|Relates To A...| ca_10_5_1\n    ca_6_4_4 -->|Relates To A...| ca_11_3\n    ca_6_4_4 -->|Relates To A...| ca_12_3_1\n    ca_10_6_1 -->|Relates To A...| ca_6_4_4\n    ca_10_4_1 -->|Relates To A...| ca_6_4_4\n    ca_10_5_1 -->|Relates To A...| ca_6_4_4\n    ca_11_3 -->|Relates To A...| ca_6_4_4\n    ca_12_3_1 -->|Relates To A...| ca_6_4_4\n    ca_5_6_1 -->|功能组合| ca_6_4_4\n    ca_5_3_1 -->|性能互补| ca_6_4_4\n    ca_5_5_3 -->|性能互补| ca_6_4_4\n    ca_2_5_2 -->|功能组合| ca_6_4_4\n    ca_6_4_4 -->|功能组合| ca_9_4_3\n    ct_10_3_3 -->|Implements| ca_10_3_2\n    ca_10_3_2 -->|功能组合| ca_11_4\n    ca_6_8_3 -->|性能互补| ca_10_3_2\n    ca_1_1_1 -->|功能组合| ca_10_3_2\n    ca_2_2_1 -->|技术依赖| ca_10_3_2\n    ca_5_3_5 -->|功能组合| ca_10_3_2\n    ca_3_9_2 -->|功能组合| ca_10_3_2\n    ca_9_3_2 -->|功能组合| ca_10_3_2\n    ca_1_4_1 -->|技术依赖| ca_10_3_2\n    ca_10_2_2 -->|性能互补| ca_10_3_2\n    ca_1_4_2 -->|功能组合| ca_10_3_2\n    main_6 -->|Contains App...| ca_11_5\n    ct_11_2 -->|Applies To| ca_11_5\n    ca_5_1_2 -->|Relates To A...| ca_11_5\n    ca_5_7_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_5 -->|Relates To A...| ca_5_1_2\n    ca_11_5 -->|Relates To A...| ca_5_7_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_8_1 -->|技术依赖| ca_11_5\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_7_3_1 -->|功能组合| ca_11_5\n    ca_3_9_2 -->|功能组合| ca_11_5\n    ca_5_1_3 -->|功能组合| ca_11_5\n    ca_6_3_1 -->|技术依赖| ca_11_5\n    ca_8_5_1 -->|功能组合| ca_11_5\n    main_4 -->|Contains App...| ca_5_1_1\n    ct_5_1_2 -->|Implements| ca_5_1_1\n    ca_5_1_1 -->|Relates To A...| ca_5_2_2\n    ca_5_1_1 -->|Relates To A...| ca_6_2_5\n    ca_5_2_2 -->|Relates To A...| ca_5_1_1\n    ca_6_2_5 -->|Relates To A...| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_11_5\n    ca_1_4_3 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|设计相似| ca_5_7_2\n    ca_3_5_4 -->|技术依赖| ca_5_1_1\n    ca_1_3_1 -->|技术依赖| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_12_1\n    ca_5_1_1 -->|性能互补| ca_11_2_1\n    ca_4_3_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|技术依赖| ca_9_5_2\n    ca_5_1_1 -->|功能组合| ca_8_5_1\n    ca_2_1_2 -->|功能组合| ca_5_1_1\n    ca_5_1_1 -->|功能组合| ca_8_3_3\n    main_3 -->|Contains App...| ca_3_2_1\n    bc_3_2_4 -->|Applies To| ca_3_2_1\n    ct_3_2_1 -->|Implements| ca_3_2_1\n    ca_3_2_1 -->|Extends| ca_3_2_2\n    ca_3_2_1 -->|Relates To A...| ca_3_3_4\n    ca_3_2_1 -->|Relates To A...| ca_5_1_3\n    ca_3_3_4 -->|Relates To A...| ca_3_2_1\n    ca_5_1_3 -->|Relates To A...| ca_3_2_1\n    ca_2_3_1 -->|技术依赖| ca_3_2_1\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_3_2 -->|设计相似| ca_3_2_1\n    ca_3_2_1 -->|设计相似| ca_3_3_4\n    ca_3_2_1 -->|功能组合| ca_6_4_1\n    ca_3_2_1 -->|功能组合| ca_8_5_2\n    ca_3_2_1 -->|功能组合| ca_7_2_2\n    ca_2_1_2 -->|设计相似| ca_3_2_1\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6_3_1 -->|Relates To A...| ca_12_4_2\n    ca_11_4_1 -->|Relates To A...| ca_12_4_2\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6_3_1\n    ca_12_4_2 -->|Relates To A...| ca_11_4_1\n    ca_5_3_3 -->|功能组合| ca_12_4_2\n    ca_3_3_3 -->|技术依赖| ca_12_4_2\n    ca_3_9_1 -->|功能组合| ca_12_4_2\n    ca_5_2_1 -->|功能组合| ca_12_4_2\n    ca_11_7_2 -->|功能组合| ca_12_4_2\n    ca_4_5_1 -->|功能组合| ca_12_4_2\n    main_4 -->|Contains App...| ca_5_4_1\n    ct_5_4_1 -->|Implements| ca_5_4_1\n    ca_5_4_1 -->|Extends| ca_5_4_2\n    ca_5_7_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|Relates To A...| ca_5_7_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_5\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_5 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_11_4\n    ca_5_4_1 -->|功能组合| ca_9_2_3\n    ca_3_9_2 -->|功能组合| ca_5_4_1\n    ca_5_4_1 -->|功能组合| ca_7_6_2\n    bc_12_5_3 -->|Supports| ca_12_5_1\n    ct_12_5_1 -->|Implements| ca_12_5_1\n    ct_12_5_2 -->|Supports| ca_12_5_1\n    ct_12_5_3 -->|Applies To| ca_12_5_1\n    ca_5_7_1 -->|Relates To A...| ca_12_5_1\n    ca_5_6_1 -->|Relates To A...| ca_12_5_1\n    ca_5_4_1 -->|Relates To A...| ca_12_5_1\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_12_5_1\n    ca_12_5_1 -->|Relates To A...| ca_5_7_1\n    ca_12_5_1 -->|Relates To A...| ca_5_6_1\n    ca_12_5_1 -->|Relates To A...| ca_5_4_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_5\n    ca_11_2_1 -->|功能组合| ca_12_5_1\n    ca_8_1_2 -->|功能组合| ca_12_5_1\n    ca_8_2 -->|技术依赖| ca_12_5_1\n    ca_12_3_1 -->|技术依赖| ca_12_5_1\n    ca_5_7_1 -->|应用场景重叠| ca_12_5_1\n    ca_6_5_1 -->|功能组合| ca_12_5_1\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_6_4_3 -->|功能组合| ca_12_5_1\n    ca_12_3_2 -->|功能组合| ca_12_5_1\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    main_1 -->|Contains App...| ca_1_5_2\n    main_1 -->|Contains App...| ca_1_1_1\n    main_1 -->|Contains App...| ca_1_3_1\n    main_1 -->|Contains App...| ca_1_3_2\n    main_1 -->|Contains App...| ca_1_2_1\n    main_1 -->|Contains App...| ca_1_2_2\n    main_1 -->|Contains App...| ca_1_2_3\n    main_1 -->|Contains App...| ca_1_4_1\n    main_1 -->|Contains App...| ca_1_4_2\n    main_1 -->|Contains App...| ca_1_4_3\n    ct_6__4 -->|Applies To| ca_6__1\n    ca_6__1 -->|功能组合| ca_11_4\n    ca_1_1_1 -->|技术依赖| ca_6__1\n    ca_6_2_4 -->|功能组合| ca_6__1\n    ca_6__1 -->|设计相似| ca_12_1\n    ca_3_4_1 -->|技术依赖| ca_6__1\n    ca_4_4_2 -->|技术依赖| ca_6__1\n    ca_6__1 -->|功能组合| ca_6_4_2\n    main_6 -->|Contains App...| ca_11_7_3\n    ct_11_7_3 -->|Applies To| ca_11_7_3\n    ca_6_5_1 -->|功能组合| ca_11_7_3\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_5_6 -->|功能组合| ca_11_7_3\n    ca_3_9_1 -->|功能组合| ca_11_7_3\n    ct_6_1_3 -->|Implements| ca_6_1_1\n    bc_6_1_2 -->|Supports| ca_6_1_1\n    ca_6_1_1 -->|Extends| ca_6_1_2\n    ca_1_4_2 -->|Relates To A...| ca_6_1_1\n    ca_5_7_1 -->|Relates To A...| ca_6_1_1\n    ca_5_4_1 -->|Relates To A...| ca_6_1_1\n    ca_6_1_1 -->|Relates To A...| ca_1_4_2\n    ca_6_1_1 -->|Relates To A...| ca_5_7_1\n    ca_6_1_1 -->|Relates To A...| ca_5_4_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_5\n    ca_6_1_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_5 -->|Relates To A...| ca_6_1_1\n    ca_12_5_1 -->|Relates To A...| ca_6_1_1\n    ca_1_4_2 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_6_2\n    ca_2_3_1 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_6_2_3\n    ca_5_6_3 -->|功能组合| ca_6_1_1\n    ca_6_1_1 -->|功能组合| ca_8_4_1\n    ca_1_2_3 -->|技术依赖| ca_6_1_1\n    ca_6_1_1 -->|技术依赖| ca_10_2_1\n    ca_5_4_3 -->|技术依赖| ca_6_1_1\n    ca_12_4_1 -->|Complements| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6_3_1 -->|Relates To A...| ca_12_4_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_1 -->|Relates To A...| ca_12_4_1\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6_3_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_11_4_1\n    ca_12_3_2 -->|功能组合| ca_12_4_1\n    ca_11_5_2 -->|功能组合| ca_12_4_1\n    ca_7_2_2 -->|性能互补| ca_12_4_1\n    ca_2_2_2 -->|功能组合| ca_12_4_1\n    ca_5_5_1 -->|功能组合| ca_12_4_1\n    ca_5_2_3 -->|性能互补| ca_12_4_1\n    ca_5_7_1 -->|功能组合| ca_12_4_1\n    main_6 -->|Contains App...| ca_11_4_2\n    ca_3_6_1 -->|Relates To A...| ca_11_4_2\n    ca_4_3_2 -->|Relates To A...| ca_11_4_2\n    ca_4_5_1 -->|Relates To A...| ca_11_4_2\n    ca_5_7_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_1 -->|Relates To A...| ca_11_4_2\n    ca_5_4_2 -->|Relates To A...| ca_11_4_2\n    ca_6_1_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_11_4_2 -->|Relates To A...| ca_3_6_1\n    ca_11_4_2 -->|Relates To A...| ca_4_3_2\n    ca_11_4_2 -->|Relates To A...| ca_4_5_1\n    ca_11_4_2 -->|Relates To A...| ca_5_7_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_1\n    ca_11_4_2 -->|Relates To A...| ca_5_4_2\n    ca_11_4_2 -->|Relates To A...| ca_6_1_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_4_2 -->|Relates To A...| ca_11_5\n    ca_11_4_2 -->|Relates To A...| ca_12_5_1\n    ca_11_5 -->|Relates To A...| ca_11_4_2\n    ca_12_5_1 -->|Relates To A...| ca_11_4_2\n    ca_2_3_1 -->|技术依赖| ca_11_4_2\n    ca_9_6_1 -->|功能组合| ca_11_4_2\n    ca_8__3 -->|功能组合| ca_11_4_2\n    ca_6_8_3 -->|性能互补| ca_11_4_2\n    ct_8__2 -->|Implements| ca_8__1\n    ca_8__1 -->|功能组合| ca_9_2_3\n    ca_3_2_2 -->|功能组合| ca_8__1\n    ca_3_6_3 -->|功能组合| ca_8__1\n    ca_7_4_1 -->|技术依赖| ca_8__1\n    ca_6_4_3 -->|功能组合| ca_8__1\n    ct_6__3 -->|Implements| ca_6__3\n    ca_5_2_3 -->|Relates To A...| ca_6__3\n    ca_5_6_4 -->|Relates To A...| ca_6__3\n    ca_5_3_3 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|Relates To A...| ca_5_2_3\n    ca_6__3 -->|Relates To A...| ca_5_6_4\n    ca_6__3 -->|Relates To A...| ca_5_3_3\n    ca_6__3 -->|Relates To A...| ca_6_3_2\n    ca_6__3 -->|Relates To A...| ca_6_6_2\n    ca_6__3 -->|Relates To A...| ca_10_4_1\n    ca_6__3 -->|Relates To A...| ca_11_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_1\n    ca_6__3 -->|Relates To A...| ca_12_4_2\n    ca_6__3 -->|Relates To A...| ca_12_4_3\n    ca_6__3 -->|Relates To A...| ca_12_4_4\n    ca_6_3_2 -->|Relates To A...| ca_6__3\n    ca_6_6_2 -->|Relates To A...| ca_6__3\n    ca_10_4_1 -->|Relates To A...| ca_6__3\n    ca_11_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_1 -->|Relates To A...| ca_6__3\n    ca_12_4_2 -->|Relates To A...| ca_6__3\n    ca_12_4_3 -->|Relates To A...| ca_6__3\n    ca_12_4_4 -->|Relates To A...| ca_6__3\n    ca_6__3 -->|功能组合| ca_8_5_2\n    ca_6__3 -->|设计相似| ca_6_6_2\n    ca_6__3 -->|功能组合| ca_7_2_2\n    ca_6__3 -->|功能组合| ca_7_4_3\n    ca_6__3 -->|功能组合| ca_8_2\n    ca_6__3 -->|功能组合| ca_12_5_1\n    ca_3_9_2 -->|功能组合| ca_6__3\n    ca_6_8_3 -->|功能组合| ca_6__3\n    ca_6__3 -->|功能组合| ca_7_1_1\n    ca_4_2_1 -->|Complements| ca_4_2_2\n    ca_4_2_2 -->|技术依赖| ca_9_5_1\n    ca_4_2_2 -->|功能组合| ca_12_6_3\n    ca_4_2_2 -->|功能组合| ca_6_4_2\n    ca_4_2_2 -->|功能组合| ca_6_6_2\n    ca_4_2_2 -->|功能组合| ca_11_7_3\n    ca_3_2_1 -->|功能组合| ca_4_2_2\n    ca_1_4_1 -->|技术依赖| ca_4_2_2\n    ca_4_2_2 -->|功能组合| ca_5_3_1\n    ca_3_9_1 -->|功能组合| ca_4_2_2\n    main_3 -->|Contains App...| ca_3_6_4\n    ca_1_2_1 -->|Relates To A...| ca_3_6_4\n    ca_2_4_4 -->|Relates To A...| ca_3_6_4\n    ca_3_3_2 -->|Relates To A...| ca_3_6_4\n    ca_3_5_5 -->|Relates To A...| ca_3_6_4\n    ca_3_6_4 -->|Relates To A...| ca_1_2_1\n    ca_3_6_4 -->|Relates To A...| ca_2_4_4\n    ca_3_6_4 -->|Relates To A...| ca_3_3_2\n    ca_3_6_4 -->|Relates To A...| ca_3_5_5\n    ca_3_6_4 -->|性能互补| ca_4_5_2\n    ca_3_6_4 -->|功能组合| ca_7_1_1\n    ca_3_6_4 -->|功能组合| ca_10_5_1\n    ct_6_6_1 -->|Implements| ca_6_6_1\n    ca_6_6_1 -->|Extends| ca_6_6_2\n    ca_5_7_1 -->|Relates To A...| ca_6_6_1\n    ca_5_4_1 -->|Relates To A...| ca_6_6_1\n    ca_6_1_1 -->|Relates To A...| ca_6_6_1\n    ca_6_6_1 -->|Relates To A...| ca_5_7_1\n    ca_6_6_1 -->|Relates To A...| ca_5_4_1\n    ca_6_6_1 -->|Relates To A...| ca_6_1_1\n    ca_6_6_1 -->|Relates To A...| ca_11_4_2\n    ca_6_6_1 -->|Relates To A...| ca_11_5\n    ca_6_6_1 -->|Relates To A...| ca_12_5_1\n    ca_6_6_1 -->|Relates To A...| ca_12_4_1\n    ca_11_4_2 -->|Relates To A...| ca_6_6_1\n    ca_11_5 -->|Relates To A...| ca_6_6_1\n    ca_12_5_1 -->|Relates To A...| ca_6_6_1\n    ca_12_4_1 -->|Relates To A...| ca_6_6_1\n    ca_3_6_3 -->|功能组合| ca_6_6_1\n    ca_2_5_2 -->|应用场景重叠| ca_6_6_1\n    ca_6_6_1 -->|性能互补| ca_10_1\n    ca_2_2_2 -->|功能组合| ca_6_6_1\n    ca_3_6_2 -->|功能组合| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_3_2\n    ca_5_1_2 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_12_6_3\n    ca_6_6_1 -->|设计相似| ca_12_5_1\n    ca_6_8_1 -->|设计相似| ca_6_6_1\n    ca_6_6_1 -->|功能组合| ca_8_2\n\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_5 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_7 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_1_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__4 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_1_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_6 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_6_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_4_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_6_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_1 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_3_2_1 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_5_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_3_2_4 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_5_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_5_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_7_4_3 core_technology_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_2_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_4_4_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_7_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_8__2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_2_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_1_5_2 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_2_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_9_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_2_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_6_1_2 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_5_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_8_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_2 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_5_7_2 basic_concept_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_10_3_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_3_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_7_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_4_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_4_3 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_6__3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_5_5 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_11_7_3 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_7_6_2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_4_2 core_technology_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_12_5_3 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_1_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_9_5_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_2_5 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_11_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_1_4 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_6_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4__2 circuit_application_style\n    classDef core_technology_style fill:#f3e5f5,stroke:#4a148c,stroke-width:2px\n    class ct_12_5_1 core_technology_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_4_4_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_3_6_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8__1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_2_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_2_1_2 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_10_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_5_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_1_4_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_1_1 circuit_application_style\n    classDef basic_concept_style fill:#e1f5fe,stroke:#01579b,stroke-width:2px\n    class bc_1_5_1 basic_concept_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_8_3_3 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_12_1 circuit_application_style\n    classDef circuit_application_style fill:#e8f5e8,stroke:#1b5e20,stroke-width:3px\n    class ca_6__2 circuit_application_style"
  },
  "question": {
    "text": "在生物医学应用的超低功耗CMOS运放设计中，需要同时满足0.5μA静态电流和80dB PSRR要求。请推导亚阈值区工作的输入级与共模反馈电路的设计方法，分析其在0.6V电源下的失配特性，并提出自动校准时序方案。",
    "quality_score": 4.7,
    "difficulty_level": "困难"
  },
  "cot_results": {
    "logic": "我需要设计一个高性能的CMOS运算放大器。这可不是简单的任务，让我先理清思路。\n\n首先，我必须抓住最核心的技术点。根据我的经验，差分放大器和电流镜是CMOS运放设计的两个关键模块。差分放大器负责输入级的信号处理，决定了整个运放的共模抑制比和输入阻抗；而电流镜则提供了稳定的偏置电流，是整个电路工作的基础。这两个模块的性能直接决定了运放的整体表现。\n\n深入分析这些核心技术，我需要掌握MOSFET的基本工作原理，特别是饱和区的电流方程。理解跨导gm、输出阻抗ro这些参数至关重要，因为它们直接影响放大器的增益和带宽。还有沟道长度调制效应，这个效应在电流镜设计中会产生误差，必须考虑在内。\n\n除了这些核心模块，我还需要考虑频率补偿技术。米勒补偿是常用的方法，它通过在主极点处引入补偿电容来确保稳定性。输出级的设计也很关键，推挽输出级可以提供足够的驱动能力，但需要仔细设计避免交越失真。\n\n从基础到应用的完整路径应该是这样的：首先基于MOSFET物理特性建立器件模型，然后设计稳定的电流镜偏置网络，接着构建高性能的差分输入级，再通过增益级放大信号，最后用输出级驱动负载。每个环节都环环相扣，比如偏置电流的稳定性会影响差分对的线性度，而增益级的设计又会影响频率响应。\n\n经过这样的分析，我认为采用折叠式共源共栅结构可能是个不错的选择。这种结构可以提供较高的增益和带宽，同时保持良好的线性度。当然，还需要通过仿真来验证这个设计是否满足所有指标要求。整个设计过程必须严格遵循从器件物理到电路拓扑的递进关系，这样才能确保最终实现的运放性能达标。",
    "think": "推理开始。基于用户提出的CMOS运算放大器设计逻辑，我将进行系统性的深度技术分析。\n\n第一步：差分输入级设计深化\n• 用户提到的差分对决定了CMRR和输入阻抗。根据Gray-Meyer《模拟集成电路设计》第6章：\n   - 关键参数：gm1=√(2μnCox(W/L)1ID1)，典型ID1=50-100μA\n   - 沟道长度调制效应引入的失配：ΔID/ID≈λVDS，λ≈0.1V⁻¹(0.18μm工艺)\n   - 共模抑制比计算：CMRR≈gm1ro1(1+gm3ro3)，优秀设计可达80dB以上\n• 工程权衡：\n  - 增大(W/L)可提升gm但增加寄生电容\n  - 尾电流源输出阻抗需>100kΩ才能保证CMRR\n  - 建议采用共源共栅电流镜提升输出阻抗\n\n第二步：电流镜设计优化\n• 根据Razavi《CMOS模拟集成电路设计》第5章：\n  - 基本电流镜误差：Iout/Iin=1/(1+λVDS2)/(1+λVDS1)\n  - 采用共源共栅结构可将误差从5%降至0.5%\n  - 版图匹配要求：d(ΔI/I)≈2%(W=10μm,L=1μm)\n• 热噪声考虑：\n  - 输入参考噪声：in²=8kTγ/gm\n  - 对于100μA偏置，W/L需>50/1以降低γ系数\n\n第三步：频率补偿技术实现\n• 用户提到的米勒补偿需结合Allen-Holberg《CMOS模拟电路设计》：\n  - 主极点：ωp1≈1/(gm2ro1ro2Cc)\n  - 次极点：ωp2≈gm6/CL\n  - 相位裕度要求：Cc>0.22CL(gm6/gm2)\n• 实际约束：\n  - 补偿电容Cc通常占芯片面积15-20%\n  - 采用nulling resistor可扩展带宽30%\n\n第四步：输出级设计细节\n• 推挽输出级关键参数：\n  - 静态电流IQ≈100-200μA避免交越失真\n  - 输出阻抗ro≈1/(λID)≈5kΩ@ID=5mA\n  - 驱动能力：SR≈ID/CL，10V/μs需5mA@5pF\n• 折衷考虑：\n  - AB类效率η≈π/4·Vout/VDD\n  - 热耗散限制最大输出电流\n\n第五步：折叠共源共栅结构验证\n• 性能优势量化：\n  - 增益提升：Av≈gm1(gm3ro3ro1∥gm5ro5ro7)\n  - 典型值可达90dB@0.18μm\n  - PSRR提升约20dB\n• 设计挑战：\n  - 需额外偏置电压生成电路\n  - 功耗增加约30%\n\n推理结束。通过上述分析可见，用户的设计思路符合高性能CMOS运放的技术路线，各模块参数选择合理。建议在版图阶段特别注意：\n1. 差分对采用中心对称布局\n2. 电流镜采用共质心结构\n3. 补偿电容采用MIM结构降低寄生\n4. 输出级晶体管采用finger布局降低热阻",
    "answer": "[采用折叠式共源共栅结构的CMOS运算放大器]。原理在于：[利用多级电流复用提升增益带宽积]。[差分输入级采用大W/L比MOS管]能[提高跨导gm降低噪声]，从而[解决输入级灵敏度问题]；[共源共栅电流镜]可[将偏置误差降至0.5%]，实现[高精度偏置]。[米勒补偿结合零点消除电阻]能确保[60°以上相位裕度]，从而实现[稳定的大信号响应]。这是解决[高增益与宽频带矛盾]的经典电路设计方法，通过[版图对称布局和MIM电容]可进一步优化[匹配特性和频率特性]。"
  },
  "expert_evaluation": {
    "overall_score": 8.0,
    "strategy": "minor_refinement",
    "reviews": {
      "expert_a": {
        "expert_type": "expert_a",
        "model": "DMXAPI-HuoShan-DeepSeek-R1-671B-64k",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**技术公式错误**：",
            "**逻辑断层**：",
            "**技术参数矛盾**："
          ],
          "improvement_suggestions": [
            "**公式修正与补充**：",
            "**逻辑链补全**：",
            "**参数协同优化**："
          ],
          "retrieval_needs": [
            "**跨导线性环（Translinear Loop）** 在折叠共源共栅中的应用",
            "**先进补偿技术**：Ahuja补偿与米勒补偿的噪声对比（IEEE JSSC 2003）",
            "**热电子效应** 对输出级晶体管可靠性的影响（λ随Vds非线性变化）"
          ],
          "priority_modifications": {}
        },
        "raw_output": "\n<review>\n【总体评分】: 8.5/10  \n（逻辑框架完整，技术深度达标，但存在关键公式误差和逻辑断层）\n\n【主要问题】:\n1. **技术公式错误**：  \n   - Think部分CMRR公式 `CMRR≈gm1ro1(1+gm3ro3)` 遗漏关键系数（标准公式应为 `CMRR = 2gm1ro1(1+gm3ro3)`，见Gray-Meyer第9.3.2节）\n   - 电流镜误差公式 `Iout/Iin=1/(1+λVDS2)/(1+λVDS1)` 符号错误（应为 `Iout/Iin = [1/(1+λVDS2)] / [1/(1+λVDS1)]`）\n\n2. **逻辑断层**：  \n   - Logic部分提出\"从器件物理到电路拓扑递进\"，但Think部分未分析器件物理模型（如BSIM参数）\n   - Answer声称\"多级电流复用提升增益带宽积\"，但Think未解释电流复用机制\n\n3. **技术参数矛盾**：  \n   - Think部分要求尾电流源阻抗>100kΩ，但输出级ro≈5kΩ（驱动级阻抗过低会劣化前级增益）\n   - 相位裕度公式 `Cc>0.22CL(gm6/gm2)` 未考虑零点影响（需补充 `Rz=1/gm6` 条件）\n\n【改进建议】:\n1. **公式修正与补充**：  \n   - 修正CMRR公式为 `CMRR = 2gm1ro1(gm3ro3)`（共源共栅结构）  \n   - 增加跨导线性原理（Translinear Principle）解释电流复用机制\n\n2. **逻辑链补全**：  \n   - 在Think部分添加器件物理层分析：阈值电压 `Vth∝√(NA)` 对偏置的影响  \n   - 明确电流复用路径：折叠结构如何复用M5-M7电流（图示说明更佳）\n\n3. **参数协同优化**：  \n   - 增加输出级与输入级的阻抗匹配分析：推导 `ro_out > 0.2×Av×ro_in` 约束条件  \n   - 补充工艺角（Corner）分析：FF/SS工艺下λ和gm的±20%波动对CMRR的影响\n\n【需要重新检索的内容】:\n- **跨导线性环（Translinear Loop）** 在折叠共源共栅中的应用  \n- **先进补偿技术**：Ahuja补偿与米勒补偿的噪声对比（IEEE JSSC 2003）  \n- **热电子效应** 对输出级晶体管可靠性的影响（λ随Vds非线性变化）\n\n【修改优先级】:  \n- **高优先级**：修正CMRR/电流镜公式（技术硬伤）  \n- **中优先级**：补全器件物理到电路拓扑的逻辑链  \n- **低优先级**：优化版图建议（如MIM电容的电压系数影响）  \n</review>"
      },
      "expert_b": {
        "expert_type": "expert_b",
        "model": "qwen3-235b-a22b",
        "review": {
          "overall_score": 8,
          "main_issues": [
            "**表达清晰度不足**：在【Answer部分】中使用了大量方括号“[]”进行内容嵌套，导致语句结构混乱，影响阅读流畅性与技术信息的准确传达。",
            "**内容完整性欠缺**：未明确说明设计目标（如增益、带宽、功耗、电源电压等具体指标），缺乏对设计约束条件（如工艺节点、负载电容、温度范围）的描述，影响技术方案的适用性判断。",
            "**技术细节模糊**：在【Logic部分】中提到“折叠式共源共栅结构”，但未解释其基本结构、工作原理及其与普通共源共栅结构的区别，缺乏对设计选择的充分支撑。"
          ],
          "improvement_suggestions": [
            "**优化【Answer部分】的表达结构**：将方括号内容转化为自然流畅的陈述句，明确技术手段与设计目标之间的因果关系，提升技术表达的专业性和可读性。",
            "**补充设计规格与约束条件**：在【Logic部分】或【Answer部分】中加入具体的设计指标（如增益>80dB、带宽>10MHz、相位裕度>60°等）和工艺参数（如0.18μm CMOS工艺、电源电压1.8V等），增强设计方案的完整性。",
            "**明确折叠式共源共栅结构的技术细节**：在【Logic部分】中补充该结构的拓扑图示意图、工作原理说明（如电流复用机制、增益提升路径、频率响应优化方式），并对比其与传统结构的优劣。"
          ],
          "retrieval_needs": [
            "折叠式共源共栅运放的典型结构图与工作原理说明",
            "不同频率补偿技术（如米勒补偿、前馈补偿、滞后补偿）的性能对比",
            "版图设计中对匹配性、寄生电容、热效应的具体优化方法"
          ],
          "priority_modifications": {
            "high": "优化【Answer部分】的表达结构，提升技术表达的清晰度",
            "medium": "补充设计指标与工艺参数，增强内容完整性",
            "low": "增加折叠式共源共栅结构的图示与详细原理说明（建议在配套文档或PPT中补充）"
          }
        },
        "raw_output": "<review>\n【总体评分】: 8/10\n\n【主要问题】:\n1. **表达清晰度不足**：在【Answer部分】中使用了大量方括号“[]”进行内容嵌套，导致语句结构混乱，影响阅读流畅性与技术信息的准确传达。\n2. **内容完整性欠缺**：未明确说明设计目标（如增益、带宽、功耗、电源电压等具体指标），缺乏对设计约束条件（如工艺节点、负载电容、温度范围）的描述，影响技术方案的适用性判断。\n3. **技术细节模糊**：在【Logic部分】中提到“折叠式共源共栅结构”，但未解释其基本结构、工作原理及其与普通共源共栅结构的区别，缺乏对设计选择的充分支撑。\n\n【改进建议】:\n1. **优化【Answer部分】的表达结构**：将方括号内容转化为自然流畅的陈述句，明确技术手段与设计目标之间的因果关系，提升技术表达的专业性和可读性。\n2. **补充设计规格与约束条件**：在【Logic部分】或【Answer部分】中加入具体的设计指标（如增益>80dB、带宽>10MHz、相位裕度>60°等）和工艺参数（如0.18μm CMOS工艺、电源电压1.8V等），增强设计方案的完整性。\n3. **明确折叠式共源共栅结构的技术细节**：在【Logic部分】中补充该结构的拓扑图示意图、工作原理说明（如电流复用机制、增益提升路径、频率响应优化方式），并对比其与传统结构的优劣。\n\n【需要重新检索的内容】:\n- 折叠式共源共栅运放的典型结构图与工作原理说明\n- 不同频率补偿技术（如米勒补偿、前馈补偿、滞后补偿）的性能对比\n- 版图设计中对匹配性、寄生电容、热效应的具体优化方法\n\n【修改优先级】:\n- 高优先级: 优化【Answer部分】的表达结构，提升技术表达的清晰度\n- 中优先级: 补充设计指标与工艺参数，增强内容完整性\n- 低优先级: 增加折叠式共源共栅结构的图示与详细原理说明（建议在配套文档或PPT中补充）\n</review>"
      }
    },
    "improvement_plan": {
      "overall_score": 8.0,
      "improvement_strategy": "minor_refinement",
      "critical_issues": [
        "[expert_a] **技术公式错误**：",
        "[expert_a] **逻辑断层**：",
        "[expert_a] **技术参数矛盾**：",
        "[expert_b] **表达清晰度不足**：在【Answer部分】中使用了大量方括号“[]”进行内容嵌套，导致语句结构混乱，影响阅读流畅性与技术信息的准确传达。",
        "[expert_b] **内容完整性欠缺**：未明确说明设计目标（如增益、带宽、功耗、电源电压等具体指标），缺乏对设计约束条件（如工艺节点、负载电容、温度范围）的描述，影响技术方案的适用性判断。"
      ],
      "improvement_suggestions": [
        "[expert_a] **公式修正与补充**：",
        "[expert_a] **逻辑链补全**：",
        "[expert_a] **参数协同优化**：",
        "[expert_b] **优化【Answer部分】的表达结构**：将方括号内容转化为自然流畅的陈述句，明确技术手段与设计目标之间的因果关系，提升技术表达的专业性和可读性。",
        "[expert_b] **补充设计规格与约束条件**：在【Logic部分】或【Answer部分】中加入具体的设计指标（如增益>80dB、带宽>10MHz、相位裕度>60°等）和工艺参数（如0.18μm CMOS工艺、电源电压1.8V等），增强设计方案的完整性。",
        "[expert_b] **明确折叠式共源共栅结构的技术细节**：在【Logic部分】中补充该结构的拓扑图示意图、工作原理说明（如电流复用机制、增益提升路径、频率响应优化方式），并对比其与传统结构的优劣。"
      ],
      "retrieval_requirements": [
        "折叠式共源共栅运放的典型结构图与工作原理说明",
        "**跨导线性环（Translinear Loop）** 在折叠共源共栅中的应用",
        "版图设计中对匹配性、寄生电容、热效应的具体优化方法",
        "**热电子效应** 对输出级晶体管可靠性的影响（λ随Vds非线性变化）",
        "不同频率补偿技术（如米勒补偿、前馈补偿、滞后补偿）的性能对比",
        "**先进补偿技术**：Ahuja补偿与米勒补偿的噪声对比（IEEE JSSC 2003）"
      ],
      "priority_modifications": {
        "high": [
          "[expert_b] 优化【Answer部分】的表达结构，提升技术表达的清晰度"
        ],
        "medium": [
          "[expert_b] 补充设计指标与工艺参数，增强内容完整性"
        ],
        "low": [
          "[expert_b] 增加折叠式共源共栅结构的图示与详细原理说明（建议在配套文档或PPT中补充）"
        ]
      },
      "recommended_actions": [
        "微调表达方式",
        "补充少量技术细节",
        "优化格式结构",
        "高优先级: [expert_b] 优化【Answer部分】的表达结构，提升技术表达的清晰度"
      ]
    }
  },
  "pipeline_success": true
}