

================================================================
== Vivado HLS Report for 'hw_conv'
================================================================
* Date:           Mon Dec  5 19:28:32 2022

* Version:        2018.3 (Build 2405991 on Thu Dec 06 23:56:15 MST 2018)
* Project:        _Lab_6
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|     8.631|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +--------+--------+--------+--------+---------+
    |     Latency     |     Interval    | Pipeline|
    |   min  |   max  |   min  |   max  |   Type  |
    +--------+--------+--------+--------+---------+
    |  262661|  262661|  262661|  262661|   none  |
    +--------+--------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |          |     Latency     | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min  |   max  |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+--------+--------+----------+-----------+-----------+--------+----------+
        |- Loop 1  |  262659|  262659|         4|          1|          1|  262657|    yes   |
        +----------+--------+--------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  |
+-----------------+---------+-------+--------+-------+
|DSP              |        -|      -|       -|      -|
|Expression       |        -|      -|       0|    359|
|FIFO             |        -|      -|       -|      -|
|Instance         |        -|      -|       -|      -|
|Memory           |        2|      -|       0|      0|
|Multiplexer      |        -|      -|       -|    237|
|Register         |        0|      -|     360|     64|
+-----------------+---------+-------+--------+-------+
|Total            |        2|      0|     360|    660|
+-----------------+---------+-------+--------+-------+
|Available        |      280|    220|  106400|  53200|
+-----------------+---------+-------+--------+-------+
|Utilization (%)  |    ~0   |      0|   ~0   |      1|
+-----------------+---------+-------+--------+-------+

+ Detail: 
    * Instance: 
    N/A

    * DSP48: 
    N/A

    * Memory: 
    +----------+----------------+---------+---+----+------+-----+------+-------------+
    |  Memory  |     Module     | BRAM_18K| FF| LUT| Words| Bits| Banks| W*Bits*Banks|
    +----------+----------------+---------+---+----+------+-----+------+-------------+
    |lbuf_0_U  |hw_conv_lbuf_0  |        1|  0|   0|   509|    8|     1|         4072|
    |lbuf_1_U  |hw_conv_lbuf_0  |        1|  0|   0|   509|    8|     1|         4072|
    +----------+----------------+---------+---+----+------+-----+------+-------------+
    |Total     |                |        2|  0|   0|  1018|   16|     2|         8144|
    +----------+----------------+---------+---+----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +----------------------------------+----------+-------+---+----+------------+------------+
    |           Variable Name          | Operation| DSP48E| FF| LUT| Bitwidth P0| Bitwidth P1|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |i_1_fu_259_p2                     |     +    |      0|  0|  26|          19|           1|
    |next_urem_fu_306_p2               |     +    |      0|  0|  26|          19|           1|
    |result_2_1_fu_435_p2              |     +    |      0|  0|  14|          10|          10|
    |result_2_2_2_fu_501_p2            |     +    |      0|  0|  12|          12|          12|
    |tmp1_fu_415_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp2_fu_425_p2                    |     +    |      0|  0|  15|           9|           9|
    |tmp5_fu_493_p2                    |     +    |      0|  0|  12|          12|          12|
    |tmp6_fu_484_p2                    |     +    |      0|  0|  14|          10|          10|
    |tmp7_fu_474_p2                    |     +    |      0|  0|  15|           9|           9|
    |result_2_1_1_fu_457_p2            |     -    |      0|  0|  12|          12|          12|
    |ap_block_pp0_stage0_01001         |    and   |      0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter0  |    and   |      0|  0|   2|           1|           1|
    |ap_block_state4_io                |    and   |      0|  0|   2|           1|           1|
    |ap_block_state5_io                |    and   |      0|  0|   2|           1|           1|
    |ap_predicate_op49_read_state2     |    and   |      0|  0|   2|           1|           1|
    |sin_V_data_V_0_load_A             |    and   |      0|  0|   2|           1|           1|
    |sin_V_data_V_0_load_B             |    and   |      0|  0|   2|           1|           1|
    |sout_V_data_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |sout_V_data_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |sout_V_last_V_1_load_A            |    and   |      0|  0|   2|           1|           1|
    |sout_V_last_V_1_load_B            |    and   |      0|  0|   2|           1|           1|
    |exitcond1_fu_253_p2               |   icmp   |      0|  0|  18|          19|          19|
    |icmp_fu_517_p2                    |   icmp   |      0|  0|   9|           4|           1|
    |sin_V_data_V_0_state_cmp_full     |   icmp   |      0|  0|   8|           2|           1|
    |sout_V_data_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |sout_V_last_V_1_state_cmp_full    |   icmp   |      0|  0|   8|           2|           1|
    |tmp_3_fu_294_p2                   |   icmp   |      0|  0|  18|          19|          10|
    |tmp_5_fu_271_p2                   |   icmp   |      0|  0|  18|          19|           9|
    |tmp_8_fu_312_p2                   |   icmp   |      0|  0|  18|          19|           9|
    |tmp_last_V_fu_300_p2              |   icmp   |      0|  0|  18|          19|          19|
    |ap_block_pp0_stage0_11001         |    or    |      0|  0|   2|           1|           1|
    |ap_block_state6                   |    or    |      0|  0|   2|           1|           1|
    |idx_urem_fu_318_p3                |  select  |      0|  0|  19|           1|          19|
    |kbuf_1_2_1_fu_379_p3              |  select  |      0|  0|   8|           1|           8|
    |p_result_fu_523_p3                |  select  |      0|  0|  12|           1|           8|
    |tmp_V_fu_543_p3                   |  select  |      0|  0|   8|           1|           1|
    |ap_enable_pp0                     |    xor   |      0|  0|   2|           1|           2|
    +----------------------------------+----------+-------+---+----+------------+------------+
    |Total                             |          |      0|  0| 359|         244|         206|
    +----------------------------------+----------+-------+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                 |  21|          4|    1|          4|
    |ap_enable_reg_pp0_iter2   |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter3   |   9|          2|    1|          2|
    |i_reg_228                 |   9|          2|   19|         38|
    |phi_urem_reg_239          |   9|          2|   19|         38|
    |sin_TDATA_blk_n           |   9|          2|    1|          2|
    |sin_V_data_V_0_data_out   |   9|          2|    8|         16|
    |sin_V_data_V_0_state      |  15|          3|    2|          6|
    |sin_V_dest_V_0_state      |  15|          3|    2|          6|
    |sout_TDATA_blk_n          |   9|          2|    1|          2|
    |sout_V_data_V_1_data_out  |   9|          2|    8|         16|
    |sout_V_data_V_1_state     |  15|          3|    2|          6|
    |sout_V_dest_V_1_state     |  15|          3|    2|          6|
    |sout_V_id_V_1_state       |  15|          3|    2|          6|
    |sout_V_keep_V_1_state     |  15|          3|    2|          6|
    |sout_V_last_V_1_data_out  |   9|          2|    1|          2|
    |sout_V_last_V_1_state     |  15|          3|    2|          6|
    |sout_V_strb_V_1_state     |  15|          3|    2|          6|
    |sout_V_user_V_1_state     |  15|          3|    2|          6|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     | 237|         49|   78|        176|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------+----+----+-----+-----------+
    |            Name           | FF | LUT| Bits| Const Bits|
    +---------------------------+----+----+-----+-----------+
    |ap_CS_fsm                  |   3|   0|    3|          0|
    |ap_enable_reg_pp0_iter0    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3    |   1|   0|    1|          0|
    |exitcond1_reg_609          |   1|   0|    1|          0|
    |i_reg_228                  |  19|   0|   19|          0|
    |kbuf_0_0_fu_108            |   8|   0|    8|          0|
    |kbuf_0_1_fu_112            |   8|   0|    8|          0|
    |kbuf_1_0_fu_120            |   8|   0|    8|          0|
    |kbuf_1_0_s_fu_116          |   8|   0|    8|          0|
    |kbuf_1_1_fu_124            |   8|   0|    8|          0|
    |kbuf_2_0_fu_132            |   8|   0|    8|          0|
    |kbuf_2_0_load_6_reg_652    |   8|   0|    8|          0|
    |kbuf_2_0_s_fu_128          |   8|   0|    8|          0|
    |kbuf_2_1_1_reg_603         |   8|   0|    8|          0|
    |kbuf_2_1_fu_136            |   8|   0|    8|          0|
    |lbuf_0_addr_reg_618        |   9|   0|    9|          0|
    |lbuf_1_addr_reg_629        |   9|   0|    9|          0|
    |phi_urem_reg_239           |  19|   0|   19|          0|
    |result_2_1_1_reg_657       |  12|   0|   12|          0|
    |sin_V_data_V_0_payload_A   |   8|   0|    8|          0|
    |sin_V_data_V_0_payload_B   |   8|   0|    8|          0|
    |sin_V_data_V_0_sel_rd      |   1|   0|    1|          0|
    |sin_V_data_V_0_sel_wr      |   1|   0|    1|          0|
    |sin_V_data_V_0_state       |   2|   0|    2|          0|
    |sin_V_dest_V_0_state       |   2|   0|    2|          0|
    |sout_V_data_V_1_payload_A  |   8|   0|    8|          0|
    |sout_V_data_V_1_payload_B  |   8|   0|    8|          0|
    |sout_V_data_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_data_V_1_sel_wr     |   1|   0|    1|          0|
    |sout_V_data_V_1_state      |   2|   0|    2|          0|
    |sout_V_dest_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_dest_V_1_state      |   2|   0|    2|          0|
    |sout_V_id_V_1_sel_rd       |   1|   0|    1|          0|
    |sout_V_id_V_1_state        |   2|   0|    2|          0|
    |sout_V_keep_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_keep_V_1_state      |   2|   0|    2|          0|
    |sout_V_last_V_1_payload_A  |   1|   0|    1|          0|
    |sout_V_last_V_1_payload_B  |   1|   0|    1|          0|
    |sout_V_last_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_last_V_1_sel_wr     |   1|   0|    1|          0|
    |sout_V_last_V_1_state      |   2|   0|    2|          0|
    |sout_V_strb_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_strb_V_1_state      |   2|   0|    2|          0|
    |sout_V_user_V_1_sel_rd     |   1|   0|    1|          0|
    |sout_V_user_V_1_state      |   2|   0|    2|          0|
    |tmp6_reg_662               |  10|   0|   10|          0|
    |tmp_3_reg_638              |   1|   0|    1|          0|
    |tmp_5_reg_624              |   1|   0|    1|          0|
    |tmp_last_V_reg_642         |   1|   0|    1|          0|
    |tmp_3_reg_638              |  64|  32|    1|          0|
    |tmp_last_V_reg_642         |  64|  32|    1|          0|
    +---------------------------+----+----+-----+-----------+
    |Total                      | 360|  64|  234|          0|
    +---------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------+-----+-----+--------------+---------------+--------------+
|  RTL Ports  | Dir | Bits|   Protocol   | Source Object |    C Type    |
+-------------+-----+-----+--------------+---------------+--------------+
|ap_clk       |  in |    1| ap_ctrl_none |    hw_conv    | return value |
|ap_rst_n     |  in |    1| ap_ctrl_none |    hw_conv    | return value |
|sin_TDATA    |  in |    8|     axis     |  sin_V_data_V |    pointer   |
|sin_TVALID   |  in |    1|     axis     |  sin_V_dest_V |    pointer   |
|sin_TREADY   | out |    1|     axis     |  sin_V_dest_V |    pointer   |
|sin_TDEST    |  in |    1|     axis     |  sin_V_dest_V |    pointer   |
|sin_TKEEP    |  in |    1|     axis     |  sin_V_keep_V |    pointer   |
|sin_TSTRB    |  in |    1|     axis     |  sin_V_strb_V |    pointer   |
|sin_TUSER    |  in |    1|     axis     |  sin_V_user_V |    pointer   |
|sin_TLAST    |  in |    1|     axis     |  sin_V_last_V |    pointer   |
|sin_TID      |  in |    1|     axis     |   sin_V_id_V  |    pointer   |
|sout_TDATA   | out |    8|     axis     | sout_V_data_V |    pointer   |
|sout_TREADY  |  in |    1|     axis     | sout_V_data_V |    pointer   |
|sout_TVALID  | out |    1|     axis     | sout_V_dest_V |    pointer   |
|sout_TDEST   | out |    1|     axis     | sout_V_dest_V |    pointer   |
|sout_TKEEP   | out |    1|     axis     | sout_V_keep_V |    pointer   |
|sout_TSTRB   | out |    1|     axis     | sout_V_strb_V |    pointer   |
|sout_TUSER   | out |    1|     axis     | sout_V_user_V |    pointer   |
|sout_TLAST   | out |    1|     axis     | sout_V_last_V |    pointer   |
|sout_TID     | out |    1|     axis     |  sout_V_id_V  |    pointer   |
+-------------+-----+-----+--------------+---------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 1
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 6
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 2 3 4 5 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / true
3 --> 
	6  / (exitcond1)
	4  / (!exitcond1)
4 --> 
	5  / true
5 --> 
	2  / true
6 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 3.25>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%kbuf_0_0 = alloca i8"   --->   Operation 7 'alloca' 'kbuf_0_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%kbuf_0_1 = alloca i8"   --->   Operation 8 'alloca' 'kbuf_0_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%kbuf_1_0_s = alloca i8"   --->   Operation 9 'alloca' 'kbuf_1_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%kbuf_1_0 = alloca i8"   --->   Operation 10 'alloca' 'kbuf_1_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%kbuf_1_1 = alloca i8"   --->   Operation 11 'alloca' 'kbuf_1_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%kbuf_2_0_s = alloca i8"   --->   Operation 12 'alloca' 'kbuf_2_0_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%kbuf_2_0 = alloca i8"   --->   Operation 13 'alloca' 'kbuf_2_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%kbuf_2_1 = alloca i8"   --->   Operation 14 'alloca' 'kbuf_2_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sin_V_data_V), !map !73"   --->   Operation 15 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_keep_V), !map !77"   --->   Operation 16 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_strb_V), !map !81"   --->   Operation 17 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_user_V), !map !85"   --->   Operation 18 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_last_V), !map !89"   --->   Operation 19 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_id_V), !map !93"   --->   Operation 20 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sin_V_dest_V), !map !97"   --->   Operation 21 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i8* %sout_V_data_V), !map !101"   --->   Operation 22 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_keep_V), !map !105"   --->   Operation 23 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_strb_V), !map !109"   --->   Operation 24 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_user_V), !map !113"   --->   Operation 25 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_last_V), !map !117"   --->   Operation 26 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_id_V), !map !121"   --->   Operation 27 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecBitsMap(i1* %sout_V_dest_V), !map !125"   --->   Operation 28 'specbitsmap' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecTopModule([8 x i8]* @hw_conv_str) nounwind"   --->   Operation 29 'spectopmodule' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (3.25ns)   --->   "%lbuf_0 = alloca [509 x i8], align 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:94]   --->   Operation 30 'alloca' 'lbuf_0' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 509> <RAM>
ST_1 : Operation 31 [1/1] (3.25ns)   --->   "%lbuf_1 = alloca [509 x i8], align 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:94]   --->   Operation 31 'alloca' 'lbuf_1' <Predicate = true> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 509> <RAM>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i32 0, [13 x i8]* @p_str7, i32 0, i32 0, [1 x i8]* @p_str18, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:89]   --->   Operation 32 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sin_V_data_V, i1* %sin_V_keep_V, i1* %sin_V_strb_V, i1* %sin_V_user_V, i1* %sin_V_last_V, i1* %sin_V_id_V, i1* %sin_V_dest_V, [5 x i8]* @p_str29, i32 1, i32 1, [5 x i8]* @p_str310, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:90]   --->   Operation 33 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecInterface(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, [5 x i8]* @p_str29, i32 1, i32 1, [5 x i8]* @p_str310, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18, [1 x i8]* @p_str18, i32 0, i32 0, i32 0, i32 0, [1 x i8]* @p_str18, [1 x i8]* @p_str18) nounwind" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:91]   --->   Operation 34 'specinterface' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (1.76ns)   --->   "br label %1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:106]   --->   Operation 35 'br' <Predicate = true> <Delay = 1.76>

State 2 <SV = 1> <Delay = 5.33>
ST_2 : Operation 36 [1/1] (0.00ns)   --->   "%i = phi i19 [ 0, %0 ], [ %i_1, %._crit_edge98 ]"   --->   Operation 36 'phi' 'i' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%phi_urem = phi i19 [ 0, %0 ], [ %idx_urem, %._crit_edge98 ]"   --->   Operation 37 'phi' 'phi_urem' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%kbuf_2_1_1 = load i8* %kbuf_2_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 38 'load' 'kbuf_2_1_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (2.43ns)   --->   "%exitcond1 = icmp eq i19 %i, -261631" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:106]   --->   Operation 39 'icmp' 'exitcond1' <Predicate = true> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (2.16ns)   --->   "%i_1 = add i19 %i, 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:106]   --->   Operation 40 'add' 'i_1' <Predicate = true> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_1 = zext i19 %phi_urem to i64" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:176]   --->   Operation 41 'zext' 'tmp_1' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (0.00ns)   --->   "%lbuf_0_addr = getelementptr [509 x i8]* %lbuf_0, i64 0, i64 %tmp_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:176]   --->   Operation 42 'getelementptr' 'lbuf_0_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 43 [2/2] (3.25ns)   --->   "%kbuf_0_2 = load i8* %lbuf_0_addr, align 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:176]   --->   Operation 43 'load' 'kbuf_0_2' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 509> <RAM>
ST_2 : Operation 44 [1/1] (2.43ns)   --->   "%tmp_5 = icmp ugt i19 %i, 508" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:186]   --->   Operation 44 'icmp' 'tmp_5' <Predicate = (!exitcond1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 45 [1/1] (0.00ns)   --->   "%lbuf_1_addr = getelementptr [509 x i8]* %lbuf_1, i64 0, i64 %tmp_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:188]   --->   Operation 45 'getelementptr' 'lbuf_1_addr' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 46 [2/2] (3.25ns)   --->   "%kbuf_1_2 = load i8* %lbuf_1_addr, align 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:188]   --->   Operation 46 'load' 'kbuf_1_2' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 509> <RAM>
ST_2 : Operation 47 [1/1] (0.00ns)   --->   "%tmp = call i1 @_ssdm_op_BitSelect.i1.i19.i32(i19 %i, i32 18)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:203]   --->   Operation 47 'bitselect' 'tmp' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 48 [1/1] (0.00ns)   --->   "br i1 %tmp, label %.preheader.preheader.0, label %2" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:203]   --->   Operation 48 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 49 [1/1] (0.00ns)   --->   "%empty_7 = call { i8, i1, i1, i1, i1, i1, i1 } @_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sin_V_data_V, i1* %sin_V_keep_V, i1* %sin_V_strb_V, i1* %sin_V_user_V, i1* %sin_V_last_V, i1* %sin_V_id_V, i1* %sin_V_dest_V)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:206]   --->   Operation 49 'read' 'empty_7' <Predicate = (!exitcond1 & !tmp)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 50 [1/1] (0.00ns)   --->   "%tmp_data_V_1 = extractvalue { i8, i1, i1, i1, i1, i1, i1 } %empty_7, 0" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:206]   --->   Operation 50 'extractvalue' 'tmp_data_V_1' <Predicate = (!exitcond1 & !tmp)> <Delay = 0.00>
ST_2 : Operation 51 [1/1] (0.00ns)   --->   "store i8 %tmp_data_V_1, i8* %kbuf_2_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:206]   --->   Operation 51 'store' <Predicate = (!exitcond1 & !tmp)> <Delay = 0.00>
ST_2 : Operation 52 [1/1] (0.00ns)   --->   "br label %.preheader.preheader.0" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:208]   --->   Operation 52 'br' <Predicate = (!exitcond1 & !tmp)> <Delay = 0.00>
ST_2 : Operation 53 [1/1] (2.43ns)   --->   "%tmp_3 = icmp ugt i19 %i, 512" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:244]   --->   Operation 53 'icmp' 'tmp_3' <Predicate = (!exitcond1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.00ns)   --->   "br i1 %tmp_3, label %3, label %._crit_edge98" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:244]   --->   Operation 54 'br' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_2 : Operation 55 [1/1] (2.43ns)   --->   "%tmp_last_V = icmp eq i19 %i, -261632" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:248]   --->   Operation 55 'icmp' 'tmp_last_V' <Predicate = (!exitcond1 & tmp_3)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 56 [1/1] (2.16ns)   --->   "%next_urem = add i19 %phi_urem, 1"   --->   Operation 56 'add' 'next_urem' <Predicate = (!exitcond1)> <Delay = 2.16> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 57 [1/1] (2.43ns)   --->   "%tmp_8 = icmp ult i19 %next_urem, 509"   --->   Operation 57 'icmp' 'tmp_8' <Predicate = (!exitcond1)> <Delay = 2.43> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 58 [1/1] (0.73ns)   --->   "%idx_urem = select i1 %tmp_8, i19 %next_urem, i19 0"   --->   Operation 58 'select' 'idx_urem' <Predicate = (!exitcond1)> <Delay = 0.73> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>

State 3 <SV = 2> <Delay = 8.63>
ST_3 : Operation 59 [1/1] (0.00ns)   --->   "%kbuf_0_0_load = load i8* %kbuf_0_0" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 59 'load' 'kbuf_0_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 60 [1/1] (0.00ns)   --->   "%kbuf_0_1_load_1 = load i8* %kbuf_0_1"   --->   Operation 60 'load' 'kbuf_0_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 61 [1/1] (0.00ns)   --->   "%kbuf_1_0_load = load i8* %kbuf_1_0_s" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:177]   --->   Operation 61 'load' 'kbuf_1_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 62 [1/1] (0.00ns)   --->   "%kbuf_1_0_load_5 = load i8* %kbuf_1_0" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 62 'load' 'kbuf_1_0_load_5' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 63 [1/1] (0.00ns)   --->   "%kbuf_1_1_load_1 = load i8* %kbuf_1_1"   --->   Operation 63 'load' 'kbuf_1_1_load_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 64 [1/1] (0.00ns)   --->   "%kbuf_2_0_load = load i8* %kbuf_2_0_s" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:193]   --->   Operation 64 'load' 'kbuf_2_0_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 65 [1/1] (0.00ns)   --->   "%kbuf_2_0_load_6 = load i8* %kbuf_2_0" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 65 'load' 'kbuf_2_0_load_6' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 66 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 262657, i64 262657, i64 262657)"   --->   Operation 66 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 67 [1/1] (0.00ns)   --->   "store i8 %kbuf_2_1_1, i8* %kbuf_2_0" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 67 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 68 [1/1] (0.00ns)   --->   "store i8 %kbuf_2_0_load_6, i8* %kbuf_2_0_s" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 68 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 69 [1/1] (0.00ns)   --->   "store i8 %kbuf_1_1_load_1, i8* %kbuf_1_0"   --->   Operation 69 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 70 [1/1] (0.00ns)   --->   "store i8 %kbuf_1_0_load_5, i8* %kbuf_1_0_s" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 70 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 71 [1/1] (0.00ns)   --->   "store i8 %kbuf_0_1_load_1, i8* %kbuf_0_0"   --->   Operation 71 'store' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 72 [1/1] (0.00ns)   --->   "br i1 %exitcond1, label %4, label %_ifconv" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:106]   --->   Operation 72 'br' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 73 [1/1] (0.00ns)   --->   "%kbuf_0_1_load = load i8* %kbuf_0_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 73 'load' 'kbuf_0_1_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 74 [1/1] (0.00ns)   --->   "%kbuf_1_1_load = load i8* %kbuf_1_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 74 'load' 'kbuf_1_1_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 75 [1/2] (3.25ns)   --->   "%kbuf_0_2 = load i8* %lbuf_0_addr, align 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:176]   --->   Operation 75 'load' 'kbuf_0_2' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 509> <RAM>
ST_3 : Operation 76 [1/1] (3.25ns)   --->   "store i8 %kbuf_1_0_load, i8* %lbuf_0_addr, align 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:177]   --->   Operation 76 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 509> <RAM>
ST_3 : Operation 77 [1/2] (3.25ns)   --->   "%kbuf_1_2 = load i8* %lbuf_1_addr, align 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:188]   --->   Operation 77 'load' 'kbuf_1_2' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 509> <RAM>
ST_3 : Operation 78 [1/1] (1.24ns)   --->   "%kbuf_1_2_1 = select i1 %tmp_5, i8 %kbuf_1_2, i8 %kbuf_1_1_load" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:186]   --->   Operation 78 'select' 'kbuf_1_2_1' <Predicate = (!exitcond1)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 79 [1/1] (3.25ns)   --->   "store i8 %kbuf_2_0_load, i8* %lbuf_1_addr, align 1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:193]   --->   Operation 79 'store' <Predicate = (!exitcond1)> <Delay = 3.25> <Core = "RAM">   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 509> <RAM>
ST_3 : Operation 80 [1/1] (0.00ns)   --->   "store i8 %kbuf_1_2_1, i8* %kbuf_1_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:186]   --->   Operation 80 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 81 [1/1] (0.00ns)   --->   "store i8 %kbuf_0_2, i8* %kbuf_0_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:176]   --->   Operation 81 'store' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 82 [1/1] (0.00ns)   --->   "%kbuf_2_1_load = load i8* %kbuf_2_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 82 'load' 'kbuf_2_1_load' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 83 [1/1] (0.00ns)   --->   "%tmp_16_cast = zext i8 %kbuf_0_0_load to i9" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 83 'zext' 'tmp_16_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 84 [1/1] (0.00ns)   --->   "%tmp_16_0_1_cast = zext i8 %kbuf_0_1_load to i9" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 84 'zext' 'tmp_16_0_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 85 [1/1] (0.00ns)   --->   "%tmp_16_0_2_cast = zext i8 %kbuf_0_2 to i9" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 85 'zext' 'tmp_16_0_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 86 [1/1] (0.00ns)   --->   "%tmp_16_1_cast = zext i8 %kbuf_1_0_load_5 to i9" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 86 'zext' 'tmp_16_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 87 [1/1] (1.91ns)   --->   "%tmp1 = add i9 %tmp_16_cast, %tmp_16_0_1_cast" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 87 'add' 'tmp1' <Predicate = (!exitcond1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 88 [1/1] (0.00ns)   --->   "%tmp1_cast = zext i9 %tmp1 to i10" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 88 'zext' 'tmp1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 89 [1/1] (1.91ns)   --->   "%tmp2 = add i9 %tmp_16_1_cast, %tmp_16_0_2_cast" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 89 'add' 'tmp2' <Predicate = (!exitcond1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 90 [1/1] (0.00ns)   --->   "%tmp2_cast = zext i9 %tmp2 to i10" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 90 'zext' 'tmp2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 91 [1/1] (1.82ns)   --->   "%result_2_1 = add i10 %tmp1_cast, %tmp2_cast" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 91 'add' 'result_2_1' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 92 [1/1] (0.00ns)   --->   "%result_2_1_cast = zext i10 %result_2_1 to i12" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 92 'zext' 'result_2_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 93 [1/1] (0.00ns)   --->   "%p_shl = call i11 @_ssdm_op_BitConcatenate.i11.i8.i3(i8 %kbuf_1_1_load, i3 0)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 93 'bitconcatenate' 'p_shl' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 94 [1/1] (0.00ns)   --->   "%p_shl_cast = zext i11 %p_shl to i12" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 94 'zext' 'p_shl_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 95 [1/1] (1.63ns)   --->   "%result_2_1_1 = sub i12 %result_2_1_cast, %p_shl_cast" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 95 'sub' 'result_2_1_1' <Predicate = (!exitcond1)> <Delay = 1.63> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 96 [1/1] (0.00ns)   --->   "%tmp_16_1_2_cast = zext i8 %kbuf_1_2_1 to i9" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 96 'zext' 'tmp_16_1_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 97 [1/1] (0.00ns)   --->   "%tmp_16_2_1_cast = zext i8 %kbuf_2_1_1 to i10" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 97 'zext' 'tmp_16_2_1_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 98 [1/1] (0.00ns)   --->   "%tmp_16_2_2_cast = zext i8 %kbuf_2_1_load to i9" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 98 'zext' 'tmp_16_2_2_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 99 [1/1] (1.91ns)   --->   "%tmp7 = add i9 %tmp_16_2_2_cast, %tmp_16_1_2_cast" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 99 'add' 'tmp7' <Predicate = (!exitcond1)> <Delay = 1.91> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 100 [1/1] (0.00ns)   --->   "%tmp7_cast = zext i9 %tmp7 to i10" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 100 'zext' 'tmp7_cast' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_3 : Operation 101 [1/1] (1.82ns)   --->   "%tmp6 = add i10 %tmp_16_2_1_cast, %tmp7_cast" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 101 'add' 'tmp6' <Predicate = (!exitcond1)> <Delay = 1.82> <Core = "AddSub">   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 7.03>
ST_4 : Operation 102 [1/1] (0.00ns)   --->   "%tmp_16_2_cast = zext i8 %kbuf_2_0_load_6 to i12" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 102 'zext' 'tmp_16_2_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 103 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%tmp5 = add i12 %tmp_16_2_cast, %result_2_1_1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 103 'add' 'tmp5' <Predicate = true> <Delay = 0.00> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 104 [1/1] (0.00ns)   --->   "%tmp6_cast = zext i10 %tmp6 to i12" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 104 'zext' 'tmp6_cast' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 105 [1/1] (3.78ns) (root node of TernaryAdder)   --->   "%result_2_2_2 = add i12 %tmp5, %tmp6_cast" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:233]   --->   Operation 105 'add' 'result_2_2_2' <Predicate = true> <Delay = 3.78> <Core = "TAddSub">   --->   Core 84 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.89> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_4 : Operation 106 [1/1] (0.00ns)   --->   "%tmp_4 = call i4 @_ssdm_op_PartSelect.i4.i12.i32.i32(i12 %result_2_2_2, i32 8, i32 11)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:237]   --->   Operation 106 'partselect' 'tmp_4' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 107 [1/1] (1.30ns)   --->   "%icmp = icmp sgt i4 %tmp_4, 0" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:237]   --->   Operation 107 'icmp' 'icmp' <Predicate = true> <Delay = 1.30> <Core = "Cmp">   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 2.43> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 108 [1/1] (0.69ns)   --->   "%p_result = select i1 %icmp, i12 255, i12 %result_2_2_2" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:237]   --->   Operation 108 'select' 'p_result' <Predicate = true> <Delay = 0.69> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 109 [1/1] (0.00ns)   --->   "%tmp_6 = call i1 @_ssdm_op_BitSelect.i1.i12.i32(i12 %p_result, i32 11)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:238]   --->   Operation 109 'bitselect' 'tmp_6' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 110 [1/1] (0.00ns)   --->   "%tmp_7 = trunc i12 %p_result to i8" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:246]   --->   Operation 110 'trunc' 'tmp_7' <Predicate = (tmp_3)> <Delay = 0.00>
ST_4 : Operation 111 [1/1] (1.24ns)   --->   "%tmp_V = select i1 %tmp_6, i8 0, i8 %tmp_7" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:246]   --->   Operation 111 'select' 'tmp_V' <Predicate = (tmp_3)> <Delay = 1.24> <Core = "Sel">   --->   Core 26 'Sel' <Latency = 0> <II = 1> <Delay = 1.24> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_4 : Operation 112 [2/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, i8 %tmp_V, i1 true, i1 undef, i1 undef, i1 %tmp_last_V, i1 undef, i1 undef)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:249]   --->   Operation 112 'write' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >

State 5 <SV = 4> <Delay = 0.00>
ST_5 : Operation 113 [1/1] (0.00ns)   --->   "%tmp_2 = call i32 (...)* @_ssdm_op_SpecRegionBegin([12 x i8]* @p_str512)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:106]   --->   Operation 113 'specregionbegin' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 114 [1/1] (0.00ns)   --->   "call void (...)* @_ssdm_op_SpecPipeline(i32 1, i32 1, i32 1, i32 0, [1 x i8]* @p_str18) nounwind" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:109]   --->   Operation 114 'specpipeline' <Predicate = true> <Delay = 0.00>
ST_5 : Operation 115 [1/2] (0.00ns)   --->   "call void @_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P(i8* %sout_V_data_V, i1* %sout_V_keep_V, i1* %sout_V_strb_V, i1* %sout_V_user_V, i1* %sout_V_last_V, i1* %sout_V_id_V, i1* %sout_V_dest_V, i8 %tmp_V, i1 true, i1 undef, i1 undef, i1 %tmp_last_V, i1 undef, i1 undef)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:249]   --->   Operation 115 'write' <Predicate = (tmp_3)> <Delay = 0.00> <Core = "AXI4Stream">   --->   Core 5 'AXI4Stream' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_5 : Operation 116 [1/1] (0.00ns)   --->   "br label %._crit_edge98" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:250]   --->   Operation 116 'br' <Predicate = (tmp_3)> <Delay = 0.00>
ST_5 : Operation 117 [1/1] (0.00ns)   --->   "%empty_8 = call i32 (...)* @_ssdm_op_SpecRegionEnd([12 x i8]* @p_str512, i32 %tmp_2)" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:252]   --->   Operation 117 'specregionend' 'empty_8' <Predicate = (!exitcond1)> <Delay = 0.00>
ST_5 : Operation 118 [1/1] (0.00ns)   --->   "br label %1" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:106]   --->   Operation 118 'br' <Predicate = (!exitcond1)> <Delay = 0.00>

State 6 <SV = 3> <Delay = 0.00>
ST_6 : Operation 119 [1/1] (0.00ns)   --->   "ret void" [../../../../OneDrive/Desktop/lab6_template/vhls/convolution.cpp:253]   --->   Operation 119 'ret' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 1
Port [ Return ] is wired: 1; IO mode=ap_ctrl_none:ce=0
Port [ sin_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sin_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_data_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_keep_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_strb_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_user_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_last_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_id_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sout_V_dest_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
kbuf_0_0        (alloca           ) [ 0011110]
kbuf_0_1        (alloca           ) [ 0011110]
kbuf_1_0_s      (alloca           ) [ 0011110]
kbuf_1_0        (alloca           ) [ 0011110]
kbuf_1_1        (alloca           ) [ 0011110]
kbuf_2_0_s      (alloca           ) [ 0011110]
kbuf_2_0        (alloca           ) [ 0011110]
kbuf_2_1        (alloca           ) [ 0011110]
StgValue_15     (specbitsmap      ) [ 0000000]
StgValue_16     (specbitsmap      ) [ 0000000]
StgValue_17     (specbitsmap      ) [ 0000000]
StgValue_18     (specbitsmap      ) [ 0000000]
StgValue_19     (specbitsmap      ) [ 0000000]
StgValue_20     (specbitsmap      ) [ 0000000]
StgValue_21     (specbitsmap      ) [ 0000000]
StgValue_22     (specbitsmap      ) [ 0000000]
StgValue_23     (specbitsmap      ) [ 0000000]
StgValue_24     (specbitsmap      ) [ 0000000]
StgValue_25     (specbitsmap      ) [ 0000000]
StgValue_26     (specbitsmap      ) [ 0000000]
StgValue_27     (specbitsmap      ) [ 0000000]
StgValue_28     (specbitsmap      ) [ 0000000]
StgValue_29     (spectopmodule    ) [ 0000000]
lbuf_0          (alloca           ) [ 0011110]
lbuf_1          (alloca           ) [ 0011110]
StgValue_32     (specinterface    ) [ 0000000]
StgValue_33     (specinterface    ) [ 0000000]
StgValue_34     (specinterface    ) [ 0000000]
StgValue_35     (br               ) [ 0111110]
i               (phi              ) [ 0010000]
phi_urem        (phi              ) [ 0010000]
kbuf_2_1_1      (load             ) [ 0011000]
exitcond1       (icmp             ) [ 0011110]
i_1             (add              ) [ 0111110]
tmp_1           (zext             ) [ 0000000]
lbuf_0_addr     (getelementptr    ) [ 0011000]
tmp_5           (icmp             ) [ 0011000]
lbuf_1_addr     (getelementptr    ) [ 0011000]
tmp             (bitselect        ) [ 0011110]
StgValue_48     (br               ) [ 0000000]
empty_7         (read             ) [ 0000000]
tmp_data_V_1    (extractvalue     ) [ 0000000]
StgValue_51     (store            ) [ 0000000]
StgValue_52     (br               ) [ 0000000]
tmp_3           (icmp             ) [ 0011110]
StgValue_54     (br               ) [ 0000000]
tmp_last_V      (icmp             ) [ 0011110]
next_urem       (add              ) [ 0000000]
tmp_8           (icmp             ) [ 0000000]
idx_urem        (select           ) [ 0111110]
kbuf_0_0_load   (load             ) [ 0000000]
kbuf_0_1_load_1 (load             ) [ 0000000]
kbuf_1_0_load   (load             ) [ 0000000]
kbuf_1_0_load_5 (load             ) [ 0000000]
kbuf_1_1_load_1 (load             ) [ 0000000]
kbuf_2_0_load   (load             ) [ 0000000]
kbuf_2_0_load_6 (load             ) [ 0010100]
empty           (speclooptripcount) [ 0000000]
StgValue_67     (store            ) [ 0000000]
StgValue_68     (store            ) [ 0000000]
StgValue_69     (store            ) [ 0000000]
StgValue_70     (store            ) [ 0000000]
StgValue_71     (store            ) [ 0000000]
StgValue_72     (br               ) [ 0000000]
kbuf_0_1_load   (load             ) [ 0000000]
kbuf_1_1_load   (load             ) [ 0000000]
kbuf_0_2        (load             ) [ 0000000]
StgValue_76     (store            ) [ 0000000]
kbuf_1_2        (load             ) [ 0000000]
kbuf_1_2_1      (select           ) [ 0000000]
StgValue_79     (store            ) [ 0000000]
StgValue_80     (store            ) [ 0000000]
StgValue_81     (store            ) [ 0000000]
kbuf_2_1_load   (load             ) [ 0000000]
tmp_16_cast     (zext             ) [ 0000000]
tmp_16_0_1_cast (zext             ) [ 0000000]
tmp_16_0_2_cast (zext             ) [ 0000000]
tmp_16_1_cast   (zext             ) [ 0000000]
tmp1            (add              ) [ 0000000]
tmp1_cast       (zext             ) [ 0000000]
tmp2            (add              ) [ 0000000]
tmp2_cast       (zext             ) [ 0000000]
result_2_1      (add              ) [ 0000000]
result_2_1_cast (zext             ) [ 0000000]
p_shl           (bitconcatenate   ) [ 0000000]
p_shl_cast      (zext             ) [ 0000000]
result_2_1_1    (sub              ) [ 0010100]
tmp_16_1_2_cast (zext             ) [ 0000000]
tmp_16_2_1_cast (zext             ) [ 0000000]
tmp_16_2_2_cast (zext             ) [ 0000000]
tmp7            (add              ) [ 0000000]
tmp7_cast       (zext             ) [ 0000000]
tmp6            (add              ) [ 0010100]
tmp_16_2_cast   (zext             ) [ 0000000]
tmp5            (add              ) [ 0000000]
tmp6_cast       (zext             ) [ 0000000]
result_2_2_2    (add              ) [ 0000000]
tmp_4           (partselect       ) [ 0000000]
icmp            (icmp             ) [ 0000000]
p_result        (select           ) [ 0000000]
tmp_6           (bitselect        ) [ 0000000]
tmp_7           (trunc            ) [ 0000000]
tmp_V           (select           ) [ 0010010]
tmp_2           (specregionbegin  ) [ 0000000]
StgValue_114    (specpipeline     ) [ 0000000]
StgValue_115    (write            ) [ 0000000]
StgValue_116    (br               ) [ 0000000]
empty_8         (specregionend    ) [ 0000000]
StgValue_118    (br               ) [ 0111110]
StgValue_119    (ret              ) [ 0000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sin_V_data_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="sin_V_keep_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="sin_V_strb_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sin_V_user_V">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="sin_V_last_V">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="sin_V_id_V">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="sin_V_dest_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sin_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="sout_V_data_V">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_data_V"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="sout_V_keep_V">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_keep_V"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="sout_V_strb_V">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_strb_V"/></StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="sout_V_user_V">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_user_V"/></StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="sout_V_last_V">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_last_V"/></StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="sout_V_id_V">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_id_V"/></StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="sout_V_dest_V">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sout_V_dest_V"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecBitsMap"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecTopModule"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="hw_conv_str"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str7"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str18"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str29"/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str310"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i19.i32"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i11.i8.i3"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i4.i12.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i12.i32"/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i8P.i1P.i1P.i1P.i1P.i1P.i1P"/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionBegin"/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str512"/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecRegionEnd"/></StgValue>
</bind>
</comp>

<comp id="108" class="1004" name="kbuf_0_0_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="1" slack="0"/>
<pin id="110" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kbuf_0_0/1 "/>
</bind>
</comp>

<comp id="112" class="1004" name="kbuf_0_1_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="1" slack="0"/>
<pin id="114" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kbuf_0_1/1 "/>
</bind>
</comp>

<comp id="116" class="1004" name="kbuf_1_0_s_fu_116">
<pin_list>
<pin id="117" dir="0" index="0" bw="1" slack="0"/>
<pin id="118" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kbuf_1_0_s/1 "/>
</bind>
</comp>

<comp id="120" class="1004" name="kbuf_1_0_fu_120">
<pin_list>
<pin id="121" dir="0" index="0" bw="1" slack="0"/>
<pin id="122" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kbuf_1_0/1 "/>
</bind>
</comp>

<comp id="124" class="1004" name="kbuf_1_1_fu_124">
<pin_list>
<pin id="125" dir="0" index="0" bw="1" slack="0"/>
<pin id="126" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kbuf_1_1/1 "/>
</bind>
</comp>

<comp id="128" class="1004" name="kbuf_2_0_s_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="1" slack="0"/>
<pin id="130" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kbuf_2_0_s/1 "/>
</bind>
</comp>

<comp id="132" class="1004" name="kbuf_2_0_fu_132">
<pin_list>
<pin id="133" dir="0" index="0" bw="1" slack="0"/>
<pin id="134" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kbuf_2_0/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="kbuf_2_1_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="1" slack="0"/>
<pin id="138" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="kbuf_2_1/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="lbuf_0_alloca_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="1" slack="0"/>
<pin id="142" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lbuf_0/1 "/>
</bind>
</comp>

<comp id="144" class="1004" name="lbuf_1_alloca_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="1" slack="0"/>
<pin id="146" dir="1" index="1" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="lbuf_1/1 "/>
</bind>
</comp>

<comp id="148" class="1004" name="empty_7_read_fu_148">
<pin_list>
<pin id="149" dir="0" index="0" bw="14" slack="0"/>
<pin id="150" dir="0" index="1" bw="8" slack="0"/>
<pin id="151" dir="0" index="2" bw="1" slack="0"/>
<pin id="152" dir="0" index="3" bw="1" slack="0"/>
<pin id="153" dir="0" index="4" bw="1" slack="0"/>
<pin id="154" dir="0" index="5" bw="1" slack="0"/>
<pin id="155" dir="0" index="6" bw="1" slack="0"/>
<pin id="156" dir="0" index="7" bw="1" slack="0"/>
<pin id="157" dir="1" index="8" bw="14" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="empty_7/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="grp_write_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="0" slack="0"/>
<pin id="168" dir="0" index="1" bw="8" slack="0"/>
<pin id="169" dir="0" index="2" bw="1" slack="0"/>
<pin id="170" dir="0" index="3" bw="1" slack="0"/>
<pin id="171" dir="0" index="4" bw="1" slack="0"/>
<pin id="172" dir="0" index="5" bw="1" slack="0"/>
<pin id="173" dir="0" index="6" bw="1" slack="0"/>
<pin id="174" dir="0" index="7" bw="1" slack="0"/>
<pin id="175" dir="0" index="8" bw="8" slack="0"/>
<pin id="176" dir="0" index="9" bw="1" slack="0"/>
<pin id="177" dir="0" index="10" bw="1" slack="0"/>
<pin id="178" dir="0" index="11" bw="1" slack="0"/>
<pin id="179" dir="0" index="12" bw="1" slack="2"/>
<pin id="180" dir="0" index="13" bw="1" slack="0"/>
<pin id="181" dir="0" index="14" bw="1" slack="0"/>
<pin id="182" dir="1" index="15" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="StgValue_112/4 "/>
</bind>
</comp>

<comp id="196" class="1004" name="lbuf_0_addr_gep_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="198" dir="0" index="1" bw="1" slack="0"/>
<pin id="199" dir="0" index="2" bw="19" slack="0"/>
<pin id="200" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbuf_0_addr/2 "/>
</bind>
</comp>

<comp id="202" class="1004" name="grp_access_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="9" slack="0"/>
<pin id="204" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="205" dir="0" index="2" bw="0" slack="1"/>
<pin id="220" dir="0" index="4" bw="9" slack="0"/>
<pin id="221" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="222" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="206" dir="1" index="3" bw="8" slack="0"/>
<pin id="223" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="kbuf_0_2/2 StgValue_76/3 "/>
</bind>
</comp>

<comp id="208" class="1004" name="lbuf_1_addr_gep_fu_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="8" slack="2147483647"/>
<pin id="210" dir="0" index="1" bw="1" slack="0"/>
<pin id="211" dir="0" index="2" bw="19" slack="0"/>
<pin id="212" dir="1" index="3" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="lbuf_1_addr/2 "/>
</bind>
</comp>

<comp id="214" class="1004" name="grp_access_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="9" slack="0"/>
<pin id="216" dir="0" index="1" bw="8" slack="2147483647"/>
<pin id="217" dir="0" index="2" bw="0" slack="1"/>
<pin id="224" dir="0" index="4" bw="9" slack="0"/>
<pin id="225" dir="0" index="5" bw="8" slack="2147483647"/>
<pin id="226" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="218" dir="1" index="3" bw="8" slack="0"/>
<pin id="227" dir="1" index="7" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="kbuf_1_2/2 StgValue_79/3 "/>
</bind>
</comp>

<comp id="228" class="1005" name="i_reg_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="19" slack="1"/>
<pin id="230" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="i (phireg) "/>
</bind>
</comp>

<comp id="232" class="1004" name="i_phi_fu_232">
<pin_list>
<pin id="233" dir="0" index="0" bw="1" slack="1"/>
<pin id="234" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="235" dir="0" index="2" bw="19" slack="0"/>
<pin id="236" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="237" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="239" class="1005" name="phi_urem_reg_239">
<pin_list>
<pin id="240" dir="0" index="0" bw="19" slack="1"/>
<pin id="241" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="phi_urem (phireg) "/>
</bind>
</comp>

<comp id="243" class="1004" name="phi_urem_phi_fu_243">
<pin_list>
<pin id="244" dir="0" index="0" bw="1" slack="1"/>
<pin id="245" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="246" dir="0" index="2" bw="19" slack="0"/>
<pin id="247" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="248" dir="1" index="4" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="phi_urem/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="kbuf_2_1_1_load_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_2_1_1/2 "/>
</bind>
</comp>

<comp id="253" class="1004" name="exitcond1_fu_253">
<pin_list>
<pin id="254" dir="0" index="0" bw="19" slack="0"/>
<pin id="255" dir="0" index="1" bw="19" slack="0"/>
<pin id="256" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond1/2 "/>
</bind>
</comp>

<comp id="259" class="1004" name="i_1_fu_259">
<pin_list>
<pin id="260" dir="0" index="0" bw="19" slack="0"/>
<pin id="261" dir="0" index="1" bw="1" slack="0"/>
<pin id="262" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i_1/2 "/>
</bind>
</comp>

<comp id="265" class="1004" name="tmp_1_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="19" slack="0"/>
<pin id="267" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/2 "/>
</bind>
</comp>

<comp id="271" class="1004" name="tmp_5_fu_271">
<pin_list>
<pin id="272" dir="0" index="0" bw="19" slack="0"/>
<pin id="273" dir="0" index="1" bw="19" slack="0"/>
<pin id="274" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_5/2 "/>
</bind>
</comp>

<comp id="277" class="1004" name="tmp_fu_277">
<pin_list>
<pin id="278" dir="0" index="0" bw="1" slack="0"/>
<pin id="279" dir="0" index="1" bw="19" slack="0"/>
<pin id="280" dir="0" index="2" bw="6" slack="0"/>
<pin id="281" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="285" class="1004" name="tmp_data_V_1_fu_285">
<pin_list>
<pin id="286" dir="0" index="0" bw="14" slack="0"/>
<pin id="287" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="extractvalue(56) " fcode="extractvalue"/>
<opset="tmp_data_V_1/2 "/>
</bind>
</comp>

<comp id="289" class="1004" name="StgValue_51_store_fu_289">
<pin_list>
<pin id="290" dir="0" index="0" bw="8" slack="0"/>
<pin id="291" dir="0" index="1" bw="8" slack="1"/>
<pin id="292" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_51/2 "/>
</bind>
</comp>

<comp id="294" class="1004" name="tmp_3_fu_294">
<pin_list>
<pin id="295" dir="0" index="0" bw="19" slack="0"/>
<pin id="296" dir="0" index="1" bw="19" slack="0"/>
<pin id="297" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_3/2 "/>
</bind>
</comp>

<comp id="300" class="1004" name="tmp_last_V_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="19" slack="0"/>
<pin id="302" dir="0" index="1" bw="19" slack="0"/>
<pin id="303" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_last_V/2 "/>
</bind>
</comp>

<comp id="306" class="1004" name="next_urem_fu_306">
<pin_list>
<pin id="307" dir="0" index="0" bw="19" slack="0"/>
<pin id="308" dir="0" index="1" bw="1" slack="0"/>
<pin id="309" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="next_urem/2 "/>
</bind>
</comp>

<comp id="312" class="1004" name="tmp_8_fu_312">
<pin_list>
<pin id="313" dir="0" index="0" bw="19" slack="0"/>
<pin id="314" dir="0" index="1" bw="19" slack="0"/>
<pin id="315" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_8/2 "/>
</bind>
</comp>

<comp id="318" class="1004" name="idx_urem_fu_318">
<pin_list>
<pin id="319" dir="0" index="0" bw="1" slack="0"/>
<pin id="320" dir="0" index="1" bw="19" slack="0"/>
<pin id="321" dir="0" index="2" bw="19" slack="0"/>
<pin id="322" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="idx_urem/2 "/>
</bind>
</comp>

<comp id="326" class="1004" name="kbuf_0_0_load_load_fu_326">
<pin_list>
<pin id="327" dir="0" index="0" bw="8" slack="2"/>
<pin id="328" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_0_0_load/3 "/>
</bind>
</comp>

<comp id="329" class="1004" name="kbuf_0_1_load_1_load_fu_329">
<pin_list>
<pin id="330" dir="0" index="0" bw="8" slack="2"/>
<pin id="331" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_0_1_load_1/3 "/>
</bind>
</comp>

<comp id="332" class="1004" name="kbuf_1_0_load_load_fu_332">
<pin_list>
<pin id="333" dir="0" index="0" bw="8" slack="2"/>
<pin id="334" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_1_0_load/3 "/>
</bind>
</comp>

<comp id="336" class="1004" name="kbuf_1_0_load_5_load_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="8" slack="2"/>
<pin id="338" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_1_0_load_5/3 "/>
</bind>
</comp>

<comp id="339" class="1004" name="kbuf_1_1_load_1_load_fu_339">
<pin_list>
<pin id="340" dir="0" index="0" bw="8" slack="2"/>
<pin id="341" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_1_1_load_1/3 "/>
</bind>
</comp>

<comp id="342" class="1004" name="kbuf_2_0_load_load_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="8" slack="2"/>
<pin id="344" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_2_0_load/3 "/>
</bind>
</comp>

<comp id="346" class="1004" name="kbuf_2_0_load_6_load_fu_346">
<pin_list>
<pin id="347" dir="0" index="0" bw="8" slack="2"/>
<pin id="348" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_2_0_load_6/3 "/>
</bind>
</comp>

<comp id="349" class="1004" name="StgValue_67_store_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="8" slack="1"/>
<pin id="351" dir="0" index="1" bw="8" slack="2"/>
<pin id="352" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_67/3 "/>
</bind>
</comp>

<comp id="353" class="1004" name="StgValue_68_store_fu_353">
<pin_list>
<pin id="354" dir="0" index="0" bw="8" slack="0"/>
<pin id="355" dir="0" index="1" bw="8" slack="2"/>
<pin id="356" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_68/3 "/>
</bind>
</comp>

<comp id="358" class="1004" name="StgValue_69_store_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="8" slack="0"/>
<pin id="360" dir="0" index="1" bw="8" slack="2"/>
<pin id="361" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_69/3 "/>
</bind>
</comp>

<comp id="363" class="1004" name="StgValue_70_store_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="8" slack="0"/>
<pin id="365" dir="0" index="1" bw="8" slack="2"/>
<pin id="366" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_70/3 "/>
</bind>
</comp>

<comp id="368" class="1004" name="StgValue_71_store_fu_368">
<pin_list>
<pin id="369" dir="0" index="0" bw="8" slack="0"/>
<pin id="370" dir="0" index="1" bw="8" slack="2"/>
<pin id="371" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_71/3 "/>
</bind>
</comp>

<comp id="373" class="1004" name="kbuf_0_1_load_load_fu_373">
<pin_list>
<pin id="374" dir="0" index="0" bw="8" slack="2"/>
<pin id="375" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_0_1_load/3 "/>
</bind>
</comp>

<comp id="376" class="1004" name="kbuf_1_1_load_load_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="2"/>
<pin id="378" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_1_1_load/3 "/>
</bind>
</comp>

<comp id="379" class="1004" name="kbuf_1_2_1_fu_379">
<pin_list>
<pin id="380" dir="0" index="0" bw="1" slack="1"/>
<pin id="381" dir="0" index="1" bw="8" slack="0"/>
<pin id="382" dir="0" index="2" bw="8" slack="0"/>
<pin id="383" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="kbuf_1_2_1/3 "/>
</bind>
</comp>

<comp id="386" class="1004" name="StgValue_80_store_fu_386">
<pin_list>
<pin id="387" dir="0" index="0" bw="8" slack="0"/>
<pin id="388" dir="0" index="1" bw="8" slack="2"/>
<pin id="389" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_80/3 "/>
</bind>
</comp>

<comp id="391" class="1004" name="StgValue_81_store_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="8" slack="0"/>
<pin id="393" dir="0" index="1" bw="8" slack="2"/>
<pin id="394" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="StgValue_81/3 "/>
</bind>
</comp>

<comp id="396" class="1004" name="kbuf_2_1_load_load_fu_396">
<pin_list>
<pin id="397" dir="0" index="0" bw="8" slack="2"/>
<pin id="398" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="kbuf_2_1_load/3 "/>
</bind>
</comp>

<comp id="399" class="1004" name="tmp_16_cast_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="8" slack="0"/>
<pin id="401" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_cast/3 "/>
</bind>
</comp>

<comp id="403" class="1004" name="tmp_16_0_1_cast_fu_403">
<pin_list>
<pin id="404" dir="0" index="0" bw="8" slack="0"/>
<pin id="405" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_0_1_cast/3 "/>
</bind>
</comp>

<comp id="407" class="1004" name="tmp_16_0_2_cast_fu_407">
<pin_list>
<pin id="408" dir="0" index="0" bw="8" slack="0"/>
<pin id="409" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_0_2_cast/3 "/>
</bind>
</comp>

<comp id="411" class="1004" name="tmp_16_1_cast_fu_411">
<pin_list>
<pin id="412" dir="0" index="0" bw="8" slack="0"/>
<pin id="413" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_1_cast/3 "/>
</bind>
</comp>

<comp id="415" class="1004" name="tmp1_fu_415">
<pin_list>
<pin id="416" dir="0" index="0" bw="8" slack="0"/>
<pin id="417" dir="0" index="1" bw="8" slack="0"/>
<pin id="418" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp1/3 "/>
</bind>
</comp>

<comp id="421" class="1004" name="tmp1_cast_fu_421">
<pin_list>
<pin id="422" dir="0" index="0" bw="9" slack="0"/>
<pin id="423" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp1_cast/3 "/>
</bind>
</comp>

<comp id="425" class="1004" name="tmp2_fu_425">
<pin_list>
<pin id="426" dir="0" index="0" bw="8" slack="0"/>
<pin id="427" dir="0" index="1" bw="8" slack="0"/>
<pin id="428" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp2/3 "/>
</bind>
</comp>

<comp id="431" class="1004" name="tmp2_cast_fu_431">
<pin_list>
<pin id="432" dir="0" index="0" bw="9" slack="0"/>
<pin id="433" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp2_cast/3 "/>
</bind>
</comp>

<comp id="435" class="1004" name="result_2_1_fu_435">
<pin_list>
<pin id="436" dir="0" index="0" bw="9" slack="0"/>
<pin id="437" dir="0" index="1" bw="9" slack="0"/>
<pin id="438" dir="1" index="2" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_2_1/3 "/>
</bind>
</comp>

<comp id="441" class="1004" name="result_2_1_cast_fu_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="10" slack="0"/>
<pin id="443" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="result_2_1_cast/3 "/>
</bind>
</comp>

<comp id="445" class="1004" name="p_shl_fu_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="11" slack="0"/>
<pin id="447" dir="0" index="1" bw="8" slack="0"/>
<pin id="448" dir="0" index="2" bw="1" slack="0"/>
<pin id="449" dir="1" index="3" bw="11" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="p_shl/3 "/>
</bind>
</comp>

<comp id="453" class="1004" name="p_shl_cast_fu_453">
<pin_list>
<pin id="454" dir="0" index="0" bw="11" slack="0"/>
<pin id="455" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="p_shl_cast/3 "/>
</bind>
</comp>

<comp id="457" class="1004" name="result_2_1_1_fu_457">
<pin_list>
<pin id="458" dir="0" index="0" bw="10" slack="0"/>
<pin id="459" dir="0" index="1" bw="11" slack="0"/>
<pin id="460" dir="1" index="2" bw="12" slack="1"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="result_2_1_1/3 "/>
</bind>
</comp>

<comp id="463" class="1004" name="tmp_16_1_2_cast_fu_463">
<pin_list>
<pin id="464" dir="0" index="0" bw="8" slack="0"/>
<pin id="465" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_1_2_cast/3 "/>
</bind>
</comp>

<comp id="467" class="1004" name="tmp_16_2_1_cast_fu_467">
<pin_list>
<pin id="468" dir="0" index="0" bw="8" slack="1"/>
<pin id="469" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_2_1_cast/3 "/>
</bind>
</comp>

<comp id="470" class="1004" name="tmp_16_2_2_cast_fu_470">
<pin_list>
<pin id="471" dir="0" index="0" bw="8" slack="0"/>
<pin id="472" dir="1" index="1" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_2_2_cast/3 "/>
</bind>
</comp>

<comp id="474" class="1004" name="tmp7_fu_474">
<pin_list>
<pin id="475" dir="0" index="0" bw="8" slack="0"/>
<pin id="476" dir="0" index="1" bw="8" slack="0"/>
<pin id="477" dir="1" index="2" bw="9" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp7/3 "/>
</bind>
</comp>

<comp id="480" class="1004" name="tmp7_cast_fu_480">
<pin_list>
<pin id="481" dir="0" index="0" bw="9" slack="0"/>
<pin id="482" dir="1" index="1" bw="10" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp7_cast/3 "/>
</bind>
</comp>

<comp id="484" class="1004" name="tmp6_fu_484">
<pin_list>
<pin id="485" dir="0" index="0" bw="8" slack="0"/>
<pin id="486" dir="0" index="1" bw="9" slack="0"/>
<pin id="487" dir="1" index="2" bw="10" slack="1"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp6/3 "/>
</bind>
</comp>

<comp id="490" class="1004" name="tmp_16_2_cast_fu_490">
<pin_list>
<pin id="491" dir="0" index="0" bw="8" slack="1"/>
<pin id="492" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_16_2_cast/4 "/>
</bind>
</comp>

<comp id="493" class="1004" name="tmp5_fu_493">
<pin_list>
<pin id="494" dir="0" index="0" bw="8" slack="0"/>
<pin id="495" dir="0" index="1" bw="12" slack="1"/>
<pin id="496" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="tmp5/4 "/>
</bind>
</comp>

<comp id="498" class="1004" name="tmp6_cast_fu_498">
<pin_list>
<pin id="499" dir="0" index="0" bw="10" slack="1"/>
<pin id="500" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp6_cast/4 "/>
</bind>
</comp>

<comp id="501" class="1004" name="result_2_2_2_fu_501">
<pin_list>
<pin id="502" dir="0" index="0" bw="12" slack="0"/>
<pin id="503" dir="0" index="1" bw="10" slack="0"/>
<pin id="504" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="result_2_2_2/4 "/>
</bind>
</comp>

<comp id="507" class="1004" name="tmp_4_fu_507">
<pin_list>
<pin id="508" dir="0" index="0" bw="4" slack="0"/>
<pin id="509" dir="0" index="1" bw="12" slack="0"/>
<pin id="510" dir="0" index="2" bw="5" slack="0"/>
<pin id="511" dir="0" index="3" bw="5" slack="0"/>
<pin id="512" dir="1" index="4" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_4/4 "/>
</bind>
</comp>

<comp id="517" class="1004" name="icmp_fu_517">
<pin_list>
<pin id="518" dir="0" index="0" bw="4" slack="0"/>
<pin id="519" dir="0" index="1" bw="4" slack="0"/>
<pin id="520" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp/4 "/>
</bind>
</comp>

<comp id="523" class="1004" name="p_result_fu_523">
<pin_list>
<pin id="524" dir="0" index="0" bw="1" slack="0"/>
<pin id="525" dir="0" index="1" bw="12" slack="0"/>
<pin id="526" dir="0" index="2" bw="12" slack="0"/>
<pin id="527" dir="1" index="3" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_result/4 "/>
</bind>
</comp>

<comp id="531" class="1004" name="tmp_6_fu_531">
<pin_list>
<pin id="532" dir="0" index="0" bw="1" slack="0"/>
<pin id="533" dir="0" index="1" bw="12" slack="0"/>
<pin id="534" dir="0" index="2" bw="5" slack="0"/>
<pin id="535" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_6/4 "/>
</bind>
</comp>

<comp id="539" class="1004" name="tmp_7_fu_539">
<pin_list>
<pin id="540" dir="0" index="0" bw="12" slack="0"/>
<pin id="541" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_7/4 "/>
</bind>
</comp>

<comp id="543" class="1004" name="tmp_V_fu_543">
<pin_list>
<pin id="544" dir="0" index="0" bw="1" slack="0"/>
<pin id="545" dir="0" index="1" bw="8" slack="0"/>
<pin id="546" dir="0" index="2" bw="8" slack="0"/>
<pin id="547" dir="1" index="3" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="tmp_V/4 "/>
</bind>
</comp>

<comp id="552" class="1005" name="kbuf_0_0_reg_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="8" slack="2"/>
<pin id="554" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kbuf_0_0 "/>
</bind>
</comp>

<comp id="558" class="1005" name="kbuf_0_1_reg_558">
<pin_list>
<pin id="559" dir="0" index="0" bw="8" slack="2"/>
<pin id="560" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kbuf_0_1 "/>
</bind>
</comp>

<comp id="565" class="1005" name="kbuf_1_0_s_reg_565">
<pin_list>
<pin id="566" dir="0" index="0" bw="8" slack="2"/>
<pin id="567" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kbuf_1_0_s "/>
</bind>
</comp>

<comp id="571" class="1005" name="kbuf_1_0_reg_571">
<pin_list>
<pin id="572" dir="0" index="0" bw="8" slack="2"/>
<pin id="573" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kbuf_1_0 "/>
</bind>
</comp>

<comp id="577" class="1005" name="kbuf_1_1_reg_577">
<pin_list>
<pin id="578" dir="0" index="0" bw="8" slack="2"/>
<pin id="579" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kbuf_1_1 "/>
</bind>
</comp>

<comp id="584" class="1005" name="kbuf_2_0_s_reg_584">
<pin_list>
<pin id="585" dir="0" index="0" bw="8" slack="2"/>
<pin id="586" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kbuf_2_0_s "/>
</bind>
</comp>

<comp id="590" class="1005" name="kbuf_2_0_reg_590">
<pin_list>
<pin id="591" dir="0" index="0" bw="8" slack="2"/>
<pin id="592" dir="1" index="1" bw="8" slack="2"/>
</pin_list>
<bind>
<opset="kbuf_2_0 "/>
</bind>
</comp>

<comp id="596" class="1005" name="kbuf_2_1_reg_596">
<pin_list>
<pin id="597" dir="0" index="0" bw="8" slack="1"/>
<pin id="598" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kbuf_2_1 "/>
</bind>
</comp>

<comp id="603" class="1005" name="kbuf_2_1_1_reg_603">
<pin_list>
<pin id="604" dir="0" index="0" bw="8" slack="1"/>
<pin id="605" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kbuf_2_1_1 "/>
</bind>
</comp>

<comp id="609" class="1005" name="exitcond1_reg_609">
<pin_list>
<pin id="610" dir="0" index="0" bw="1" slack="1"/>
<pin id="611" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="exitcond1 "/>
</bind>
</comp>

<comp id="613" class="1005" name="i_1_reg_613">
<pin_list>
<pin id="614" dir="0" index="0" bw="19" slack="0"/>
<pin id="615" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i_1 "/>
</bind>
</comp>

<comp id="618" class="1005" name="lbuf_0_addr_reg_618">
<pin_list>
<pin id="619" dir="0" index="0" bw="9" slack="1"/>
<pin id="620" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lbuf_0_addr "/>
</bind>
</comp>

<comp id="624" class="1005" name="tmp_5_reg_624">
<pin_list>
<pin id="625" dir="0" index="0" bw="1" slack="1"/>
<pin id="626" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="tmp_5 "/>
</bind>
</comp>

<comp id="629" class="1005" name="lbuf_1_addr_reg_629">
<pin_list>
<pin id="630" dir="0" index="0" bw="9" slack="1"/>
<pin id="631" dir="1" index="1" bw="9" slack="1"/>
</pin_list>
<bind>
<opset="lbuf_1_addr "/>
</bind>
</comp>

<comp id="638" class="1005" name="tmp_3_reg_638">
<pin_list>
<pin id="639" dir="0" index="0" bw="1" slack="2"/>
<pin id="640" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_3 "/>
</bind>
</comp>

<comp id="642" class="1005" name="tmp_last_V_reg_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="1" slack="2"/>
<pin id="644" dir="1" index="1" bw="1" slack="2"/>
</pin_list>
<bind>
<opset="tmp_last_V "/>
</bind>
</comp>

<comp id="647" class="1005" name="idx_urem_reg_647">
<pin_list>
<pin id="648" dir="0" index="0" bw="19" slack="0"/>
<pin id="649" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="idx_urem "/>
</bind>
</comp>

<comp id="652" class="1005" name="kbuf_2_0_load_6_reg_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="8" slack="1"/>
<pin id="654" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="kbuf_2_0_load_6 "/>
</bind>
</comp>

<comp id="657" class="1005" name="result_2_1_1_reg_657">
<pin_list>
<pin id="658" dir="0" index="0" bw="12" slack="1"/>
<pin id="659" dir="1" index="1" bw="12" slack="1"/>
</pin_list>
<bind>
<opset="result_2_1_1 "/>
</bind>
</comp>

<comp id="662" class="1005" name="tmp6_reg_662">
<pin_list>
<pin id="663" dir="0" index="0" bw="10" slack="1"/>
<pin id="664" dir="1" index="1" bw="10" slack="1"/>
</pin_list>
<bind>
<opset="tmp6 "/>
</bind>
</comp>

<comp id="667" class="1005" name="tmp_V_reg_667">
<pin_list>
<pin id="668" dir="0" index="0" bw="8" slack="1"/>
<pin id="669" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="tmp_V "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="111"><net_src comp="28" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="115"><net_src comp="28" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="119"><net_src comp="28" pin="0"/><net_sink comp="116" pin=0"/></net>

<net id="123"><net_src comp="28" pin="0"/><net_sink comp="120" pin=0"/></net>

<net id="127"><net_src comp="28" pin="0"/><net_sink comp="124" pin=0"/></net>

<net id="131"><net_src comp="28" pin="0"/><net_sink comp="128" pin=0"/></net>

<net id="135"><net_src comp="28" pin="0"/><net_sink comp="132" pin=0"/></net>

<net id="139"><net_src comp="28" pin="0"/><net_sink comp="136" pin=0"/></net>

<net id="143"><net_src comp="36" pin="0"/><net_sink comp="140" pin=0"/></net>

<net id="147"><net_src comp="36" pin="0"/><net_sink comp="144" pin=0"/></net>

<net id="158"><net_src comp="64" pin="0"/><net_sink comp="148" pin=0"/></net>

<net id="159"><net_src comp="0" pin="0"/><net_sink comp="148" pin=1"/></net>

<net id="160"><net_src comp="2" pin="0"/><net_sink comp="148" pin=2"/></net>

<net id="161"><net_src comp="4" pin="0"/><net_sink comp="148" pin=3"/></net>

<net id="162"><net_src comp="6" pin="0"/><net_sink comp="148" pin=4"/></net>

<net id="163"><net_src comp="8" pin="0"/><net_sink comp="148" pin=5"/></net>

<net id="164"><net_src comp="10" pin="0"/><net_sink comp="148" pin=6"/></net>

<net id="165"><net_src comp="12" pin="0"/><net_sink comp="148" pin=7"/></net>

<net id="183"><net_src comp="94" pin="0"/><net_sink comp="166" pin=0"/></net>

<net id="184"><net_src comp="14" pin="0"/><net_sink comp="166" pin=1"/></net>

<net id="185"><net_src comp="16" pin="0"/><net_sink comp="166" pin=2"/></net>

<net id="186"><net_src comp="18" pin="0"/><net_sink comp="166" pin=3"/></net>

<net id="187"><net_src comp="20" pin="0"/><net_sink comp="166" pin=4"/></net>

<net id="188"><net_src comp="22" pin="0"/><net_sink comp="166" pin=5"/></net>

<net id="189"><net_src comp="24" pin="0"/><net_sink comp="166" pin=6"/></net>

<net id="190"><net_src comp="26" pin="0"/><net_sink comp="166" pin=7"/></net>

<net id="191"><net_src comp="96" pin="0"/><net_sink comp="166" pin=9"/></net>

<net id="192"><net_src comp="98" pin="0"/><net_sink comp="166" pin=10"/></net>

<net id="193"><net_src comp="98" pin="0"/><net_sink comp="166" pin=11"/></net>

<net id="194"><net_src comp="98" pin="0"/><net_sink comp="166" pin=13"/></net>

<net id="195"><net_src comp="98" pin="0"/><net_sink comp="166" pin=14"/></net>

<net id="201"><net_src comp="56" pin="0"/><net_sink comp="196" pin=1"/></net>

<net id="207"><net_src comp="196" pin="3"/><net_sink comp="202" pin=0"/></net>

<net id="213"><net_src comp="56" pin="0"/><net_sink comp="208" pin=1"/></net>

<net id="219"><net_src comp="208" pin="3"/><net_sink comp="214" pin=0"/></net>

<net id="231"><net_src comp="50" pin="0"/><net_sink comp="228" pin=0"/></net>

<net id="238"><net_src comp="228" pin="1"/><net_sink comp="232" pin=0"/></net>

<net id="242"><net_src comp="50" pin="0"/><net_sink comp="239" pin=0"/></net>

<net id="249"><net_src comp="239" pin="1"/><net_sink comp="243" pin=0"/></net>

<net id="257"><net_src comp="232" pin="4"/><net_sink comp="253" pin=0"/></net>

<net id="258"><net_src comp="52" pin="0"/><net_sink comp="253" pin=1"/></net>

<net id="263"><net_src comp="232" pin="4"/><net_sink comp="259" pin=0"/></net>

<net id="264"><net_src comp="54" pin="0"/><net_sink comp="259" pin=1"/></net>

<net id="268"><net_src comp="243" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="196" pin=2"/></net>

<net id="270"><net_src comp="265" pin="1"/><net_sink comp="208" pin=2"/></net>

<net id="275"><net_src comp="232" pin="4"/><net_sink comp="271" pin=0"/></net>

<net id="276"><net_src comp="58" pin="0"/><net_sink comp="271" pin=1"/></net>

<net id="282"><net_src comp="60" pin="0"/><net_sink comp="277" pin=0"/></net>

<net id="283"><net_src comp="232" pin="4"/><net_sink comp="277" pin=1"/></net>

<net id="284"><net_src comp="62" pin="0"/><net_sink comp="277" pin=2"/></net>

<net id="288"><net_src comp="148" pin="8"/><net_sink comp="285" pin=0"/></net>

<net id="293"><net_src comp="285" pin="1"/><net_sink comp="289" pin=0"/></net>

<net id="298"><net_src comp="232" pin="4"/><net_sink comp="294" pin=0"/></net>

<net id="299"><net_src comp="66" pin="0"/><net_sink comp="294" pin=1"/></net>

<net id="304"><net_src comp="232" pin="4"/><net_sink comp="300" pin=0"/></net>

<net id="305"><net_src comp="68" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="310"><net_src comp="243" pin="4"/><net_sink comp="306" pin=0"/></net>

<net id="311"><net_src comp="54" pin="0"/><net_sink comp="306" pin=1"/></net>

<net id="316"><net_src comp="306" pin="2"/><net_sink comp="312" pin=0"/></net>

<net id="317"><net_src comp="70" pin="0"/><net_sink comp="312" pin=1"/></net>

<net id="323"><net_src comp="312" pin="2"/><net_sink comp="318" pin=0"/></net>

<net id="324"><net_src comp="306" pin="2"/><net_sink comp="318" pin=1"/></net>

<net id="325"><net_src comp="50" pin="0"/><net_sink comp="318" pin=2"/></net>

<net id="335"><net_src comp="332" pin="1"/><net_sink comp="202" pin=4"/></net>

<net id="345"><net_src comp="342" pin="1"/><net_sink comp="214" pin=4"/></net>

<net id="357"><net_src comp="346" pin="1"/><net_sink comp="353" pin=0"/></net>

<net id="362"><net_src comp="339" pin="1"/><net_sink comp="358" pin=0"/></net>

<net id="367"><net_src comp="336" pin="1"/><net_sink comp="363" pin=0"/></net>

<net id="372"><net_src comp="329" pin="1"/><net_sink comp="368" pin=0"/></net>

<net id="384"><net_src comp="214" pin="3"/><net_sink comp="379" pin=1"/></net>

<net id="385"><net_src comp="376" pin="1"/><net_sink comp="379" pin=2"/></net>

<net id="390"><net_src comp="379" pin="3"/><net_sink comp="386" pin=0"/></net>

<net id="395"><net_src comp="202" pin="3"/><net_sink comp="391" pin=0"/></net>

<net id="402"><net_src comp="326" pin="1"/><net_sink comp="399" pin=0"/></net>

<net id="406"><net_src comp="373" pin="1"/><net_sink comp="403" pin=0"/></net>

<net id="410"><net_src comp="202" pin="3"/><net_sink comp="407" pin=0"/></net>

<net id="414"><net_src comp="336" pin="1"/><net_sink comp="411" pin=0"/></net>

<net id="419"><net_src comp="399" pin="1"/><net_sink comp="415" pin=0"/></net>

<net id="420"><net_src comp="403" pin="1"/><net_sink comp="415" pin=1"/></net>

<net id="424"><net_src comp="415" pin="2"/><net_sink comp="421" pin=0"/></net>

<net id="429"><net_src comp="411" pin="1"/><net_sink comp="425" pin=0"/></net>

<net id="430"><net_src comp="407" pin="1"/><net_sink comp="425" pin=1"/></net>

<net id="434"><net_src comp="425" pin="2"/><net_sink comp="431" pin=0"/></net>

<net id="439"><net_src comp="421" pin="1"/><net_sink comp="435" pin=0"/></net>

<net id="440"><net_src comp="431" pin="1"/><net_sink comp="435" pin=1"/></net>

<net id="444"><net_src comp="435" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="450"><net_src comp="76" pin="0"/><net_sink comp="445" pin=0"/></net>

<net id="451"><net_src comp="376" pin="1"/><net_sink comp="445" pin=1"/></net>

<net id="452"><net_src comp="78" pin="0"/><net_sink comp="445" pin=2"/></net>

<net id="456"><net_src comp="445" pin="3"/><net_sink comp="453" pin=0"/></net>

<net id="461"><net_src comp="441" pin="1"/><net_sink comp="457" pin=0"/></net>

<net id="462"><net_src comp="453" pin="1"/><net_sink comp="457" pin=1"/></net>

<net id="466"><net_src comp="379" pin="3"/><net_sink comp="463" pin=0"/></net>

<net id="473"><net_src comp="396" pin="1"/><net_sink comp="470" pin=0"/></net>

<net id="478"><net_src comp="470" pin="1"/><net_sink comp="474" pin=0"/></net>

<net id="479"><net_src comp="463" pin="1"/><net_sink comp="474" pin=1"/></net>

<net id="483"><net_src comp="474" pin="2"/><net_sink comp="480" pin=0"/></net>

<net id="488"><net_src comp="467" pin="1"/><net_sink comp="484" pin=0"/></net>

<net id="489"><net_src comp="480" pin="1"/><net_sink comp="484" pin=1"/></net>

<net id="497"><net_src comp="490" pin="1"/><net_sink comp="493" pin=0"/></net>

<net id="505"><net_src comp="493" pin="2"/><net_sink comp="501" pin=0"/></net>

<net id="506"><net_src comp="498" pin="1"/><net_sink comp="501" pin=1"/></net>

<net id="513"><net_src comp="80" pin="0"/><net_sink comp="507" pin=0"/></net>

<net id="514"><net_src comp="501" pin="2"/><net_sink comp="507" pin=1"/></net>

<net id="515"><net_src comp="82" pin="0"/><net_sink comp="507" pin=2"/></net>

<net id="516"><net_src comp="84" pin="0"/><net_sink comp="507" pin=3"/></net>

<net id="521"><net_src comp="507" pin="4"/><net_sink comp="517" pin=0"/></net>

<net id="522"><net_src comp="86" pin="0"/><net_sink comp="517" pin=1"/></net>

<net id="528"><net_src comp="517" pin="2"/><net_sink comp="523" pin=0"/></net>

<net id="529"><net_src comp="88" pin="0"/><net_sink comp="523" pin=1"/></net>

<net id="530"><net_src comp="501" pin="2"/><net_sink comp="523" pin=2"/></net>

<net id="536"><net_src comp="90" pin="0"/><net_sink comp="531" pin=0"/></net>

<net id="537"><net_src comp="523" pin="3"/><net_sink comp="531" pin=1"/></net>

<net id="538"><net_src comp="84" pin="0"/><net_sink comp="531" pin=2"/></net>

<net id="542"><net_src comp="523" pin="3"/><net_sink comp="539" pin=0"/></net>

<net id="548"><net_src comp="531" pin="3"/><net_sink comp="543" pin=0"/></net>

<net id="549"><net_src comp="92" pin="0"/><net_sink comp="543" pin=1"/></net>

<net id="550"><net_src comp="539" pin="1"/><net_sink comp="543" pin=2"/></net>

<net id="551"><net_src comp="543" pin="3"/><net_sink comp="166" pin=8"/></net>

<net id="555"><net_src comp="108" pin="1"/><net_sink comp="552" pin=0"/></net>

<net id="556"><net_src comp="552" pin="1"/><net_sink comp="326" pin=0"/></net>

<net id="557"><net_src comp="552" pin="1"/><net_sink comp="368" pin=1"/></net>

<net id="561"><net_src comp="112" pin="1"/><net_sink comp="558" pin=0"/></net>

<net id="562"><net_src comp="558" pin="1"/><net_sink comp="329" pin=0"/></net>

<net id="563"><net_src comp="558" pin="1"/><net_sink comp="373" pin=0"/></net>

<net id="564"><net_src comp="558" pin="1"/><net_sink comp="391" pin=1"/></net>

<net id="568"><net_src comp="116" pin="1"/><net_sink comp="565" pin=0"/></net>

<net id="569"><net_src comp="565" pin="1"/><net_sink comp="332" pin=0"/></net>

<net id="570"><net_src comp="565" pin="1"/><net_sink comp="363" pin=1"/></net>

<net id="574"><net_src comp="120" pin="1"/><net_sink comp="571" pin=0"/></net>

<net id="575"><net_src comp="571" pin="1"/><net_sink comp="336" pin=0"/></net>

<net id="576"><net_src comp="571" pin="1"/><net_sink comp="358" pin=1"/></net>

<net id="580"><net_src comp="124" pin="1"/><net_sink comp="577" pin=0"/></net>

<net id="581"><net_src comp="577" pin="1"/><net_sink comp="339" pin=0"/></net>

<net id="582"><net_src comp="577" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="583"><net_src comp="577" pin="1"/><net_sink comp="386" pin=1"/></net>

<net id="587"><net_src comp="128" pin="1"/><net_sink comp="584" pin=0"/></net>

<net id="588"><net_src comp="584" pin="1"/><net_sink comp="342" pin=0"/></net>

<net id="589"><net_src comp="584" pin="1"/><net_sink comp="353" pin=1"/></net>

<net id="593"><net_src comp="132" pin="1"/><net_sink comp="590" pin=0"/></net>

<net id="594"><net_src comp="590" pin="1"/><net_sink comp="346" pin=0"/></net>

<net id="595"><net_src comp="590" pin="1"/><net_sink comp="349" pin=1"/></net>

<net id="599"><net_src comp="136" pin="1"/><net_sink comp="596" pin=0"/></net>

<net id="600"><net_src comp="596" pin="1"/><net_sink comp="250" pin=0"/></net>

<net id="601"><net_src comp="596" pin="1"/><net_sink comp="289" pin=1"/></net>

<net id="602"><net_src comp="596" pin="1"/><net_sink comp="396" pin=0"/></net>

<net id="606"><net_src comp="250" pin="1"/><net_sink comp="603" pin=0"/></net>

<net id="607"><net_src comp="603" pin="1"/><net_sink comp="349" pin=0"/></net>

<net id="608"><net_src comp="603" pin="1"/><net_sink comp="467" pin=0"/></net>

<net id="612"><net_src comp="253" pin="2"/><net_sink comp="609" pin=0"/></net>

<net id="616"><net_src comp="259" pin="2"/><net_sink comp="613" pin=0"/></net>

<net id="617"><net_src comp="613" pin="1"/><net_sink comp="232" pin=2"/></net>

<net id="621"><net_src comp="196" pin="3"/><net_sink comp="618" pin=0"/></net>

<net id="622"><net_src comp="618" pin="1"/><net_sink comp="202" pin=0"/></net>

<net id="623"><net_src comp="618" pin="1"/><net_sink comp="202" pin=2"/></net>

<net id="627"><net_src comp="271" pin="2"/><net_sink comp="624" pin=0"/></net>

<net id="628"><net_src comp="624" pin="1"/><net_sink comp="379" pin=0"/></net>

<net id="632"><net_src comp="208" pin="3"/><net_sink comp="629" pin=0"/></net>

<net id="633"><net_src comp="629" pin="1"/><net_sink comp="214" pin=0"/></net>

<net id="634"><net_src comp="629" pin="1"/><net_sink comp="214" pin=2"/></net>

<net id="641"><net_src comp="294" pin="2"/><net_sink comp="638" pin=0"/></net>

<net id="645"><net_src comp="300" pin="2"/><net_sink comp="642" pin=0"/></net>

<net id="646"><net_src comp="642" pin="1"/><net_sink comp="166" pin=12"/></net>

<net id="650"><net_src comp="318" pin="3"/><net_sink comp="647" pin=0"/></net>

<net id="651"><net_src comp="647" pin="1"/><net_sink comp="243" pin=2"/></net>

<net id="655"><net_src comp="346" pin="1"/><net_sink comp="652" pin=0"/></net>

<net id="656"><net_src comp="652" pin="1"/><net_sink comp="490" pin=0"/></net>

<net id="660"><net_src comp="457" pin="2"/><net_sink comp="657" pin=0"/></net>

<net id="661"><net_src comp="657" pin="1"/><net_sink comp="493" pin=1"/></net>

<net id="665"><net_src comp="484" pin="2"/><net_sink comp="662" pin=0"/></net>

<net id="666"><net_src comp="662" pin="1"/><net_sink comp="498" pin=0"/></net>

<net id="670"><net_src comp="543" pin="3"/><net_sink comp="667" pin=0"/></net>

<net id="671"><net_src comp="667" pin="1"/><net_sink comp="166" pin=8"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: sout_V_data_V | {5 }
	Port: sout_V_keep_V | {5 }
	Port: sout_V_strb_V | {5 }
	Port: sout_V_user_V | {5 }
	Port: sout_V_last_V | {5 }
	Port: sout_V_id_V | {5 }
	Port: sout_V_dest_V | {5 }
 - Input state : 
	Port: hw_conv : sin_V_data_V | {2 }
	Port: hw_conv : sin_V_keep_V | {2 }
	Port: hw_conv : sin_V_strb_V | {2 }
	Port: hw_conv : sin_V_user_V | {2 }
	Port: hw_conv : sin_V_last_V | {2 }
	Port: hw_conv : sin_V_id_V | {2 }
	Port: hw_conv : sin_V_dest_V | {2 }
  - Chain level:
	State 1
	State 2
		exitcond1 : 1
		i_1 : 1
		tmp_1 : 1
		lbuf_0_addr : 2
		kbuf_0_2 : 3
		tmp_5 : 1
		lbuf_1_addr : 2
		kbuf_1_2 : 3
		tmp : 1
		StgValue_48 : 2
		StgValue_51 : 1
		tmp_3 : 1
		StgValue_54 : 2
		tmp_last_V : 1
		next_urem : 1
		tmp_8 : 2
		idx_urem : 3
	State 3
		StgValue_68 : 1
		StgValue_69 : 1
		StgValue_70 : 1
		StgValue_71 : 1
		StgValue_76 : 1
		kbuf_1_2_1 : 1
		StgValue_79 : 1
		StgValue_80 : 2
		StgValue_81 : 1
		tmp_16_cast : 1
		tmp_16_0_1_cast : 1
		tmp_16_0_2_cast : 1
		tmp_16_1_cast : 1
		tmp1 : 2
		tmp1_cast : 3
		tmp2 : 2
		tmp2_cast : 3
		result_2_1 : 4
		result_2_1_cast : 5
		p_shl : 1
		p_shl_cast : 2
		result_2_1_1 : 6
		tmp_16_1_2_cast : 2
		tmp_16_2_2_cast : 1
		tmp7 : 3
		tmp7_cast : 4
		tmp6 : 5
	State 4
		tmp5 : 1
		result_2_2_2 : 2
		tmp_4 : 3
		icmp : 4
		p_result : 5
		tmp_6 : 6
		tmp_7 : 6
		tmp_V : 7
		StgValue_112 : 8
	State 5
		empty_8 : 1
	State 6


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------|---------|---------|
| Operation|     Functional Unit    |    FF   |   LUT   |
|----------|------------------------|---------|---------|
|          |       i_1_fu_259       |    0    |    26   |
|          |    next_urem_fu_306    |    0    |    26   |
|          |       tmp1_fu_415      |    0    |    15   |
|          |       tmp2_fu_425      |    0    |    15   |
|    add   |    result_2_1_fu_435   |    0    |    15   |
|          |       tmp7_fu_474      |    0    |    15   |
|          |       tmp6_fu_484      |    0    |    15   |
|          |       tmp5_fu_493      |    0    |    12   |
|          |   result_2_2_2_fu_501  |    0    |    12   |
|----------|------------------------|---------|---------|
|          |    exitcond1_fu_253    |    0    |    18   |
|          |      tmp_5_fu_271      |    0    |    18   |
|   icmp   |      tmp_3_fu_294      |    0    |    18   |
|          |    tmp_last_V_fu_300   |    0    |    18   |
|          |      tmp_8_fu_312      |    0    |    18   |
|          |       icmp_fu_517      |    0    |    9    |
|----------|------------------------|---------|---------|
|          |     idx_urem_fu_318    |    0    |    19   |
|  select  |    kbuf_1_2_1_fu_379   |    0    |    8    |
|          |     p_result_fu_523    |    0    |    12   |
|          |      tmp_V_fu_543      |    0    |    8    |
|----------|------------------------|---------|---------|
|    sub   |   result_2_1_1_fu_457  |    0    |    13   |
|----------|------------------------|---------|---------|
|   read   |   empty_7_read_fu_148  |    0    |    0    |
|----------|------------------------|---------|---------|
|   write  |    grp_write_fu_166    |    0    |    0    |
|----------|------------------------|---------|---------|
|          |      tmp_1_fu_265      |    0    |    0    |
|          |   tmp_16_cast_fu_399   |    0    |    0    |
|          | tmp_16_0_1_cast_fu_403 |    0    |    0    |
|          | tmp_16_0_2_cast_fu_407 |    0    |    0    |
|          |  tmp_16_1_cast_fu_411  |    0    |    0    |
|          |    tmp1_cast_fu_421    |    0    |    0    |
|          |    tmp2_cast_fu_431    |    0    |    0    |
|   zext   | result_2_1_cast_fu_441 |    0    |    0    |
|          |    p_shl_cast_fu_453   |    0    |    0    |
|          | tmp_16_1_2_cast_fu_463 |    0    |    0    |
|          | tmp_16_2_1_cast_fu_467 |    0    |    0    |
|          | tmp_16_2_2_cast_fu_470 |    0    |    0    |
|          |    tmp7_cast_fu_480    |    0    |    0    |
|          |  tmp_16_2_cast_fu_490  |    0    |    0    |
|          |    tmp6_cast_fu_498    |    0    |    0    |
|----------|------------------------|---------|---------|
| bitselect|       tmp_fu_277       |    0    |    0    |
|          |      tmp_6_fu_531      |    0    |    0    |
|----------|------------------------|---------|---------|
|extractvalue|   tmp_data_V_1_fu_285  |    0    |    0    |
|----------|------------------------|---------|---------|
|bitconcatenate|      p_shl_fu_445      |    0    |    0    |
|----------|------------------------|---------|---------|
|partselect|      tmp_4_fu_507      |    0    |    0    |
|----------|------------------------|---------|---------|
|   trunc  |      tmp_7_fu_539      |    0    |    0    |
|----------|------------------------|---------|---------|
|   Total  |                        |    0    |   310   |
|----------|------------------------|---------|---------|

Memories:
+------+--------+--------+--------+
|      |  BRAM  |   FF   |   LUT  |
+------+--------+--------+--------+
|lbuf_0|    1   |    0   |    0   |
|lbuf_1|    1   |    0   |    0   |
+------+--------+--------+--------+
| Total|    2   |    0   |    0   |
+------+--------+--------+--------+

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|   exitcond1_reg_609   |    1   |
|      i_1_reg_613      |   19   |
|       i_reg_228       |   19   |
|    idx_urem_reg_647   |   19   |
|    kbuf_0_0_reg_552   |    8   |
|    kbuf_0_1_reg_558   |    8   |
|    kbuf_1_0_reg_571   |    8   |
|   kbuf_1_0_s_reg_565  |    8   |
|    kbuf_1_1_reg_577   |    8   |
|kbuf_2_0_load_6_reg_652|    8   |
|    kbuf_2_0_reg_590   |    8   |
|   kbuf_2_0_s_reg_584  |    8   |
|   kbuf_2_1_1_reg_603  |    8   |
|    kbuf_2_1_reg_596   |    8   |
|  lbuf_0_addr_reg_618  |    9   |
|  lbuf_1_addr_reg_629  |    9   |
|    phi_urem_reg_239   |   19   |
|  result_2_1_1_reg_657 |   12   |
|      tmp6_reg_662     |   10   |
|     tmp_3_reg_638     |    1   |
|     tmp_5_reg_624     |    1   |
|     tmp_V_reg_667     |    8   |
|   tmp_last_V_reg_642  |    1   |
+-----------------------+--------+
|         Total         |   208  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
|  grp_write_fu_166 |  p8  |   2  |   8  |   16   ||    9    |
| grp_access_fu_202 |  p0  |   2  |   9  |   18   ||    9    |
| grp_access_fu_214 |  p0  |   2  |   9  |   18   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   52   ||  5.307  ||    27   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |  BRAM  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    -   |    -   |    0   |   310  |
|   Memory  |    2   |    -   |    0   |    0   |
|Multiplexer|    -   |    5   |    -   |   27   |
|  Register |    -   |    -   |   208  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    2   |    5   |   208  |   337  |
+-----------+--------+--------+--------+--------+
