# RISC-V-TL-Verilog-Workshop
Implementation of a basic RISC-V processor using TL-Verilog, developed during the RISC-V &amp; TL-Verilog workshop. Includes instruction fetch, decode, execute, memory, and write-back pipeline stages with example programs, simulation results, and documentation.
