<stg><name>conv2_Pipeline_RELU</name>


<trans_list>

<trans id="130" from="1" to="2">
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>
</trans>
</trans_list>



<state_list>

<state id="1" st_id="2">

<operation id="5" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="19" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:0 %phi_urem = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_urem"/></StgValue>
</operation>

<operation id="6" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="20" bw="17" op_0_bw="32">
<![CDATA[
newFuncRoot:1 %phi_mul = alloca i32 1

]]></Node>
<StgValue><ssdm name="phi_mul"/></StgValue>
</operation>

<operation id="7" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="21" bw="8" op_0_bw="32">
<![CDATA[
newFuncRoot:2 %bw = alloca i32 1

]]></Node>
<StgValue><ssdm name="bw"/></StgValue>
</operation>

<operation id="8" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="22" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:3 %sext_ln111_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln111

]]></Node>
<StgValue><ssdm name="sext_ln111_read"/></StgValue>
</operation>

<operation id="9" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="23" bw="30" op_0_bw="30" op_1_bw="30">
<![CDATA[
newFuncRoot:4 %sext_ln108_read = read i30 @_ssdm_op_Read.ap_auto.i30, i30 %sext_ln108

]]></Node>
<StgValue><ssdm name="sext_ln108_read"/></StgValue>
</operation>

<operation id="10" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="24" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:5 %add_ln111_3_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %add_ln111_3

]]></Node>
<StgValue><ssdm name="add_ln111_3_read"/></StgValue>
</operation>

<operation id="11" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="25" bw="31" op_0_bw="30">
<![CDATA[
newFuncRoot:6 %sext_ln111_cast = sext i30 %sext_ln111_read

]]></Node>
<StgValue><ssdm name="sext_ln111_cast"/></StgValue>
</operation>

<operation id="12" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="26" bw="32" op_0_bw="30">
<![CDATA[
newFuncRoot:7 %sext_ln108_cast = sext i30 %sext_ln108_read

]]></Node>
<StgValue><ssdm name="sext_ln108_cast"/></StgValue>
</operation>

<operation id="13" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="27" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:8 %store_ln0 = store i8 0, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="14" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="28" bw="0" op_0_bw="17" op_1_bw="17">
<![CDATA[
newFuncRoot:9 %store_ln0 = store i17 0, i17 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="15" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="29" bw="0" op_0_bw="8" op_1_bw="8">
<![CDATA[
newFuncRoot:10 %store_ln0 = store i8 0, i8 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln0"/></StgValue>
</operation>

<operation id="16" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="30" bw="0" op_0_bw="0">
<![CDATA[
newFuncRoot:11 %br_ln0 = br void %for.body8.0.i

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="17" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="32" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.0.i:0 %bw_3 = load i8 %bw

]]></Node>
<StgValue><ssdm name="bw_3"/></StgValue>
</operation>

<operation id="18" st_id="1" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="33" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i:1 %icmp_ln108 = icmp_eq  i8 %bw_3, i8 255

]]></Node>
<StgValue><ssdm name="icmp_ln108"/></StgValue>
</operation>

<operation id="19" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="34" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i:2 %add_ln108 = add i8 %bw_3, i8 1

]]></Node>
<StgValue><ssdm name="add_ln108"/></StgValue>
</operation>

<operation id="20" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="35" bw="0" op_0_bw="1" op_1_bw="0" op_2_bw="0">
<![CDATA[
for.body8.0.i:3 %br_ln108 = br i1 %icmp_ln108, void %for.body8.0.i.split, void %for.end.0.i.exitStub

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>

<operation id="21" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="37" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
for.body8.0.i.split:0 %phi_urem_load_1 = load i8 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load_1"/></StgValue>
</operation>

<operation id="22" st_id="1" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="42" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
for.body8.0.i.split:5 %add_ln111_2 = add i8 %add_ln111_3_read, i8 %phi_urem_load_1

]]></Node>
<StgValue><ssdm name="add_ln111_2"/></StgValue>
</operation>

<operation id="23" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="43" bw="64" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:6 %zext_ln111 = zext i8 %add_ln111_2

]]></Node>
<StgValue><ssdm name="zext_ln111"/></StgValue>
</operation>

<operation id="24" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="44" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:7 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_4, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555"/></StgValue>
</operation>

<operation id="25" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="45" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_3, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556"/></StgValue>
</operation>

<operation id="26" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="46" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:9 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_2, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557"/></StgValue>
</operation>

<operation id="27" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="47" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:10 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_1, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558"/></StgValue>
</operation>

<operation id="28" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="48" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:11 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559 = getelementptr i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559"/></StgValue>
</operation>

<operation id="29" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="49" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:12 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_9, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30"/></StgValue>
</operation>

<operation id="30" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="50" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:13 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_8, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31"/></StgValue>
</operation>

<operation id="31" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="51" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:14 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_7, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32"/></StgValue>
</operation>

<operation id="32" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="52" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:15 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_6, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33"/></StgValue>
</operation>

<operation id="33" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="53" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:16 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_5, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34"/></StgValue>
</operation>

<operation id="34" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="54" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:17 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_4, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35"/></StgValue>
</operation>

<operation id="35" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="55" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:18 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_3, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36"/></StgValue>
</operation>

<operation id="36" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="56" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:19 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_2, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37"/></StgValue>
</operation>

<operation id="37" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="57" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:20 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38 = getelementptr i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_1, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38"/></StgValue>
</operation>

<operation id="38" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="58" bw="8" op_0_bw="32" op_1_bw="64" op_2_bw="64">
<![CDATA[
for.body8.0.i.split:21 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39 = getelementptr i32 %conv2_mulmulmulmulap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255, i64 0, i64 %zext_ln111

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39"/></StgValue>
</operation>

<operation id="39" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:24 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40"/></StgValue>
</operation>

<operation id="40" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:25 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41"/></StgValue>
</operation>

<operation id="41" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:26 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42"/></StgValue>
</operation>

<operation id="42" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:27 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43"/></StgValue>
</operation>

<operation id="43" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:28 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44"/></StgValue>
</operation>

<operation id="44" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:29 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45"/></StgValue>
</operation>

<operation id="45" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:30 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46"/></StgValue>
</operation>

<operation id="46" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:31 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47"/></StgValue>
</operation>

<operation id="47" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48"/></StgValue>
</operation>

<operation id="48" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:33 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49"/></StgValue>
</operation>

<operation id="49" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:34 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560"/></StgValue>
</operation>

<operation id="50" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:35 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561"/></StgValue>
</operation>

<operation id="51" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:36 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562"/></StgValue>
</operation>

<operation id="52" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:37 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563"/></StgValue>
</operation>

<operation id="53" st_id="1" stage="2" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:38 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564"/></StgValue>
</operation>

<operation id="121" st_id="1" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="icmp_ln108" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="139" bw="0">
<![CDATA[
for.end.0.i.exitStub:0 %ret_ln0 = ret

]]></Node>
<StgValue><ssdm name="ret_ln0"/></StgValue>
</operation>
</state>

<state id="2" st_id="3">

<operation id="54" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="38" bw="17" op_0_bw="17" op_1_bw="0">
<![CDATA[
for.body8.0.i.split:1 %phi_mul_load = load i17 %phi_mul

]]></Node>
<StgValue><ssdm name="phi_mul_load"/></StgValue>
</operation>

<operation id="55" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="39" bw="0" op_0_bw="0" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="0">
<![CDATA[
for.body8.0.i.split:2 %specpipeline_ln109 = specpipeline void @_ssdm_op_SpecPipeline, i32 2, i32 0, i32 0, i32 0, void @empty_2

]]></Node>
<StgValue><ssdm name="specpipeline_ln109"/></StgValue>
</operation>

<operation id="56" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="40" bw="0" op_0_bw="0" op_1_bw="64" op_2_bw="64" op_3_bw="64">
<![CDATA[
for.body8.0.i.split:3 %speclooptripcount_ln108 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 255, i64 255, i64 255

]]></Node>
<StgValue><ssdm name="speclooptripcount_ln108"/></StgValue>
</operation>

<operation id="57" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="41" bw="0" op_0_bw="0" op_1_bw="0">
<![CDATA[
for.body8.0.i.split:4 %specloopname_ln108 = specloopname void @_ssdm_op_SpecLoopName, void @empty_5

]]></Node>
<StgValue><ssdm name="specloopname_ln108"/></StgValue>
</operation>

<operation id="58" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="59" bw="17" op_0_bw="17" op_1_bw="17">
<![CDATA[
for.body8.0.i.split:22 %add_ln108_3 = add i17 %phi_mul_load, i17 482

]]></Node>
<StgValue><ssdm name="add_ln108_3"/></StgValue>
</operation>

<operation id="59" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="60" bw="4" op_0_bw="4" op_1_bw="17" op_2_bw="32" op_3_bw="32">
<![CDATA[
for.body8.0.i.split:23 %trunc_ln = partselect i4 @_ssdm_op_PartSelect.i4.i17.i32.i32, i17 %phi_mul_load, i32 13, i32 16

]]></Node>
<StgValue><ssdm name="trunc_ln"/></StgValue>
</operation>

<operation id="60" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="61" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:24 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40"/></StgValue>
</operation>

<operation id="61" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="62" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:25 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41"/></StgValue>
</operation>

<operation id="62" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="63" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:26 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42"/></StgValue>
</operation>

<operation id="63" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="64" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:27 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43"/></StgValue>
</operation>

<operation id="64" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="65" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:28 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44"/></StgValue>
</operation>

<operation id="65" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="66" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:29 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45"/></StgValue>
</operation>

<operation id="66" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="67" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:30 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46"/></StgValue>
</operation>

<operation id="67" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="68" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:31 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47"/></StgValue>
</operation>

<operation id="68" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="69" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48"/></StgValue>
</operation>

<operation id="69" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="70" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:33 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49 = load i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33

]]></Node>
<StgValue><ssdm name="conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49"/></StgValue>
</operation>

<operation id="70" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="71" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:34 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560"/></StgValue>
</operation>

<operation id="71" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="72" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:35 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561"/></StgValue>
</operation>

<operation id="72" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="73" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:36 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562"/></StgValue>
</operation>

<operation id="73" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="74" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:37 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563"/></StgValue>
</operation>

<operation id="74" st_id="2" stage="1" lat="2">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="75" bw="32" op_0_bw="8">
<![CDATA[
for.body8.0.i.split:38 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564 = load i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559

]]></Node>
<StgValue><ssdm name="p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564"/></StgValue>
</operation>

<operation id="75" st_id="2" stage="1" lat="1">
<core>Multiplexer</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="76" bw="32" op_0_bw="32" op_1_bw="32" op_2_bw="32" op_3_bw="32" op_4_bw="32" op_5_bw="32" op_6_bw="32" op_7_bw="32" op_8_bw="32" op_9_bw="32" op_10_bw="32" op_11_bw="32" op_12_bw="32" op_13_bw="32" op_14_bw="32" op_15_bw="32" op_16_bw="4">
<![CDATA[
for.body8.0.i.split:39 %tmp = mux i32 @_ssdm_op_Mux.ap_auto.15i32.i4, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_40, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_41, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_42, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_43, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_44, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_45, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_46, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_47, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_48, i32 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_49, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_560, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_561, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_562, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_563, i32 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_564, i4 %trunc_ln

]]></Node>
<StgValue><ssdm name="tmp"/></StgValue>
</operation>

<operation id="76" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="77" bw="31" op_0_bw="32">
<![CDATA[
for.body8.0.i.split:40 %trunc_ln111 = trunc i32 %tmp

]]></Node>
<StgValue><ssdm name="trunc_ln111"/></StgValue>
</operation>

<operation id="77" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="78" bw="32" op_0_bw="32" op_1_bw="32">
<![CDATA[
for.body8.0.i.split:41 %add_ln111 = add i32 %tmp, i32 %sext_ln108_cast

]]></Node>
<StgValue><ssdm name="add_ln111"/></StgValue>
</operation>

<operation id="78" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="79" bw="31" op_0_bw="31" op_1_bw="31">
<![CDATA[
for.body8.0.i.split:42 %add_ln113 = add i31 %trunc_ln111, i31 %sext_ln111_cast

]]></Node>
<StgValue><ssdm name="add_ln113"/></StgValue>
</operation>

<operation id="79" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="80" bw="1" op_0_bw="1" op_1_bw="32" op_2_bw="32">
<![CDATA[
for.body8.0.i.split:43 %tmp_107 = bitselect i1 @_ssdm_op_BitSelect.i1.i32.i32, i32 %add_ln111, i32 31

]]></Node>
<StgValue><ssdm name="tmp_107"/></StgValue>
</operation>

<operation id="80" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="81" bw="31" op_0_bw="1" op_1_bw="31" op_2_bw="31">
<![CDATA[
for.body8.0.i.split:44 %select_ln113 = select i1 %tmp_107, i31 0, i31 %add_ln113

]]></Node>
<StgValue><ssdm name="select_ln113"/></StgValue>
</operation>

<operation id="81" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="82" bw="32" op_0_bw="31">
<![CDATA[
for.body8.0.i.split:45 %select_ln113_cast = zext i31 %select_ln113

]]></Node>
<StgValue><ssdm name="select_ln113_cast"/></StgValue>
</operation>

<operation id="82" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="83" bw="0" op_0_bw="4" op_1_bw="0" op_2_bw="4" op_3_bw="0" op_4_bw="4" op_5_bw="0" op_6_bw="4" op_7_bw="0" op_8_bw="4" op_9_bw="0" op_10_bw="4" op_11_bw="0" op_12_bw="4" op_13_bw="0" op_14_bw="4" op_15_bw="0" op_16_bw="4" op_17_bw="0" op_18_bw="4" op_19_bw="0" op_20_bw="4" op_21_bw="0" op_22_bw="4" op_23_bw="0" op_24_bw="4" op_25_bw="0" op_26_bw="4" op_27_bw="0" op_28_bw="4" op_29_bw="0">
<![CDATA[
for.body8.0.i.split:46 %switch_ln108 = switch i4 %trunc_ln, void %V32.i.i.i46.0.i.case.14, i4 0, void %V32.i.i.i46.0.i.case.0, i4 1, void %V32.i.i.i46.0.i.case.1, i4 2, void %V32.i.i.i46.0.i.case.2, i4 3, void %V32.i.i.i46.0.i.case.3, i4 4, void %V32.i.i.i46.0.i.case.4, i4 5, void %V32.i.i.i46.0.i.case.5, i4 6, void %V32.i.i.i46.0.i.case.6, i4 7, void %V32.i.i.i46.0.i.case.7, i4 8, void %V32.i.i.i46.0.i.case.8, i4 9, void %V32.i.i.i46.0.i.case.9, i4 10, void %V32.i.i.i46.0.i.case.10, i4 11, void %V32.i.i.i46.0.i.case.11, i4 12, void %V32.i.i.i46.0.i.case.12, i4 13, void %V32.i.i.i46.0.i.case.13

]]></Node>
<StgValue><ssdm name="switch_ln108"/></StgValue>
</operation>

<operation id="83" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="85" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.13:0 %store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_558

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="84" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-3"/>
</and_exp></or_exp>
</condition>

<Node id="86" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.13:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="85" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="88" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.12:0 %store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_557

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="86" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-4"/>
</and_exp></or_exp>
</condition>

<Node id="89" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.12:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="87" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="91" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.11:0 %store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_556

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="88" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-5"/>
</and_exp></or_exp>
</condition>

<Node id="92" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.11:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="89" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="94" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.10:0 %store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_555

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="90" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-6"/>
</and_exp></or_exp>
</condition>

<Node id="95" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.10:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="91" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="97" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.9:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_33

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="92" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-7"/>
</and_exp></or_exp>
</condition>

<Node id="98" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.9:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="93" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="100" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.8:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_32

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="94" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-8"/>
</and_exp></or_exp>
</condition>

<Node id="101" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.8:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="95" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="103" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.7:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_31

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="96" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="7"/>
</and_exp></or_exp>
</condition>

<Node id="104" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.7:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="97" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="106" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.6:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_39

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="98" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="6"/>
</and_exp></or_exp>
</condition>

<Node id="107" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.6:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="99" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="109" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.5:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_38

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="100" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="5"/>
</and_exp></or_exp>
</condition>

<Node id="110" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.5:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="101" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="112" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.4:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_37

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="102" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="4"/>
</and_exp></or_exp>
</condition>

<Node id="113" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.4:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="103" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="115" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.3:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_36

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="104" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="3"/>
</and_exp></or_exp>
</condition>

<Node id="116" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.3:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="105" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="118" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.2:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_35

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="106" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="2"/>
</and_exp></or_exp>
</condition>

<Node id="119" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.2:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="107" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="121" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.1:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_34

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="108" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="1"/>
</and_exp></or_exp>
</condition>

<Node id="122" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.1:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="109" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="124" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.0:0 %store_ln113 = store i32 %select_ln113_cast, i8 %conv2_ap_fixed_255_255_ap_fixed_64_1_1_ap_fixed_ap_fixed_255_30

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="110" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="0"/>
</and_exp></or_exp>
</condition>

<Node id="125" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.0:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="111" st_id="2" stage="1" lat="1">
<core>RAM</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="127" bw="0" op_0_bw="32" op_1_bw="8" op_2_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.14:0 %store_ln113 = store i32 %select_ln113_cast, i8 %p_ZZ5conv2PA255_A255_8ap_fixedILi32ELi3EL9ap_q_mode5EL9ap_o_mode3ELi0EEPA64_A1_A1_559

]]></Node>
<StgValue><ssdm name="store_ln113"/></StgValue>
</operation>

<operation id="112" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp><literal name="trunc_ln" val="-1"/>
</and_exp><and_exp><literal name="trunc_ln" val="-2"/>
</and_exp></or_exp>
</condition>

<Node id="128" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.case.14:1 %br_ln0 = br void %V32.i.i.i46.0.i.exit

]]></Node>
<StgValue><ssdm name="br_ln0"/></StgValue>
</operation>

<operation id="113" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="130" bw="8" op_0_bw="8" op_1_bw="0">
<![CDATA[
V32.i.i.i46.0.i.exit:0 %phi_urem_load = load i8 %phi_urem

]]></Node>
<StgValue><ssdm name="phi_urem_load"/></StgValue>
</operation>

<operation id="114" st_id="2" stage="1" lat="1">
<core>Adder</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="131" bw="8" op_0_bw="8" op_1_bw="8">
<![CDATA[
V32.i.i.i46.0.i.exit:1 %add_ln108_4 = add i8 %phi_urem_load, i8 1

]]></Node>
<StgValue><ssdm name="add_ln108_4"/></StgValue>
</operation>

<operation id="115" st_id="2" stage="1" lat="1">
<core>Cmp</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="132" bw="1" op_0_bw="8" op_1_bw="8">
<![CDATA[
V32.i.i.i46.0.i.exit:2 %icmp_ln108_2 = icmp_ult  i8 %add_ln108_4, i8 17

]]></Node>
<StgValue><ssdm name="icmp_ln108_2"/></StgValue>
</operation>

<operation id="116" st_id="2" stage="1" lat="1">
<core>Sel</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="133" bw="8" op_0_bw="1" op_1_bw="8" op_2_bw="8">
<![CDATA[
V32.i.i.i46.0.i.exit:3 %select_ln108 = select i1 %icmp_ln108_2, i8 %add_ln108_4, i8 0

]]></Node>
<StgValue><ssdm name="select_ln108"/></StgValue>
</operation>

<operation id="117" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="134" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i.i46.0.i.exit:4 %store_ln108 = store i8 %add_ln108, i8 %bw

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="118" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="135" bw="0" op_0_bw="17" op_1_bw="17" op_2_bw="0" op_3_bw="0">
<![CDATA[
V32.i.i.i46.0.i.exit:5 %store_ln108 = store i17 %add_ln108_3, i17 %phi_mul

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="119" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="136" bw="0" op_0_bw="8" op_1_bw="8" op_2_bw="0" op_3_bw="0" op_4_bw="0">
<![CDATA[
V32.i.i.i46.0.i.exit:6 %store_ln108 = store i8 %select_ln108, i8 %phi_urem

]]></Node>
<StgValue><ssdm name="store_ln108"/></StgValue>
</operation>

<operation id="120" st_id="2" stage="1" lat="1">
<core>NULL</core>
<MemPortIdVec></MemPortIdVec>
<condition id="-1">
<or_exp><and_exp></and_exp></or_exp>
</condition>

<Node id="137" bw="0" op_0_bw="0">
<![CDATA[
V32.i.i.i46.0.i.exit:7 %br_ln108 = br void %for.body8.0.i

]]></Node>
<StgValue><ssdm name="br_ln108"/></StgValue>
</operation>
</state>
</state_list>


<ports>
</ports>


<dataflows>
</dataflows>


</stg>
