Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Sun Nov  3 21:46:25 2024
| Host         : RGWIN running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  67          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (67)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (483)
5. checking no_input_delay (1)
6. checking no_output_delay (14)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (67)
-------------------------
 There are 59 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[1]/Q (HIGH)

 There are 8 register/latch pins with no clock driven by root clock pin: clk_wiz_0_inst/num_reg[21]/Q (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (483)
--------------------------------------------------
 There are 483 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (1)
------------------------------
 There is 1 input port with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (14)
--------------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.602        0.000                      0                   22        0.137        0.000                      0                   22        4.500        0.000                       0                    23  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         5.602        0.000                      0                   22        0.137        0.000                      0                   22        4.500        0.000                       0                    23  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        5.602ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.137ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.602ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.342ns  (logic 2.062ns (47.491%)  route 2.280ns (52.509%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.986 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.987    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.104 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.427 r  clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.427    clk_wiz_0_inst/num_reg[20]_i_1_n_6
    SLICE_X34Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    clk_wiz_0_inst/clk
    SLICE_X34Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.427    
  -------------------------------------------------------------------
                         slack                                  5.602    

Slack (MET) :             5.706ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.238ns  (logic 1.958ns (46.203%)  route 2.280ns (53.797%))
  Logic Levels:           7  (BUFG=1 CARRY4=6)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.986 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.987    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     9.104 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     9.104    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.323 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.323    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    clk_wiz_0_inst/clk
    SLICE_X34Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y51         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.323    
  -------------------------------------------------------------------
                         slack                                  5.706    

Slack (MET) :             5.719ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.225ns  (logic 1.945ns (46.037%)  route 2.280ns (53.963%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.986 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.987    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.310 r  clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.310    clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    clk_wiz_0_inst/clk
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.310    
  -------------------------------------------------------------------
                         slack                                  5.719    

Slack (MET) :             5.727ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.217ns  (logic 1.937ns (45.935%)  route 2.280ns (54.065%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.986 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.987    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.302 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.302    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    clk_wiz_0_inst/clk
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.302    
  -------------------------------------------------------------------
                         slack                                  5.727    

Slack (MET) :             5.803ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.141ns  (logic 1.861ns (44.942%)  route 2.280ns (55.058%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.986 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.987    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.226 r  clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.226    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    clk_wiz_0_inst/clk
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.226    
  -------------------------------------------------------------------
                         slack                                  5.803    

Slack (MET) :             5.823ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.121ns  (logic 1.841ns (44.675%)  route 2.280ns (55.325%))
  Logic Levels:           6  (BUFG=1 CARRY4=5)
  Clock Path Skew:        -0.130ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.776ns = ( 14.776 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.180ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.986 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     8.987    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.206 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.206    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.435    14.776    clk_wiz_0_inst/clk
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism              0.180    14.956    
                         clock uncertainty           -0.035    14.920    
    SLICE_X34Y50         FDRE (Setup_fdre_C_D)        0.109    15.029    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         15.029    
                         arrival time                          -9.206    
  -------------------------------------------------------------------
                         slack                                  5.823    

Slack (MET) :             5.942ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.107ns  (logic 1.828ns (44.508%)  route 2.279ns (55.492%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     9.192 r  clk_wiz_0_inst/num_reg[12]_i_1/O[1]
                         net (fo=1, routed)           0.000     9.192    clk_wiz_0_inst/num_reg[12]_i_1_n_6
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[13]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.135    clk_wiz_0_inst/num_reg[13]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.192    
  -------------------------------------------------------------------
                         slack                                  5.942    

Slack (MET) :             5.950ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.099ns  (logic 1.820ns (44.399%)  route 2.279ns (55.601%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     9.184 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     9.184    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.135    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.184    
  -------------------------------------------------------------------
                         slack                                  5.950    

Slack (MET) :             6.026ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.023ns  (logic 1.744ns (43.349%)  route 2.279ns (56.651%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     9.108 r  clk_wiz_0_inst/num_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     9.108    clk_wiz_0_inst/num_reg[12]_i_1_n_5
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[14]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.135    clk_wiz_0_inst/num_reg[14]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.108    
  -------------------------------------------------------------------
                         slack                                  6.026    

Slack (MET) :             6.046ns  (required time - arrival time)
  Source:                 clk_wiz_0_inst/num_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        4.003ns  (logic 1.724ns (43.066%)  route 2.279ns (56.934%))
  Logic Levels:           5  (BUFG=1 CARRY4=4)
  Clock Path Skew:        -0.024ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.786ns = ( 14.786 - 10.000 ) 
    Source Clock Delay      (SCD):    5.085ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.564     5.085    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.518     5.603 r  clk_wiz_0_inst/num_reg[1]/Q
                         net (fo=1, routed)           0.556     6.159    clk_wiz_0_inst/out[0]
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     6.255 r  clk_wiz_0_inst/out[0]_BUFG_inst/O
                         net (fo=87, routed)          1.723     7.978    clk_wiz_0_inst/out_BUFG[0]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.657     8.635 r  clk_wiz_0_inst/num_reg[0]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.635    clk_wiz_0_inst/num_reg[0]_i_1_n_0
    SLICE_X34Y47         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.752 r  clk_wiz_0_inst/num_reg[4]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.752    clk_wiz_0_inst/num_reg[4]_i_1_n_0
    SLICE_X34Y48         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.117     8.869 r  clk_wiz_0_inst/num_reg[8]_i_1/CO[3]
                         net (fo=1, routed)           0.000     8.869    clk_wiz_0_inst/num_reg[8]_i_1_n_0
    SLICE_X34Y49         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     9.088 r  clk_wiz_0_inst/num_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     9.088    clk_wiz_0_inst/num_reg[12]_i_1_n_7
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          1.445    14.786    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[12]/C
                         clock pessimism              0.275    15.061    
                         clock uncertainty           -0.035    15.026    
    SLICE_X34Y49         FDRE (Setup_fdre_C_D)        0.109    15.135    clk_wiz_0_inst/num_reg[12]
  -------------------------------------------------------------------
                         required time                         15.135    
                         arrival time                          -9.088    
  -------------------------------------------------------------------
                         slack                                  6.046    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.137ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.538ns  (logic 0.371ns (68.936%)  route 0.167ns (31.064%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.166     1.777    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.931 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     1.984 r  clk_wiz_0_inst/num_reg[16]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.984    clk_wiz_0_inst/num_reg[16]_i_1_n_7
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.957    clk_wiz_0_inst/clk
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[16]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_wiz_0_inst/num_reg[16]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.984    
  -------------------------------------------------------------------
                         slack                                  0.137    

Slack (MET) :             0.150ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.551ns  (logic 0.384ns (69.669%)  route 0.167ns (30.331%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.166     1.777    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.931 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.066     1.997 r  clk_wiz_0_inst/num_reg[16]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.997    clk_wiz_0_inst/num_reg[16]_i_1_n_5
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.957    clk_wiz_0_inst/clk
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[18]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_wiz_0_inst/num_reg[18]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           1.997    
  -------------------------------------------------------------------
                         slack                                  0.150    

Slack (MET) :             0.173ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.574ns  (logic 0.407ns (70.884%)  route 0.167ns (29.116%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.166     1.777    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.931 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.020 r  clk_wiz_0_inst/num_reg[16]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.020    clk_wiz_0_inst/num_reg[16]_i_1_n_6
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.957    clk_wiz_0_inst/clk
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[17]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_wiz_0_inst/num_reg[17]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.020    
  -------------------------------------------------------------------
                         slack                                  0.173    

Slack (MET) :             0.175ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.576ns  (logic 0.409ns (70.985%)  route 0.167ns (29.015%))
  Logic Levels:           2  (CARRY4=2)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.166     1.777    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.931 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.091     2.022 r  clk_wiz_0_inst/num_reg[16]_i_1/O[3]
                         net (fo=1, routed)           0.000     2.022    clk_wiz_0_inst/num_reg[16]_i_1_n_4
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.957    clk_wiz_0_inst/clk
    SLICE_X34Y50         FDRE                                         r  clk_wiz_0_inst/num_reg[19]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y50         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_wiz_0_inst/num_reg[19]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.022    
  -------------------------------------------------------------------
                         slack                                  0.175    

Slack (MET) :             0.177ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[20]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.578ns  (logic 0.411ns (71.085%)  route 0.167ns (28.915%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.166     1.777    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.931 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.971 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.053     2.024 r  clk_wiz_0_inst/num_reg[20]_i_1/O[0]
                         net (fo=1, routed)           0.000     2.024    clk_wiz_0_inst/num_reg[20]_i_1_n_7
    SLICE_X34Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.957    clk_wiz_0_inst/clk
    SLICE_X34Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[20]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_wiz_0_inst/num_reg[20]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.024    
  -------------------------------------------------------------------
                         slack                                  0.177    

Slack (MET) :             0.213ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[21]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.614ns  (logic 0.447ns (72.780%)  route 0.167ns (27.220%))
  Logic Levels:           3  (CARRY4=3)
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.957ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.244ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.166     1.777    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.154     1.931 r  clk_wiz_0_inst/num_reg[12]_i_1/CO[3]
                         net (fo=1, routed)           0.001     1.931    clk_wiz_0_inst/num_reg[12]_i_1_n_0
    SLICE_X34Y50         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.040     1.971 r  clk_wiz_0_inst/num_reg[16]_i_1/CO[3]
                         net (fo=1, routed)           0.000     1.971    clk_wiz_0_inst/num_reg[16]_i_1_n_0
    SLICE_X34Y51         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.089     2.060 r  clk_wiz_0_inst/num_reg[20]_i_1/O[1]
                         net (fo=1, routed)           0.000     2.060    clk_wiz_0_inst/num_reg[20]_i_1_n_6
    SLICE_X34Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.829     1.957    clk_wiz_0_inst/clk
    SLICE_X34Y51         FDRE                                         r  clk_wiz_0_inst/num_reg[21]/C
                         clock pessimism             -0.244     1.713    
    SLICE_X34Y51         FDRE (Hold_fdre_C_D)         0.134     1.847    clk_wiz_0_inst/num_reg[21]
  -------------------------------------------------------------------
                         required time                         -1.847    
                         arrival time                           2.060    
  -------------------------------------------------------------------
                         slack                                  0.213    

Slack (MET) :             0.305ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.439ns  (logic 0.273ns (62.118%)  route 0.166ns (37.882%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y49         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_wiz_0_inst/num_reg[15]/Q
                         net (fo=1, routed)           0.166     1.777    clk_wiz_0_inst/num_reg_n_0_[15]
    SLICE_X34Y49         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.886 r  clk_wiz_0_inst/num_reg[12]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.886    clk_wiz_0_inst/num_reg[12]_i_1_n_4
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X34Y49         FDRE                                         r  clk_wiz_0_inst/num_reg[15]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y49         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_wiz_0_inst/num_reg[15]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.886    
  -------------------------------------------------------------------
                         slack                                  0.305    

Slack (MET) :             0.308ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.442ns  (logic 0.279ns (63.107%)  route 0.163ns (36.893%))
  Logic Levels:           2  (CARRY4=1 LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 f  clk_wiz_0_inst/num_reg[0]/Q
                         net (fo=1, routed)           0.163     1.772    clk_wiz_0_inst/num_reg_n_0_[0]
    SLICE_X34Y46         LUT1 (Prop_lut1_I0_O)        0.045     1.817 r  clk_wiz_0_inst/num[0]_i_2/O
                         net (fo=1, routed)           0.000     1.817    clk_wiz_0_inst/num[0]_i_2_n_0
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.070     1.887 r  clk_wiz_0_inst/num_reg[0]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.887    clk_wiz_0_inst/num_reg[0]_i_1_n_7
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[0]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_wiz_0_inst/num_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.887    
  -------------------------------------------------------------------
                         slack                                  0.308    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.959ns
    Source Clock Delay      (SCD):    1.446ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.563     1.446    clk_wiz_0_inst/clk
    SLICE_X34Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y48         FDRE (Prop_fdre_C_Q)         0.164     1.610 r  clk_wiz_0_inst/num_reg[11]/Q
                         net (fo=1, routed)           0.173     1.783    clk_wiz_0_inst/num_reg_n_0_[11]
    SLICE_X34Y48         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.892 r  clk_wiz_0_inst/num_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.892    clk_wiz_0_inst/num_reg[8]_i_1_n_4
    SLICE_X34Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.832     1.959    clk_wiz_0_inst/clk
    SLICE_X34Y48         FDRE                                         r  clk_wiz_0_inst/num_reg[11]/C
                         clock pessimism             -0.513     1.446    
    SLICE_X34Y48         FDRE (Hold_fdre_C_D)         0.134     1.580    clk_wiz_0_inst/num_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.580    
                         arrival time                           1.892    
  -------------------------------------------------------------------
                         slack                                  0.312    

Slack (MET) :             0.312ns  (arrival time - required time)
  Source:                 clk_wiz_0_inst/num_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            clk_wiz_0_inst/num_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.446ns  (logic 0.273ns (61.259%)  route 0.173ns (38.741%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.958ns
    Source Clock Delay      (SCD):    1.445ns
    Clock Pessimism Removal (CPR):    0.513ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.562     1.445    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X34Y46         FDRE (Prop_fdre_C_Q)         0.164     1.609 r  clk_wiz_0_inst/num_reg[3]/Q
                         net (fo=1, routed)           0.173     1.782    clk_wiz_0_inst/num_reg_n_0_[3]
    SLICE_X34Y46         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.109     1.891 r  clk_wiz_0_inst/num_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.891    clk_wiz_0_inst/num_reg[0]_i_1_n_4
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=22, routed)          0.831     1.958    clk_wiz_0_inst/clk
    SLICE_X34Y46         FDRE                                         r  clk_wiz_0_inst/num_reg[3]/C
                         clock pessimism             -0.513     1.445    
    SLICE_X34Y46         FDRE (Hold_fdre_C_D)         0.134     1.579    clk_wiz_0_inst/num_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.579    
                         arrival time                           1.891    
  -------------------------------------------------------------------
                         slack                                  0.312    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y1  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y46   clk_wiz_0_inst/num_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk_wiz_0_inst/num_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y48   clk_wiz_0_inst/num_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   clk_wiz_0_inst/num_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   clk_wiz_0_inst/num_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   clk_wiz_0_inst/num_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y49   clk_wiz_0_inst/num_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y50   clk_wiz_0_inst/num_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X34Y50   clk_wiz_0_inst/num_reg[17]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_wiz_0_inst/num_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_wiz_0_inst/num_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_wiz_0_inst/num_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk_wiz_0_inst/num_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk_wiz_0_inst/num_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk_wiz_0_inst/num_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y46   clk_wiz_0_inst/num_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_wiz_0_inst/num_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_wiz_0_inst/num_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_wiz_0_inst/num_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y48   clk_wiz_0_inst/num_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk_wiz_0_inst/num_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk_wiz_0_inst/num_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X34Y49   clk_wiz_0_inst/num_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           497 Endpoints
Min Delay           497 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.487ns  (logic 7.574ns (36.970%)  route 12.913ns (63.030%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.056 f  mem_addr_gen_inst/pixel_addr__97_carry__0/O[2]
                         net (fo=1, routed)           0.784    14.839    mem_addr_gen_inst/pixel_addr__97_carry__0_n_5
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.302    15.141 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=27, routed)          4.344    19.486    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I0_O)        0.124    19.610 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__13/O
                         net (fo=1, routed)           0.877    20.487    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y6          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[20].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        20.140ns  (logic 7.568ns (37.576%)  route 12.572ns (62.424%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.056 f  mem_addr_gen_inst/pixel_addr__97_carry__0/O[2]
                         net (fo=1, routed)           0.784    14.839    mem_addr_gen_inst/pixel_addr__97_carry__0_n_5
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.302    15.141 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=27, routed)          4.344    19.486    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y27         LUT5 (Prop_lut5_I1_O)        0.118    19.604 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__0/O
                         net (fo=1, routed)           0.537    20.140    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[6].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.977ns  (logic 7.574ns (37.914%)  route 12.403ns (62.086%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    14.056 f  mem_addr_gen_inst/pixel_addr__97_carry__0/O[2]
                         net (fo=1, routed)           0.784    14.839    mem_addr_gen_inst/pixel_addr__97_carry__0_n_5
    SLICE_X33Y49         LUT3 (Prop_lut3_I0_O)        0.302    15.141 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_1/O
                         net (fo=27, routed)          4.370    19.511    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[4]
    SLICE_X48Y22         LUT5 (Prop_lut5_I1_O)        0.124    19.635 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__3/O
                         net (fo=1, routed)           0.341    19.977    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X1Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[9].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.664ns  (logic 7.242ns (36.830%)  route 12.422ns (63.170%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.026 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.318    15.343    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.467 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_5/O
                         net (fo=28, routed)          4.196    19.664    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.629ns  (logic 7.623ns (38.836%)  route 12.006ns (61.164%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.026 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.318    15.343    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.154    15.497 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=27, routed)          3.091    18.588    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.351    18.939 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__4/O
                         net (fo=1, routed)           0.690    19.629    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y2          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.326ns  (logic 7.242ns (37.474%)  route 12.084ns (62.526%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.026 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.318    15.343    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.467 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_5/O
                         net (fo=28, routed)          3.858    19.326    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y4          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_T/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.258ns  (logic 7.599ns (39.460%)  route 11.659ns (60.540%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.026 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.318    15.343    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.154    15.497 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=27, routed)          3.091    18.588    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y17          LUT5 (Prop_lut5_I4_O)        0.327    18.915 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__1/O
                         net (fo=1, routed)           0.343    19.258    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[7].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.106ns  (logic 7.628ns (39.926%)  route 11.478ns (60.075%))
  Logic Levels:           19  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.026 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.318    15.343    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.154    15.497 f  mem_addr_gen_inst/blk_mem_gen_0_inst_i_3/O
                         net (fo=27, routed)          2.608    18.105    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/addra[2]
    SLICE_X8Y31          LUT5 (Prop_lut5_I2_O)        0.356    18.461 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/bindec_a.bindec_inst_a/ENOUT__2/O
                         net (fo=1, routed)           0.644    19.106    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/ena_array[0]
    RAMB36_X0Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[8].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram/ENARDEN
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        19.058ns  (logic 7.236ns (37.968%)  route 11.822ns (62.032%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.026 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           0.913    14.938    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.118    15.056 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_7/O
                         net (fo=27, routed)          4.002    19.058    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/addra[10]
    RAMB36_X2Y3          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[10]
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[8]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        18.988ns  (logic 7.242ns (38.141%)  route 11.746ns (61.859%))
  Logic Levels:           18  (CARRY4=10 FDRE=1 LUT1=1 LUT2=3 LUT3=2 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[8]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.419     0.419 f  vga_inst/line_cnt_reg[8]/Q
                         net (fo=18, routed)          0.886     1.305    vga_inst/line_cnt_reg[9]_0[7]
    SLICE_X29Y43         LUT5 (Prop_lut5_I0_O)        0.324     1.629 r  vga_inst/pixel_addr_carry__1_i_15/O
                         net (fo=1, routed)           0.751     2.381    vga_inst/v_cnt[5]
    SLICE_X29Y44         CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.587     2.968 r  vga_inst/pixel_addr_carry__1_i_10/CO[3]
                         net (fo=1, routed)           0.000     2.968    vga_inst/pixel_addr_carry__1_i_10_n_0
    SLICE_X29Y45         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     3.190 r  vga_inst/pixel_addr_carry__2_i_7/O[0]
                         net (fo=2, routed)           0.812     4.002    mem_addr_gen_inst/pixel_addr2[4]
    SLICE_X30Y45         LUT2 (Prop_lut2_I0_O)        0.299     4.301 r  mem_addr_gen_inst/pixel_addr_carry__2_i_10/O
                         net (fo=1, routed)           0.000     4.301    mem_addr_gen_inst/pixel_addr_carry__2_i_10_n_0
    SLICE_X30Y45         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.643     4.944 r  mem_addr_gen_inst/pixel_addr_carry__2_i_6/O[3]
                         net (fo=1, routed)           0.583     5.527    vga_inst/DEVICE_7SERIES.NO_BMM_INFO.SP.SIMPLE_PRIM36.ram[7]
    SLICE_X31Y45         CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.708     6.235 r  vga_inst/pixel_addr_carry__2_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.235    mem_addr_gen_inst/pixel_addr_carry__3_0[0]
    SLICE_X31Y46         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     6.457 r  mem_addr_gen_inst/pixel_addr_carry__3_i_1/O[0]
                         net (fo=5, routed)           1.439     7.896    mem_addr_gen_inst/pixel_addr0[14]
    SLICE_X32Y44         LUT2 (Prop_lut2_I1_O)        0.299     8.195 r  mem_addr_gen_inst/pixel_addr_carry__2_i_3/O
                         net (fo=1, routed)           0.000     8.195    mem_addr_gen_inst/pixel_addr_carry__2_i_3_n_0
    SLICE_X32Y44         CARRY4 (Prop_carry4_S[2]_CO[3])
                                                      0.398     8.593 r  mem_addr_gen_inst/pixel_addr_carry__2/CO[3]
                         net (fo=1, routed)           0.000     8.593    mem_addr_gen_inst/pixel_addr_carry__2_n_0
    SLICE_X32Y45         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.906 r  mem_addr_gen_inst/pixel_addr_carry__3/O[3]
                         net (fo=8, routed)           0.835     9.741    mem_addr_gen_inst/pixel_addr_carry__3_n_4
    SLICE_X32Y47         LUT3 (Prop_lut3_I2_O)        0.306    10.047 r  mem_addr_gen_inst/pixel_addr__39_carry_i_5/O
                         net (fo=1, routed)           0.000    10.047    mem_addr_gen_inst/pixel_addr__39_carry_i_5_n_0
    SLICE_X32Y47         CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.580    10.627 r  mem_addr_gen_inst/pixel_addr__39_carry/O[2]
                         net (fo=1, routed)           0.643    11.270    mem_addr_gen_inst/pixel_addr__39_carry_n_5
    SLICE_X33Y46         LUT2 (Prop_lut2_I1_O)        0.302    11.572 r  mem_addr_gen_inst/pixel_addr__55_carry__2_i_3/O
                         net (fo=1, routed)           0.000    11.572    mem_addr_gen_inst/pixel_addr__55_carry__2_i_3_n_0
    SLICE_X33Y46         CARRY4 (Prop_carry4_S[1]_O[3])
                                                      0.640    12.212 f  mem_addr_gen_inst/pixel_addr__55_carry__2/O[3]
                         net (fo=2, routed)           0.958    13.170    mem_addr_gen_inst/pixel_addr__55_carry__2_n_4
    SLICE_X32Y50         LUT1 (Prop_lut1_I0_O)        0.306    13.476 r  mem_addr_gen_inst/pixel_addr__97_carry__0_i_2/O
                         net (fo=1, routed)           0.000    13.476    mem_addr_gen_inst/pixel_addr__97_carry__0_i_2_n_0
    SLICE_X32Y50         CARRY4 (Prop_carry4_S[1]_CO[3])
                                                      0.550    14.026 r  mem_addr_gen_inst/pixel_addr__97_carry__0/CO[3]
                         net (fo=7, routed)           1.318    15.343    mem_addr_gen_inst/pixel_addr__97_carry__0_n_0
    SLICE_X33Y49         LUT3 (Prop_lut3_I1_O)        0.124    15.467 r  mem_addr_gen_inst/blk_mem_gen_0_inst_i_5/O
                         net (fo=28, routed)          3.520    18.988    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/addra[12]
    RAMB36_X2Y5          RAMB36E1                                     r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[4].ram.r/prim_init.ram/DEVICE_7SERIES.NO_BMM_INFO.SP.CASCADED_PRIM36.ram_B/ADDRARDADDR[12]
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.287ns  (logic 0.141ns (49.147%)  route 0.146ns (50.853%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X40Y46         FDRE                         0.000     0.000 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/C
    SLICE_X40Y46         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[0]/Q
                         net (fo=20, routed)          0.146     0.287    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[0]
    SLICE_X41Y46         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[6]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.307ns  (logic 0.209ns (68.164%)  route 0.098ns (31.836%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[5]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  vga_inst/pixel_cnt_reg[5]/Q
                         net (fo=13, routed)          0.098     0.262    vga_inst/pixel_cnt_reg[5]
    SLICE_X31Y41         LUT3 (Prop_lut3_I2_O)        0.045     0.307 r  vga_inst/pixel_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     0.307    vga_inst/p_0_in__0[6]
    SLICE_X31Y41         FDRE                                         r  vga_inst/pixel_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.340ns  (logic 0.164ns (48.174%)  route 0.176ns (51.826%))
  Logic Levels:           1  (FDRE=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X42Y48         FDRE                         0.000     0.000 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/C
    SLICE_X42Y48         FDRE (Prop_fdre_C_Q)         0.164     0.164 r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_sel_reg.ce_pri.sel_pipe_reg[1]/Q
                         net (fo=1, routed)           0.176     0.340    blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/sel_pipe[1]
    SLICE_X42Y48         FDRE                                         r  blk_mem_gen_0_inst/U0/inst_blk_mem_gen/gnbram.gnativebmg.native_blk_mem_gen/valid.cstr/has_mux_a.A/no_softecc_norm_sel2.has_mem_regs.WITHOUT_ECC_PIPE.ce_pri.sel_pipe_d1_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[6]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/hsync_i_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.342ns  (logic 0.186ns (54.437%)  route 0.156ns (45.563%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y41         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[6]/C
    SLICE_X31Y41         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/pixel_cnt_reg[6]/Q
                         net (fo=12, routed)          0.156     0.297    vga_inst/pixel_cnt_reg[6]
    SLICE_X30Y42         LUT6 (Prop_lut6_I0_O)        0.045     0.342 r  vga_inst/hsync_i_i_1/O
                         net (fo=1, routed)           0.000     0.342    vga_inst/p_0_in
    SLICE_X30Y42         FDSE                                         r  vga_inst/hsync_i_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_gen_inst/position_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_addr_gen_inst/position_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.351ns  (logic 0.183ns (52.101%)  route 0.168ns (47.899%))
  Logic Levels:           2  (FDCE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  mem_addr_gen_inst/position_reg[2]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mem_addr_gen_inst/position_reg[2]/Q
                         net (fo=7, routed)           0.168     0.309    mem_addr_gen_inst/position_reg[2]
    SLICE_X31Y42         LUT5 (Prop_lut5_I1_O)        0.042     0.351 r  mem_addr_gen_inst/position[3]_i_1/O
                         net (fo=1, routed)           0.000     0.351    mem_addr_gen_inst/p_0_in__2[3]
    SLICE_X31Y42         FDCE                                         r  mem_addr_gen_inst/position_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 mem_addr_gen_inst/position_reg[2]/C
                            (rising edge-triggered cell FDCE)
  Destination:            mem_addr_gen_inst/position_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.354ns  (logic 0.186ns (52.507%)  route 0.168ns (47.493%))
  Logic Levels:           2  (FDCE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y42         FDCE                         0.000     0.000 r  mem_addr_gen_inst/position_reg[2]/C
    SLICE_X31Y42         FDCE (Prop_fdce_C_Q)         0.141     0.141 r  mem_addr_gen_inst/position_reg[2]/Q
                         net (fo=7, routed)           0.168     0.309    mem_addr_gen_inst/position_reg[2]
    SLICE_X31Y42         LUT4 (Prop_lut4_I3_O)        0.045     0.354 r  mem_addr_gen_inst/position[2]_i_1/O
                         net (fo=1, routed)           0.000     0.354    mem_addr_gen_inst/p_0_in__2[2]
    SLICE_X31Y42         FDCE                                         r  mem_addr_gen_inst/position_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.358ns  (logic 0.226ns (63.156%)  route 0.132ns (36.844%))
  Logic Levels:           2  (FDRE=1 LUT3=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[1]/C
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_inst/line_cnt_reg[1]/Q
                         net (fo=9, routed)           0.132     0.260    vga_inst/line_cnt_reg[9]_0[0]
    SLICE_X31Y43         LUT3 (Prop_lut3_I1_O)        0.098     0.358 r  vga_inst/line_cnt[2]_i_1/O
                         net (fo=1, routed)           0.000     0.358    vga_inst/p_0_in__1[2]
    SLICE_X31Y43         FDRE                                         r  vga_inst/line_cnt_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[3]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.364ns  (logic 0.232ns (63.763%)  route 0.132ns (36.237%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y43         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[1]/C
    SLICE_X31Y43         FDRE (Prop_fdre_C_Q)         0.128     0.128 r  vga_inst/line_cnt_reg[1]/Q
                         net (fo=9, routed)           0.132     0.260    vga_inst/line_cnt_reg[9]_0[0]
    SLICE_X31Y43         LUT4 (Prop_lut4_I3_O)        0.104     0.364 r  vga_inst/line_cnt[3]_i_1/O
                         net (fo=1, routed)           0.000     0.364    vga_inst/p_0_in__1[3]
    SLICE_X31Y43         FDRE                                         r  vga_inst/line_cnt_reg[3]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/line_cnt_reg[4]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/line_cnt_reg[4]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.365ns  (logic 0.186ns (50.911%)  route 0.179ns (49.089%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y42         FDRE                         0.000     0.000 r  vga_inst/line_cnt_reg[4]/C
    SLICE_X29Y42         FDRE (Prop_fdre_C_Q)         0.141     0.141 r  vga_inst/line_cnt_reg[4]/Q
                         net (fo=8, routed)           0.179     0.320    vga_inst/line_cnt_reg[9]_0[3]
    SLICE_X29Y42         LUT5 (Prop_lut5_I4_O)        0.045     0.365 r  vga_inst/line_cnt[4]_i_1/O
                         net (fo=1, routed)           0.000     0.365    vga_inst/p_0_in__1[4]
    SLICE_X29Y42         FDRE                                         r  vga_inst/line_cnt_reg[4]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 vga_inst/pixel_cnt_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            vga_inst/pixel_cnt_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.366ns  (logic 0.246ns (67.276%)  route 0.120ns (32.724%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y41         FDRE                         0.000     0.000 r  vga_inst/pixel_cnt_reg[2]/C
    SLICE_X30Y41         FDRE (Prop_fdre_C_Q)         0.148     0.148 r  vga_inst/pixel_cnt_reg[2]/Q
                         net (fo=11, routed)          0.120     0.268    vga_inst/pixel_cnt_reg[2]
    SLICE_X30Y41         LUT6 (Prop_lut6_I1_O)        0.098     0.366 r  vga_inst/pixel_cnt[5]_i_1/O
                         net (fo=1, routed)           0.000     0.366    vga_inst/p_0_in__0[5]
    SLICE_X30Y41         FDRE                                         r  vga_inst/pixel_cnt_reg[5]/D
  -------------------------------------------------------------------    -------------------





