<?xml version="1" encoding="UTF-8"?>
<!DOCTYPE gowin-fpga-project>
<Project>
    <Template>FPGA</Template>
    <Version>5</Version>
    <Device name="GW5AST-138B" pn="GW5AST-LV138FPG676AES">gw5ast138b-002</Device>
    <FileList>
        <File path="D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/IRCAM.v" type="file.verilog" enable="1"/>
        <File path="D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/PingPongBuffer.v" type="file.verilog" enable="1"/>
        <File path="D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/UART_RX.v" type="file.verilog" enable="1"/>
        <File path="D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/clockDivider24.v" type="file.verilog" enable="1"/>
        <File path="D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_data_module.v" type="file.verilog" enable="1"/>
        <File path="D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/input_pre_sram.v" type="file.verilog" enable="1"/>
        <File path="D:/document/GitHub/PE_module/asl_soc/source/rtl/nice/pre_data/top_input_pre_data_module.v" type="file.verilog" enable="1"/>
        <File path="D:/document/GitHub/PE_module/asl_soc/testbench/clkdiv.v" type="file.verilog" enable="1"/>
        <File path="D:/document/GitHub/PE_module/asl_soc/testbench/tb_top_input.v" type="file.verilog" enable="1"/>
        <File path="src/asl_soc.cst" type="file.cst" enable="1"/>
    </FileList>
</Project>
