{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1768233820782 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition " "Version 24.1std.0 Build 1077 03/04/2025 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1768233820783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Mon Jan 12 17:03:40 2026 " "Processing started: Mon Jan 12 17:03:40 2026" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1768233820783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233820783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v " "Command: quartus_map --read_settings_files=on --write_settings_files=off tp_nios_v -c tp_nios_v" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233820783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1768233821450 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "10 10 " "Parallel compilation is enabled and will use 10 of the 10 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1768233821450 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/nios.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/nios.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 nios-rtl " "Found design unit 1: nios-rtl" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829173 ""} { "Info" "ISGN_ENTITY_NAME" "1 nios " "Found entity 1: nios" {  } { { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829173 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_controller.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829176 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829176 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829179 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829179 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_irq_mapper " "Found entity 1: nios_irq_mapper" {  } { { "../sopc/nios/synthesis/submodules/nios_irq_mapper.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829181 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829181 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0 " "Found entity 1: nios_mm_interconnect_0" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829190 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829190 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829193 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829193 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829195 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829195 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_mux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829198 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829198 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829201 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829201 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829201 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_mux " "Found entity 1: nios_mm_interconnect_0_rsp_mux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829203 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829203 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux_002 " "Found entity 1: nios_mm_interconnect_0_rsp_demux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829206 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829206 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_rsp_demux " "Found entity 1: nios_mm_interconnect_0_rsp_demux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829208 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829208 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_mux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_mux " "Found entity 1: nios_mm_interconnect_0_cmd_mux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829213 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829213 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux_002 " "Found entity 1: nios_mm_interconnect_0_cmd_demux_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux_002.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829216 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829216 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_cmd_demux " "Found entity 1: nios_mm_interconnect_0_cmd_demux" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829218 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829218 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_traffic_limiter " "Found entity 1: altera_merlin_traffic_limiter" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_traffic_limiter.sv" 49 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829222 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829222 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_reorder_memory " "Found entity 1: altera_merlin_reorder_memory" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829224 ""} { "Info" "ISGN_ENTITY_NAME" "2 memory_pointer_controller " "Found entity 2: memory_pointer_controller" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_reorder_memory.sv" 185 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829224 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829224 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829228 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829228 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829230 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829230 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_006.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233829233 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_006.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_006.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233829233 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_006_default_decode " "Found entity 1: nios_mm_interconnect_0_router_006_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829234 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_006 " "Found entity 2: nios_mm_interconnect_0_router_006" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829234 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829234 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233829236 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233829236 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_004_default_decode " "Found entity 1: nios_mm_interconnect_0_router_004_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829237 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_004 " "Found entity 2: nios_mm_interconnect_0_router_004" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829237 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829237 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233829239 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233829240 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_002_default_decode " "Found entity 1: nios_mm_interconnect_0_router_002_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829240 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router_002 " "Found entity 2: nios_mm_interconnect_0_router_002" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829240 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829240 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel nios_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233829242 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel nios_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at nios_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233829242 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_mm_interconnect_0_router_default_decode " "Found entity 1: nios_mm_interconnect_0_router_default_decode" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829243 ""} { "Info" "ISGN_ENTITY_NAME" "2 nios_mm_interconnect_0_router " "Found entity 2: nios_mm_interconnect_0_router" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829243 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829243 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829247 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829247 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829250 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829250 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_axi_master_ni " "Found entity 1: altera_merlin_axi_master_ni" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829254 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829254 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829257 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829257 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829260 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829260 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_pio_0 " "Found entity 1: nios_pio_0" {  } { { "../sopc/nios/synthesis/submodules/nios_pio_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_pio_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829263 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829263 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_onchip_memory2_0 " "Found entity 1: nios_onchip_memory2_0" {  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829266 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829266 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart " "Found entity 1: altera_avalon_jtag_uart" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829269 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829269 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_log_module " "Found entity 1: altera_avalon_jtag_uart_log_module" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_log_module.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829271 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829271 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_scfifo_r" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829274 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829274 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_scfifo_w" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829276 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829276 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_r " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_r" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_r.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829279 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829279 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_jtag_uart_sim_scfifo_w " "Found entity 1: altera_avalon_jtag_uart_sim_scfifo_w" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_sim_scfifo_w.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829281 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829281 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0 " "Found entity 1: nios_intel_niosv_m_0" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829284 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829284 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_irq_mapper " "Found entity 1: nios_intel_niosv_m_0_irq_mapper" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829286 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829286 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_dm_def (SystemVerilog) (nios) " "Found design unit 1: niosv_dm_def (SystemVerilog) (nios)" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_def.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_def.sv" 28 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829379 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829379 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_ram " "Found entity 1: niosv_ram" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829456 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829456 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_jtag2mm " "Found entity 1: niosv_dm_jtag2mm" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829534 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829534 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_dm_top " "Found entity 1: niosv_dm_top" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_debug_module " "Found entity 1: niosv_debug_module" {  } { { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 60 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829720 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829720 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer_bundle ../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v " "Entity \"altera_std_synchronizer_bundle\" obtained from \"../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v\" instead of from Quartus Prime megafunction library" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1768233829722 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_bundle " "Found entity 1: altera_std_synchronizer_bundle" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_bundle.v" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829723 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829723 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer_nocut " "Found entity 1: altera_std_synchronizer_nocut" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer_nocut.v" 44 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829725 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829725 ""}
{ "Warning" "WSGN_MEGAFN_REPLACE" "altera_std_synchronizer ../sopc/nios/synthesis/submodules/altera_std_synchronizer.v " "Entity \"altera_std_synchronizer\" obtained from \"../sopc/nios/synthesis/submodules/altera_std_synchronizer.v\" instead of from Quartus Prime megafunction library" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12090 "Entity \"%1!s!\" obtained from \"%2!s!\" instead of from Quartus Prime megafunction library" 0 0 "Analysis & Synthesis" 0 -1 1768233829728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_std_synchronizer " "Found entity 1: altera_std_synchronizer" {  } { { "../sopc/nios/synthesis/submodules/altera_std_synchronizer.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_std_synchronizer.v" 37 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829728 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829728 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_clock_crosser " "Found entity 1: altera_avalon_st_clock_crosser" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829730 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829730 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_handshake_clock_crosser " "Found entity 1: altera_avalon_st_handshake_clock_crosser" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829735 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829735 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_timer_msip " "Found entity 1: niosv_timer_msip" {  } { { "../sopc/nios/synthesis/submodules/niosv_timer_msip.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_timer_msip.sv" 16 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829809 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829809 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv 1 0 " "Found 1 design units, including 0 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_opcode_def (SystemVerilog) (nios) " "Found design unit 1: niosv_opcode_def (SystemVerilog) (nios)" {  } { { "../sopc/nios/synthesis/submodules/niosv_opcode_def.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_opcode_def.sv" 16 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829908 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829908 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_mem_op_state " "Found entity 1: niosv_mem_op_state" {  } { { "../sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_mem_op_state.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233829972 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233829972 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_enc " "Found entity 1: ecc_enc" {  } { { "../sopc/nios/synthesis/submodules/ecc_enc.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/ecc_enc.sv" 108 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 ecc_dec " "Found entity 1: ecc_dec" {  } { { "../sopc/nios/synthesis/submodules/ecc_dec.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/ecc_dec.sv" 111 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_enc " "Found entity 1: altecc_enc" {  } { { "../sopc/nios/synthesis/submodules/altecc_enc.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altecc_enc.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830187 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830187 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altecc_dec " "Found entity 1: altecc_dec" {  } { { "../sopc/nios/synthesis/submodules/altecc_dec.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altecc_dec.sv" 85 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830258 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830258 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_reg_file " "Found entity 1: niosv_reg_file" {  } { { "../sopc/nios/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830325 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830325 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csr " "Found entity 1: niosv_csr" {  } { { "../sopc/nios/synthesis/submodules/niosv_csr.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" 156 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830468 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830468 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_if " "Found entity 1: niosv_csrind_if" {  } { { "../sopc/nios/synthesis/submodules/niosv_csrind_if.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_if.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830533 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830533 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_csrind_host " "Found entity 1: niosv_csrind_host" {  } { { "../sopc/nios/synthesis/submodules/niosv_csrind_host.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csrind_host.sv" 57 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830601 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_interrupt_handler " "Found entity 1: niosv_interrupt_handler" {  } { { "../sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_interrupt_handler.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830667 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830667 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_instr_buffer " "Found entity 1: niosv_instr_buffer" {  } { { "../sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830733 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830733 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_bus_req " "Found entity 1: niosv_bus_req" {  } { { "../sopc/nios/synthesis/submodules/niosv_bus_req.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_bus_req.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830799 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830799 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_shift " "Found entity 1: niosv_shift" {  } { { "../sopc/nios/synthesis/submodules/niosv_shift.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_shift.sv" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830868 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830868 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_alu " "Found entity 1: niosv_alu" {  } { { "../sopc/nios/synthesis/submodules/niosv_alu.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_alu.sv" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233830940 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233830940 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_lsu " "Found entity 1: niosv_lsu" {  } { { "../sopc/nios/synthesis/submodules/niosv_lsu.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831029 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831029 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_decoder " "Found entity 1: niosv_c_decoder" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_decoder.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831106 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831106 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_core " "Found entity 1: niosv_c_core" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_core.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831211 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831211 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_csr " "Found entity 1: niosv_c_csr" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_csr.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_csr.sv" 75 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831335 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831335 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_d_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_D_stage " "Found entity 1: niosv_c_D_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_D_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831406 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831406 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_e_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_E_stage " "Found entity 1: niosv_c_E_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_E_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831479 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831479 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_m0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_c_M0_stage " "Found entity 1: niosv_c_M0_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_c_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831548 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831548 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_decoder " "Found entity 1: niosv_m_decoder" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_decoder.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_decoder.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831623 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831623 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_core " "Found entity 1: niosv_m_core" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 20 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831758 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831758 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_instr_prefetch " "Found entity 1: niosv_m_instr_prefetch" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831832 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831832 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_d_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_D_stage " "Found entity 1: niosv_m_D_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831907 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831907 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_e_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_E_stage " "Found entity 1: niosv_m_E_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233831984 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233831984 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_m0_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_M0_stage " "Found entity 1: niosv_m_M0_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_w_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 niosv_m_W_stage " "Found entity 1: niosv_m_W_stage" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_W_stage.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_W_stage.sv" 17 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832129 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832129 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" { { "Info" "ISGN_ENTITY_NAME" "1 nios_intel_niosv_m_0_hart " "Found entity 1: nios_intel_niosv_m_0_hart" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832132 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832132 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 niosv_reset_controller-rtl " "Found design unit 1: niosv_reset_controller-rtl" {  } { { "../sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" 44 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832135 ""} { "Info" "ISGN_ENTITY_NAME" "1 niosv_reset_controller " "Found entity 1: niosv_reset_controller" {  } { { "../sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reset_controller.vhd" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832135 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c " "Found entity 1: altera_avalon_i2c" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_csr " "Found entity 1: altera_avalon_i2c_csr" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_csr.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832142 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832142 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_clk_cnt " "Found entity 1: altera_avalon_i2c_clk_cnt" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_clk_cnt.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832145 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832145 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_det.v(157) " "Verilog HDL warning at altera_avalon_i2c_condt_det.v(157): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 157 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233832147 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "bus_idle BUS_IDLE altera_avalon_i2c_condt_det.v(38) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_det.v(38): object \"bus_idle\" differs only in case from object \"BUS_IDLE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 38 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233832147 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_det " "Found entity 1: altera_avalon_i2c_condt_det" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_det.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832148 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832148 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(127) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(127): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 127 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233832150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(244) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(244): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 244 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233832150 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_condt_gen.v(418) " "Verilog HDL warning at altera_avalon_i2c_condt_gen.v(418): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 418 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233832151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "start_done START_DONE altera_avalon_i2c_condt_gen.v(36) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(36): object \"start_done\" differs only in case from object \"START_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 36 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233832151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "restart_done RESTART_DONE altera_avalon_i2c_condt_gen.v(45) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(45): object \"restart_done\" differs only in case from object \"RESTART_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 45 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233832151 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "stop_done STOP_DONE altera_avalon_i2c_condt_gen.v(53) " "Verilog HDL Declaration information at altera_avalon_i2c_condt_gen.v(53): object \"stop_done\" differs only in case from object \"STOP_DONE\" in the same scope" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 53 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1768233832151 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_condt_gen " "Found entity 1: altera_avalon_i2c_condt_gen" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_condt_gen.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832152 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832152 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_fifo " "Found entity 1: altera_avalon_i2c_fifo" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832154 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832154 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_mstfsm " "Found entity 1: altera_avalon_i2c_mstfsm" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_mstfsm.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832158 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832158 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_rxshifter.v(197) " "Verilog HDL warning at altera_avalon_i2c_rxshifter.v(197): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 197 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233832160 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_rxshifter " "Found entity 1: altera_avalon_i2c_rxshifter" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_rxshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832161 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832161 ""}
{ "Warning" "WVRFX_L3_VERI_XZ_EXTEND_SIGNIFICANT" "altera_avalon_i2c_txshifter.v(175) " "Verilog HDL warning at altera_avalon_i2c_txshifter.v(175): extended using \"x\" or \"z\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" 175 0 0 } }  } 0 10273 "Verilog HDL warning at %1!s!: extended using \"x\" or \"z\"" 1 0 "Analysis & Synthesis" 0 -1 1768233832163 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txshifter " "Found entity 1: altera_avalon_i2c_txshifter" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txshifter.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832164 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832164 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_spksupp " "Found entity 1: altera_avalon_i2c_spksupp" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_spksupp.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832167 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832167 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v 1 1 " "Found 1 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_i2c_txout " "Found entity 1: altera_avalon_i2c_txout" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_txout.v" 18 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832170 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "/users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/rtl/tp_nios_v.vhd 2 1 " "Found 2 design units, including 1 entities, in source file /users/hugof/documents/formations/ensea_3a_s9/ese_5-linuxembarque/tp_fpga_avance/tp_nios_v/rtl/tp_nios_v.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 tp_nios_v-rtl " "Found design unit 1: tp_nios_v-rtl" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 21 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832173 ""} { "Info" "ISGN_ENTITY_NAME" "1 tp_nios_v " "Found entity 1: tp_nios_v" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 7 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233832173 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233832173 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "tp_nios_v " "Elaborating entity \"tp_nios_v\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1768233832384 ""}
{ "Warning" "WVRFX_VHDL_USED_IMPLICIT_DEFAULT_VALUE" "o_led tp_nios_v.vhd(17) " "VHDL Signal Declaration warning at tp_nios_v.vhd(17): used implicit default value for signal \"o_led\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 0 0 } }  } 0 10541 "VHDL Signal Declaration warning at %2!s!: used implicit default value for signal \"%1!s!\" because signal was never assigned a value or an explicit default value. Use of implicit default value may introduce unintended design optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768233832387 "|tp_nios_v"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios nios:nios0 " "Elaborating entity \"nios\" for hierarchy \"nios:nios0\"" {  } { { "../rtl/tp_nios_v.vhd" "nios0" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 34 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832424 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c nios:nios0\|altera_avalon_i2c:i2c_0 " "Elaborating entity \"altera_avalon_i2c\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "i2c_0" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 425 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832639 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_csr nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr " "Elaborating entity \"altera_avalon_i2c_csr\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_csr:u_csr\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_csr" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832696 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_mstfsm nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm " "Elaborating entity \"altera_avalon_i2c_mstfsm\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_mstfsm:u_mstfsm\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_mstfsm" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 262 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832735 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_rxshifter nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter " "Elaborating entity \"altera_avalon_i2c_rxshifter\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_rxshifter:u_rxshifter\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_rxshifter" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 291 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832763 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txshifter nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter " "Elaborating entity \"altera_avalon_i2c_txshifter\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txshifter:u_txshifter\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_txshifter" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 320 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832793 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_spksupp nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp " "Elaborating entity \"altera_avalon_i2c_spksupp\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_spksupp:u_spksupp\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_spksupp" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 331 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832816 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_det nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det " "Elaborating entity \"altera_avalon_i2c_condt_det\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_det:u_condt_det\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_condt_det" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 359 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832833 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_condt_gen nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen " "Elaborating entity \"altera_avalon_i2c_condt_gen\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_condt_gen:u_condt_gen\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_condt_gen" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 397 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832851 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_clk_cnt nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt " "Elaborating entity \"altera_avalon_i2c_clk_cnt\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_clk_cnt:u_clk_cnt\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_clk_cnt" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 443 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832874 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_txout nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout " "Elaborating entity \"altera_avalon_i2c_txout\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_txout:u_txout\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_txout" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 466 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_txfifo" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 491 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233832920 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1768233832921 "|tp_nios_v|nios:nios0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_txfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833070 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833089 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 10 " "Parameter \"width_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 10 " "Parameter \"width_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833089 ""}  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233833089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7vh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7vh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7vh1 " "Found entity 1: altsyncram_7vh1" {  } { { "db/altsyncram_7vh1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_7vh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233833135 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233833135 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7vh1 nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_7vh1:auto_generated " "Elaborating entity \"altsyncram_7vh1\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_txfifo\|altsyncram:the_dp_ram\|altsyncram_7vh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833138 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_i2c_fifo nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo " "Elaborating entity \"altera_avalon_i2c_fifo\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c.v" "u_rxfifo" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c.v" 513 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833166 ""}
{ "Info" "IVRFX_VERI_ALMOST_ONEHOT_CASE_STATEMENT" "altera_avalon_i2c_fifo.v(129) " "Verilog HDL Case Statement information at altera_avalon_i2c_fifo.v(129): all case item expressions in this case statement are onehot" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 129 0 0 } }  } 0 10264 "Verilog HDL Case Statement information at %1!s!: all case item expressions in this case statement are onehot" 0 0 "Analysis & Synthesis" 0 -1 1768233833166 "|tp_nios_v|nios:nios0|altera_avalon_i2c:i2c_0|altera_avalon_i2c_fifo:u_rxfifo"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "the_dp_ram" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833248 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833388 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram " "Instantiated megafunction \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized TRUE " "Parameter \"power_up_uninitialized\" = \"TRUE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 8 " "Parameter \"width_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 8 " "Parameter \"width_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 3 " "Parameter \"widthad_a\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 3 " "Parameter \"widthad_b\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 1 " "Parameter \"width_byteena_a\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8 " "Parameter \"numwords_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 8 " "Parameter \"numwords_b\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b CLOCK0 " "Parameter \"outdata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233833388 ""}  } { { "../sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_i2c_fifo.v" 99 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233833388 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lsh1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lsh1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lsh1 " "Found entity 1: altsyncram_lsh1" {  } { { "db/altsyncram_lsh1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_lsh1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233833439 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233833439 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lsh1 nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_lsh1:auto_generated " "Elaborating entity \"altsyncram_lsh1\" for hierarchy \"nios:nios0\|altera_avalon_i2c:i2c_0\|altera_avalon_i2c_fifo:u_rxfifo\|altsyncram:the_dp_ram\|altsyncram_lsh1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833442 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0 " "Elaborating entity \"nios_intel_niosv_m_0\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "intel_niosv_m_0" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 452 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833465 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0_hart nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart " "Elaborating entity \"nios_intel_niosv_m_0_hart\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "hart" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 145 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833494 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_core nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst " "Elaborating entity \"niosv_m_core\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" "m_core.niosv_m_full_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" 209 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_instr_prefetch nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst " "Elaborating entity \"niosv_m_instr_prefetch\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "prefetch_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 624 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_instr_buffer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst " "Elaborating entity \"niosv_instr_buffer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" "buffer_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_instr_prefetch.sv" 193 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_D_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst " "Elaborating entity \"niosv_m_D_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "D_stage_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 831 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233833995 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_decoder nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\|niosv_m_decoder:instr_decoder_inst " "Elaborating entity \"niosv_m_decoder\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_D_stage:D_stage_inst\|niosv_m_decoder:instr_decoder_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" "instr_decoder_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_D_stage.sv" 234 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834105 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_E_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst " "Elaborating entity \"niosv_m_E_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "E_stage_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 957 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834202 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_alu nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\|niosv_alu:alu_inst " "Elaborating entity \"niosv_alu\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_E_stage:E_stage_inst\|niosv_alu:alu_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" "alu_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_E_stage.sv" 282 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_M0_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst " "Elaborating entity \"niosv_m_M0_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "M0_stage_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1093 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834399 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_shift nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|niosv_shift:shifter_inst " "Elaborating entity \"niosv_shift\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_M0_stage:M0_stage_inst\|niosv_shift:shifter_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" "shifter_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_M0_stage.sv" 352 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834507 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_m_W_stage nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_W_stage:W_stage_inst " "Elaborating entity \"niosv_m_W_stage\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_W_stage:W_stage_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "W_stage_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1120 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834587 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_reg_file nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst " "Elaborating entity \"niosv_reg_file\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "reg_file_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1367 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834667 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_reg_file.sv" "reg_file_a" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834742 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834797 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834820 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type M10K " "Parameter \"ram_block_type\" = \"M10K\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_b 4 " "Parameter \"width_byteena_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233834821 ""}  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 267 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233834821 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_qsv1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_qsv1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_qsv1 " "Found entity 1: altsyncram_qsv1" {  } { { "db/altsyncram_qsv1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_qsv1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233834867 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233834867 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_qsv1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_qsv1:auto_generated " "Elaborating entity \"altsyncram_qsv1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_reg_file:reg_file_inst\|niosv_ram:reg_file_a\|altsyncram:ram_no_ecc.data_ram\|altsyncram_qsv1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834870 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_qsv1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_qsv1.tdf" 35 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 267 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_reg_file.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_reg_file.sv" 101 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1367 0 0 } } { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0_hart.sv" 209 0 0 } } { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 145 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 452 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 34 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1768233834871 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|nios_intel_niosv_m_0_hart:hart|niosv_m_core:m_core.niosv_m_full_inst|niosv_reg_file:reg_file_inst|niosv_ram:reg_file_a|altsyncram:ram_no_ecc.data_ram|altsyncram_qsv1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_lsu nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst " "Elaborating entity \"niosv_lsu\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "lsu_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1473 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233834963 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_mem_op_state nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\|niosv_mem_op_state:read_cmd " "Elaborating entity \"niosv_mem_op_state\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_lsu:lsu_inst\|niosv_mem_op_state:read_cmd\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_lsu.sv" "read_cmd" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_lsu.sv" 404 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835049 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csrind_if nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csrind_if:csrind_if " "Elaborating entity \"niosv_csrind_if\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csrind_if:csrind_if\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "csrind_if" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835191 ""}
{ "Warning" "WSGN_EMPTY_SHELL" "niosv_csrind_if " "Entity \"niosv_csrind_if\" contains only dangling pins" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "csrind_if" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1514 0 0 } }  } 0 12158 "Entity \"%1!s!\" contains only dangling pins" 0 0 "Analysis & Synthesis" 0 -1 1768233835193 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_csr nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst " "Elaborating entity \"niosv_csr\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_m_core.sv" "csr_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_m_core.sv" 1603 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835275 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_interrupt_handler nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst " "Elaborating entity \"niosv_interrupt_handler\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_csr:csr_inst\|niosv_interrupt_handler:irq_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_csr.sv" "irq_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_csr.sv" 1534 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835440 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_timer_msip nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_timer_msip:timer_module " "Elaborating entity \"niosv_timer_msip\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_timer_msip:timer_module\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "timer_module" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 164 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835520 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_top nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod " "Elaborating entity \"niosv_dm_top\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "dbg_mod" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_dm_jtag2mm nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst " "Elaborating entity \"niosv_dm_jtag2mm\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "dtm_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 62 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835691 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "vjtag_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835773 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835789 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 5 " "Parameter \"sld_ir_width\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233835789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 110 " "Parameter \"sld_mfg_id\" = \"110\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233835789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 19 " "Parameter \"sld_type_id\" = \"19\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233835789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 1 " "Parameter \"sld_version\" = \"1\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233835789 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233835789 ""}  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233835789 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835791 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 89 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835811 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233835910 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|sld_virtual_jtag_basic:vjtag_inst\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836042 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "cmd_clk_xer" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 297 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836094 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer_nocut nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer " "Elaborating entity \"altera_std_synchronizer_nocut\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_std_synchronizer_nocut:in_to_out_synchronizer\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "in_to_out_synchronizer" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 105 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836152 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:cmd_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836173 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_handshake_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer " "Elaborating entity \"altera_avalon_st_handshake_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "rsp_clk_xer" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836209 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_clock_crosser nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer " "Elaborating entity \"altera_avalon_st_clock_crosser\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" "clock_xer" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_handshake_clock_crosser.v" 149 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836231 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_st_pipeline_base nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage " "Elaborating entity \"altera_avalon_st_pipeline_base\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_avalon_st_handshake_clock_crosser:rsp_clk_xer\|altera_avalon_st_clock_crosser:clock_xer\|altera_avalon_st_pipeline_base:output_stage\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" "output_stage" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_st_clock_crosser.v" 129 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836273 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" "rst_controller" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_jtag2mm.sv" 392 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836301 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836319 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_dm_jtag2mm:dtm_inst\|altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "../sopc/nios/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_debug_module nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst " "Elaborating entity \"niosv_debug_module\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "dm_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 89 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836382 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "niosv_dm_csr_mem_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 532 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836542 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836574 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836601 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./csr_mlab.mif " "Parameter \"init_file\" = \"./csr_mlab.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 10 " "Parameter \"numwords_a\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 10 " "Parameter \"numwords_b\" = \"10\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 4 " "Parameter \"widthad_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 4 " "Parameter \"widthad_b\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836601 ""}  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233836601 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_lts1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_lts1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_lts1 " "Found entity 1: altsyncram_lts1" {  } { { "db/altsyncram_lts1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_lts1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233836645 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233836645 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_lts1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_lts1:auto_generated " "Elaborating entity \"altsyncram_lts1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:niosv_dm_csr_mem_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_lts1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836649 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_lts1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_lts1.tdf" 34 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 532 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 89 0 0 } } { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 182 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 452 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 34 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1768233836650 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:niosv_dm_csr_mem_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_lts1:auto_generated"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "niosv_ram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst " "Elaborating entity \"niosv_ram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "dbg_rom_inst" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 1273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836825 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "ram_no_ecc.data_ram" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836851 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Elaborated megafunction instantiation \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\"" {  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836874 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram " "Instantiated megafunction \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "indata_reg_b CLOCK0 " "Parameter \"indata_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file ./debug_rom.mif " "Parameter \"init_file\" = \"./debug_rom.mif\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "wrcontrol_wraddress_reg_b CLOCK0 " "Parameter \"wrcontrol_wraddress_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 42 " "Parameter \"numwords_a\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 42 " "Parameter \"numwords_b\" = \"42\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "power_up_uninitialized FALSE " "Parameter \"power_up_uninitialized\" = \"FALSE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type MLAB " "Parameter \"ram_block_type\" = \"MLAB\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports OLD_DATA " "Parameter \"read_during_write_mode_mixed_ports\" = \"OLD_DATA\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 6 " "Parameter \"widthad_a\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 6 " "Parameter \"widthad_b\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233836874 ""}  } { { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233836874 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_k1t1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_k1t1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_k1t1 " "Found entity 1: altsyncram_k1t1" {  } { { "db/altsyncram_k1t1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233836917 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233836917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_k1t1 nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated " "Elaborating entity \"altsyncram_k1t1\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233836920 ""}
{ "Warning" "WTDFX_UNREFERENCED_NODE" "data_b " "Variable or input pin \"data_b\" is defined but never used." {  } { { "db/altsyncram_k1t1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 38 2 0 } } { "altsyncram.tdf" "" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } } { "../sopc/nios/synthesis/submodules/niosv_ram.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_ram.sv" 316 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_debug_module.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_debug_module.sv" 1273 0 0 } } { "../sopc/nios/synthesis/submodules/niosv_dm_top.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_dm_top.sv" 89 0 0 } } { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 182 0 0 } } { "../sopc/nios/synthesis/nios.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 452 0 0 } } { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 34 0 0 } }  } 0 287013 "Variable or input pin \"%1!s!\" is defined but never used." 0 0 "Analysis & Synthesis" 0 -1 1768233836920 "|tp_nios_v|nios:nios0|nios_intel_niosv_m_0:intel_niosv_m_0|niosv_dm_top:dbg_mod|niosv_debug_module:dm_inst|niosv_ram:dbg_rom_inst|altsyncram:ram_no_ecc.data_ram|altsyncram_k1t1:auto_generated"}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_5la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_5la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_5la " "Found entity 1: decode_5la" {  } { { "db/decode_5la.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/decode_5la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233837119 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233837119 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_5la nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|decode_5la:wr_decode " "Elaborating entity \"decode_5la\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|decode_5la:wr_decode\"" {  } { { "db/altsyncram_k1t1.tdf" "wr_decode" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 47 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837122 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_2hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_2hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_2hb " "Found entity 1: mux_2hb" {  } { { "db/mux_2hb.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/mux_2hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233837177 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233837177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_2hb nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|mux_2hb:rd_mux " "Elaborating entity \"mux_2hb\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|niosv_dm_top:dbg_mod\|niosv_debug_module:dm_inst\|niosv_ram:dbg_rom_inst\|altsyncram:ram_no_ecc.data_ram\|altsyncram_k1t1:auto_generated\|mux_2hb:rd_mux\"" {  } { { "db/altsyncram_k1t1.tdf" "rd_mux" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_k1t1.tdf" 48 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837180 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_intel_niosv_m_0_irq_mapper nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_irq_mapper:irq_mapper " "Elaborating entity \"nios_intel_niosv_m_0_irq_mapper\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_irq_mapper:irq_mapper\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "irq_mapper" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 189 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837307 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "rst_controller" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 266 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837328 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|altera_reset_controller:rst_controller_001\"" {  } { { "../sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" "rst_controller_001" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_intel_niosv_m_0.v" 329 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837346 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0 " "Elaborating entity \"altera_avalon_jtag_uart\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "jtag_uart_0" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 514 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837371 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart_scfifo_w nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w " "Elaborating entity \"altera_avalon_jtag_uart_scfifo_w\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_scfifo_w" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 133 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837398 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "wfifo" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837571 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837588 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233837588 ""}  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart_scfifo_w.sv" 97 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233837588 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_1t91.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_1t91.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_1t91 " "Found entity 1: scfifo_1t91" {  } { { "db/scfifo_1t91.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/scfifo_1t91.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233837626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233837626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_1t91 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated " "Elaborating entity \"scfifo_1t91\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837630 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_5771.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_5771.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_5771 " "Found entity 1: a_dpfifo_5771" {  } { { "db/a_dpfifo_5771.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233837658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233837658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_5771 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo " "Elaborating entity \"a_dpfifo_5771\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\"" {  } { { "db/scfifo_1t91.tdf" "dpfifo" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/scfifo_1t91.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837661 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233837687 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233837687 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_5771.tdf" "fifo_state" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837690 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233837740 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233837740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837744 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_7pu1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_7pu1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_7pu1 " "Found entity 1: altsyncram_7pu1" {  } { { "db/altsyncram_7pu1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_7pu1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233837801 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233837801 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_7pu1 nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram " "Elaborating entity \"altsyncram_7pu1\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|altsyncram_7pu1:FIFOram\"" {  } { { "db/a_dpfifo_5771.tdf" "FIFOram" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837804 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_jgb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_jgb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_jgb " "Found entity 1: cntr_jgb" {  } { { "db/cntr_jgb.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/cntr_jgb.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233837860 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233837860 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_jgb nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count " "Elaborating entity \"cntr_jgb\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_w:altera_avalon_jtag_uart_scfifo_w\|scfifo:wfifo\|scfifo_1t91:auto_generated\|a_dpfifo_5771:dpfifo\|cntr_jgb:rd_ptr_count\"" {  } { { "db/a_dpfifo_5771.tdf" "rd_ptr_count" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/a_dpfifo_5771.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837864 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_jtag_uart_scfifo_r nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r " "Elaborating entity \"altera_avalon_jtag_uart_scfifo_r\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|altera_avalon_jtag_uart_scfifo_r:altera_avalon_jtag_uart_scfifo_r\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_scfifo_r" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 155 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233837884 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "altera_avalon_jtag_uart_alt_jtag_atlantic" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838125 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Elaborated megafunction instantiation \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\"" {  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838165 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic " "Instantiated megafunction \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838166 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838166 ""}  } { { "../sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_avalon_jtag_uart.sv" 281 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233838166 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838197 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"nios:nios0\|altera_avalon_jtag_uart:jtag_uart_0\|alt_jtag_atlantic:altera_avalon_jtag_uart_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838222 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_onchip_memory2_0 nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"nios_onchip_memory2_0\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "onchip_memory2_0" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 545 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "the_altsyncram" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838261 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838280 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file nios_onchip_memory2_0.hex " "Parameter \"init_file\" = \"nios_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 32768 " "Parameter \"maximum_depth\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32768 " "Parameter \"numwords_a\" = \"32768\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 15 " "Parameter \"widthad_a\" = \"15\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1768233838280 ""}  } { { "../sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1768233838280 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_q5n1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_q5n1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_q5n1 " "Found entity 1: altsyncram_q5n1" {  } { { "db/altsyncram_q5n1.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 32 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233838337 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233838337 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_q5n1 nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated " "Elaborating entity \"altsyncram_q5n1\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "c:/intelfpga_lite/24.1std/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838340 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_8la.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_8la.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_8la " "Found entity 1: decode_8la" {  } { { "db/decode_8la.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/decode_8la.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233838946 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233838946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "decode_8la nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|decode_8la:decode3 " "Elaborating entity \"decode_8la\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|decode_8la:decode3\"" {  } { { "db/altsyncram_q5n1.tdf" "decode3" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233838950 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_5hb.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_5hb.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_5hb " "Found entity 1: mux_5hb" {  } { { "db/mux_5hb.tdf" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/mux_5hb.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233839005 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233839005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux_5hb nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|mux_5hb:mux2 " "Elaborating entity \"mux_5hb\" for hierarchy \"nios:nios0\|nios_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_q5n1:auto_generated\|mux_5hb:mux2\"" {  } { { "db/altsyncram_q5n1.tdf" "mux2" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/altsyncram_q5n1.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839008 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_pio_0 nios:nios0\|nios_pio_0:pio_0 " "Elaborating entity \"nios_pio_0\" for hierarchy \"nios:nios0\|nios_pio_0:pio_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "pio_0" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 560 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"nios_mm_interconnect_0\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "mm_interconnect_0" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 572 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839477 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 726 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839745 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:i2c_0_csr_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_translator" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 790 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839768 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_dm_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_dm_agent_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_dm_agent_translator" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 854 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839790 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 918 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:pio_0_s1_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "pio_0_s1_translator" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 982 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839897 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_timer_sw_agent_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:intel_niosv_m_0_timer_sw_agent_translator\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_timer_sw_agent_translator" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1046 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839933 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_data_manager_agent" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1174 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233839973 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768233839980 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768233839980 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_data_manager_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_axi_master_ni nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent " "Elaborating entity \"altera_merlin_axi_master_ni\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_instruction_manager_agent" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840021 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(362) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(362): truncated value with size 3 to match size of target (1)" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 362 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768233840030 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "3 1 altera_merlin_axi_master_ni.sv(385) " "Verilog HDL assignment warning at altera_merlin_axi_master_ni.sv(385): truncated value with size 3 to match size of target (1)" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_axi_master_ni.sv" 385 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1768233840030 "|tp_nios_v|nios:nios0|nios_mm_interconnect_0:mm_interconnect_0|altera_merlin_axi_master_ni:intel_niosv_m_0_instruction_manager_agent"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1386 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840163 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840201 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1427 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840347 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rdata_fifo" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1468 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840400 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rsp_fifo\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_agent_rsp_fifo" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1593 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840445 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rdata_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:i2c_0_csr_agent_rdata_fifo\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "i2c_0_csr_agent_rdata_fifo" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 1634 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840489 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router " "Elaborating entity \"nios_mm_interconnect_0_router\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "router" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2314 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router:router\|nios_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" "the_default_decode" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router.sv" 184 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233840826 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"nios_mm_interconnect_0_router_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_002" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2346 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841009 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_002_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_002_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_002:router_002\|nios_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_002.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841044 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"nios_mm_interconnect_0_router_004\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_004" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2378 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841071 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_004_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_004_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_004:router_004\|nios_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_004.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841096 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_006 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006 " "Elaborating entity \"nios_mm_interconnect_0_router_006\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "router_006" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2410 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841117 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_router_006_default_decode nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\|nios_mm_interconnect_0_router_006_default_decode:the_default_decode " "Elaborating entity \"nios_mm_interconnect_0_router_006_default_decode\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_router_006:router_006\|nios_mm_interconnect_0_router_006_default_decode:the_default_decode\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" "the_default_decode" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_router_006.sv" 181 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841137 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_traffic_limiter nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_wr_limiter " "Elaborating entity \"altera_merlin_traffic_limiter\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|altera_merlin_traffic_limiter:intel_niosv_m_0_instruction_manager_wr_limiter\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "intel_niosv_m_0_instruction_manager_wr_limiter" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2508 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2605 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841206 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_demux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_demux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_demux_002:cmd_demux_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_demux_002" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2675 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841240 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2721 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841266 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" "arb" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841294 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux:cmd_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841311 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_cmd_mux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_cmd_mux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "cmd_mux_002" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2779 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841336 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_cmd_mux_002.sv" 315 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841373 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841392 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2883 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841450 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_demux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_demux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_demux_002:rsp_demux_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_demux_002" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 2941 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3069 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841509 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" "arb" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux.sv" 374 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841548 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "../sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841566 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_rsp_mux_002 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002 " "Elaborating entity \"nios_mm_interconnect_0_rsp_mux_002\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "rsp_mux_002" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841593 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_rsp_mux_002:rsp_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" "arb" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_rsp_mux_002.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841618 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" "avalon_st_adapter" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0.v" 3191 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841648 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0 nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"nios:nios0\|nios_mm_interconnect_0:mm_interconnect_0\|nios_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|nios_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "../sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/nios_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841665 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "nios_irq_mapper nios:nios0\|nios_irq_mapper:irq_mapper " "Elaborating entity \"nios_irq_mapper\" for hierarchy \"nios:nios0\|nios_irq_mapper:irq_mapper\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "irq_mapper" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 655 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller nios:nios0\|altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"nios:nios0\|altera_reset_controller:rst_controller\"" {  } { { "../sopc/nios/synthesis/nios.vhd" "rst_controller" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/nios.vhd" 664 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233841732 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1768233843186 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2026.01.12.17:04:06 Progress: Loading sldf0eff991/alt_sld_fab_wrapper_hw.tcl " "2026.01.12.17:04:06 Progress: Loading sldf0eff991/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233846698 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233849575 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233849681 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233854091 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233854202 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233854312 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233854436 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233854445 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233854446 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1768233855159 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldf0eff991/alt_sld_fab.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/ip/sldf0eff991/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233855390 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233855390 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233855474 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233855474 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233855481 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233855481 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233855543 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233855543 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 142 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233855628 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233855628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233855628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/db/ip/sldf0eff991/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1768233855694 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233855694 ""}
{ "Info" "IINFER_UNINFERRED_RAM_SUMMARY" "1 " "Found 1 instances of uninferred RAM logic" { { "Info" "IINFER_RAM_HAS_LOGIC_RAMSTYLE" "nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem " "RAM logic \"nios:nios0\|nios_intel_niosv_m_0:intel_niosv_m_0\|nios_intel_niosv_m_0_hart:hart\|niosv_m_core:m_core.niosv_m_full_inst\|niosv_m_instr_prefetch:prefetch_inst\|niosv_instr_buffer:buffer_inst\|queue_mem\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" {  } { { "../sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" "queue_mem" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/sopc/nios/synthesis/submodules/niosv_instr_buffer.sv" 58 -1 0 } }  } 0 276006 "RAM logic \"%1!s!\" is uninferred due to \"logic\" being set as ramstyle synthesis attribute" 0 0 "Design Software" 0 -1 1768233857954 ""}  } {  } 0 276014 "Found %1!d! instances of uninferred RAM logic" 0 0 "Analysis & Synthesis" 0 -1 1768233857954 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "1 " "1 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1768233861731 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[0\] GND " "Pin \"o_led\[0\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[1\] GND " "Pin \"o_led\[1\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[2\] GND " "Pin \"o_led\[2\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[3\] GND " "Pin \"o_led\[3\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[4\] GND " "Pin \"o_led\[4\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[4]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[5\] GND " "Pin \"o_led\[5\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[5]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[6\] GND " "Pin \"o_led\[6\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[7\] GND " "Pin \"o_led\[7\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[8\] GND " "Pin \"o_led\[8\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "o_led\[9\] GND " "Pin \"o_led\[9\]\" is stuck at GND" {  } { { "../rtl/tp_nios_v.vhd" "" { Text "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/rtl/tp_nios_v.vhd" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Design Software" 0 -1 1768233864650 "|tp_nios_v|o_led[9]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Analysis & Synthesis" 0 -1 1768233864650 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233865002 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "143 " "143 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1768233869506 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "sld_hub:auto_hub " "Timing-Driven Synthesis is running on partition \"sld_hub:auto_hub\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233869837 ""}
{ "Warning" "WQCU_FOUND_UNUSABLE_ASSIGNMENTS_FOR_ENTITY" "niosv_reset_controller 34 " "Ignored 34 assignments for entity \"niosv_reset_controller\" -- entity does not exist in design" {  } {  } 0 20013 "Ignored %2!d! assignments for entity \"%1!s!\" -- entity does not exist in design" 0 0 "Analysis & Synthesis" 0 -1 1768233870041 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/output_files/tp_nios_v.map.smsg " "Generated suppressed messages file C:/Users/hugof/Documents/FORMATIONS/ENSEA_3A_S9/ESE_5-LinuxEmbarque/TP_FPGA_AVANCE/tp_nios_v/synt/output_files/tp_nios_v.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233871208 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "9 0 0 0 0 " "Adding 9 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1768233873687 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1768233873687 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "6381 " "Implemented 6381 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1768233874320 ""} { "Info" "ICUT_CUT_TM_OPINS" "11 " "Implemented 11 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1768233874320 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "2 " "Implemented 2 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Design Software" 0 -1 1768233874320 ""} { "Info" "ICUT_CUT_TM_LCELLS" "6040 " "Implemented 6040 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1768233874320 ""} { "Info" "ICUT_CUT_TM_RAMS" "322 " "Implemented 322 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1768233874320 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1768233874320 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 25 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 25 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5194 " "Peak virtual memory: 5194 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1768233874552 ""} { "Info" "IQEXE_END_BANNER_TIME" "Mon Jan 12 17:04:34 2026 " "Processing ended: Mon Jan 12 17:04:34 2026" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1768233874552 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:54 " "Elapsed time: 00:00:54" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1768233874552 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:01:11 " "Total CPU time (on all processors): 00:01:11" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1768233874552 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1768233874552 ""}
